//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Data_acquisition_ADC\impl\gwsynthesis\Data_acquisition.vg
<Physical Constraints File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Data_acquisition_ADC\src\PSRAM_UART_pins.cst
<Timing Constraints File>: ---
<Tool Version>: V1.9.9.01 (64-bit)
<Part Number>: GW1NZ-LV1QN48C6/I5
<Device>: GW1NZ-1
<Created Time>: Wed Apr  9 22:21:50 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:2551
<Numbers of Endpoints Analyzed>:1244
<Numbers of Falling Endpoints>:96
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                    Type      Period   Frequency   Rise     Fall        Source       Master            Objects           
 ========================================= =========== ======== =========== ======= ======== ================ ========= ========================== 
  sys_clk                                   Base        37.037   27.000MHz   0.000   18.519                              sys_clk_ibuf/I            
  clk2/rpll_inst/CLKOUT.default_gen_clk     Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUT     
  clk2/rpll_inst/CLKOUTP.default_gen_clk    Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTP    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    Generated   23.810   42.000MHz   0.000   11.905   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   Generated   35.714   28.000MHz   0.000   17.857   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.                Clock Name                 Constraint    Actual Fmax   Level   Entity  
 ===== ======================================= ============= ============= ======= ======== 
  1     clk2/rpll_inst/CLKOUT.default_gen_clk   84.000(MHz)   90.899(MHz)   6       TOP     
No timing paths to get frequency of sys_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  sys_clk                                   setup           0.000           0                    
  sys_clk                                   hold            0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     setup           0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     hold            0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                  To Node                              From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ================================================ ================================= =========================================== =========================================== ========== ============ ============ 
  1             0.904        address_PP_1_s0/Q                                address_PP_17_s0/D                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.601      
  2             0.908        i_0_s0/Q                                         en_write_PP_s0/CE                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.953      
  3             1.064        address_PP_1_s0/Q                                address_PP_22_s0/D                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.441      
  4             1.114        address_PP_1_s0/Q                                address_PP_18_s0/D                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.391      
  5             1.121        address_PP_1_s0/Q                                address_PP_16_s0/D                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.384      
  6             1.341        address_PP_1_s0/Q                                address_PP_19_s0/D                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.164      
  7             1.729        address_PP_1_s0/Q                                address_PP_14_s0/D                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.776       
  8             1.733        address_PP_1_s0/Q                                address_PP_15_s0/D                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.771       
  9             1.883        address_PP_1_s0/Q                                address_PP_21_s0/D                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.622       
  10            1.912        address_PP_1_s0/Q                                address_PP_20_s0/D                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.592       
  11            2.255        process_1_s0/Q                                   samples_after_adjusted_2_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.606       
  12            2.255        process_1_s0/Q                                   samples_after_adjusted_3_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.606       
  13            2.255        process_1_s0/Q                                   i_minus_i_pivot_reg_9_s0/CE       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.606       
  14            2.255        process_1_s0/Q                                   i_minus_i_pivot_reg_10_s0/CE      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.606       
  15            2.351        PP_post_process/buffer_b_buffer_b_0_0_s/DO[3]    read_3_s0/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.154       
  16            2.390        process_1_s0/Q                                   address_PP_13_s0/D                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.115       
  17            2.466        PP_post_process/buffer_a_buffer_a_0_0_s/DO[11]   read_11_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.039       
  18            2.500        process_1_s0/Q                                   i_minus_i_pivot_reg_5_s0/CE       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.362       
  19            2.500        process_1_s0/Q                                   i_minus_i_pivot_reg_6_s0/CE       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.362       
  20            2.500        process_1_s0/Q                                   i_minus_i_pivot_reg_7_s0/CE       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.362       
  21            2.500        process_1_s0/Q                                   i_minus_i_pivot_reg_8_s0/CE       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.362       
  22            2.505        process_1_s0/Q                                   i_minus_i_pivot_reg_2_s0/CE       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.357       
  23            2.505        process_1_s0/Q                                   i_minus_i_pivot_reg_3_s0/CE       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.357       
  24            2.534        process_1_s0/Q                                   samples_after_adjusted_14_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.327       
  25            2.534        process_1_s0/Q                                   samples_after_adjusted_16_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.327       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                 From Node                                     To Node                                      From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ======================================= ================================================= =========================================== =========================================== ========== ============ ============ 
  1             0.418        PP_post_process/read_pointer_6_s1/Q     PP_post_process/buffer_b_buffer_b_0_0_s/ADB[10]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.578       
  2             0.421        PP_post_process/read_pointer_5_s1/Q     PP_post_process/buffer_b_buffer_b_0_0_s/ADB[9]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.581       
  3             0.425        PP_post_process/read_pointer_0_s7/Q     PP_post_process/buffer_b_buffer_b_0_0_s/ADB[4]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.585       
  4             0.559        ADC_submodule/delay_counter_3_s3/Q      ADC_submodule/delay_end_s0/CE                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.574       
  5             0.570        UART1/buffer[6]_1_s0/Q                  UART1/samples_before_9_s0/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  6             0.570        UART1/buffer[4]_1_s0/Q                  UART1/samples_after_1_s0/D                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  7             0.570        UART1/buffer[4]_2_s0/Q                  UART1/samples_after_2_s0/D                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  8             0.570        UART1/buffer[4]_5_s0/Q                  UART1/samples_after_5_s0/D                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  9             0.570        UART1/buffer[4]_7_s0/Q                  UART1/samples_after_7_s0/D                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  10            0.571        debuttonA/deb_button/shift_0_s0/Q       debuttonA/deb_button/shift_1_s0/D                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  11            0.572        initialize/PSRAM_com/data_out_5_s0/Q    initialize/PSRAM_com/data_out_9_s0/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.572       
  12            0.576        UART1/dataIn_2_s0/Q                     UART1/dataIn_1_s0/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.576       
  13            0.578        initialize/PSRAM_com/data_out_10_s0/Q   initialize/PSRAM_com/data_out_14_s0/D             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.578       
  14            0.677        PP_post_process/read_pointer_3_s1/Q     PP_post_process/buffer_b_buffer_b_0_0_s/ADB[7]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.837       
  15            0.708        ADC_submodule/delay_counter_0_s2/Q      ADC_submodule/delay_counter_0_s2/D                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  16            0.708        UART1/txCounter_8_s2/Q                  UART1/txCounter_8_s2/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  17            0.708        UART1/rxCounter_10_s1/Q                 UART1/rxCounter_10_s1/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  18            0.708        initialize/command_5_s2/Q               initialize/command_5_s2/D                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  19            0.708        initialize/timer_0_s1/Q                 initialize/timer_0_s1/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  20            0.708        address_0_s2/Q                          address_0_s2/D                                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  21            0.708        read_write_0_s2/Q                       read_write_0_s2/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  22            0.708        n1655_s1/Q                              n1655_s1/D                                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  23            0.708        freq_pin_s3/Q                           freq_pin_s3/D                                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  24            0.708        led_rgb_0_s2/Q                          led_rgb_0_s2/D                                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  25            0.708        buttons_pressed_0_s0/Q                  buttons_pressed_0_s0/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             9.231        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.630       
  2             9.231        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.630       
  3             9.231        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.630       
  4             9.231        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.630       
  5             9.241        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.620       
  6             9.241        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.620       
  7             9.241        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.620       
  8             9.241        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.620       
  9             9.241        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.620       
  10            9.241        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.620       
  11            9.251        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.610       
  12            9.251        rst_PP_s0/Q   PP_post_process/read_pointer_7_s10/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.610       
  13            9.251        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.610       
  14            9.251        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.610       
  15            9.251        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.610       
  16            9.251        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.610       
  17            9.261        rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.601       
  18            9.261        rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.601       
  19            9.261        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.601       
  20            9.261        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.601       
  21            9.261        rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.601       
  22            9.261        rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.601       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             1.493        rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.508       
  2             1.493        rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.508       
  3             1.493        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.508       
  4             1.493        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.508       
  5             1.493        rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.508       
  6             1.493        rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.508       
  7             1.500        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.515       
  8             1.500        rst_PP_s0/Q   PP_post_process/read_pointer_7_s10/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.515       
  9             1.500        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.515       
  10            1.500        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.515       
  11            1.500        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.515       
  12            1.500        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.515       
  13            1.506        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.521       
  14            1.506        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.521       
  15            1.506        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.521       
  16            1.506        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.521       
  17            1.506        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.521       
  18            1.506        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.521       
  19            1.512        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.527       
  20            1.512        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.527       
  21            1.512        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.527       
  22            1.512        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.527       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                                  Objects                  
 ======== ======= ============== ================ ================= ======================================= ======================================== 
  1        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_com_start_s0                          
  2        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_flag_acq_s0                           
  3        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1661_s0                                
  4        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1669_s0                                
  5        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   read_6_s0                               
  6        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   address_acq_19_s0                       
  7        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   samples_after_adjusted_21_s0            
  8        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/data_out_10_s0     
  9        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/address_aux_20_s0  
  10       4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/address_aux_21_s0  

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.904
Data Arrival Time : 13.228
Data Required Time: 14.132
From              : address_PP_1_s0
To                : address_PP_17_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R2C8[0][A]    address_PP_1_s0/CLK                    
  3.085    0.458   tC2Q   RF   7        R2C8[0][A]    address_PP_1_s0/Q                      
  4.565    1.480   tNET   FF   1        R9C9[3][A]    n1387_s11/I3                           
  5.664    1.099   tINS   FF   4        R9C9[3][A]    n1387_s11/F                            
  6.479    0.814   tNET   FF   1        R10C7[2][A]   n1375_s12/I3                           
  7.511    1.032   tINS   FF   6        R10C7[2][A]   n1375_s12/F                            
  8.991    1.480   tNET   FF   1        R4C9[1][B]    n1375_s11/I1                           
  10.090   1.099   tINS   FF   10       R4C9[1][B]    n1375_s11/F                            
  11.565   1.474   tNET   FF   1        R9C8[2][B]    n1367_s10/I1                           
  12.191   0.626   tINS   FF   1        R9C8[2][B]    n1367_s10/F                            
  12.196   0.005   tNET   FF   1        R9C8[0][A]    n1367_s9/I2                            
  13.228   1.032   tINS   FF   1        R9C8[0][A]    n1367_s9/F                             
  13.228   0.000   tNET   FF   1        R9C8[0][A]    address_PP_17_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C8[0][A]   address_PP_17_s0/CLK                   
  14.132   -0.400   tSu         1        R9C8[0][A]   address_PP_17_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.888 46.108%, 
                    route: 5.255 49.569%, 
                    tC2Q: 0.458 4.323%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 0.908
Data Arrival Time : 13.580
Data Required Time: 14.488
From              : i_0_s0
To                : en_write_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============== ======================================= 
  0.000    0.000                                       active clock edge time                 
  0.000    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C9[0][B]     i_0_s0/CLK                             
  3.085    0.458   tC2Q   RF   13       R5C9[0][B]     i_0_s0/Q                               
  4.409    1.323   tNET   FF   1        R8C11[1][A]    n808_s2/I3                             
  5.508    1.099   tINS   FF   16       R8C11[1][A]    n808_s2/F                              
  6.841    1.333   tNET   FF   1        R7C9[1][A]     n798_s2/I2                             
  7.940    1.099   tINS   FF   2        R7C9[1][A]     n798_s2/F                              
  8.766    0.826   tNET   FF   1        R9C9[0][B]     en_write_PP_s12/I2                     
  9.798    1.032   tINS   FF   1        R9C9[0][B]     en_write_PP_s12/F                      
  10.602   0.804   tNET   FF   1        R10C10[3][A]   en_write_PP_s5/I3                      
  11.701   1.099   tINS   FF   1        R10C10[3][A]   en_write_PP_s5/F                       
  11.707   0.005   tNET   FF   1        R10C10[3][B]   en_write_PP_s4/I0                      
  12.509   0.802   tINS   FR   1        R10C10[3][B]   en_write_PP_s4/F                       
  13.580   1.071   tNET   RR   1        R8C8[0][A]     en_write_PP_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C8[0][A]   en_write_PP_s0/CLK                     
  14.488   -0.043   tSu         1        R8C8[0][A]   en_write_PP_s0                         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.131 46.844%, 
                    route: 5.364 48.972%, 
                    tC2Q: 0.458 4.184%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 1.064
Data Arrival Time : 13.068
Data Required Time: 14.132
From              : address_PP_1_s0
To                : address_PP_22_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R2C8[0][A]    address_PP_1_s0/CLK                    
  3.085    0.458   tC2Q   RF   7        R2C8[0][A]    address_PP_1_s0/Q                      
  4.565    1.480   tNET   FF   1        R9C9[3][A]    n1387_s11/I3                           
  5.664    1.099   tINS   FF   4        R9C9[3][A]    n1387_s11/F                            
  6.479    0.814   tNET   FF   1        R10C7[2][A]   n1375_s12/I3                           
  7.511    1.032   tINS   FF   6        R10C7[2][A]   n1375_s12/F                            
  8.991    1.480   tNET   FF   1        R4C9[1][B]    n1375_s11/I1                           
  10.052   1.061   tINS   FR   10       R4C9[1][B]    n1375_s11/F                            
  10.489   0.437   tNET   RR   1        R3C9[3][B]    n1357_s12/I0                           
  11.550   1.061   tINS   RR   1        R3C9[3][B]    n1357_s12/F                            
  11.969   0.419   tNET   RR   1        R2C9[0][B]    n1357_s10/I2                           
  13.068   1.099   tINS   RF   1        R2C9[0][B]    n1357_s10/F                            
  13.068   0.000   tNET   FF   1        R2C9[0][B]    address_PP_22_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R2C9[0][B]   address_PP_22_s0/CLK                   
  14.132   -0.400   tSu         1        R2C9[0][B]   address_PP_22_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.352 51.261%, 
                    route: 4.630 44.349%, 
                    tC2Q: 0.458 4.390%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 1.114
Data Arrival Time : 13.018
Data Required Time: 14.132
From              : address_PP_1_s0
To                : address_PP_18_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R2C8[0][A]    address_PP_1_s0/CLK                    
  3.085    0.458   tC2Q   RF   7        R2C8[0][A]    address_PP_1_s0/Q                      
  4.565    1.480   tNET   FF   1        R9C9[3][A]    n1387_s11/I3                           
  5.664    1.099   tINS   FF   4        R9C9[3][A]    n1387_s11/F                            
  6.479    0.814   tNET   FF   1        R10C7[2][A]   n1375_s12/I3                           
  7.511    1.032   tINS   FF   6        R10C7[2][A]   n1375_s12/F                            
  8.991    1.480   tNET   FF   1        R4C9[1][B]    n1375_s11/I1                           
  10.090   1.099   tINS   FF   10       R4C9[1][B]    n1375_s11/F                            
  11.565   1.474   tNET   FF   1        R9C8[2][A]    n1365_s10/I0                           
  12.191   0.626   tINS   FF   1        R9C8[2][A]    n1365_s10/F                            
  12.196   0.005   tNET   FF   1        R9C8[1][B]    n1365_s9/I2                            
  13.018   0.822   tINS   FF   1        R9C8[1][B]    n1365_s9/F                             
  13.018   0.000   tNET   FF   1        R9C8[1][B]    address_PP_18_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C8[1][B]   address_PP_18_s0/CLK                   
  14.132   -0.400   tSu         1        R9C8[1][B]   address_PP_18_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.678 45.019%, 
                    route: 5.255 50.570%, 
                    tC2Q: 0.458 4.411%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 1.121
Data Arrival Time : 13.011
Data Required Time: 14.132
From              : address_PP_1_s0
To                : address_PP_16_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R2C8[0][A]    address_PP_1_s0/CLK                    
  3.085    0.458   tC2Q   RF   7        R2C8[0][A]    address_PP_1_s0/Q                      
  4.565    1.480   tNET   FF   1        R9C9[3][A]    n1387_s11/I3                           
  5.664    1.099   tINS   FF   4        R9C9[3][A]    n1387_s11/F                            
  6.479    0.814   tNET   FF   1        R10C7[2][A]   n1375_s12/I3                           
  7.511    1.032   tINS   FF   6        R10C7[2][A]   n1375_s12/F                            
  8.991    1.480   tNET   FF   1        R4C9[1][B]    n1375_s11/I1                           
  10.090   1.099   tINS   FF   10       R4C9[1][B]    n1375_s11/F                            
  10.949   0.859   tNET   FF   1        R3C8[2][B]    n1369_s11/I3                           
  11.575   0.626   tINS   FF   1        R3C8[2][B]    n1369_s11/F                            
  11.912   0.336   tNET   FF   1        R3C8[0][A]    n1369_s9/I2                            
  13.011   1.099   tINS   FF   1        R3C8[0][A]    n1369_s9/F                             
  13.011   0.000   tNET   FF   1        R3C8[0][A]    address_PP_16_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C8[0][A]   address_PP_16_s0/CLK                   
  14.132   -0.400   tSu         1        R3C8[0][A]   address_PP_16_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.955 47.718%, 
                    route: 4.971 47.868%, 
                    tC2Q: 0.458 4.414%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 1.341
Data Arrival Time : 12.791
Data Required Time: 14.132
From              : address_PP_1_s0
To                : address_PP_19_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R2C8[0][A]    address_PP_1_s0/CLK                    
  3.085    0.458   tC2Q   RF   7        R2C8[0][A]    address_PP_1_s0/Q                      
  4.565    1.480   tNET   FF   1        R9C9[3][A]    n1387_s11/I3                           
  5.664    1.099   tINS   FF   4        R9C9[3][A]    n1387_s11/F                            
  6.479    0.814   tNET   FF   1        R10C7[2][A]   n1375_s12/I3                           
  7.511    1.032   tINS   FF   6        R10C7[2][A]   n1375_s12/F                            
  8.991    1.480   tNET   FF   1        R4C9[1][B]    n1375_s11/I1                           
  10.052   1.061   tINS   FR   10       R4C9[1][B]    n1375_s11/F                            
  10.489   0.437   tNET   RR   1        R3C9[3][A]    n1363_s10/I0                           
  11.550   1.061   tINS   RR   1        R3C9[3][A]    n1363_s10/F                            
  11.969   0.419   tNET   RR   1        R2C9[0][A]    n1363_s9/I2                            
  12.791   0.822   tINS   RF   1        R2C9[0][A]    n1363_s9/F                             
  12.791   0.000   tNET   FF   1        R2C9[0][A]    address_PP_19_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R2C9[0][A]   address_PP_19_s0/CLK                   
  14.132   -0.400   tSu         1        R2C9[0][A]   address_PP_19_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.075 49.932%, 
                    route: 4.630 45.558%, 
                    tC2Q: 0.458 4.510%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 1.729
Data Arrival Time : 12.403
Data Required Time: 14.132
From              : address_PP_1_s0
To                : address_PP_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R2C8[0][A]    address_PP_1_s0/CLK                    
  3.085    0.458   tC2Q   RF   7        R2C8[0][A]    address_PP_1_s0/Q                      
  4.565    1.480   tNET   FF   1        R9C9[3][A]    n1387_s11/I3                           
  5.664    1.099   tINS   FF   4        R9C9[3][A]    n1387_s11/F                            
  6.479    0.814   tNET   FF   1        R10C7[2][A]   n1375_s12/I3                           
  7.511    1.032   tINS   FF   6        R10C7[2][A]   n1375_s12/F                            
  8.991    1.480   tNET   FF   1        R4C9[1][B]    n1375_s11/I1                           
  10.090   1.099   tINS   FF   10       R4C9[1][B]    n1375_s11/F                            
  10.949   0.859   tNET   FF   1        R3C8[3][A]    n1373_s10/I1                           
  11.575   0.626   tINS   FF   1        R3C8[3][A]    n1373_s10/F                            
  11.581   0.005   tNET   FF   1        R3C8[0][B]    n1373_s9/I2                            
  12.403   0.822   tINS   FF   1        R3C8[0][B]    n1373_s9/F                             
  12.403   0.000   tNET   FF   1        R3C8[0][B]    address_PP_14_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C8[0][B]   address_PP_14_s0/CLK                   
  14.132   -0.400   tSu         1        R3C8[0][B]   address_PP_14_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.678 47.852%, 
                    route: 4.640 47.460%, 
                    tC2Q: 0.458 4.688%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 1.733
Data Arrival Time : 12.398
Data Required Time: 14.132
From              : address_PP_1_s0
To                : address_PP_15_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R2C8[0][A]    address_PP_1_s0/CLK                    
  3.085    0.458   tC2Q   RF   7        R2C8[0][A]    address_PP_1_s0/Q                      
  4.565    1.480   tNET   FF   1        R9C9[3][A]    n1387_s11/I3                           
  5.664    1.099   tINS   FF   4        R9C9[3][A]    n1387_s11/F                            
  6.479    0.814   tNET   FF   1        R10C7[2][A]   n1375_s12/I3                           
  7.511    1.032   tINS   FF   6        R10C7[2][A]   n1375_s12/F                            
  8.991    1.480   tNET   FF   1        R4C9[1][B]    n1375_s11/I1                           
  10.090   1.099   tINS   FF   10       R4C9[1][B]    n1375_s11/F                            
  10.945   0.855   tNET   FF   1        R3C7[3][A]    n1371_s10/I2                           
  11.571   0.626   tINS   FF   1        R3C7[3][A]    n1371_s10/F                            
  11.576   0.005   tNET   FF   1        R3C7[0][A]    n1371_s9/I2                            
  12.398   0.822   tINS   FF   1        R3C7[0][A]    n1371_s9/F                             
  12.398   0.000   tNET   FF   1        R3C7[0][A]    address_PP_15_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C7[0][A]   address_PP_15_s0/CLK                   
  14.132   -0.400   tSu         1        R3C7[0][A]   address_PP_15_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.678 47.874%, 
                    route: 4.635 47.435%, 
                    tC2Q: 0.458 4.691%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 1.883
Data Arrival Time : 12.248
Data Required Time: 14.132
From              : address_PP_1_s0
To                : address_PP_21_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R2C8[0][A]    address_PP_1_s0/CLK                    
  3.085    0.458   tC2Q   RF   7        R2C8[0][A]    address_PP_1_s0/Q                      
  4.565    1.480   tNET   FF   1        R9C9[3][A]    n1387_s11/I3                           
  5.664    1.099   tINS   FF   4        R9C9[3][A]    n1387_s11/F                            
  6.479    0.814   tNET   FF   1        R10C7[2][A]   n1375_s12/I3                           
  7.511    1.032   tINS   FF   6        R10C7[2][A]   n1375_s12/F                            
  8.991    1.480   tNET   FF   1        R4C9[1][B]    n1375_s11/I1                           
  10.090   1.099   tINS   FF   10       R4C9[1][B]    n1375_s11/F                            
  10.112   0.022   tNET   FF   1        R4C9[3][B]    n1359_s11/I2                           
  11.211   1.099   tINS   FF   1        R4C9[3][B]    n1359_s11/F                            
  11.216   0.005   tNET   FF   1        R4C9[0][B]    n1359_s9/I2                            
  12.248   1.032   tINS   FF   1        R4C9[0][B]    n1359_s9/F                             
  12.248   0.000   tNET   FF   1        R4C9[0][B]    address_PP_21_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C9[0][B]   address_PP_21_s0/CLK                   
  14.132   -0.400   tSu         1        R4C9[0][B]   address_PP_21_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.361 55.718%, 
                    route: 3.802 39.518%, 
                    tC2Q: 0.458 4.764%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 1.912
Data Arrival Time : 12.219
Data Required Time: 14.132
From              : address_PP_1_s0
To                : address_PP_20_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R2C8[0][A]    address_PP_1_s0/CLK                    
  3.085    0.458   tC2Q   RF   7        R2C8[0][A]    address_PP_1_s0/Q                      
  4.565    1.480   tNET   FF   1        R9C9[3][A]    n1387_s11/I3                           
  5.664    1.099   tINS   FF   4        R9C9[3][A]    n1387_s11/F                            
  6.479    0.814   tNET   FF   1        R10C7[2][A]   n1375_s12/I3                           
  7.511    1.032   tINS   FF   6        R10C7[2][A]   n1375_s12/F                            
  8.991    1.480   tNET   FF   1        R4C9[1][B]    n1375_s11/I1                           
  10.052   1.061   tINS   FR   10       R4C9[1][B]    n1375_s11/F                            
  10.489   0.437   tNET   RR   1        R3C9[0][B]    n1361_s10/I1                           
  11.115   0.626   tINS   RF   1        R3C9[0][B]    n1361_s10/F                            
  11.120   0.005   tNET   FF   1        R3C9[0][A]    n1361_s9/I2                            
  12.219   1.099   tINS   FF   1        R3C9[0][A]    n1361_s9/F                             
  12.219   0.000   tNET   FF   1        R3C9[0][A]    address_PP_20_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C9[0][A]   address_PP_20_s0/CLK                   
  14.132   -0.400   tSu         1        R3C9[0][A]   address_PP_20_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.917 51.260%, 
                    route: 4.217 43.962%, 
                    tC2Q: 0.458 4.778%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 2.255
Data Arrival Time : 12.233
Data Required Time: 14.488
From              : process_1_s0
To                : samples_after_adjusted_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C7[2][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   60       R5C7[2][B]    process_1_s0/Q                         
  4.097    1.011   tNET   FF   1        R3C6[3][B]    n1064_s7/I0                            
  5.129    1.032   tINS   FF   130      R3C6[3][B]    n1064_s7/F                             
  7.135    2.006   tNET   FF   1        R7C9[0][A]    i_21_s5/I1                             
  8.167    1.032   tINS   FF   4        R7C9[0][A]    i_21_s5/F                              
  9.966    1.800   tNET   FF   1        R5C14[2][B]   stop_acquisition_s4/I2                 
  10.768   0.802   tINS   FR   48       R5C14[2][B]   stop_acquisition_s4/F                  
  12.233   1.465   tNET   RR   1        R3C11[1][B]   samples_after_adjusted_2_s0/CE         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C11[1][B]   samples_after_adjusted_2_s0/CLK        
  14.488   -0.043   tSu         1        R3C11[1][B]   samples_after_adjusted_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.866 29.836%, 
                    route: 6.282 65.393%, 
                    tC2Q: 0.458 4.771%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 2.255
Data Arrival Time : 12.233
Data Required Time: 14.488
From              : process_1_s0
To                : samples_after_adjusted_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C7[2][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   60       R5C7[2][B]    process_1_s0/Q                         
  4.097    1.011   tNET   FF   1        R3C6[3][B]    n1064_s7/I0                            
  5.129    1.032   tINS   FF   130      R3C6[3][B]    n1064_s7/F                             
  7.135    2.006   tNET   FF   1        R7C9[0][A]    i_21_s5/I1                             
  8.167    1.032   tINS   FF   4        R7C9[0][A]    i_21_s5/F                              
  9.966    1.800   tNET   FF   1        R5C14[2][B]   stop_acquisition_s4/I2                 
  10.768   0.802   tINS   FR   48       R5C14[2][B]   stop_acquisition_s4/F                  
  12.233   1.465   tNET   RR   1        R3C11[1][A]   samples_after_adjusted_3_s0/CE         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C11[1][A]   samples_after_adjusted_3_s0/CLK        
  14.488   -0.043   tSu         1        R3C11[1][A]   samples_after_adjusted_3_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.866 29.836%, 
                    route: 6.282 65.393%, 
                    tC2Q: 0.458 4.771%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 2.255
Data Arrival Time : 12.233
Data Required Time: 14.488
From              : process_1_s0
To                : i_minus_i_pivot_reg_9_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C7[2][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   60       R5C7[2][B]    process_1_s0/Q                         
  4.097    1.011   tNET   FF   1        R3C6[3][B]    n1064_s7/I0                            
  5.129    1.032   tINS   FF   130      R3C6[3][B]    n1064_s7/F                             
  7.135    2.006   tNET   FF   1        R7C9[0][A]    i_21_s5/I1                             
  8.167    1.032   tINS   FF   4        R7C9[0][A]    i_21_s5/F                              
  9.966    1.800   tNET   FF   1        R5C14[2][B]   stop_acquisition_s4/I2                 
  10.768   0.802   tINS   FR   48       R5C14[2][B]   stop_acquisition_s4/F                  
  12.233   1.465   tNET   RR   1        R3C11[2][B]   i_minus_i_pivot_reg_9_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C11[2][B]   i_minus_i_pivot_reg_9_s0/CLK           
  14.488   -0.043   tSu         1        R3C11[2][B]   i_minus_i_pivot_reg_9_s0               

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.866 29.836%, 
                    route: 6.282 65.393%, 
                    tC2Q: 0.458 4.771%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 2.255
Data Arrival Time : 12.233
Data Required Time: 14.488
From              : process_1_s0
To                : i_minus_i_pivot_reg_10_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C7[2][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   60       R5C7[2][B]    process_1_s0/Q                         
  4.097    1.011   tNET   FF   1        R3C6[3][B]    n1064_s7/I0                            
  5.129    1.032   tINS   FF   130      R3C6[3][B]    n1064_s7/F                             
  7.135    2.006   tNET   FF   1        R7C9[0][A]    i_21_s5/I1                             
  8.167    1.032   tINS   FF   4        R7C9[0][A]    i_21_s5/F                              
  9.966    1.800   tNET   FF   1        R5C14[2][B]   stop_acquisition_s4/I2                 
  10.768   0.802   tINS   FR   48       R5C14[2][B]   stop_acquisition_s4/F                  
  12.233   1.465   tNET   RR   1        R3C11[2][A]   i_minus_i_pivot_reg_10_s0/CE           

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C11[2][A]   i_minus_i_pivot_reg_10_s0/CLK          
  14.488   -0.043   tSu         1        R3C11[2][A]   i_minus_i_pivot_reg_10_s0              

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.866 29.836%, 
                    route: 6.282 65.393%, 
                    tC2Q: 0.458 4.771%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 2.351
Data Arrival Time : 11.781
Data Required Time: 14.132
From              : buffer_b_buffer_b_0_0_s
To                : read_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                       
 ======== ======= ====== ==== ======== ============= =============================================== 
  0.000    0.000                                      active clock edge time                         
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk          
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                          
  2.627    0.244   tNET   RR   16       BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s/CLKB   
  6.087    3.460   tC2Q   RF   1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s/DO[3]  
  7.539    1.452   tNET   FF   1        R5C5[0][B]    PP_post_process/n140_s0/I1                     
  8.341    0.802   tINS   FR   2        R5C5[0][B]    PP_post_process/n140_s0/F                      
  8.762    0.421   tNET   RR   1        R4C5[2][B]    n1103_s13/I1                                   
  9.861    1.099   tINS   RF   1        R4C5[2][B]    n1103_s13/F                                    
  10.682   0.821   tNET   FF   1        R4C6[1][B]    n1103_s12/I2                                   
  11.781   1.099   tINS   FF   1        R4C6[1][B]    n1103_s12/F                                    
  11.781   0.000   tNET   FF   1        R4C6[1][B]    read_3_s0/D                                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C6[1][B]   read_3_s0/CLK                          
  14.132   -0.400   tSu         1        R4C6[1][B]   read_3_s0                              

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.000 32.773%, 
                    route: 2.694 29.428%, 
                    tC2Q: 3.460 37.799%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 2.390
Data Arrival Time : 11.742
Data Required Time: 14.132
From              : process_1_s0
To                : address_PP_13_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C7[2][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   60       R5C7[2][B]    process_1_s0/Q                         
  4.097    1.011   tNET   FF   1        R3C6[3][B]    n1064_s7/I0                            
  5.129    1.032   tINS   FF   130      R3C6[3][B]    n1064_s7/F                             
  7.115    1.986   tNET   FF   1        R5C10[3][A]   n1357_s11/I0                           
  8.147    1.032   tINS   FF   22       R5C10[3][A]   n1357_s11/F                            
  9.475    1.328   tNET   FF   1        R3C7[0][B]    n1375_s10/I1                           
  10.501   1.026   tINS   FR   1        R3C7[0][B]    n1375_s10/F                            
  10.920   0.419   tNET   RR   1        R4C7[0][A]    n1375_s9/I0                            
  11.742   0.822   tINS   RF   1        R4C7[0][A]    n1375_s9/F                             
  11.742   0.000   tNET   FF   1        R4C7[0][A]    address_PP_13_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C7[0][A]   address_PP_13_s0/CLK                   
  14.132   -0.400   tSu         1        R4C7[0][A]   address_PP_13_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.912 42.919%, 
                    route: 4.744 52.052%, 
                    tC2Q: 0.458 5.028%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 2.466
Data Arrival Time : 11.666
Data Required Time: 14.132
From              : buffer_a_buffer_a_0_0_s
To                : read_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======== ======= ====== ==== ======== ============= ================================================ 
  0.000    0.000                                      active clock edge time                          
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk           
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                           
  2.627    0.244   tNET   RR   16       BSRAM_R6[1]   PP_post_process/buffer_a_buffer_a_0_0_s/CLKB    
  6.087    3.460   tC2Q   RF   1        BSRAM_R6[1]   PP_post_process/buffer_a_buffer_a_0_0_s/DO[11]  
  6.890    0.803   tNET   FF   1        R5C5[0][A]    PP_post_process/n132_s0/I0                      
  7.922    1.032   tINS   FF   2        R5C5[0][A]    PP_post_process/n132_s0/F                       
  8.731    0.809   tNET   FF   1        R2C5[1][B]    n1087_s13/I1                                    
  9.830    1.099   tINS   FF   1        R2C5[1][B]    n1087_s13/F                                     
  10.634   0.804   tNET   FF   1        R4C6[1][A]    n1087_s12/I2                                    
  11.666   1.032   tINS   FF   1        R4C6[1][A]    n1087_s12/F                                     
  11.666   0.000   tNET   FF   1        R4C6[1][A]    read_11_s0/D                                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C6[1][A]   read_11_s0/CLK                         
  14.132   -0.400   tSu         1        R4C6[1][A]   read_11_s0                             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.163 34.992%, 
                    route: 2.416 26.730%, 
                    tC2Q: 3.460 38.278%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 2.500
Data Arrival Time : 11.988
Data Required Time: 14.488
From              : process_1_s0
To                : i_minus_i_pivot_reg_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C7[2][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   60       R5C7[2][B]    process_1_s0/Q                         
  4.097    1.011   tNET   FF   1        R3C6[3][B]    n1064_s7/I0                            
  5.129    1.032   tINS   FF   130      R3C6[3][B]    n1064_s7/F                             
  7.135    2.006   tNET   FF   1        R7C9[0][A]    i_21_s5/I1                             
  8.167    1.032   tINS   FF   4        R7C9[0][A]    i_21_s5/F                              
  9.966    1.800   tNET   FF   1        R5C14[2][B]   stop_acquisition_s4/I2                 
  10.768   0.802   tINS   FR   48       R5C14[2][B]   stop_acquisition_s4/F                  
  11.988   1.220   tNET   RR   1        R3C10[1][B]   i_minus_i_pivot_reg_5_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C10[1][B]   i_minus_i_pivot_reg_5_s0/CLK           
  14.488   -0.043   tSu         1        R3C10[1][B]   i_minus_i_pivot_reg_5_s0               

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.866 30.615%, 
                    route: 6.037 64.489%, 
                    tC2Q: 0.458 4.896%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 2.500
Data Arrival Time : 11.988
Data Required Time: 14.488
From              : process_1_s0
To                : i_minus_i_pivot_reg_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C7[2][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   60       R5C7[2][B]    process_1_s0/Q                         
  4.097    1.011   tNET   FF   1        R3C6[3][B]    n1064_s7/I0                            
  5.129    1.032   tINS   FF   130      R3C6[3][B]    n1064_s7/F                             
  7.135    2.006   tNET   FF   1        R7C9[0][A]    i_21_s5/I1                             
  8.167    1.032   tINS   FF   4        R7C9[0][A]    i_21_s5/F                              
  9.966    1.800   tNET   FF   1        R5C14[2][B]   stop_acquisition_s4/I2                 
  10.768   0.802   tINS   FR   48       R5C14[2][B]   stop_acquisition_s4/F                  
  11.988   1.220   tNET   RR   1        R3C10[1][A]   i_minus_i_pivot_reg_6_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C10[1][A]   i_minus_i_pivot_reg_6_s0/CLK           
  14.488   -0.043   tSu         1        R3C10[1][A]   i_minus_i_pivot_reg_6_s0               

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.866 30.615%, 
                    route: 6.037 64.489%, 
                    tC2Q: 0.458 4.896%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 2.500
Data Arrival Time : 11.988
Data Required Time: 14.488
From              : process_1_s0
To                : i_minus_i_pivot_reg_7_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C7[2][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   60       R5C7[2][B]    process_1_s0/Q                         
  4.097    1.011   tNET   FF   1        R3C6[3][B]    n1064_s7/I0                            
  5.129    1.032   tINS   FF   130      R3C6[3][B]    n1064_s7/F                             
  7.135    2.006   tNET   FF   1        R7C9[0][A]    i_21_s5/I1                             
  8.167    1.032   tINS   FF   4        R7C9[0][A]    i_21_s5/F                              
  9.966    1.800   tNET   FF   1        R5C14[2][B]   stop_acquisition_s4/I2                 
  10.768   0.802   tINS   FR   48       R5C14[2][B]   stop_acquisition_s4/F                  
  11.988   1.220   tNET   RR   1        R3C10[2][B]   i_minus_i_pivot_reg_7_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C10[2][B]   i_minus_i_pivot_reg_7_s0/CLK           
  14.488   -0.043   tSu         1        R3C10[2][B]   i_minus_i_pivot_reg_7_s0               

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.866 30.615%, 
                    route: 6.037 64.489%, 
                    tC2Q: 0.458 4.896%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 2.500
Data Arrival Time : 11.988
Data Required Time: 14.488
From              : process_1_s0
To                : i_minus_i_pivot_reg_8_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C7[2][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   60       R5C7[2][B]    process_1_s0/Q                         
  4.097    1.011   tNET   FF   1        R3C6[3][B]    n1064_s7/I0                            
  5.129    1.032   tINS   FF   130      R3C6[3][B]    n1064_s7/F                             
  7.135    2.006   tNET   FF   1        R7C9[0][A]    i_21_s5/I1                             
  8.167    1.032   tINS   FF   4        R7C9[0][A]    i_21_s5/F                              
  9.966    1.800   tNET   FF   1        R5C14[2][B]   stop_acquisition_s4/I2                 
  10.768   0.802   tINS   FR   48       R5C14[2][B]   stop_acquisition_s4/F                  
  11.988   1.220   tNET   RR   1        R3C10[2][A]   i_minus_i_pivot_reg_8_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C10[2][A]   i_minus_i_pivot_reg_8_s0/CLK           
  14.488   -0.043   tSu         1        R3C10[2][A]   i_minus_i_pivot_reg_8_s0               

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.866 30.615%, 
                    route: 6.037 64.489%, 
                    tC2Q: 0.458 4.896%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 2.505
Data Arrival Time : 11.984
Data Required Time: 14.488
From              : process_1_s0
To                : i_minus_i_pivot_reg_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C7[2][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   60       R5C7[2][B]    process_1_s0/Q                         
  4.097    1.011   tNET   FF   1        R3C6[3][B]    n1064_s7/I0                            
  5.129    1.032   tINS   FF   130      R3C6[3][B]    n1064_s7/F                             
  7.135    2.006   tNET   FF   1        R7C9[0][A]    i_21_s5/I1                             
  8.167    1.032   tINS   FF   4        R7C9[0][A]    i_21_s5/F                              
  9.966    1.800   tNET   FF   1        R5C14[2][B]   stop_acquisition_s4/I2                 
  10.768   0.802   tINS   FR   48       R5C14[2][B]   stop_acquisition_s4/F                  
  11.984   1.215   tNET   RR   1        R2C10[0][B]   i_minus_i_pivot_reg_2_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R2C10[0][B]   i_minus_i_pivot_reg_2_s0/CLK           
  14.488   -0.043   tSu         1        R2C10[0][B]   i_minus_i_pivot_reg_2_s0               

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.866 30.630%, 
                    route: 6.033 64.472%, 
                    tC2Q: 0.458 4.898%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path23						
Path Summary:
Slack             : 2.505
Data Arrival Time : 11.984
Data Required Time: 14.488
From              : process_1_s0
To                : i_minus_i_pivot_reg_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C7[2][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   60       R5C7[2][B]    process_1_s0/Q                         
  4.097    1.011   tNET   FF   1        R3C6[3][B]    n1064_s7/I0                            
  5.129    1.032   tINS   FF   130      R3C6[3][B]    n1064_s7/F                             
  7.135    2.006   tNET   FF   1        R7C9[0][A]    i_21_s5/I1                             
  8.167    1.032   tINS   FF   4        R7C9[0][A]    i_21_s5/F                              
  9.966    1.800   tNET   FF   1        R5C14[2][B]   stop_acquisition_s4/I2                 
  10.768   0.802   tINS   FR   48       R5C14[2][B]   stop_acquisition_s4/F                  
  11.984   1.215   tNET   RR   1        R2C10[0][A]   i_minus_i_pivot_reg_3_s0/CE            

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R2C10[0][A]   i_minus_i_pivot_reg_3_s0/CLK           
  14.488   -0.043   tSu         1        R2C10[0][A]   i_minus_i_pivot_reg_3_s0               

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.866 30.630%, 
                    route: 6.033 64.472%, 
                    tC2Q: 0.458 4.898%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path24						
Path Summary:
Slack             : 2.534
Data Arrival Time : 11.954
Data Required Time: 14.488
From              : process_1_s0
To                : samples_after_adjusted_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C7[2][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   60       R5C7[2][B]    process_1_s0/Q                         
  4.097    1.011   tNET   FF   1        R3C6[3][B]    n1064_s7/I0                            
  5.129    1.032   tINS   FF   130      R3C6[3][B]    n1064_s7/F                             
  7.135    2.006   tNET   FF   1        R7C9[0][A]    i_21_s5/I1                             
  8.167    1.032   tINS   FF   4        R7C9[0][A]    i_21_s5/F                              
  9.966    1.800   tNET   FF   1        R5C14[2][B]   stop_acquisition_s4/I2                 
  10.768   0.802   tINS   FR   48       R5C14[2][B]   stop_acquisition_s4/F                  
  11.954   1.186   tNET   RR   1        R8C15[2][B]   samples_after_adjusted_14_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C15[2][B]   samples_after_adjusted_14_s0/CLK       
  14.488   -0.043   tSu         1        R8C15[2][B]   samples_after_adjusted_14_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.866 30.727%, 
                    route: 6.003 64.360%, 
                    tC2Q: 0.458 4.914%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path25						
Path Summary:
Slack             : 2.534
Data Arrival Time : 11.954
Data Required Time: 14.488
From              : process_1_s0
To                : samples_after_adjusted_16_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C7[2][B]    process_1_s0/CLK                       
  3.085    0.458   tC2Q   RF   60       R5C7[2][B]    process_1_s0/Q                         
  4.097    1.011   tNET   FF   1        R3C6[3][B]    n1064_s7/I0                            
  5.129    1.032   tINS   FF   130      R3C6[3][B]    n1064_s7/F                             
  7.135    2.006   tNET   FF   1        R7C9[0][A]    i_21_s5/I1                             
  8.167    1.032   tINS   FF   4        R7C9[0][A]    i_21_s5/F                              
  9.966    1.800   tNET   FF   1        R5C14[2][B]   stop_acquisition_s4/I2                 
  10.768   0.802   tINS   FR   48       R5C14[2][B]   stop_acquisition_s4/F                  
  11.954   1.186   tNET   RR   1        R8C15[1][A]   samples_after_adjusted_16_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C15[1][A]   samples_after_adjusted_16_s0/CLK       
  14.488   -0.043   tSu         1        R8C15[1][A]   samples_after_adjusted_16_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.866 30.727%, 
                    route: 6.003 64.360%, 
                    tC2Q: 0.458 4.914%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.418
Data Arrival Time : 3.145
Data Required Time: 2.727
From              : read_pointer_6_s1
To                : buffer_b_buffer_b_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R7C2[2][B]    PP_post_process/read_pointer_6_s1/CLK            
  2.901   0.333   tC2Q   RF   6        R7C2[2][B]    PP_post_process/read_pointer_6_s1/Q              
  3.145   0.244   tNET   FF   1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s/ADB[10]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============= ============================================== 
  0.000   0.000                                      active clock edge time                        
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk         
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                         
  2.567   0.185   tNET   RR   1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s/CLKB  
  2.727   0.160   tHld        1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.244 42.280%, 
                    tC2Q: 0.333 57.720%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.421
Data Arrival Time : 3.149
Data Required Time: 2.727
From              : read_pointer_5_s1
To                : buffer_b_buffer_b_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============= ================================================ 
  0.000   0.000                                      active clock edge time                          
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk           
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                           
  2.567   0.185   tNET   RR   1        R7C2[1][B]    PP_post_process/read_pointer_5_s1/CLK           
  2.901   0.333   tC2Q   RF   7        R7C2[1][B]    PP_post_process/read_pointer_5_s1/Q             
  3.149   0.248   tNET   FF   1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s/ADB[9]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============= ============================================== 
  0.000   0.000                                      active clock edge time                        
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk         
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                         
  2.567   0.185   tNET   RR   1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s/CLKB  
  2.727   0.160   tHld        1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.248 42.657%, 
                    tC2Q: 0.333 57.343%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.425
Data Arrival Time : 3.152
Data Required Time: 2.727
From              : read_pointer_0_s7
To                : buffer_b_buffer_b_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============= ================================================ 
  0.000   0.000                                      active clock edge time                          
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk           
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                           
  2.567   0.185   tNET   RR   1        R5C3[0][A]    PP_post_process/read_pointer_0_s7/CLK           
  2.901   0.333   tC2Q   RF   10       R5C3[0][A]    PP_post_process/read_pointer_0_s7/Q             
  3.152   0.251   tNET   FF   1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s/ADB[4]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============= ============================================== 
  0.000   0.000                                      active clock edge time                        
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk         
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                         
  2.567   0.185   tNET   RR   1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s/CLKB  
  2.727   0.160   tHld        1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.251 42.974%, 
                    tC2Q: 0.333 57.026%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.559
Data Arrival Time : 3.142
Data Required Time: 2.582
From              : delay_counter_3_s3
To                : delay_end_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C14[0][B]   ADC_submodule/delay_counter_3_s3/CLK   
  2.901   0.333   tC2Q   RR   6        R10C14[0][B]   ADC_submodule/delay_counter_3_s3/Q     
  3.142   0.241   tNET   RR   1        R10C14[2][A]   ADC_submodule/delay_end_s0/CE          

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C14[2][A]   ADC_submodule/delay_end_s0/CLK         
  2.582   0.015   tHld        1        R10C14[2][A]   ADC_submodule/delay_end_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.241 41.973%, 
                    tC2Q: 0.333 58.027%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[6]_1_s0
To                : samples_before_9_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C16[0][A]   UART1/buffer[6]_1_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R2C16[0][A]   UART1/buffer[6]_1_s0/Q                 
  3.137   0.236   tNET   RR   1        R2C16[2][A]   UART1/samples_before_9_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C16[2][A]   UART1/samples_before_9_s0/CLK          
  2.567   0.000   tHld        1        R2C16[2][A]   UART1/samples_before_9_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[4]_1_s0
To                : samples_after_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C18[0][A]   UART1/buffer[4]_1_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R4C18[0][A]   UART1/buffer[4]_1_s0/Q                 
  3.137   0.236   tNET   RR   1        R4C18[1][B]   UART1/samples_after_1_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C18[1][B]   UART1/samples_after_1_s0/CLK           
  2.567   0.000   tHld        1        R4C18[1][B]   UART1/samples_after_1_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[4]_2_s0
To                : samples_after_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C16[0][A]   UART1/buffer[4]_2_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R7C16[0][A]   UART1/buffer[4]_2_s0/Q                 
  3.137   0.236   tNET   RR   1        R7C16[1][A]   UART1/samples_after_2_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C16[1][A]   UART1/samples_after_2_s0/CLK           
  2.567   0.000   tHld        1        R7C16[1][A]   UART1/samples_after_2_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[4]_5_s0
To                : samples_after_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C16[0][B]   UART1/buffer[4]_5_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R7C16[0][B]   UART1/buffer[4]_5_s0/Q                 
  3.137   0.236   tNET   RR   1        R7C16[1][B]   UART1/samples_after_5_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C16[1][B]   UART1/samples_after_5_s0/CLK           
  2.567   0.000   tHld        1        R7C16[1][B]   UART1/samples_after_5_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[4]_7_s0
To                : samples_after_7_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C18[1][A]   UART1/buffer[4]_7_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R8C18[1][A]   UART1/buffer[4]_7_s0/Q                 
  3.137   0.236   tNET   RR   1        R8C18[2][A]   UART1/samples_after_7_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C18[2][A]   UART1/samples_after_7_s0/CLK           
  2.567   0.000   tHld        1        R8C18[2][A]   UART1/samples_after_7_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 0.571
Data Arrival Time : 3.138
Data Required Time: 2.567
From              : shift_0_s0
To                : shift_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[0][A]   debuttonA/deb_button/shift_0_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R2C11[0][A]   debuttonA/deb_button/shift_0_s0/Q      
  3.138   0.238   tNET   RR   1        R2C11[0][B]   debuttonA/deb_button/shift_1_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[0][B]   debuttonA/deb_button/shift_1_s0/CLK    
  2.567   0.000   tHld        1        R2C11[0][B]   debuttonA/deb_button/shift_1_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 0.572
Data Arrival Time : 3.140
Data Required Time: 2.567
From              : data_out_5_s0
To                : data_out_9_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C5[2][A]   initialize/PSRAM_com/data_out_5_s0/CLK  
  2.901   0.333   tC2Q   RR   4        R3C5[2][A]   initialize/PSRAM_com/data_out_5_s0/Q    
  3.140   0.239   tNET   RR   1        R3C5[2][B]   initialize/PSRAM_com/data_out_9_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C5[2][B]   initialize/PSRAM_com/data_out_9_s0/CLK  
  2.567   0.000   tHld        1        R3C5[2][B]   initialize/PSRAM_com/data_out_9_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 0.576
Data Arrival Time : 3.143
Data Required Time: 2.567
From              : dataIn_2_s0
To                : dataIn_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C17[0][A]   UART1/dataIn_2_s0/CLK                  
  2.901   0.333   tC2Q   RR   10       R8C17[0][A]   UART1/dataIn_2_s0/Q                    
  3.143   0.242   tNET   RR   1        R8C17[0][B]   UART1/dataIn_1_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C17[0][B]   UART1/dataIn_1_s0/CLK                  
  2.567   0.000   tHld        1        R8C17[0][B]   UART1/dataIn_1_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.242 42.092%, 
                    tC2Q: 0.333 57.908%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 0.578
Data Arrival Time : 3.146
Data Required Time: 2.567
From              : data_out_10_s0
To                : data_out_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R4C4[2][B]   initialize/PSRAM_com/data_out_10_s0/CLK  
  2.901   0.333   tC2Q   RR   4        R4C4[2][B]   initialize/PSRAM_com/data_out_10_s0/Q    
  3.146   0.245   tNET   RR   1        R4C4[2][A]   initialize/PSRAM_com/data_out_14_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R4C4[2][A]   initialize/PSRAM_com/data_out_14_s0/CLK  
  2.567   0.000   tHld        1        R4C4[2][A]   initialize/PSRAM_com/data_out_14_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.245 42.360%, 
                    tC2Q: 0.333 57.640%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 0.677
Data Arrival Time : 3.404
Data Required Time: 2.727
From              : read_pointer_3_s1
To                : buffer_b_buffer_b_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============= ================================================ 
  0.000   0.000                                      active clock edge time                          
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk           
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                           
  2.567   0.185   tNET   RR   1        R7C2[0][A]    PP_post_process/read_pointer_3_s1/CLK           
  2.901   0.333   tC2Q   RR   6        R7C2[0][A]    PP_post_process/read_pointer_3_s1/Q             
  3.404   0.504   tNET   RR   1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s/ADB[7]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============= ============================================== 
  0.000   0.000                                      active clock edge time                        
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk         
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                         
  2.567   0.185   tNET   RR   1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s/CLKB  
  2.727   0.160   tHld        1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.504 60.176%, 
                    tC2Q: 0.333 39.824%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : delay_counter_0_s2
To                : delay_counter_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C14[0][A]   ADC_submodule/delay_counter_0_s2/CLK   
  2.901   0.333   tC2Q   RR   4        R10C14[0][A]   ADC_submodule/delay_counter_0_s2/Q     
  2.903   0.002   tNET   RR   1        R10C14[0][A]   ADC_submodule/n12_s3/I1                
  3.275   0.372   tINS   RF   1        R10C14[0][A]   ADC_submodule/n12_s3/F                 
  3.275   0.000   tNET   FF   1        R10C14[0][A]   ADC_submodule/delay_counter_0_s2/D     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C14[0][A]   ADC_submodule/delay_counter_0_s2/CLK   
  2.567   0.000   tHld        1        R10C14[0][A]   ADC_submodule/delay_counter_0_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : txCounter_8_s2
To                : txCounter_8_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C16[0][A]   UART1/txCounter_8_s2/CLK               
  2.901   0.333   tC2Q   RR   4        R8C16[0][A]   UART1/txCounter_8_s2/Q                 
  2.903   0.002   tNET   RR   1        R8C16[0][A]   UART1/n959_s18/I3                      
  3.275   0.372   tINS   RF   1        R8C16[0][A]   UART1/n959_s18/F                       
  3.275   0.000   tNET   FF   1        R8C16[0][A]   UART1/txCounter_8_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C16[0][A]   UART1/txCounter_8_s2/CLK               
  2.567   0.000   tHld        1        R8C16[0][A]   UART1/txCounter_8_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : rxCounter_10_s1
To                : rxCounter_10_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C16[0][A]   UART1/rxCounter_10_s1/CLK              
  2.901   0.333   tC2Q   RR   4        R10C16[0][A]   UART1/rxCounter_10_s1/Q                
  2.903   0.002   tNET   RR   1        R10C16[0][A]   UART1/n185_s12/I3                      
  3.275   0.372   tINS   RF   1        R10C16[0][A]   UART1/n185_s12/F                       
  3.275   0.000   tNET   FF   1        R10C16[0][A]   UART1/rxCounter_10_s1/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C16[0][A]   UART1/rxCounter_10_s1/CLK              
  2.567   0.000   tHld        1        R10C16[0][A]   UART1/rxCounter_10_s1                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : command_5_s2
To                : command_5_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C4[1][A]   initialize/command_5_s2/CLK            
  2.901   0.333   tC2Q   RR   2        R9C4[1][A]   initialize/command_5_s2/Q              
  2.903   0.002   tNET   RR   1        R9C4[1][A]   initialize/n132_s4/I2                  
  3.275   0.372   tINS   RF   1        R9C4[1][A]   initialize/n132_s4/F                   
  3.275   0.000   tNET   FF   1        R9C4[1][A]   initialize/command_5_s2/D              

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C4[1][A]   initialize/command_5_s2/CLK            
  2.567   0.000   tHld        1        R9C4[1][A]   initialize/command_5_s2                

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : timer_0_s1
To                : timer_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C5[0][A]   initialize/timer_0_s1/CLK              
  2.901   0.333   tC2Q   RR   2        R10C5[0][A]   initialize/timer_0_s1/Q                
  2.903   0.002   tNET   RR   1        R10C5[0][A]   initialize/n41_s5/I3                   
  3.275   0.372   tINS   RF   1        R10C5[0][A]   initialize/n41_s5/F                    
  3.275   0.000   tNET   FF   1        R10C5[0][A]   initialize/timer_0_s1/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C5[0][A]   initialize/timer_0_s1/CLK              
  2.567   0.000   tHld        1        R10C5[0][A]   initialize/timer_0_s1                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : address_0_s2
To                : address_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C7[1][A]   address_0_s2/CLK                       
  2.901   0.333   tC2Q   RR   2        R3C7[1][A]   address_0_s2/Q                         
  2.903   0.002   tNET   RR   1        R3C7[1][A]   n225_s4/I3                             
  3.275   0.372   tINS   RF   1        R3C7[1][A]   n225_s4/F                              
  3.275   0.000   tNET   FF   1        R3C7[1][A]   address_0_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C7[1][A]   address_0_s2/CLK                       
  2.567   0.000   tHld        1        R3C7[1][A]   address_0_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : read_write_0_s2
To                : read_write_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C6[0][A]   read_write_0_s2/CLK                    
  2.901   0.333   tC2Q   RR   3        R4C6[0][A]   read_write_0_s2/Q                      
  2.903   0.002   tNET   RR   1        R4C6[0][A]   n219_s6/I3                             
  3.275   0.372   tINS   RF   1        R4C6[0][A]   n219_s6/F                              
  3.275   0.000   tNET   FF   1        R4C6[0][A]   read_write_0_s2/D                      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C6[0][A]   read_write_0_s2/CLK                    
  2.567   0.000   tHld        1        R4C6[0][A]   read_write_0_s2                        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : n1655_s1
To                : n1655_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C6[0][A]   n1655_s1/CLK                           
  2.901   0.333   tC2Q   RR   2        R5C6[0][A]   n1655_s1/Q                             
  2.903   0.002   tNET   RR   1        R5C6[0][A]   n1064_s5/I0                            
  3.275   0.372   tINS   RF   1        R5C6[0][A]   n1064_s5/F                             
  3.275   0.000   tNET   FF   1        R5C6[0][A]   n1655_s1/D                             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C6[0][A]   n1655_s1/CLK                           
  2.567   0.000   tHld        1        R5C6[0][A]   n1655_s1                               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path23						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : freq_pin_s3
To                : freq_pin_s3
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C7[0][A]   freq_pin_s3/CLK                        
  2.901   0.333   tC2Q   RR   2        R2C7[0][A]   freq_pin_s3/Q                          
  2.903   0.002   tNET   RR   1        R2C7[0][A]   n1615_s2/I0                            
  3.275   0.372   tINS   RF   1        R2C7[0][A]   n1615_s2/F                             
  3.275   0.000   tNET   FF   1        R2C7[0][A]   freq_pin_s3/D                          

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C7[0][A]   freq_pin_s3/CLK                        
  2.567   0.000   tHld        1        R2C7[0][A]   freq_pin_s3                            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path24						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : led_rgb_0_s2
To                : led_rgb_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C8[0][A]   led_rgb_0_s2/CLK                       
  2.901   0.333   tC2Q   RR   2        R4C8[0][A]   led_rgb_0_s2/Q                         
  2.903   0.002   tNET   RR   1        R4C8[0][A]   n1115_s11/I0                           
  3.275   0.372   tINS   RF   1        R4C8[0][A]   n1115_s11/F                            
  3.275   0.000   tNET   FF   1        R4C8[0][A]   led_rgb_0_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C8[0][A]   led_rgb_0_s2/CLK                       
  2.567   0.000   tHld        1        R4C8[0][A]   led_rgb_0_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path25						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : buttons_pressed_0_s0
To                : buttons_pressed_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C14[1][A]   buttons_pressed_0_s0/CLK               
  2.901   0.333   tC2Q   RR   3        R5C14[1][A]   buttons_pressed_0_s0/Q                 
  2.903   0.002   tNET   RR   1        R5C14[1][A]   n354_s2/I0                             
  3.275   0.372   tINS   RF   1        R5C14[1][A]   n354_s2/F                              
  3.275   0.000   tNET   FF   1        R5C14[1][A]   buttons_pressed_0_s0/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C14[1][A]   buttons_pressed_0_s0/CLK               
  2.567   0.000   tHld        1        R5C14[1][A]   buttons_pressed_0_s0                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 9.231
Data Arrival Time : 5.257
Data Required Time: 14.488
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                           
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                             
  5.257   2.172   tNET   FF   1        R7C3[2][A]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C3[2][A]   PP_post_process/buffer_select_s2/CLK   
  14.488   -0.043   tSu         1        R7C3[2][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.172 82.573%, 
                    tC2Q: 0.458 17.427%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 9.231
Data Arrival Time : 5.257
Data Required Time: 14.488
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                            
  5.257   2.172   tNET   FF   1        R7C3[0][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C3[0][A]   PP_post_process/last_switch_s0/CLK     
  14.488   -0.043   tSu         1        R7C3[0][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.172 82.573%, 
                    tC2Q: 0.458 17.427%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 9.231
Data Arrival Time : 5.257
Data Required Time: 14.488
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                            
  5.257   2.172   tNET   FF   1        R7C3[1][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C3[1][A]   PP_post_process/stop_PP_s0/CLK         
  14.488   -0.043   tSu         1        R7C3[1][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.172 82.573%, 
                    tC2Q: 0.458 17.427%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 9.231
Data Arrival Time : 5.257
Data Required Time: 14.488
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                            
  5.257   2.172   tNET   FF   1        R7C3[2][B]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C3[2][B]   PP_post_process/d_flag_write_s0/CLK    
  14.488   -0.043   tSu         1        R7C3[2][B]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.172 82.573%, 
                    tC2Q: 0.458 17.427%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 9.241
Data Arrival Time : 5.247
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                              
  5.247   2.162   tNET   FF   1        R7C2[2][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C2[2][A]   PP_post_process/read_pointer_1_s1/CLK  
  14.488   -0.043   tSu         1        R7C2[2][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.162 82.508%, 
                    tC2Q: 0.458 17.492%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 9.241
Data Arrival Time : 5.247
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                              
  5.247   2.162   tNET   FF   1        R7C2[0][B]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C2[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  14.488   -0.043   tSu         1        R7C2[0][B]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.162 82.508%, 
                    tC2Q: 0.458 17.492%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 9.241
Data Arrival Time : 5.247
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                              
  5.247   2.162   tNET   FF   1        R7C2[0][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C2[0][A]   PP_post_process/read_pointer_3_s1/CLK  
  14.488   -0.043   tSu         1        R7C2[0][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.162 82.508%, 
                    tC2Q: 0.458 17.492%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 9.241
Data Arrival Time : 5.247
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                              
  5.247   2.162   tNET   FF   1        R7C2[1][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C2[1][A]   PP_post_process/read_pointer_4_s1/CLK  
  14.488   -0.043   tSu         1        R7C2[1][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.162 82.508%, 
                    tC2Q: 0.458 17.492%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 9.241
Data Arrival Time : 5.247
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                              
  5.247   2.162   tNET   FF   1        R7C2[1][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C2[1][B]   PP_post_process/read_pointer_5_s1/CLK  
  14.488   -0.043   tSu         1        R7C2[1][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.162 82.508%, 
                    tC2Q: 0.458 17.492%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 9.241
Data Arrival Time : 5.247
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                              
  5.247   2.162   tNET   FF   1        R7C2[2][B]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C2[2][B]   PP_post_process/read_pointer_6_s1/CLK  
  14.488   -0.043   tSu         1        R7C2[2][B]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.162 82.508%, 
                    tC2Q: 0.458 17.492%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 9.251
Data Arrival Time : 5.237
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                              
  5.237   2.152   tNET   FF   1        R5C3[0][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R5C3[0][A]   PP_post_process/read_pointer_0_s7/CLK  
  14.488   -0.043   tSu         1        R5C3[0][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.152 82.443%, 
                    tC2Q: 0.458 17.557%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 9.251
Data Arrival Time : 5.237
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_7_s10
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                               
  5.237   2.152   tNET   FF   1        R5C3[0][B]   PP_post_process/read_pointer_7_s10/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R5C3[0][B]   PP_post_process/read_pointer_7_s10/CLK  
  14.488   -0.043   tSu         1        R5C3[0][B]   PP_post_process/read_pointer_7_s10      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.152 82.443%, 
                    tC2Q: 0.458 17.557%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 9.251
Data Arrival Time : 5.237
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                               
  5.237   2.152   tNET   FF   1        R3C2[0][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R3C2[0][B]   PP_post_process/write_pointer_1_s1/CLK  
  14.488   -0.043   tSu         1        R3C2[0][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.152 82.443%, 
                    tC2Q: 0.458 17.557%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 9.251
Data Arrival Time : 5.237
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                               
  5.237   2.152   tNET   FF   1        R3C2[0][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R3C2[0][A]   PP_post_process/write_pointer_2_s1/CLK  
  14.488   -0.043   tSu         1        R3C2[0][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.152 82.443%, 
                    tC2Q: 0.458 17.557%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 9.251
Data Arrival Time : 5.237
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                               
  5.237   2.152   tNET   FF   1        R3C2[1][B]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R3C2[1][B]   PP_post_process/write_pointer_3_s1/CLK  
  14.488   -0.043   tSu         1        R3C2[1][B]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.152 82.443%, 
                    tC2Q: 0.458 17.557%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 9.251
Data Arrival Time : 5.237
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                               
  5.237   2.152   tNET   FF   1        R3C2[1][A]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R3C2[1][A]   PP_post_process/write_pointer_5_s1/CLK  
  14.488   -0.043   tSu         1        R3C2[1][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.152 82.443%, 
                    tC2Q: 0.458 17.557%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 9.261
Data Arrival Time : 5.227
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                               
  5.227   2.142   tNET   FF   1        R3C3[0][A]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R3C3[0][A]   PP_post_process/write_pointer_0_s7/CLK  
  14.488   -0.043   tSu         1        R3C3[0][A]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.142 82.376%, 
                    tC2Q: 0.458 17.624%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 9.261
Data Arrival Time : 5.227
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                               
  5.227   2.142   tNET   FF   1        R2C3[2][B]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C3[2][B]   PP_post_process/write_pointer_7_s1/CLK  
  14.488   -0.043   tSu         1        R2C3[2][B]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.142 82.376%, 
                    tC2Q: 0.458 17.624%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 9.261
Data Arrival Time : 5.227
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                               
  5.227   2.142   tNET   FF   1        R2C2[0][A]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C2[0][A]   PP_post_process/write_pointer_4_s1/CLK  
  14.488   -0.043   tSu         1        R2C2[0][A]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.142 82.376%, 
                    tC2Q: 0.458 17.624%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 9.261
Data Arrival Time : 5.227
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                               
  5.227   2.142   tNET   FF   1        R2C3[2][A]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C3[2][A]   PP_post_process/write_pointer_6_s1/CLK  
  14.488   -0.043   tSu         1        R2C3[2][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.142 82.376%, 
                    tC2Q: 0.458 17.624%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 9.261
Data Arrival Time : 5.227
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                            
  5.227   2.142   tNET   FF   1        R9C3[2][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C3[2][A]   PP_post_process/read_cmp_s0/CLK        
  14.488   -0.043   tSu         1        R9C3[2][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.142 82.376%, 
                    tC2Q: 0.458 17.624%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 9.261
Data Arrival Time : 5.227
Data Required Time: 14.488
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R7C8[1][B]   rst_PP_s0/Q                            
  5.227   2.142   tNET   FF   1        R9C3[2][B]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C3[2][B]   PP_post_process/d_flag_read_s0/CLK     
  14.488   -0.043   tSu         1        R9C3[2][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.142 82.376%, 
                    tC2Q: 0.458 17.624%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 1.493
Data Arrival Time : 4.076
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                               
  4.076   1.175   tNET   RR   1        R3C3[0][A]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C3[0][A]   PP_post_process/write_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R3C3[0][A]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.175 77.902%, 
                    tC2Q: 0.333 22.098%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 1.493
Data Arrival Time : 4.076
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                               
  4.076   1.175   tNET   RR   1        R2C3[2][B]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C3[2][B]   PP_post_process/write_pointer_7_s1/CLK  
  2.582   0.015   tHld        1        R2C3[2][B]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.175 77.902%, 
                    tC2Q: 0.333 22.098%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 1.493
Data Arrival Time : 4.076
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                               
  4.076   1.175   tNET   RR   1        R2C2[0][A]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C2[0][A]   PP_post_process/write_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R2C2[0][A]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.175 77.902%, 
                    tC2Q: 0.333 22.098%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 1.493
Data Arrival Time : 4.076
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                               
  4.076   1.175   tNET   RR   1        R2C3[2][A]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C3[2][A]   PP_post_process/write_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R2C3[2][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.175 77.902%, 
                    tC2Q: 0.333 22.098%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 1.493
Data Arrival Time : 4.076
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                            
  4.076   1.175   tNET   RR   1        R9C3[2][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C3[2][A]   PP_post_process/read_cmp_s0/CLK        
  2.582   0.015   tHld        1        R9C3[2][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.175 77.902%, 
                    tC2Q: 0.333 22.098%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 1.493
Data Arrival Time : 4.076
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                            
  4.076   1.175   tNET   RR   1        R9C3[2][B]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C3[2][B]   PP_post_process/d_flag_read_s0/CLK     
  2.582   0.015   tHld        1        R9C3[2][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.175 77.902%, 
                    tC2Q: 0.333 22.098%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 1.500
Data Arrival Time : 4.082
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                              
  4.082   1.181   tNET   RR   1        R5C3[0][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C3[0][A]   PP_post_process/read_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R5C3[0][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.181 77.992%, 
                    tC2Q: 0.333 22.008%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 1.500
Data Arrival Time : 4.082
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_7_s10
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                               
  4.082   1.181   tNET   RR   1        R5C3[0][B]   PP_post_process/read_pointer_7_s10/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R5C3[0][B]   PP_post_process/read_pointer_7_s10/CLK  
  2.582   0.015   tHld        1        R5C3[0][B]   PP_post_process/read_pointer_7_s10      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.181 77.992%, 
                    tC2Q: 0.333 22.008%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 1.500
Data Arrival Time : 4.082
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                               
  4.082   1.181   tNET   RR   1        R3C2[0][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C2[0][B]   PP_post_process/write_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R3C2[0][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.181 77.992%, 
                    tC2Q: 0.333 22.008%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 1.500
Data Arrival Time : 4.082
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                               
  4.082   1.181   tNET   RR   1        R3C2[0][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C2[0][A]   PP_post_process/write_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R3C2[0][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.181 77.992%, 
                    tC2Q: 0.333 22.008%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 1.500
Data Arrival Time : 4.082
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                               
  4.082   1.181   tNET   RR   1        R3C2[1][B]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C2[1][B]   PP_post_process/write_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R3C2[1][B]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.181 77.992%, 
                    tC2Q: 0.333 22.008%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 1.500
Data Arrival Time : 4.082
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                               
  4.082   1.181   tNET   RR   1        R3C2[1][A]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C2[1][A]   PP_post_process/write_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R3C2[1][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.181 77.992%, 
                    tC2Q: 0.333 22.008%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 1.506
Data Arrival Time : 4.088
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                              
  4.088   1.187   tNET   RR   1        R7C2[2][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C2[2][A]   PP_post_process/read_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R7C2[2][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.187 78.082%, 
                    tC2Q: 0.333 21.918%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 1.506
Data Arrival Time : 4.088
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                              
  4.088   1.187   tNET   RR   1        R7C2[0][B]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C2[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R7C2[0][B]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.187 78.082%, 
                    tC2Q: 0.333 21.918%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 1.506
Data Arrival Time : 4.088
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                              
  4.088   1.187   tNET   RR   1        R7C2[0][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C2[0][A]   PP_post_process/read_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R7C2[0][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.187 78.082%, 
                    tC2Q: 0.333 21.918%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 1.506
Data Arrival Time : 4.088
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                              
  4.088   1.187   tNET   RR   1        R7C2[1][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C2[1][A]   PP_post_process/read_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R7C2[1][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.187 78.082%, 
                    tC2Q: 0.333 21.918%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 1.506
Data Arrival Time : 4.088
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                              
  4.088   1.187   tNET   RR   1        R7C2[1][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C2[1][B]   PP_post_process/read_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R7C2[1][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.187 78.082%, 
                    tC2Q: 0.333 21.918%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 1.506
Data Arrival Time : 4.088
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                              
  4.088   1.187   tNET   RR   1        R7C2[2][B]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C2[2][B]   PP_post_process/read_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R7C2[2][B]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.187 78.082%, 
                    tC2Q: 0.333 21.918%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 1.512
Data Arrival Time : 4.095
Data Required Time: 2.582
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                           
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                             
  4.095   1.194   tNET   RR   1        R7C3[2][A]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C3[2][A]   PP_post_process/buffer_select_s2/CLK   
  2.582   0.015   tHld        1        R7C3[2][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.194 78.171%, 
                    tC2Q: 0.333 21.829%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 1.512
Data Arrival Time : 4.095
Data Required Time: 2.582
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                            
  4.095   1.194   tNET   RR   1        R7C3[0][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C3[0][A]   PP_post_process/last_switch_s0/CLK     
  2.582   0.015   tHld        1        R7C3[0][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.194 78.171%, 
                    tC2Q: 0.333 21.829%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 1.512
Data Arrival Time : 4.095
Data Required Time: 2.582
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                            
  4.095   1.194   tNET   RR   1        R7C3[1][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C3[1][A]   PP_post_process/stop_PP_s0/CLK         
  2.582   0.015   tHld        1        R7C3[1][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.194 78.171%, 
                    tC2Q: 0.333 21.829%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 1.512
Data Arrival Time : 4.095
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C8[1][B]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R7C8[1][B]   rst_PP_s0/Q                            
  4.095   1.194   tNET   RR   1        R7C3[2][B]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   568      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C3[2][B]   PP_post_process/d_flag_write_s0/CLK    
  2.582   0.015   tHld        1        R7C3[2][B]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.194 78.171%, 
                    tC2Q: 0.333 21.829%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_com_start_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   d_com_start_s0/CLK                     

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   d_com_start_s0/CLK                     

								MPW2
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_flag_acq_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   d_flag_acq_s0/CLK                      

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   d_flag_acq_s0/CLK                      

								MPW3
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1661_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   n1661_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   n1661_s0/CLK                           

								MPW4
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1669_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   n1669_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   n1669_s0/CLK                           

								MPW5
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        read_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   read_6_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   read_6_s0/CLK                          

								MPW6
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        address_acq_19_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   address_acq_19_s0/CLK                  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   address_acq_19_s0/CLK                  

								MPW7
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        samples_after_adjusted_21_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   samples_after_adjusted_21_s0/CLK       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   samples_after_adjusted_21_s0/CLK       

								MPW8
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/data_out_10_s0

Late clock Path:
   AT     DELAY   TYPE   RF                    NODE                    
 ======= ======= ====== ==== ========================================= 
  5.952   0.000               active clock edge time                   
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk    
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                    
  8.598   0.262   tNET   FF   initialize/PSRAM_com/data_out_10_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                    NODE                    
 ======== ======= ====== ==== ========================================= 
  11.905   0.000               active clock edge time                   
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk    
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                    
  14.472   0.185   tNET   RR   initialize/PSRAM_com/data_out_10_s0/CLK  

								MPW9
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/address_aux_20_s0

Late clock Path:
   AT     DELAY   TYPE   RF                      NODE                     
 ======= ======= ====== ==== ============================================ 
  5.952   0.000               active clock edge time                      
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                       
  8.598   0.262   tNET   FF   initialize/PSRAM_com/address_aux_20_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                      NODE                     
 ======== ======= ====== ==== ============================================ 
  11.905   0.000               active clock edge time                      
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                       
  14.472   0.185   tNET   RR   initialize/PSRAM_com/address_aux_20_s0/CLK  

								MPW10
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/address_aux_21_s0

Late clock Path:
   AT     DELAY   TYPE   RF                      NODE                     
 ======= ======= ====== ==== ============================================ 
  5.952   0.000               active clock edge time                      
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                       
  8.598   0.262   tNET   FF   initialize/PSRAM_com/address_aux_21_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                      NODE                     
 ======== ======= ====== ==== ============================================ 
  11.905   0.000               active clock edge time                      
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                       
  14.472   0.185   tNET   RR   initialize/PSRAM_com/address_aux_21_s0/CLK  

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT        NET NAME        WORST SLACK   MAX DELAY  
 ======== ==================== ============= =========== 
  568      clk_PSRAM            0.904         0.661      
  130      n1064_16             2.255         3.617      
  60       process[1]           2.255         1.997      
  48       stop_acquisition_8   2.255         1.843      
  44       n1655_6              5.164         1.681      
  38       i_21_8               3.460         1.847      
  36       process[0]           2.051         1.814      
  35       process[2]           2.330         2.022      
  33       rst_PP               3.041         2.296      
  32       read_PP_0_12         6.996         1.663      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R2C7       1.000              
  R3C12      1.000              
  R3C13      1.000              
  R3C14      1.000              
  R3C15      1.000              
  R10C15     1.000              
  R2C15      1.000              
  R9C2       1.000              
  R10C2      1.000              
  R10C10     1.000              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

