# Loading project m1vhdl.2019
# Compile of cpu_package.0.vhd was successful.
# Compile of memory.0.vhd was successful.
# Compile of test_memory.0.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.test_memory(behavior)
# vsim work.test_memory(behavior) 
# Start time: 11:42:24 on Nov 22,2018
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016Linux 4.17.3-100.fc27.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cpu_package(body)
# Loading ieee.std_logic_textio(body)
# Loading work.test_memory(behavior)
# Loading work.memory(behavior)
add wave -position insertpoint sim:/test_memory/L1/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Failure: FIN DE SIMULATION
#    Time: 72500 ps  Iteration: 0  Process: /test_memory/P_TEST File: /home/brt1540a/m1vhdl/test_memory.0.vhd
# Break in Process P_TEST at /home/brt1540a/m1vhdl/test_memory.0.vhd line 138
quit -sim
# End time: 11:51:34 on Nov 22,2018, Elapsed time: 0:09:10
# Errors: 0, Warnings: 1
