INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_COR_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/CORDIC_exp_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_exp_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/TAYLOR_exp_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TAYLOR_exp_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_ASM_addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_ASM_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_ASM_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_ASM_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_COR_addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_COR_addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_COR_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_COR_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/lampFPU_TAY_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/range_reduction.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module range_reduction
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/wrapper/wrapper.srcs/sources_1/new/range_reduction_tb2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module range_reduction_tb2
