{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436567480600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436567480604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 18:31:20 2015 " "Processing started: Fri Jul 10 18:31:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436567480604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436567480604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off senior_proj -c senior_proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off senior_proj -c senior_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436567480604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1436567480920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/donald/documents/senior_proj/hdl/zero_crossing_dect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/zero_crossing_dect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_crossing_dect-behav " "Found design unit 1: zero_crossing_dect-behav" {  } { { "../hdl/zero_crossing_dect.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/zero_crossing_dect.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490617 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_crossing_dect " "Found entity 1: zero_crossing_dect" {  } { { "../hdl/zero_crossing_dect.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/zero_crossing_dect.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436567490617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/donald/documents/senior_proj/hdl/top_level_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/top_level_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_wrapper-behav " "Found design unit 1: top_level_wrapper-behav" {  } { { "../hdl/top_level_wrapper.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/top_level_wrapper.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490621 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_wrapper " "Found entity 1: top_level_wrapper" {  } { { "../hdl/top_level_wrapper.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/top_level_wrapper.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436567490621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/donald/documents/senior_proj/hdl/rms_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/rms_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rms_calc-behav " "Found design unit 1: rms_calc-behav" {  } { { "../hdl/rms_calc.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/rms_calc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490623 ""} { "Info" "ISGN_ENTITY_NAME" "1 rms_calc " "Found entity 1: rms_calc" {  } { { "../hdl/rms_calc.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/rms_calc.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436567490623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/donald/documents/senior_proj/hdl/populate_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/populate_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 populate_fifo-behav " "Found design unit 1: populate_fifo-behav" {  } { { "../hdl/populate_fifo.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/populate_fifo.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490624 ""} { "Info" "ISGN_ENTITY_NAME" "1 populate_fifo " "Found entity 1: populate_fifo" {  } { { "../hdl/populate_fifo.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/populate_fifo.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436567490624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/donald/documents/senior_proj/hdl/gendata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/gendata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genData-behav " "Found design unit 1: genData-behav" {  } { { "../hdl/genData.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/genData.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490625 ""} { "Info" "ISGN_ENTITY_NAME" "1 genData " "Found entity 1: genData" {  } { { "../hdl/genData.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/genData.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436567490625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/donald/documents/senior_proj/hdl/freq_dect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/freq_dect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_dect-behav " "Found design unit 1: freq_dect-behav" {  } { { "../hdl/freq_dect.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/freq_dect.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490627 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_dect " "Found entity 1: freq_dect" {  } { { "../hdl/freq_dect.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/freq_dect.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436567490627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/donald/documents/senior_proj/hdl/edge_dect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/edge_dect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_dect-behav " "Found design unit 1: edge_dect-behav" {  } { { "../hdl/edge_dect.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/edge_dect.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490628 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_dect " "Found entity 1: edge_dect" {  } { { "../hdl/edge_dect.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/edge_dect.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436567490628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "D:/Donald/Documents/senior_proj/quartus_project/fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490629 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "D:/Donald/Documents/senior_proj/quartus_project/fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436567490629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-SYN " "Found design unit 1: mult-SYN" {  } { { "mult.vhd" "" { Text "D:/Donald/Documents/senior_proj/quartus_project/mult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490631 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhd" "" { Text "D:/Donald/Documents/senior_proj/quartus_project/mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436567490631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt-SYN " "Found design unit 1: sqrt-SYN" {  } { { "sqrt.vhd" "" { Text "D:/Donald/Documents/senior_proj/quartus_project/sqrt.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490632 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.vhd" "" { Text "D:/Donald/Documents/senior_proj/quartus_project/sqrt.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436567490632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436567490632 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "freq_dect top_level_wrapper.vhd(88) " "VHDL error at top_level_wrapper.vhd(88): name \"freq_dect\" cannot be used because it is already used for a previously declared item" {  } { { "../hdl/top_level_wrapper.vhd" "" { Text "D:/Donald/Documents/senior_proj/hdl/top_level_wrapper.vhd" 88 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Quartus II" 0 -1 1436567490633 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436567490732 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 10 18:31:30 2015 " "Processing ended: Fri Jul 10 18:31:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436567490732 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436567490732 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436567490732 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436567490732 ""}
