/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [18:0] _00_;
  reg [12:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_19z;
  wire [37:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire [21:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [29:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = !(celloutsig_0_0z ? celloutsig_0_7z[7] : in_data[0]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[18] | in_data[172]);
  assign celloutsig_1_12z = ~(celloutsig_1_5z | celloutsig_1_7z[1]);
  assign celloutsig_0_5z = ~(in_data[28] | celloutsig_0_4z);
  assign celloutsig_1_5z = ~celloutsig_1_1z;
  assign celloutsig_1_11z = ~((celloutsig_1_5z | in_data[103]) & (celloutsig_1_8z[2] | celloutsig_1_2z[8]));
  assign celloutsig_1_2z = { in_data[165:144], celloutsig_1_1z } + { in_data[171:150], celloutsig_1_1z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 13'h0000;
    else _01_ <= { celloutsig_1_9z, celloutsig_1_7z };
  reg [3:0] _10_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 4'h0;
    else _10_ <= celloutsig_0_7z[9:6];
  assign _00_[18:15] = _10_;
  reg [18:0] _11_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 19'h00000;
    else _11_ <= { _00_[18:15], celloutsig_0_5z, celloutsig_0_2z[8:2], 2'h3, _00_[18:15], celloutsig_0_6z };
  assign out_data[50:32] = _11_;
  assign celloutsig_1_0z = in_data[188:167] & in_data[167:146];
  assign celloutsig_1_9z = { celloutsig_1_0z[15:10], celloutsig_1_7z, celloutsig_1_1z } & { celloutsig_1_0z[20], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_7z = in_data[64:46] / { 1'h1, in_data[36:29], celloutsig_0_5z, celloutsig_0_2z[8:2], 2'h3 };
  assign celloutsig_0_3z = celloutsig_0_1z[26:19] > { in_data[30:24], celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_1z[23:11] && celloutsig_0_1z[37:25];
  assign celloutsig_1_18z = { celloutsig_1_17z[24:19], celloutsig_1_9z, celloutsig_1_11z } && celloutsig_1_2z[21:5];
  assign celloutsig_0_0z = in_data[62:54] < in_data[59:51];
  assign celloutsig_1_4z = { celloutsig_1_2z[20:16], celloutsig_1_3z } < in_data[187:182];
  assign celloutsig_1_19z = { in_data[145:141], celloutsig_1_12z, celloutsig_1_13z } < celloutsig_1_2z[21:12];
  assign celloutsig_1_3z = in_data[155:148] != in_data[111:104];
  assign celloutsig_1_7z = ~ celloutsig_1_0z[5:3];
  assign celloutsig_1_13z = ~ { celloutsig_1_0z[5:4], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_19z = ~ { celloutsig_0_7z[16:12], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_17z = { in_data[101], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_8z, _01_, celloutsig_1_12z, celloutsig_1_8z } >> { celloutsig_1_0z[11:5], _01_, celloutsig_1_9z };
  assign celloutsig_1_6z = celloutsig_1_0z[9:2] >> celloutsig_1_2z[11:4];
  assign celloutsig_0_32z = { celloutsig_0_2z[4:3], celloutsig_0_19z } ~^ { out_data[39:33], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = celloutsig_1_0z[4:2] ~^ celloutsig_1_2z[18:16];
  assign celloutsig_0_1z = in_data[95:58] ~^ { in_data[37:2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_3z) | (celloutsig_0_3z & celloutsig_0_3z));
  assign celloutsig_0_2z[8:2] = { in_data[38:33], celloutsig_0_0z } ~^ in_data[47:41];
  assign _00_[14:0] = { celloutsig_0_5z, celloutsig_0_2z[8:2], 2'h3, _00_[18:15], celloutsig_0_6z };
  assign celloutsig_0_2z[1:0] = 2'h3;
  assign { out_data[128], out_data[96], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z };
endmodule
