#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Feb 19 14:13:46 2019
# Process ID: 11811
# Current directory: /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1
# Command line: vivado -log test_bench.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_bench.tcl -notrace
# Log file: /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench.vdi
# Journal file: /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_bench.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/ram_data_memory/ram_data_memory.dcp' for cell 'data_memory'
INFO: [Project 1-454] Reading design checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/rom_program_memory/rom_program_memory.dcp' for cell 'program_memory'
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'test_bench' is not ideal for floorplanning, since the cellview 'processor' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/constrs_1/imports/COL216_assn_5/assn_6.xdc]
Finished Parsing XDC File [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/constrs_1/imports/COL216_assn_5/assn_6.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/rom_program_memory/rom_program_memory.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/ram_data_memory/ram_data_memory.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1286.488 ; gain = 285.277 ; free physical = 359 ; free virtual = 3739
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1315.496 ; gain = 29.008 ; free physical = 347 ; free virtual = 3727
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: c7f0a717

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a8b5fe92

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1755.926 ; gain = 0.000 ; free physical = 140 ; free virtual = 3336

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 100 cells.
Phase 2 Constant propagation | Checksum: e5263ae7

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1755.926 ; gain = 0.000 ; free physical = 140 ; free virtual = 3337

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 357 unconnected nets.
INFO: [Opt 31-11] Eliminated 104 unconnected cells.
Phase 3 Sweep | Checksum: 1a9e0cc74

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1755.926 ; gain = 0.000 ; free physical = 139 ; free virtual = 3336

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1a9e0cc74

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1755.926 ; gain = 0.000 ; free physical = 139 ; free virtual = 3336

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1755.926 ; gain = 0.000 ; free physical = 139 ; free virtual = 3336
Ending Logic Optimization Task | Checksum: 1a9e0cc74

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1755.926 ; gain = 0.000 ; free physical = 139 ; free virtual = 3336

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a9e0cc74

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1755.926 ; gain = 0.000 ; free physical = 139 ; free virtual = 3336
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1755.926 ; gain = 469.438 ; free physical = 139 ; free virtual = 3336
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1779.938 ; gain = 0.000 ; free physical = 137 ; free virtual = 3335
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.938 ; gain = 0.000 ; free physical = 124 ; free virtual = 3326
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.938 ; gain = 0.000 ; free physical = 124 ; free virtual = 3326

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1131f22e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1793.938 ; gain = 14.000 ; free physical = 118 ; free virtual = 3325

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 166a344df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 106 ; free virtual = 3316

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 166a344df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 106 ; free virtual = 3316
Phase 1 Placer Initialization | Checksum: 166a344df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 105 ; free virtual = 3316

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1246cac3c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 101 ; free virtual = 3313

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1246cac3c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 101 ; free virtual = 3313

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e079bfdb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 100 ; free virtual = 3313

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b53c7c5a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 100 ; free virtual = 3313

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b53c7c5a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 100 ; free virtual = 3313

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: d2900750

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 100 ; free virtual = 3313

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 139bd5de1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 100 ; free virtual = 3313

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 22b17d8f1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 114 ; free virtual = 3321

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 14fc6cd81

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 114 ; free virtual = 3321

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 14fc6cd81

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 114 ; free virtual = 3321

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1975f9cc4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 114 ; free virtual = 3320
Phase 3 Detail Placement | Checksum: 1975f9cc4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1802.574 ; gain = 22.637 ; free physical = 114 ; free virtual = 3320

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.687. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 285e08bf1

Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 1803.578 ; gain = 23.641 ; free physical = 107 ; free virtual = 3314
Phase 4.1 Post Commit Optimization | Checksum: 285e08bf1

Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1803.578 ; gain = 23.641 ; free physical = 107 ; free virtual = 3314

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 285e08bf1

Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1803.578 ; gain = 23.641 ; free physical = 107 ; free virtual = 3315

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 285e08bf1

Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1803.578 ; gain = 23.641 ; free physical = 107 ; free virtual = 3315

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f4cd7455

Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1803.578 ; gain = 23.641 ; free physical = 107 ; free virtual = 3315
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f4cd7455

Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1803.578 ; gain = 23.641 ; free physical = 107 ; free virtual = 3315
Ending Placer Task | Checksum: 1101a6c88

Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1803.578 ; gain = 23.641 ; free physical = 107 ; free virtual = 3315
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1803.578 ; gain = 23.641 ; free physical = 107 ; free virtual = 3315
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1803.578 ; gain = 0.000 ; free physical = 104 ; free virtual = 3315
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1803.578 ; gain = 0.000 ; free physical = 145 ; free virtual = 3329
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1803.578 ; gain = 0.000 ; free physical = 145 ; free virtual = 3329
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1803.578 ; gain = 0.000 ; free physical = 144 ; free virtual = 3328
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bc4310bd ConstDB: 0 ShapeSum: 53d75bcb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 159a4d031

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 110 ; free virtual = 3251

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 159a4d031

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 109 ; free virtual = 3251

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 159a4d031

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 101 ; free virtual = 3244

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 159a4d031

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 101 ; free virtual = 3244
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12a03b1c8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 110 ; free virtual = 3241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.356 | TNS=-57.469| WHS=-0.054 | THS=-0.631 |

Phase 2 Router Initialization | Checksum: 188b523c0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 108 ; free virtual = 3240

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a77fad83

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 108 ; free virtual = 3239

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 647
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 195c02977

Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 108 ; free virtual = 3240
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.035 | TNS=-445.479| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 146f6f969

Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 108 ; free virtual = 3240

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: d10287ab

Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 108 ; free virtual = 3240
Phase 4.1.2 GlobIterForTiming | Checksum: 1284610a9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 108 ; free virtual = 3240
Phase 4.1 Global Iteration 0 | Checksum: 1284610a9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 108 ; free virtual = 3240

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1fdac5c10

Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 108 ; free virtual = 3239
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.061 | TNS=-436.630| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 220d3ffcb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 108 ; free virtual = 3239
Phase 4 Rip-up And Reroute | Checksum: 220d3ffcb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 108 ; free virtual = 3239

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22e48055b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1883.250 ; gain = 79.672 ; free physical = 108 ; free virtual = 3239
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.956 | TNS=-393.084| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1458b87da

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1886.250 ; gain = 82.672 ; free physical = 101 ; free virtual = 3233

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1458b87da

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1886.250 ; gain = 82.672 ; free physical = 101 ; free virtual = 3233
Phase 5 Delay and Skew Optimization | Checksum: 1458b87da

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1886.250 ; gain = 82.672 ; free physical = 101 ; free virtual = 3233

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 131693f7a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1886.250 ; gain = 82.672 ; free physical = 101 ; free virtual = 3233
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.947 | TNS=-384.091| WHS=0.237  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 131693f7a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1886.250 ; gain = 82.672 ; free physical = 101 ; free virtual = 3233
Phase 6 Post Hold Fix | Checksum: 131693f7a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1886.250 ; gain = 82.672 ; free physical = 101 ; free virtual = 3233

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.28821 %
  Global Horizontal Routing Utilization  = 1.32301 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X7Y23 -> INT_R_X7Y23
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: c047cada

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1886.250 ; gain = 82.672 ; free physical = 101 ; free virtual = 3233

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c047cada

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1886.250 ; gain = 82.672 ; free physical = 101 ; free virtual = 3233

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14fcf498b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1886.250 ; gain = 82.672 ; free physical = 101 ; free virtual = 3233

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.947 | TNS=-384.091| WHS=0.237  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 14fcf498b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1886.250 ; gain = 82.672 ; free physical = 101 ; free virtual = 3233
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1886.250 ; gain = 82.672 ; free physical = 101 ; free virtual = 3233

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1886.250 ; gain = 82.672 ; free physical = 101 ; free virtual = 3233
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1886.250 ; gain = 0.000 ; free physical = 123 ; free virtual = 3230
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file test_bench_power_routed.rpt -pb test_bench_power_summary_routed.pb -rpx test_bench_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 14:16:50 2019...
