// Seed: 4030944851
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  wire id_3;
  bit  id_4;
  always @(posedge 1 or posedge "") begin : LABEL_0
    assume (-1);
    id_4 <= id_1;
  end
endmodule
module module_0 #(
    parameter id_0 = 32'd98,
    parameter id_2 = 32'd56
) (
    input wire _id_0,
    input supply0 id_1,
    input wand _id_2,
    input wire id_3,
    output wand id_4,
    output supply0 id_5
);
  logic [id_2 : id_0] module_1[id_2 : 1];
  ;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
