---
title: Cadence Incisive
draft: false 
website: https://www.cadence.com/en_US/home.html
classification: ['Design Softwares']
platform: ['Web']
keywords: ['3dequalizer', '5spice', 'circuit_tree', 'circuitlab', 'jasmine', 'modelsim', 'riviera-pro', 'voocat', 'geda_project', 'libmv']
image: 2020/04/Cadence-Incisive.png
---
System Verilog, Verilog, VHDL, SystemC HDL Simulator for ASIC Design and Verification