Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: Lucky7_Game.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lucky7_Game.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lucky7_Game"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Lucky7_Game
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/thxssio/projects/LearnComputerEnginner/VHDL/Lucky7_Game/Debounce_Button.vhd" into library work
Parsing entity <Debounce_Button>.
Parsing architecture <Behavioral> of entity <debounce_button>.
Parsing VHDL file "/home/thxssio/projects/LearnComputerEnginner/VHDL/Lucky7_Game/Lucky7_Game.vhd" into library work
Parsing entity <Lucky7_Game>.
Parsing architecture <Behavioral> of entity <lucky7_game>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Lucky7_Game> (architecture <Behavioral>) from library <work>.

Elaborating entity <Debounce_Button> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/thxssio/projects/LearnComputerEnginner/VHDL/Lucky7_Game/Lucky7_Game.vhd" Line 57: Assignment to led_enable ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lucky7_Game>.
    Related source file is "/home/thxssio/projects/LearnComputerEnginner/VHDL/Lucky7_Game/Lucky7_Game.vhd".
    Found 1-bit register for signal <led1>.
    Found 1-bit register for signal <led2>.
    Found 1-bit register for signal <led3>.
    Found 1-bit register for signal <led4>.
    Found 1-bit register for signal <led5>.
    Found 1-bit register for signal <led6>.
    Found 1-bit register for signal <led7>.
    Found 1-bit register for signal <led8>.
    Found 25-bit register for signal <counter>.
    Found 4-bit register for signal <rand_num>.
    Found 4-bit adder for signal <rand_num[3]_GND_4_o_add_0_OUT> created at line 1241.
    Found 25-bit adder for signal <counter[24]_GND_4_o_add_11_OUT> created at line 100.
    Found 16x7-bit Read Only RAM for signal <seven_seg>
    Found 25-bit comparator greater for signal <counter[24]_GND_4_o_LessThan_8_o> created at line 77
    Found 25-bit comparator greater for signal <counter[24]_PWR_4_o_LessThan_9_o> created at line 87
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Lucky7_Game> synthesized.

Synthesizing Unit <Debounce_Button>.
    Related source file is "/home/thxssio/projects/LearnComputerEnginner/VHDL/Lucky7_Game/Debounce_Button.vhd".
        max = 10000000
    Found 1-bit register for signal <button_d1>.
    Found 1-bit register for signal <button_d2>.
    Found 1-bit register for signal <reset_reg>.
    Found 1-bit register for signal <reset_d1>.
    Found 1-bit register for signal <reset_d2>.
    Found 24-bit register for signal <button_counter>.
    Found 1-bit register for signal <result>.
    Found 24-bit register for signal <reset_counter>.
    Found 1-bit register for signal <reset_out>.
    Found 1-bit register for signal <button_reg>.
    Found 24-bit adder for signal <button_counter[23]_GND_5_o_add_1_OUT> created at line 36.
    Found 24-bit adder for signal <reset_counter[23]_GND_5_o_add_5_OUT> created at line 48.
    Found 24-bit comparator greater for signal <button_counter[23]_PWR_5_o_LessThan_1_o> created at line 35
    Found 24-bit comparator greater for signal <reset_counter[23]_PWR_5_o_LessThan_5_o> created at line 47
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Debounce_Button> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 20
 1-bit register                                        : 16
 24-bit register                                       : 2
 25-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 4
 24-bit comparator greater                             : 2
 25-bit comparator greater                             : 2
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Debounce_Button>.
The following registers are absorbed into counter <button_counter>: 1 register on signal <button_counter>.
The following registers are absorbed into counter <reset_counter>: 1 register on signal <reset_counter>.
Unit <Debounce_Button> synthesized (advanced).

Synthesizing (advanced) Unit <Lucky7_Game>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <rand_num>: 1 register on signal <rand_num>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seven_seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rand_num>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seven_seg>     |          |
    -----------------------------------------------------------------------
Unit <Lucky7_Game> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 4
 24-bit up counter                                     : 2
 25-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Comparators                                          : 4
 24-bit comparator greater                             : 2
 25-bit comparator greater                             : 2
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <led1> in Unit <Lucky7_Game> is equivalent to the following 7 FFs/Latches, which will be removed : <led2> <led3> <led6> <led4> <led5> <led7> <led8> 

Optimizing unit <Lucky7_Game> ...

Optimizing unit <Debounce_Button> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lucky7_Game, actual ratio is 1.

Final Macro Processing ...

Processing Unit <Lucky7_Game> :
	Found 2-bit shift register for signal <debounce_button_instance/reset_d1>.
	Found 2-bit shift register for signal <debounce_button_instance/button_d1>.
Unit <Lucky7_Game> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 82
 Flip-Flops                                            : 82
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lucky7_Game.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 316
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 70
#      LUT2                        : 45
#      LUT3                        : 8
#      LUT4                        : 10
#      LUT5                        : 18
#      LUT6                        : 13
#      MUXCY                       : 70
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 73
# FlipFlops/Latches                : 84
#      FD                          : 52
#      FDE                         : 2
#      FDR                         : 26
#      FDRE                        : 4
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              84  out of  18224     0%  
 Number of Slice LUTs:                  170  out of   9112     1%  
    Number used as Logic:               168  out of   9112     1%  
    Number used as Memory:                2  out of   2176     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    172
   Number with an unused Flip Flop:      88  out of    172    51%  
   Number with an unused LUT:             2  out of    172     1%  
   Number of fully used LUT-FF pairs:    82  out of    172    47%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 86    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.886ns (Maximum Frequency: 204.683MHz)
   Minimum input arrival time before clock: 3.720ns
   Maximum output required time after clock: 4.980ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.886ns (frequency: 204.683MHz)
  Total number of paths / destination ports: 3576 / 118
-------------------------------------------------------------------------
Delay:               4.886ns (Levels of Logic = 4)
  Source:            debounce_button_instance/reset_counter_23 (FF)
  Destination:       debounce_button_instance/reset_counter_22 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: debounce_button_instance/reset_counter_23 to debounce_button_instance/reset_counter_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.943  debounce_button_instance/reset_counter_23 (debounce_button_instance/reset_counter_23)
     LUT3:I0->O            3   0.205   0.879  debounce_button_instance/reset_counter[23]_PWR_5_o_LessThan_5_o23_SW1 (N1)
     LUT5:I2->O            4   0.205   0.788  debounce_button_instance/reset_counter[23]_PWR_5_o_LessThan_5_o24_SW1 (N9)
     LUT6:I4->O           12   0.203   0.909  debounce_button_instance/Mcount_reset_counter_val241 (debounce_button_instance/Mcount_reset_counter_val)
     LUT2:I1->O            1   0.205   0.000  debounce_button_instance/reset_counter_22_rstpot (debounce_button_instance/reset_counter_22_rstpot)
     FD:D                      0.102          debounce_button_instance/reset_counter_22
    ----------------------------------------
    Total                      4.886ns (1.367ns logic, 3.519ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 52 / 52
-------------------------------------------------------------------------
Offset:              3.720ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       debounce_button_instance/reset_counter_22 (FF)
  Destination Clock: clk rising

  Data Path: reset to debounce_button_instance/reset_counter_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.079  reset_IBUF (reset_IBUF)
     LUT6:I0->O           12   0.203   0.909  debounce_button_instance/Mcount_reset_counter_val241 (debounce_button_instance/Mcount_reset_counter_val)
     LUT2:I1->O            1   0.205   0.000  debounce_button_instance/reset_counter_22_rstpot (debounce_button_instance/reset_counter_22_rstpot)
     FD:D                      0.102          debounce_button_instance/reset_counter_22
    ----------------------------------------
    Total                      3.720ns (1.732ns logic, 1.988ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 36 / 15
-------------------------------------------------------------------------
Offset:              4.980ns (Levels of Logic = 2)
  Source:            rand_num_0 (FF)
  Destination:       seven_seg<2> (PAD)
  Source Clock:      clk rising

  Data Path: rand_num_0 to seven_seg<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.447   1.180  rand_num_0 (rand_num_0)
     LUT4:I0->O            1   0.203   0.579  Mram_seven_seg21 (seven_seg_2_OBUF)
     OBUF:I->O                 2.571          seven_seg_2_OBUF (seven_seg<2>)
    ----------------------------------------
    Total                      4.980ns (3.221ns logic, 1.759ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.886|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.28 secs
 
--> 


Total memory usage is 382688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

