// Seed: 1617248098
module module_0 (
    output tri id_0,
    input tri id_1,
    output uwire id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wand id_5,
    input supply1 id_6,
    output uwire id_7,
    output tri1 id_8,
    output wand id_9,
    input tri0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    output tri id_13,
    input uwire id_14,
    input wire id_15
    , id_25 = 1,
    output wor id_16,
    output tri0 id_17,
    input wand id_18,
    output wire id_19,
    output tri id_20,
    input wire id_21,
    input wire id_22,
    output supply1 id_23
);
  supply1 id_26 = 1;
  assign id_19 = 1;
  initial return id_25;
  assign module_1.id_1 = 0;
  assign id_8 = 1;
endmodule
module module_1 (
    input wire id_0
    , id_6 = 1,
    output tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    output logic id_4
);
  always id_4 <= -1;
  and primCall (id_4, id_2, id_0, id_7, id_6);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_1,
      id_0,
      id_2,
      id_3
  );
endmodule
