# RISCV_Processor

## Description
- It is a **5 stage** pipelined RISCV scalar processor supporting ***R, I, S, B, U, J*** type instructions.
- Integrated with ***Hazard Detection Unit***, ***Forwarding Unit***, and supports stalls for load dependency.
- Integrated the ***UART*** as an external peripheral with support for interrupts on data transmitting and data receiving.
- Integrated the ***Exception Control Unit (CSR)*** for *External and Timing Interrupt*.
