<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SAWIM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="MATRIX_CTRL.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="STOSAvectorial_tb.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="STOSAvectorial_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="STOSAvectorial_top.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="STOSAvectorial_top.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GUIDERESULTS_REPORT" xil_pn:name="STOSAvectorial_top.grf" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="STOSAvectorial_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="STOSAvectorial_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="STOSAvectorial_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="STOSAvectorial_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="STOSAvectorial_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="STOSAvectorial_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="STOSAvectorial_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="STOSAvectorial_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="STOSAvectorial_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="STOSAvectorial_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="STOSAvectorial_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="STOSAvectorial_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="STOSAvectorial_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="STOSAvectorial_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="STOSAvectorial_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="STOSAvectorial_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="STOSAvectorial_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="STOSAvectorial_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="STOSAvectorial_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="STOSAvectorial_top_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="STOSAvectorial_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="STOSAvectorial_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="STOSAvectorial_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="STOSAvectorial_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="STOSAvectorial_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="STOSAvectorial_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="STOSAvectorial_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="STOSAvectorial_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="STOSAvectorial_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="STOSAvectorial_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="STOSAvectorial_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="STOSAvectorial_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="STOSAvectorial_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="STOSAvectorial_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="filter_fir6_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="stosavectorial_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="stosavectorial_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="stosavectorial_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1668597137" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1668597137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678193865" xil_pn:in_ck="-6964391359916748353" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1678193865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MATRIX_CTRL.vhd"/>
      <outfile xil_pn:name="STOSAvectorial_top.vhd"/>
      <outfile xil_pn:name="remote_sources/_/FPGA/vhdl-extras-master/rtl/extras/cordic.vhdl"/>
      <outfile xil_pn:name="remote_sources/_/FPGA/vhdl-extras-master/rtl/extras/pipelining.vhdl"/>
      <outfile xil_pn:name="remote_sources/_/FPGA/vhdl-extras-master/rtl/extras_2008/common_2008.vhdl"/>
      <outfile xil_pn:name="remote_sources/_/FPGA/vhdl-extras-master/rtl/extras_2008/filtering.vhdl"/>
      <outfile xil_pn:name="tb/STOSAvectorial_tb.v"/>
      <outfile xil_pn:name="work_pack.vhdl"/>
    </transform>
    <transform xil_pn:end_ts="1674994002" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2340839432458438559" xil_pn:start_ts="1674994002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674994002" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1229461749840018781" xil_pn:start_ts="1674994002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668597137" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7515394997880987123" xil_pn:start_ts="1668597137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678193865" xil_pn:in_ck="-6964391359916748353" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1678193865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MATRIX_CTRL.vhd"/>
      <outfile xil_pn:name="STOSAvectorial_top.vhd"/>
      <outfile xil_pn:name="remote_sources/_/FPGA/vhdl-extras-master/rtl/extras/cordic.vhdl"/>
      <outfile xil_pn:name="remote_sources/_/FPGA/vhdl-extras-master/rtl/extras/pipelining.vhdl"/>
      <outfile xil_pn:name="remote_sources/_/FPGA/vhdl-extras-master/rtl/extras_2008/common_2008.vhdl"/>
      <outfile xil_pn:name="remote_sources/_/FPGA/vhdl-extras-master/rtl/extras_2008/filtering.vhdl"/>
      <outfile xil_pn:name="tb/STOSAvectorial_tb.v"/>
      <outfile xil_pn:name="work_pack.vhdl"/>
    </transform>
    <transform xil_pn:end_ts="1687769902" xil_pn:in_ck="-6964391359916748353" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="5418583846023243621" xil_pn:start_ts="1687769900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="STOSAvectorial_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1671460826" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1671460826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671460826" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3065264142225001851" xil_pn:start_ts="1671460826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671460826" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7515394997880987123" xil_pn:start_ts="1671460826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671460826" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1671460826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671460826" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6286983130820146809" xil_pn:start_ts="1671460826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671460826" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1671460826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671460826" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3525620315954163415" xil_pn:start_ts="1671460826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675335956" xil_pn:in_ck="6002606095506834094" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7766294566197345561" xil_pn:start_ts="1675335886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="STOSAvectorial_top.lso"/>
      <outfile xil_pn:name="STOSAvectorial_top.ngc"/>
      <outfile xil_pn:name="STOSAvectorial_top.ngr"/>
      <outfile xil_pn:name="STOSAvectorial_top.prj"/>
      <outfile xil_pn:name="STOSAvectorial_top.stx"/>
      <outfile xil_pn:name="STOSAvectorial_top.syr"/>
      <outfile xil_pn:name="STOSAvectorial_top.xst"/>
      <outfile xil_pn:name="STOSAvectorial_top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1671646754" xil_pn:in_ck="-967354198831989263" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3355315218933316018" xil_pn:start_ts="1671646754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675335962" xil_pn:in_ck="4111137404759238876" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6909580178900911918" xil_pn:start_ts="1675335956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="STOSAvectorial_top.bld"/>
      <outfile xil_pn:name="STOSAvectorial_top.ngd"/>
      <outfile xil_pn:name="STOSAvectorial_top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1675335972" xil_pn:in_ck="-3117222268204972131" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="2610319567615289988" xil_pn:start_ts="1675335962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="STOSAvectorial_top.pcf"/>
      <outfile xil_pn:name="STOSAvectorial_top_map.map"/>
      <outfile xil_pn:name="STOSAvectorial_top_map.mrp"/>
      <outfile xil_pn:name="STOSAvectorial_top_map.ncd"/>
      <outfile xil_pn:name="STOSAvectorial_top_map.ngm"/>
      <outfile xil_pn:name="STOSAvectorial_top_map.xrpt"/>
      <outfile xil_pn:name="STOSAvectorial_top_summary.xml"/>
      <outfile xil_pn:name="STOSAvectorial_top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1675335984" xil_pn:in_ck="8695850053013358326" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2005153507123421873" xil_pn:start_ts="1675335972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="STOSAvectorial_top.grf"/>
      <outfile xil_pn:name="STOSAvectorial_top.ncd"/>
      <outfile xil_pn:name="STOSAvectorial_top.pad"/>
      <outfile xil_pn:name="STOSAvectorial_top.par"/>
      <outfile xil_pn:name="STOSAvectorial_top.ptwx"/>
      <outfile xil_pn:name="STOSAvectorial_top.unroutes"/>
      <outfile xil_pn:name="STOSAvectorial_top.xpi"/>
      <outfile xil_pn:name="STOSAvectorial_top_pad.csv"/>
      <outfile xil_pn:name="STOSAvectorial_top_pad.txt"/>
      <outfile xil_pn:name="STOSAvectorial_top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1675349846" xil_pn:in_ck="-967354198831996888" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1675349806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="STOSAvectorial_top.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="stosavectorial_top.bgn"/>
      <outfile xil_pn:name="stosavectorial_top.bit"/>
      <outfile xil_pn:name="stosavectorial_top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1687870209" xil_pn:in_ck="7359681827981896338" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1687870208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1685549178" xil_pn:in_ck="7359681827981896338" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1685549176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672073407" xil_pn:in_ck="7359681827981896338" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7047989797201823252" xil_pn:start_ts="1672073404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1671460979" xil_pn:in_ck="-8204437269825803239" xil_pn:name="TRAN_backAnnoPinLocations" xil_pn:start_ts="1671460979">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1675335984" xil_pn:in_ck="-8204437269825803239" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1675335979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="STOSAvectorial_top.twr"/>
      <outfile xil_pn:name="STOSAvectorial_top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1647546504" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1647546504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
