addi t1 x0 7
addi t2 x0 3
sll t1 t1 t2