Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Datapath.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Datapath"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/hp/Documents/eda/FPD/div.vhd" in Library work.
Architecture behavioral of Entity div is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPD/anly.vhd" in Library work.
Architecture behavioral of Entity anly is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPD/sec.vhd" in Library work.
Architecture behavioral of Entity sec is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPD/datapath.vhd" in Library work.
Architecture behavioral of Entity datapath is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Datapath> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <div> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <anly> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sec> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Datapath> in library <work> (Architecture <behavioral>).
Entity <Datapath> analyzed. Unit <Datapath> generated.

Analyzing Entity <div> in library <work> (Architecture <behavioral>).
Entity <div> analyzed. Unit <div> generated.

Analyzing Entity <anly> in library <work> (Architecture <behavioral>).
Entity <anly> analyzed. Unit <anly> generated.

Analyzing Entity <sec> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/hp/Documents/eda/FPD/sec.vhd" line 57: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/hp/Documents/eda/FPD/sec.vhd" line 60: Index value(s) does not match array range, simulation mismatch.
Entity <sec> analyzed. Unit <sec> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <div>.
    Related source file is "C:/Users/hp/Documents/eda/FPD/div.vhd".
WARNING:Xst:646 - Signal <c_sig> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit adder for signal <c_var$add0000> created at line 52.
    Found 25-bit adder for signal <c_var$add0001> created at line 52.
    Found 25-bit adder for signal <c_var$add0002> created at line 52.
    Found 25-bit adder for signal <c_var$add0003> created at line 52.
    Found 25-bit adder for signal <c_var$add0004> created at line 52.
    Found 25-bit adder for signal <c_var$add0005> created at line 52.
    Found 25-bit adder for signal <c_var$add0006> created at line 52.
    Found 25-bit adder for signal <c_var$add0007> created at line 52.
    Found 25-bit adder for signal <c_var$add0008> created at line 52.
    Found 25-bit adder for signal <c_var$add0009> created at line 52.
    Found 25-bit adder for signal <c_var$add0010> created at line 52.
    Found 25-bit adder for signal <c_var$add0011> created at line 52.
    Found 25-bit adder for signal <c_var$add0012> created at line 52.
    Found 25-bit adder for signal <c_var$add0013> created at line 52.
    Found 25-bit adder for signal <c_var$add0014> created at line 52.
    Found 25-bit adder for signal <c_var$add0015> created at line 52.
    Found 25-bit adder for signal <c_var$add0016> created at line 52.
    Found 25-bit adder for signal <c_var$add0017> created at line 52.
    Found 25-bit adder for signal <c_var$add0018> created at line 52.
    Found 25-bit adder for signal <c_var$add0019> created at line 52.
    Found 25-bit adder for signal <c_var$add0020> created at line 52.
    Found 25-bit adder for signal <c_var$add0021> created at line 52.
    Found 25-bit adder for signal <c_var$add0022> created at line 52.
    Found 25-bit adder for signal <c_var$add0023> created at line 52.
    Found 25-bit adder for signal <c_var$add0024> created at line 52.
    Found 25-bit adder for signal <c_var$add0025> created at line 52.
    Found 25-bit adder for signal <c_var$add0026> created at line 52.
    Found 25-bit adder for signal <c_var$add0027> created at line 52.
    Found 25-bit adder for signal <c_var$add0028> created at line 52.
    Found 25-bit adder for signal <c_var$add0029> created at line 52.
    Found 25-bit adder for signal <c_var$add0030> created at line 52.
    Found 25-bit adder for signal <c_var$add0031> created at line 52.
    Found 25-bit adder for signal <c_var$add0032> created at line 52.
    Found 25-bit adder for signal <c_var$add0033> created at line 52.
    Found 25-bit adder for signal <c_var$add0034> created at line 52.
    Found 25-bit adder for signal <c_var$add0035> created at line 52.
    Found 25-bit adder for signal <c_var$add0036> created at line 52.
    Found 25-bit adder for signal <c_var$add0037> created at line 52.
    Found 25-bit adder for signal <c_var$add0038> created at line 52.
    Found 25-bit adder for signal <c_var$add0039> created at line 52.
    Found 25-bit adder for signal <c_var$add0040> created at line 52.
    Found 25-bit adder for signal <c_var$add0041> created at line 52.
    Found 25-bit adder for signal <c_var$add0042> created at line 52.
    Found 25-bit adder for signal <c_var$add0043> created at line 52.
    Found 25-bit adder for signal <c_var$add0044> created at line 52.
    Found 25-bit adder for signal <c_var$add0045> created at line 52.
    Found 25-bit adder for signal <c_var$add0046> created at line 52.
    Found 25-bit subtractor for signal <c_var$sub0000> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0001> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0002> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0003> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0004> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0005> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0006> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0007> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0008> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0009> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0010> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0011> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0012> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0013> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0014> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0015> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0016> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0017> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0018> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0019> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0020> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0021> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0022> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0023> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0024> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0025> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0026> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0027> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0028> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0029> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0030> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0031> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0032> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0033> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0034> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0035> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0036> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0037> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0038> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0039> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0040> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0041> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0042> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0043> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0044> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0045> created at line 50.
    Found 25-bit subtractor for signal <c_var$sub0046> created at line 50.
    Summary:
	inferred  94 Adder/Subtractor(s).
Unit <div> synthesized.


Synthesizing Unit <anly>.
    Related source file is "C:/Users/hp/Documents/eda/FPD/anly.vhd".
WARNING:Xst:647 - Input <a<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <a<22:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<22:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exp_sig1<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit subtractor for signal <exp_sig>.
    Found 9-bit adder for signal <exp_sig1>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <anly> synthesized.


Synthesizing Unit <sec>.
    Related source file is "C:/Users/hp/Documents/eda/FPD/sec.vhd".
    Found 17-bit comparator greater for signal <manout_0$cmp_gt0000> created at line 56.
    Found 9-bit adder for signal <p_sig$addsub0000> created at line 63.
    Found 9-bit subtractor for signal <p_sig$sub0000> created at line 66.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <sec> synthesized.


Synthesizing Unit <Datapath>.
    Related source file is "C:/Users/hp/Documents/eda/FPD/datapath.vhd".
WARNING:Xst:1306 - Output <o> is never assigned.
WARNING:Xst:1780 - Signal <p_sig<8>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <o_sig> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <exp_sig<8>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c_sig> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Datapath> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 98
 25-bit adder                                          : 47
 25-bit subtractor                                     : 47
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Comparators                                          : 1
 17-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 98
 23-bit adder                                          : 1
 24-bit adder                                          : 46
 25-bit subtractor                                     : 47
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Comparators                                          : 1
 17-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Datapath> ...

Optimizing unit <div> ...

Optimizing unit <sec> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Datapath, actual ratio is 38.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Datapath.ngr
Top Level Output File Name         : Datapath
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 98

Cell Usage :
# BELS                             : 7684
#      GND                         : 1
#      INV                         : 91
#      LUT2                        : 1071
#      LUT3                        : 1092
#      LUT4                        : 1055
#      MUXCY                       : 2154
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 2215
# IO Buffers                       : 63
#      IBUF                        : 62
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     1759  out of   4656    37%  
 Number of 4 input LUTs:               3309  out of   9312    35%  
 Number of IOs:                          98
 Number of bonded IOBs:                  63  out of    232    27%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 236.674ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 789593615970415000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 / 1
-------------------------------------------------------------------------
Delay:               236.674ns (Levels of Logic = 295)
  Source:            b<0> (PAD)
  Destination:       over (PAD)

  Data Path: b<0> to over
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            91   1.106   1.158  b_0_IBUF (b_0_IBUF)
     LUT2:I1->O            1   0.612   0.000  st1/Msub_c_var_sub0000_lut<0> (st1/Msub_c_var_sub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  st1/Msub_c_var_sub0000_cy<0> (st1/Msub_c_var_sub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  st1/Msub_c_var_sub0000_cy<1> (st1/Msub_c_var_sub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  st1/Msub_c_var_sub0000_cy<2> (st1/Msub_c_var_sub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  st1/Msub_c_var_sub0000_cy<3> (st1/Msub_c_var_sub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  st1/Msub_c_var_sub0000_cy<4> (st1/Msub_c_var_sub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  st1/Msub_c_var_sub0000_cy<5> (st1/Msub_c_var_sub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  st1/Msub_c_var_sub0000_cy<6> (st1/Msub_c_var_sub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  st1/Msub_c_var_sub0000_cy<7> (st1/Msub_c_var_sub0000_cy<7>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0000_xor<8> (st1/c_var_sub0000<8>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0000_Madd_lut<8> (st1/Madd_c_var_add0000_Madd_lut<8>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0000_Madd_cy<8> (st1/Madd_c_var_add0000_Madd_cy<8>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0000_Madd_xor<9> (st1/c_var_add0000<9>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0000<10>1 (st1/c_var_mux0000<10>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0001_cy<10> (st1/Msub_c_var_sub0001_cy<10>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0001_xor<11> (st1/c_var_sub0001<11>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0001_Madd_lut<11> (st1/Madd_c_var_add0001_Madd_lut<11>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0001_Madd_cy<11> (st1/Madd_c_var_add0001_Madd_cy<11>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0001_Madd_xor<12> (st1/c_var_add0001<12>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0001<13>1 (st1/c_var_mux0001<13>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0002_cy<13> (st1/Msub_c_var_sub0002_cy<13>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0002_xor<14> (st1/c_var_sub0002<14>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0002_Madd_lut<14> (st1/Madd_c_var_add0002_Madd_lut<14>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0002_Madd_cy<14> (st1/Madd_c_var_add0002_Madd_cy<14>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0002_Madd_xor<15> (st1/c_var_add0002<15>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0002<16>1 (st1/c_var_mux0002<16>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0003_cy<16> (st1/Msub_c_var_sub0003_cy<16>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0003_xor<17> (st1/c_var_sub0003<17>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0003_Madd_lut<17> (st1/Madd_c_var_add0003_Madd_lut<17>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0003_Madd_cy<17> (st1/Madd_c_var_add0003_Madd_cy<17>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0003_Madd_xor<18> (st1/c_var_add0003<18>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0003<19>1 (st1/c_var_mux0003<19>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0004_cy<19> (st1/Msub_c_var_sub0004_cy<19>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0004_xor<20> (st1/c_var_sub0004<20>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0004_Madd_lut<20> (st1/Madd_c_var_add0004_Madd_lut<20>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0004_Madd_cy<20> (st1/Madd_c_var_add0004_Madd_cy<20>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0004_Madd_xor<21> (st1/c_var_add0004<21>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0004<22>1 (st1/c_var_mux0004<22>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0005_cy<22> (st1/Msub_c_var_sub0005_cy<22>)
     MUXCY:CI->O           0   0.051   0.000  st1/Msub_c_var_sub0005_cy<23> (st1/Msub_c_var_sub0005_cy<23>)
     XORCY:CI->O          50   0.699   1.230  st1/Msub_c_var_sub0005_xor<24> (st1/c_var_sub0005<24>)
     LUT3:I0->O            0   0.612   0.000  st1/c_var_mux0005<1>1 (st1/c_var_mux0005<1>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0006_cy<1> (st1/Msub_c_var_sub0006_cy<1>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0006_xor<2> (st1/c_var_sub0006<2>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0006_Madd_lut<2> (st1/Madd_c_var_add0006_Madd_lut<2>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0006_Madd_cy<2> (st1/Madd_c_var_add0006_Madd_cy<2>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0006_Madd_xor<3> (st1/c_var_add0006<3>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0006<4>1 (st1/c_var_mux0006<4>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0007_cy<4> (st1/Msub_c_var_sub0007_cy<4>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0007_xor<5> (st1/c_var_sub0007<5>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0007_Madd_lut<5> (st1/Madd_c_var_add0007_Madd_lut<5>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0007_Madd_cy<5> (st1/Madd_c_var_add0007_Madd_cy<5>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0007_Madd_xor<6> (st1/c_var_add0007<6>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0007<7>1 (st1/c_var_mux0007<7>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0008_cy<7> (st1/Msub_c_var_sub0008_cy<7>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0008_xor<8> (st1/c_var_sub0008<8>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0008_Madd_lut<8> (st1/Madd_c_var_add0008_Madd_lut<8>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0008_Madd_cy<8> (st1/Madd_c_var_add0008_Madd_cy<8>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0008_Madd_xor<9> (st1/c_var_add0008<9>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0008<10>1 (st1/c_var_mux0008<10>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0009_cy<10> (st1/Msub_c_var_sub0009_cy<10>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0009_xor<11> (st1/c_var_sub0009<11>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0009_Madd_lut<11> (st1/Madd_c_var_add0009_Madd_lut<11>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0009_Madd_cy<11> (st1/Madd_c_var_add0009_Madd_cy<11>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0009_Madd_xor<12> (st1/c_var_add0009<12>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0009<13>1 (st1/c_var_mux0009<13>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0010_cy<13> (st1/Msub_c_var_sub0010_cy<13>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0010_xor<14> (st1/c_var_sub0010<14>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0010_Madd_lut<14> (st1/Madd_c_var_add0010_Madd_lut<14>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0010_Madd_cy<14> (st1/Madd_c_var_add0010_Madd_cy<14>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0010_Madd_xor<15> (st1/c_var_add0010<15>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0010<16>1 (st1/c_var_mux0010<16>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0011_cy<16> (st1/Msub_c_var_sub0011_cy<16>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0011_xor<17> (st1/c_var_sub0011<17>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0011_Madd_lut<17> (st1/Madd_c_var_add0011_Madd_lut<17>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0011_Madd_cy<17> (st1/Madd_c_var_add0011_Madd_cy<17>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0011_Madd_xor<18> (st1/c_var_add0011<18>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0011<19>1 (st1/c_var_mux0011<19>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0012_cy<19> (st1/Msub_c_var_sub0012_cy<19>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0012_xor<20> (st1/c_var_sub0012<20>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0012_Madd_lut<20> (st1/Madd_c_var_add0012_Madd_lut<20>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0012_Madd_cy<20> (st1/Madd_c_var_add0012_Madd_cy<20>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0012_Madd_xor<21> (st1/c_var_add0012<21>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0012<22>1 (st1/c_var_mux0012<22>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0013_cy<22> (st1/Msub_c_var_sub0013_cy<22>)
     MUXCY:CI->O           0   0.051   0.000  st1/Msub_c_var_sub0013_cy<23> (st1/Msub_c_var_sub0013_cy<23>)
     XORCY:CI->O          50   0.699   1.230  st1/Msub_c_var_sub0013_xor<24> (st1/c_var_sub0013<24>)
     LUT3:I0->O            0   0.612   0.000  st1/c_var_mux0013<1>1 (st1/c_var_mux0013<1>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0014_cy<1> (st1/Msub_c_var_sub0014_cy<1>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0014_xor<2> (st1/c_var_sub0014<2>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0014_Madd_lut<2> (st1/Madd_c_var_add0014_Madd_lut<2>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0014_Madd_cy<2> (st1/Madd_c_var_add0014_Madd_cy<2>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0014_Madd_xor<3> (st1/c_var_add0014<3>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0014<4>1 (st1/c_var_mux0014<4>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0015_cy<4> (st1/Msub_c_var_sub0015_cy<4>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0015_xor<5> (st1/c_var_sub0015<5>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0015_Madd_lut<5> (st1/Madd_c_var_add0015_Madd_lut<5>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0015_Madd_cy<5> (st1/Madd_c_var_add0015_Madd_cy<5>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0015_Madd_xor<6> (st1/c_var_add0015<6>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0015<7>1 (st1/c_var_mux0015<7>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0016_cy<7> (st1/Msub_c_var_sub0016_cy<7>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0016_xor<8> (st1/c_var_sub0016<8>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0016_Madd_lut<8> (st1/Madd_c_var_add0016_Madd_lut<8>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0016_Madd_cy<8> (st1/Madd_c_var_add0016_Madd_cy<8>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0016_Madd_xor<9> (st1/c_var_add0016<9>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0016<10>1 (st1/c_var_mux0016<10>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0017_cy<10> (st1/Msub_c_var_sub0017_cy<10>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0017_xor<11> (st1/c_var_sub0017<11>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0017_Madd_lut<11> (st1/Madd_c_var_add0017_Madd_lut<11>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0017_Madd_cy<11> (st1/Madd_c_var_add0017_Madd_cy<11>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0017_Madd_xor<12> (st1/c_var_add0017<12>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0017<13>1 (st1/c_var_mux0017<13>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0018_cy<13> (st1/Msub_c_var_sub0018_cy<13>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0018_xor<14> (st1/c_var_sub0018<14>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0018_Madd_lut<14> (st1/Madd_c_var_add0018_Madd_lut<14>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0018_Madd_cy<14> (st1/Madd_c_var_add0018_Madd_cy<14>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0018_Madd_xor<15> (st1/c_var_add0018<15>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0018<16>1 (st1/c_var_mux0018<16>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0019_cy<16> (st1/Msub_c_var_sub0019_cy<16>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0019_xor<17> (st1/c_var_sub0019<17>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0019_Madd_lut<17> (st1/Madd_c_var_add0019_Madd_lut<17>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0019_Madd_cy<17> (st1/Madd_c_var_add0019_Madd_cy<17>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0019_Madd_xor<18> (st1/c_var_add0019<18>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0019<19>1 (st1/c_var_mux0019<19>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0020_cy<19> (st1/Msub_c_var_sub0020_cy<19>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0020_xor<20> (st1/c_var_sub0020<20>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0020_Madd_lut<20> (st1/Madd_c_var_add0020_Madd_lut<20>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0020_Madd_cy<20> (st1/Madd_c_var_add0020_Madd_cy<20>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0020_Madd_xor<21> (st1/c_var_add0020<21>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0020<22>1 (st1/c_var_mux0020<22>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0021_cy<22> (st1/Msub_c_var_sub0021_cy<22>)
     MUXCY:CI->O           0   0.051   0.000  st1/Msub_c_var_sub0021_cy<23> (st1/Msub_c_var_sub0021_cy<23>)
     XORCY:CI->O          50   0.699   1.230  st1/Msub_c_var_sub0021_xor<24> (st1/c_var_sub0021<24>)
     LUT3:I0->O            0   0.612   0.000  st1/c_var_mux0021<1>1 (st1/c_var_mux0021<1>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0022_cy<1> (st1/Msub_c_var_sub0022_cy<1>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0022_xor<2> (st1/c_var_sub0022<2>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0022_Madd_lut<2> (st1/Madd_c_var_add0022_Madd_lut<2>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0022_Madd_cy<2> (st1/Madd_c_var_add0022_Madd_cy<2>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0022_Madd_xor<3> (st1/c_var_add0022<3>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0022<4>1 (st1/c_var_mux0022<4>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0023_cy<4> (st1/Msub_c_var_sub0023_cy<4>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0023_xor<5> (st1/c_var_sub0023<5>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0023_Madd_lut<5> (st1/Madd_c_var_add0023_Madd_lut<5>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0023_Madd_cy<5> (st1/Madd_c_var_add0023_Madd_cy<5>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0023_Madd_xor<6> (st1/c_var_add0023<6>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0023<7>1 (st1/c_var_mux0023<7>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0024_cy<7> (st1/Msub_c_var_sub0024_cy<7>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0024_xor<8> (st1/c_var_sub0024<8>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0024_Madd_lut<8> (st1/Madd_c_var_add0024_Madd_lut<8>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0024_Madd_cy<8> (st1/Madd_c_var_add0024_Madd_cy<8>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0024_Madd_xor<9> (st1/c_var_add0024<9>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0024<10>1 (st1/c_var_mux0024<10>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0025_cy<10> (st1/Msub_c_var_sub0025_cy<10>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0025_xor<11> (st1/c_var_sub0025<11>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0025_Madd_lut<11> (st1/Madd_c_var_add0025_Madd_lut<11>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0025_Madd_cy<11> (st1/Madd_c_var_add0025_Madd_cy<11>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0025_Madd_xor<12> (st1/c_var_add0025<12>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0025<13>1 (st1/c_var_mux0025<13>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0026_cy<13> (st1/Msub_c_var_sub0026_cy<13>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0026_xor<14> (st1/c_var_sub0026<14>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0026_Madd_lut<14> (st1/Madd_c_var_add0026_Madd_lut<14>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0026_Madd_cy<14> (st1/Madd_c_var_add0026_Madd_cy<14>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0026_Madd_xor<15> (st1/c_var_add0026<15>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0026<16>1 (st1/c_var_mux0026<16>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0027_cy<16> (st1/Msub_c_var_sub0027_cy<16>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0027_xor<17> (st1/c_var_sub0027<17>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0027_Madd_lut<17> (st1/Madd_c_var_add0027_Madd_lut<17>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0027_Madd_cy<17> (st1/Madd_c_var_add0027_Madd_cy<17>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0027_Madd_xor<18> (st1/c_var_add0027<18>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0027<19>1 (st1/c_var_mux0027<19>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0028_cy<19> (st1/Msub_c_var_sub0028_cy<19>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0028_xor<20> (st1/c_var_sub0028<20>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0028_Madd_lut<20> (st1/Madd_c_var_add0028_Madd_lut<20>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0028_Madd_cy<20> (st1/Madd_c_var_add0028_Madd_cy<20>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0028_Madd_xor<21> (st1/c_var_add0028<21>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0028<22>1 (st1/c_var_mux0028<22>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0029_cy<22> (st1/Msub_c_var_sub0029_cy<22>)
     MUXCY:CI->O           0   0.051   0.000  st1/Msub_c_var_sub0029_cy<23> (st1/Msub_c_var_sub0029_cy<23>)
     XORCY:CI->O          50   0.699   1.230  st1/Msub_c_var_sub0029_xor<24> (st1/c_var_sub0029<24>)
     LUT3:I0->O            0   0.612   0.000  st1/c_var_mux0029<1>1 (st1/c_var_mux0029<1>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0030_cy<1> (st1/Msub_c_var_sub0030_cy<1>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0030_xor<2> (st1/c_var_sub0030<2>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0030_Madd_lut<2> (st1/Madd_c_var_add0030_Madd_lut<2>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0030_Madd_cy<2> (st1/Madd_c_var_add0030_Madd_cy<2>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0030_Madd_xor<3> (st1/c_var_add0030<3>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0030<4>1 (st1/c_var_mux0030<4>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0031_cy<4> (st1/Msub_c_var_sub0031_cy<4>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0031_xor<5> (st1/c_var_sub0031<5>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0031_Madd_lut<5> (st1/Madd_c_var_add0031_Madd_lut<5>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0031_Madd_cy<5> (st1/Madd_c_var_add0031_Madd_cy<5>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0031_Madd_xor<6> (st1/c_var_add0031<6>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0031<7>1 (st1/c_var_mux0031<7>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0032_cy<7> (st1/Msub_c_var_sub0032_cy<7>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0032_xor<8> (st1/c_var_sub0032<8>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0032_Madd_lut<8> (st1/Madd_c_var_add0032_Madd_lut<8>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0032_Madd_cy<8> (st1/Madd_c_var_add0032_Madd_cy<8>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0032_Madd_xor<9> (st1/c_var_add0032<9>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0032<10>1 (st1/c_var_mux0032<10>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0033_cy<10> (st1/Msub_c_var_sub0033_cy<10>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0033_xor<11> (st1/c_var_sub0033<11>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0033_Madd_lut<11> (st1/Madd_c_var_add0033_Madd_lut<11>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0033_Madd_cy<11> (st1/Madd_c_var_add0033_Madd_cy<11>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0033_Madd_xor<12> (st1/c_var_add0033<12>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0033<13>1 (st1/c_var_mux0033<13>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0034_cy<13> (st1/Msub_c_var_sub0034_cy<13>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0034_xor<14> (st1/c_var_sub0034<14>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0034_Madd_lut<14> (st1/Madd_c_var_add0034_Madd_lut<14>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0034_Madd_cy<14> (st1/Madd_c_var_add0034_Madd_cy<14>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0034_Madd_xor<15> (st1/c_var_add0034<15>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0034<16>1 (st1/c_var_mux0034<16>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0035_cy<16> (st1/Msub_c_var_sub0035_cy<16>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0035_xor<17> (st1/c_var_sub0035<17>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0035_Madd_lut<17> (st1/Madd_c_var_add0035_Madd_lut<17>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0035_Madd_cy<17> (st1/Madd_c_var_add0035_Madd_cy<17>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0035_Madd_xor<18> (st1/c_var_add0035<18>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0035<19>1 (st1/c_var_mux0035<19>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0036_cy<19> (st1/Msub_c_var_sub0036_cy<19>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0036_xor<20> (st1/c_var_sub0036<20>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0036_Madd_lut<20> (st1/Madd_c_var_add0036_Madd_lut<20>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0036_Madd_cy<20> (st1/Madd_c_var_add0036_Madd_cy<20>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0036_Madd_xor<21> (st1/c_var_add0036<21>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0036<22>1 (st1/c_var_mux0036<22>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0037_cy<22> (st1/Msub_c_var_sub0037_cy<22>)
     MUXCY:CI->O           0   0.051   0.000  st1/Msub_c_var_sub0037_cy<23> (st1/Msub_c_var_sub0037_cy<23>)
     XORCY:CI->O          50   0.699   1.230  st1/Msub_c_var_sub0037_xor<24> (st1/c_var_sub0037<24>)
     LUT3:I0->O            0   0.612   0.000  st1/c_var_mux0037<1>1 (st1/c_var_mux0037<1>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0038_cy<1> (st1/Msub_c_var_sub0038_cy<1>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0038_xor<2> (st1/c_var_sub0038<2>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0038_Madd_lut<2> (st1/Madd_c_var_add0038_Madd_lut<2>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0038_Madd_cy<2> (st1/Madd_c_var_add0038_Madd_cy<2>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0038_Madd_xor<3> (st1/c_var_add0038<3>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0038<4>1 (st1/c_var_mux0038<4>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0039_cy<4> (st1/Msub_c_var_sub0039_cy<4>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0039_xor<5> (st1/c_var_sub0039<5>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0039_Madd_lut<5> (st1/Madd_c_var_add0039_Madd_lut<5>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0039_Madd_cy<5> (st1/Madd_c_var_add0039_Madd_cy<5>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0039_Madd_xor<6> (st1/c_var_add0039<6>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0039<7>1 (st1/c_var_mux0039<7>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0040_cy<7> (st1/Msub_c_var_sub0040_cy<7>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0040_xor<8> (st1/c_var_sub0040<8>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0040_Madd_lut<8> (st1/Madd_c_var_add0040_Madd_lut<8>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0040_Madd_cy<8> (st1/Madd_c_var_add0040_Madd_cy<8>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0040_Madd_xor<9> (st1/c_var_add0040<9>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0040<10>1 (st1/c_var_mux0040<10>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0041_cy<10> (st1/Msub_c_var_sub0041_cy<10>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0041_xor<11> (st1/c_var_sub0041<11>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0041_Madd_lut<11> (st1/Madd_c_var_add0041_Madd_lut<11>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0041_Madd_cy<11> (st1/Madd_c_var_add0041_Madd_cy<11>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0041_Madd_xor<12> (st1/c_var_add0041<12>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0041<13>1 (st1/c_var_mux0041<13>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0042_cy<13> (st1/Msub_c_var_sub0042_cy<13>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0042_xor<14> (st1/c_var_sub0042<14>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0042_Madd_lut<14> (st1/Madd_c_var_add0042_Madd_lut<14>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0042_Madd_cy<14> (st1/Madd_c_var_add0042_Madd_cy<14>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0042_Madd_xor<15> (st1/c_var_add0042<15>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0042<16>1 (st1/c_var_mux0042<16>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0043_cy<16> (st1/Msub_c_var_sub0043_cy<16>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0043_xor<17> (st1/c_var_sub0043<17>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0043_Madd_lut<17> (st1/Madd_c_var_add0043_Madd_lut<17>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0043_Madd_cy<17> (st1/Madd_c_var_add0043_Madd_cy<17>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0043_Madd_xor<18> (st1/c_var_add0043<18>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0043<19>1 (st1/c_var_mux0043<19>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0044_cy<19> (st1/Msub_c_var_sub0044_cy<19>)
     XORCY:CI->O           3   0.699   0.603  st1/Msub_c_var_sub0044_xor<20> (st1/c_var_sub0044<20>)
     LUT2:I0->O            1   0.612   0.000  st1/Madd_c_var_add0044_Madd_lut<20> (st1/Madd_c_var_add0044_Madd_lut<20>)
     MUXCY:S->O            1   0.404   0.000  st1/Madd_c_var_add0044_Madd_cy<20> (st1/Madd_c_var_add0044_Madd_cy<20>)
     XORCY:CI->O           2   0.699   0.410  st1/Madd_c_var_add0044_Madd_xor<21> (st1/c_var_add0044<21>)
     LUT3:I2->O            0   0.612   0.000  st1/c_var_mux0044<22>1 (st1/c_var_mux0044<22>)
     MUXCY:DI->O           1   0.773   0.000  st1/Msub_c_var_sub0045_cy<22> (st1/Msub_c_var_sub0045_cy<22>)
     MUXCY:CI->O           0   0.052   0.000  st1/Msub_c_var_sub0045_cy<23> (st1/Msub_c_var_sub0045_cy<23>)
     XORCY:CI->O           1   0.699   0.360  st1/Msub_c_var_sub0045_xor<24> (st1/c_var_sub0045<24>)
     LUT4:I3->O            1   0.612   0.360  st2/shift_mux0046<0>12 (st2/shift_mux0046<0>12)
     LUT4:I3->O            1   0.612   0.387  st2/shift_mux0046<0>34 (st2/shift_mux0046<0>34)
     LUT4:I2->O            1   0.612   0.360  st2/shift_mux0046<0>68 (st2/shift_mux0046<0>68)
     LUT4:I3->O            1   0.612   0.387  st2/shift_mux0046<0>118 (st2/shift_mux0046<0>118)
     LUT4:I2->O            1   0.612   0.360  st2/shift_mux0046<0>168 (st2/shift_mux0046<0>168)
     LUT4:I3->O            1   0.612   0.387  st2/shift_mux0046<0>220 (st2/shift_mux0046<0>220)
     LUT4:I2->O            1   0.612   0.360  st2/shift_mux0046<0>270 (st2/shift_mux0046<0>270)
     LUT4:I3->O            1   0.612   0.387  st2/shift_mux0046<0>322 (st2/shift_mux0046<0>322)
     LUT4:I2->O            1   0.612   0.360  st2/shift_mux0046<0>372 (st2/shift_mux0046<0>372)
     LUT4:I3->O            1   0.612   0.387  st2/shift_mux0046<0>424 (st2/shift_mux0046<0>424)
     LUT4:I2->O            1   0.612   0.360  st2/shift_mux0046<0>474 (st2/shift_mux0046<0>474)
     LUT4:I3->O            1   0.612   0.387  st2/shift_mux0046<0>526 (st2/shift_mux0046<0>526)
     LUT4:I2->O            1   0.612   0.360  st2/shift_mux0046<0>576 (st2/shift_mux0046<0>576)
     LUT4:I3->O            1   0.612   0.387  st2/shift_mux0046<0>628 (st2/shift_mux0046<0>628)
     LUT4:I2->O            5   0.612   0.690  st2/shift_mux0046<0>678 (st2/Madd_p_sig_addsub0000_lut<0>)
     LUT2:I0->O            2   0.612   0.410  st2/manout_7_mux0002241 (st2/Madd_p_sig_addsub0000_cy<1>)
     LUT4:I2->O            4   0.612   0.529  st2/Madd_p_sig_addsub0000_cy<4>11 (st2/Madd_p_sig_addsub0000_cy<4>)
     LUT3:I2->O            1   0.612   0.000  st2/Msub_p_sig_sub0000_lut<5> (st2/Msub_p_sig_sub0000_lut<5>)
     MUXCY:S->O            1   0.404   0.000  st2/Msub_p_sig_sub0000_cy<5> (st2/Msub_p_sig_sub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  st2/Msub_p_sig_sub0000_cy<6> (st2/Msub_p_sig_sub0000_cy<6>)
     MUXCY:CI->O           0   0.051   0.000  st2/Msub_p_sig_sub0000_cy<7> (st2/Msub_p_sig_sub0000_cy<7>)
     XORCY:CI->O           1   0.699   0.357  st2/Msub_p_sig_sub0000_xor<8> (over_OBUF)
     OBUF:I->O                 3.169          over_OBUF (over)
    ----------------------------------------
    Total                    236.674ns (181.261ns logic, 55.413ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 33.39 secs
 
--> 

Total memory usage is 362548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)

