<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1155" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1155{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1155{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1155{left:678px;bottom:1141px;letter-spacing:-0.15px;}
#t4_1155{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_1155{left:152px;bottom:1083px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_1155{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_1155{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_1155{left:70px;bottom:1011px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t9_1155{left:70px;bottom:993px;letter-spacing:-0.11px;}
#ta_1155{left:91px;bottom:975px;letter-spacing:-0.13px;}
#tb_1155{left:91px;bottom:956px;letter-spacing:-0.11px;}
#tc_1155{left:70px;bottom:938px;letter-spacing:-0.11px;}
#td_1155{left:91px;bottom:920px;letter-spacing:-0.14px;}
#te_1155{left:118px;bottom:901px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tf_1155{left:118px;bottom:883px;letter-spacing:-0.12px;}
#tg_1155{left:118px;bottom:865px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#th_1155{left:70px;bottom:846px;letter-spacing:-0.11px;}
#ti_1155{left:70px;bottom:828px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tj_1155{left:91px;bottom:810px;letter-spacing:-0.14px;}
#tk_1155{left:118px;bottom:791px;letter-spacing:-0.11px;}
#tl_1155{left:118px;bottom:773px;letter-spacing:-0.11px;}
#tm_1155{left:146px;bottom:755px;letter-spacing:-0.12px;}
#tn_1155{left:118px;bottom:736px;letter-spacing:-0.07px;}
#to_1155{left:70px;bottom:718px;letter-spacing:-0.11px;}
#tp_1155{left:70px;bottom:700px;letter-spacing:-0.13px;word-spacing:1.7px;}
#tq_1155{left:70px;bottom:681px;letter-spacing:-0.11px;}
#tr_1155{left:91px;bottom:663px;letter-spacing:-0.12px;}
#ts_1155{left:91px;bottom:645px;letter-spacing:-0.11px;}
#tt_1155{left:349px;bottom:651px;}
#tu_1155{left:91px;bottom:626px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#tv_1155{left:70px;bottom:609px;letter-spacing:-0.11px;}
#tw_1155{left:70px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tx_1155{left:461px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_1155{left:597px;bottom:585px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tz_1155{left:70px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.31px;}
#t10_1155{left:456px;bottom:575px;}
#t11_1155{left:463px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t12_1155{left:70px;bottom:551px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#t13_1155{left:70px;bottom:535px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t14_1155{left:505px;bottom:535px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t15_1155{left:750px;bottom:535px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#t16_1155{left:70px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t17_1155{left:70px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_1155{left:70px;bottom:484px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t19_1155{left:70px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_1155{left:70px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t1b_1155{left:70px;bottom:426px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1c_1155{left:574px;bottom:433px;}
#t1d_1155{left:585px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t1e_1155{left:70px;bottom:409px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1f_1155{left:70px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_1155{left:70px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1h_1155{left:70px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t1i_1155{left:70px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1j_1155{left:70px;bottom:226px;letter-spacing:-0.13px;}
#t1k_1155{left:92px;bottom:226px;letter-spacing:-0.11px;}
#t1l_1155{left:70px;bottom:204px;letter-spacing:-0.16px;}
#t1m_1155{left:92px;bottom:204px;letter-spacing:-0.11px;word-spacing:-0.56px;}
#t1n_1155{left:92px;bottom:188px;letter-spacing:-0.11px;}
#t1o_1155{left:92px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#t1p_1155{left:92px;bottom:154px;letter-spacing:-0.1px;}
#t1q_1155{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t1r_1155{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t1s_1155{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_1155{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1155{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1155{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1155{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1155{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_1155{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_1155{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_1155{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1155" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1155Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1155" style="-webkit-user-select: none;"><object width="935" height="1210" data="1155/1155.svg" type="image/svg+xml" id="pdf1155" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1155" class="t s1_1155">Vol. 3C </span><span id="t2_1155" class="t s1_1155">32-17 </span>
<span id="t3_1155" class="t s2_1155">SYSTEM MANAGEMENT MODE </span>
<span id="t4_1155" class="t s3_1155">32.14.1 </span><span id="t5_1155" class="t s3_1155">Default Treatment of SMI Delivery </span>
<span id="t6_1155" class="t s4_1155">Ordinary SMI delivery saves processor state into SMRAM and then loads state based on architectural definitions. </span>
<span id="t7_1155" class="t s4_1155">Under the default treatment, processors that support VMX operation perform SMI delivery as follows: </span>
<span id="t8_1155" class="t s5_1155">enter SMM; </span>
<span id="t9_1155" class="t s5_1155">save the following internal to the processor: </span>
<span id="ta_1155" class="t s5_1155">CR4.VMXE </span>
<span id="tb_1155" class="t s5_1155">an indication of whether the logical processor was in VMX operation (root or non-root) </span>
<span id="tc_1155" class="t s5_1155">IF the logical processor is in VMX operation </span>
<span id="td_1155" class="t s5_1155">THEN </span>
<span id="te_1155" class="t s5_1155">save current VMCS pointer internal to the processor; </span>
<span id="tf_1155" class="t s5_1155">leave VMX operation; </span>
<span id="tg_1155" class="t s5_1155">save VMX-critical state defined below; </span>
<span id="th_1155" class="t s5_1155">FI; </span>
<span id="ti_1155" class="t s5_1155">IF the logical processor supports SMX operation </span>
<span id="tj_1155" class="t s5_1155">THEN </span>
<span id="tk_1155" class="t s5_1155">save internal to the logical processor an indication of whether the Intel® TXT private space is locked; </span>
<span id="tl_1155" class="t s5_1155">IF the TXT private space is unlocked </span>
<span id="tm_1155" class="t s5_1155">THEN lock the TXT private space; </span>
<span id="tn_1155" class="t s5_1155">FI; </span>
<span id="to_1155" class="t s5_1155">FI; </span>
<span id="tp_1155" class="t s5_1155">CR4.VMXE := 0; </span>
<span id="tq_1155" class="t s5_1155">perform ordinary SMI delivery: </span>
<span id="tr_1155" class="t s5_1155">save processor state in SMRAM; </span>
<span id="ts_1155" class="t s5_1155">set processor state to standard SMM values; </span>
<span id="tt_1155" class="t s6_1155">1 </span>
<span id="tu_1155" class="t s5_1155">invalidate linear mappings and combined mappings associated with VPID 0000H (for all PCIDs); combined mappings for VPID 0000H </span>
<span id="tv_1155" class="t s5_1155">are invalidated for all EP4TA values (EP4TA is the value of bits 51:12 of EPTP; see Section 29.4); </span>
<span id="tw_1155" class="t s4_1155">The pseudocode above makes reference to the saving of </span><span id="tx_1155" class="t s7_1155">VMX-critical state</span><span id="ty_1155" class="t s4_1155">. This state consists of the following: </span>
<span id="tz_1155" class="t s4_1155">(1) SS.DPL (the current privilege level); (2) RFLAGS.VM </span>
<span id="t10_1155" class="t s8_1155">2 </span>
<span id="t11_1155" class="t s4_1155">; (3) the state of blocking by STI and by MOV SS (see </span>
<span id="t12_1155" class="t s4_1155">Table 25-3 in Section 25.4.2); (4) the state of virtual-NMI blocking (only if the processor is in VMX non-root oper- </span>
<span id="t13_1155" class="t s4_1155">ation and the “virtual NMIs” VM-execution control is 1); and (5) </span><span id="t14_1155" class="t s4_1155">an indication of whether an MTF VM </span><span id="t15_1155" class="t s4_1155">exit is pending </span>
<span id="t16_1155" class="t s4_1155">(see Section 26.5.2). These data may be saved internal to the processor or in the VMCS region of the current </span>
<span id="t17_1155" class="t s4_1155">VMCS. Processors that do not support SMI recognition while there is blocking by STI or by MOV SS need not save </span>
<span id="t18_1155" class="t s4_1155">the state of such blocking. </span>
<span id="t19_1155" class="t s4_1155">If the logical processor supports the 1-setting of the “enable EPT” VM-execution control and the logical processor </span>
<span id="t1a_1155" class="t s4_1155">was in VMX non-root operation at the time of an SMI, it saves the value of that control into bit 0 of the 32-bit field </span>
<span id="t1b_1155" class="t s4_1155">at offset SMBASE + 8000H + 7EE0H (SMBASE + FEE0H; see Table 32-3). </span>
<span id="t1c_1155" class="t s8_1155">3 </span>
<span id="t1d_1155" class="t s4_1155">If the logical processor was not in VMX </span>
<span id="t1e_1155" class="t s4_1155">non-root operation at the time of the SMI, it saves 0 into that bit. If the logical processor saves 1 into that bit (it </span>
<span id="t1f_1155" class="t s4_1155">was in VMX non-root operation and the “enable EPT” VM-execution control was 1), it saves the value of the EPT </span>
<span id="t1g_1155" class="t s4_1155">pointer (EPTP) into the 64-bit field at offset SMBASE + 8000H + 7ED8H (SMBASE + FED8H). </span>
<span id="t1h_1155" class="t s4_1155">Because SMI delivery causes a logical processor to leave VMX operation, all the controls associated with VMX non- </span>
<span id="t1i_1155" class="t s4_1155">root operation are disabled in SMM and thus cannot cause VM exits while the logical processor in SMM. </span>
<span id="t1j_1155" class="t s5_1155">1. </span><span id="t1k_1155" class="t s5_1155">This causes the logical processor to block INIT signals, NMIs, and SMIs. </span>
<span id="t1l_1155" class="t s5_1155">2. </span><span id="t1m_1155" class="t s5_1155">Section 32.14 and Section 32.15 use the notation RAX, RIP, RSP, RFLAGS, etc. for processor registers because most processors that </span>
<span id="t1n_1155" class="t s5_1155">support VMX operation also support Intel 64 architecture. For processors that do not support Intel 64 architecture, this notation </span>
<span id="t1o_1155" class="t s5_1155">refers to the 32-bit forms of these registers (EAX, EIP, ESP, EFLAGS, etc.). In a few places, notation such as EAX is used to refer spe- </span>
<span id="t1p_1155" class="t s5_1155">cifically to the lower 32 bits of the register. </span>
<span id="t1q_1155" class="t s5_1155">3. </span><span id="t1r_1155" class="t s5_1155">“Enable EPT” is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls </span>
<span id="t1s_1155" class="t s5_1155">is 0, SMI functions as the “enable EPT” VM-execution control were 0. See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
