
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Mon Mar 31 15:15:08 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse/model2000_sparse'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset model_test_prj 
INFO: [HLS 200-10] Opening and resetting project '/home/coder/sparse/model2000_sparse/model_test_prj'.
INFO: [HLS 200-1510] Running: set_top model_test 
INFO: [HLS 200-1510] Running: add_files firmware/model_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/model_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb model_test_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'model_test_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse/model2000_sparse/model_test_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/model_test.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (firmware/nnet_utils/nnet_conv2d.h:47:26)
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (firmware/nnet_utils/nnet_conv2d.h:63:26)
WARNING: [HLS 207-5559] unexpected pragma argument 'compute_output_buffer_1d', expects function/operation (firmware/nnet_utils/nnet_conv2d_stream.h:79:34)
WARNING: [HLS 207-5559] unexpected pragma argument 'compute_output_buffer_2d', expects function/operation (firmware/nnet_utils/nnet_conv2d_stream.h:80:34)
WARNING: [HLS 207-5559] unexpected pragma argument 'pool_op', expects function/operation (firmware/nnet_utils/nnet_pooling.h:295:34)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/model_test.cpp:251:144)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/model_test.cpp:265:143)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/model_test.cpp:281:84)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/model_test.cpp:281:89)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/model_test.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.06 seconds. CPU system time: 1.55 seconds. Elapsed time: 13.18 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 116,452 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model2000_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 240,547 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model2000_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93,309 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model2000_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80,599 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model2000_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:43:0)
WARNING: [HLS 214-273] In function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:52:0)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 80, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 80, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 208, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 80, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 208, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 464, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 208, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 464, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 976, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 464, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 976, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2000, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 976, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2000, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2000, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'void sparse_input_reduce<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 50, 40, 1, 20>(ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/model_test.cpp:73:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void sparse_conv<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>(ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/model_test.cpp:123:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/model_test.cpp:123:24)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' into 'model_test(ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/model_test.cpp:281:5)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (firmware/model_test.cpp:135:23)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'FillFlatArr' (firmware/model_test.cpp:199:5) in function 'sparse_flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 5, 4, 1, 20>' completely with a factor of 20 (firmware/model_test.cpp:191:0)
INFO: [HLS 214-186] Unrolling loop 'InitFlatArr' (firmware/model_test.cpp:193:5) in function 'sparse_flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 5, 4, 1, 20>' completely with a factor of 20 (firmware/model_test.cpp:191:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/model_test.cpp:164:5) in function 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 4>' completely with a factor of 20 (firmware/model_test.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/model_test.cpp:171:9) in function 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 4>' completely with a factor of 20 (firmware/model_test.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePoolCoord' (firmware/model_test.cpp:154:5) in function 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 4>' completely with a factor of 20 (firmware/model_test.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/model_test.cpp:109:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>' completely with a factor of 20 (firmware/model_test.cpp:107:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/model_test.cpp:117:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>' completely with a factor of 20 (firmware/model_test.cpp:107:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/model_test.cpp:164:5) in function 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 2>' completely with a factor of 20 (firmware/model_test.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/model_test.cpp:171:9) in function 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 2>' completely with a factor of 20 (firmware/model_test.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePoolCoord' (firmware/model_test.cpp:154:5) in function 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 2>' completely with a factor of 20 (firmware/model_test.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (firmware/model_test.cpp:135:23) in function 'sparse_relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>' completely with a factor of 20 (firmware/model_test.cpp:131:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/model_test.cpp:109:5) in function 'sparse_conv<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>' completely with a factor of 20 (firmware/model_test.cpp:107:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/model_test.cpp:117:13) in function 'sparse_conv<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>' completely with a factor of 20 (firmware/model_test.cpp:107:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/model_test.cpp:54:5) in function 'sparse_input_reduce<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 50, 40, 1, 20>' completely with a factor of 2000 (firmware/model_test.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'Op_nonzero<value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >::operator()(value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, value_idx_pair<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.3)' into 'void sparse_input_reduce<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 50, 40, 1, 20>(ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/model_test.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(config11::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (firmware/weights/b11.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/model_test.cpp:45:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/model_test.cpp:45:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/model_test.cpp:48:6)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/model_test.cpp:49:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:243:10)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:244:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:249:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_act1_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:253:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool1_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:257:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool1_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:258:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:263:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_act2_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:267:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool2_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:271:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool2_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:272:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_flatten_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:277:14)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:216:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/model_test.cpp:216:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 207.02 seconds. CPU system time: 2.65 seconds. Elapsed time: 217.61 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 25.36 seconds. CPU system time: 0.31 seconds. Elapsed time: 26.23 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 16.45 seconds. CPU system time: 0.23 seconds. Elapsed time: 16.75 seconds; current allocated memory: 1.975 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'model_test' (firmware/model_test.cpp:54:1), detected/extracted 9 process function(s): 
	 'sparse_input_reduce<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 50, 40, 1, 20>'
	 'sparse_conv<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>'
	 'sparse_relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>'
	 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 2>'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>'
	 'sparse_relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>.1'
	 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 4>'
	 'sparse_flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 5, 4, 1, 20>'
	 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/model_test.cpp:128:1) in function 'sparse_conv<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>'... converting 3081 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/model_test.cpp:128:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>'... converting 3081 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<2, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>' (firmware/model_test.cpp:90:30)...320 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 20>' (firmware/model_test.cpp:89:19)...380 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...19 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 188.45 seconds. CPU system time: 0.93 seconds. Elapsed time: 189.51 seconds; current allocated memory: 2.534 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 155.73 seconds. CPU system time: 0.76 seconds. Elapsed time: 156.49 seconds; current allocated memory: 3.020 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'model_test' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<2, 2, 5, 3, 0>, ap_uint<10>, 50, 40, 1, 20>' to 'sparse_input_reduce_ap_fixed_2_2_5_3_0_ap_uint_10_50_40_1_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint<10>,ap_fixed<16,7,5,3,0>,20>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_7_5_3_0_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 20>' to 'sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_fixed,ap_fixed<16,6,5,3,0>,ap_uint<10>,20,2>' to 'sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_20_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint<10>,ap_fixed<16,7,5,3,0>,20>.1' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_7_5_3_0_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 20>.1' to 'sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_fixed,ap_fixed<16,6,5,3,0>,ap_uint<10>,20,4>' to 'sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_20_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_flatten<ap_fixed<16, 6, 5, 3, 0>, ap_uint<10>, 5, 4, 1, 20>' to 'sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_4_1_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.79 seconds. CPU system time: 0.25 seconds. Elapsed time: 20.34 seconds; current allocated memory: 3.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_2_2_5_3_0_ap_uint_10_50_40_1_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_2_2_5_3_0_ap_uint_10_50_40_1_20_s' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln81', firmware/model_test.cpp:81) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/model_test.cpp:34->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:73) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1375.33 seconds. CPU system time: 2.07 seconds. Elapsed time: 1378.19 seconds; current allocated memory: 4.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 27.26 seconds. CPU system time: 0.21 seconds. Elapsed time: 27.77 seconds; current allocated memory: 4.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_7_5_3_0_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 78.18 seconds. CPU system time: 0.27 seconds. Elapsed time: 78.76 seconds; current allocated memory: 4.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.59 seconds. CPU system time: 0.14 seconds. Elapsed time: 9.79 seconds; current allocated memory: 4.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.71 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.42 seconds; current allocated memory: 4.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_20_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.58 seconds; current allocated memory: 4.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 4.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_7_5_3_0_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 74.15 seconds. CPU system time: 0.16 seconds. Elapsed time: 74.64 seconds; current allocated memory: 4.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 8.22 seconds; current allocated memory: 4.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 20>.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 20>.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.64 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.2 seconds; current allocated memory: 4.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_20_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.96 seconds; current allocated memory: 4.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.54 seconds; current allocated memory: 4.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_4_1_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 22.68 seconds; current allocated memory: 4.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.43 seconds; current allocated memory: 4.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.61 seconds; current allocated memory: 4.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 4.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 4.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.01 seconds; current allocated memory: 4.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_2_2_5_3_0_ap_uint_10_50_40_1_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2000_11_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_2_2_5_3_0_ap_uint_10_50_40_1_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.44 seconds. CPU system time: 0.17 seconds. Elapsed time: 9.94 seconds; current allocated memory: 4.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_7_5_3_0_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_2s_13ns_13_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_2s_13s_13_1_1': 140 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_2s_13s_14_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_2s_13_1_1': 140 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_10ns_12_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_7_5_3_0_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.94 seconds. CPU system time: 1.19 seconds. Elapsed time: 20.96 seconds; current allocated memory: 4.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 51.01 seconds. CPU system time: 1.32 seconds. Elapsed time: 54.27 seconds; current allocated memory: 4.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_20_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_20_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.58 seconds; current allocated memory: 4.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_7_5_3_0_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_7_5_3_0_20_1' is 7144 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_11s_24_1_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_9ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_25_1_1': 361 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 19 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_7_5_3_0_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.65 seconds. CPU system time: 0.28 seconds. Elapsed time: 10.87 seconds; current allocated memory: 5.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 54.23 seconds. CPU system time: 1.5 seconds. Elapsed time: 57.21 seconds; current allocated memory: 5.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_20_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_20_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.07 seconds; current allocated memory: 5.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_4_1_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_4_1_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.49 seconds. CPU system time: 0.13 seconds. Elapsed time: 9.23 seconds; current allocated memory: 5.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_15s_10ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15s_10s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15s_6ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15s_7ns_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15s_8ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15s_8s_23_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15s_9ns_24_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15s_9s_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.27 seconds. CPU system time: 0.18 seconds. Elapsed time: 7.16 seconds; current allocated memory: 5.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer11_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'model_test' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_test'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(model_test_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c28_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c29_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c30_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c31_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c32_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c33_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c34_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c35_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c36_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c37_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c38_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c39_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c40_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c41_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c42_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c43_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c44_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c45_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c46_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c47_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c48_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c49_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c50_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c51_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c52_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c53_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c54_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c55_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c56_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c57_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c58_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c59_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c60_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c61_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c62_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c63_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c64_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c65_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c66_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c67_channel_U(model_test_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c_U(model_test_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_1_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_2_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_3_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_4_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_5_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_6_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_7_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_8_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_9_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_10_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_11_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_12_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_13_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_14_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_15_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_16_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_17_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_18_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_19_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_1_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_2_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_3_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_4_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_5_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_6_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_7_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_8_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_9_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_10_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_11_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_12_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_13_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_14_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_15_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_16_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_17_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_18_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_19_U(model_test_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_c68_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_1_c69_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_2_c70_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_3_c71_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_4_c72_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_5_c73_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_6_c74_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_7_c75_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_8_c76_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_9_c77_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_10_c78_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_11_c79_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_12_c80_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_13_c81_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_14_c82_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_15_c83_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_16_c84_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_17_c85_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_18_c86_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_19_c87_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_20_c88_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_21_c89_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_22_c90_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_23_c91_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_24_c92_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_25_c93_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_26_c94_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_27_c95_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_28_c96_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_29_c97_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_30_c98_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_31_c99_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_32_c100_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_33_c101_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_34_c102_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_35_c103_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_36_c104_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_37_c105_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_38_c106_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_39_c107_channel_U(model_test_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_1_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_2_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_3_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_4_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_5_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_6_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_7_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_8_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_9_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_10_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_11_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_12_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_13_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_14_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_15_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_16_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_17_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_18_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_19_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_20_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_21_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_22_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_23_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_24_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_25_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_26_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_27_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_28_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_29_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_30_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_31_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_32_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_33_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_34_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_35_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_36_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_37_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_38_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_39_c_U(model_test_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_1_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_2_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_3_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_4_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_5_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_6_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_7_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_8_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_9_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_10_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_11_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_12_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_13_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_14_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_15_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_16_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_17_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_18_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_19_out_tmp_channel_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_1_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_2_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_3_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_4_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_5_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_6_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_7_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_8_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_9_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_10_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_11_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_12_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_13_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_14_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_15_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_16_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_17_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_18_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_19_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_1_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_2_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_3_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_4_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_5_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_6_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_7_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_8_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_9_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_10_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_11_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_12_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_13_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_14_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_15_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_16_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_17_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_18_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_19_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_20_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_21_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_22_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_23_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_24_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_25_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_26_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_27_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_28_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_29_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_30_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_31_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_32_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_33_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_34_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_35_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_36_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_37_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_38_U(model_test_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_39_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_1_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_2_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_3_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_4_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_5_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_6_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_7_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_8_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_9_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_10_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_11_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_12_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_13_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_14_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_15_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_16_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_17_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_18_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_flatten_out_19_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.83 seconds. CPU system time: 0.32 seconds. Elapsed time: 68.62 seconds; current allocated memory: 5.661 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 75.18 seconds. CPU system time: 0.73 seconds. Elapsed time: 77.63 seconds; current allocated memory: 5.661 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 16.95 seconds. CPU system time: 0.13 seconds. Elapsed time: 17.12 seconds; current allocated memory: 5.705 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for model_test.
INFO: [VLOG 209-307] Generating Verilog RTL for model_test.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 229.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2505.94 seconds. CPU system time: 16.36 seconds. Elapsed time: 2627.92 seconds; current allocated memory: 4.256 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h43m48s *****
INFO: [HLS 200-112] Total CPU user time: 2511.4 seconds. Total CPU system time: 18.42 seconds. Total elapsed time: 2637.36 seconds; peak allocated memory: 5.705 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Mar 31 15:59:05 2025...
