vendor_name = ModelSim
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/numerique.vhd
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DAC.vhd
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/pack_son.vhd
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.vhd
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/adc_qsys.qip
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/adc_qsys.v
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control.v
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/DE10_Lite.SDC
source_file = 1, stp1.stp
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc.stp
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/dec7seg.vhd
source_file = 1, ../output_files/Chain1.cdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/freqsortie.vhd
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/affichage.vhd
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/test_benchV0_1.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/scfifo_ds61.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/a_dpfifo_3o41.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/a_fefifo_c6e.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/cntr_337.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/altsyncram_rqn1.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/cntr_n2b.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/lpm_divide_ktl.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/sign_div_unsign_mlh.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/alt_u_div_mhe.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/add_sub_t3c.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/add_sub_u3c.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/lpm_divide_ntl.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/sign_div_unsign_plh.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/alt_u_div_she.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/lpm_divide_1vl.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/sign_div_unsign_3nh.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/alt_u_div_gke.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/add_sub_frg.tdf
source_file = 1, C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/db/add_sub_arg.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.tdf
design_name = DE10_LITE
instance = comp, \LEDR[0]~output , LEDR[0]~output, DE10_LITE, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, DE10_LITE, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, DE10_LITE, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, DE10_LITE, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, DE10_LITE, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, DE10_LITE, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, DE10_LITE, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, DE10_LITE, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, DE10_LITE, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, DE10_LITE, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE10_LITE, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE10_LITE, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE10_LITE, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE10_LITE, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE10_LITE, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE10_LITE, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE10_LITE, 1
instance = comp, \HEX0[7]~output , HEX0[7]~output, DE10_LITE, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE10_LITE, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE10_LITE, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE10_LITE, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE10_LITE, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE10_LITE, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE10_LITE, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE10_LITE, 1
instance = comp, \HEX1[7]~output , HEX1[7]~output, DE10_LITE, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE10_LITE, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE10_LITE, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE10_LITE, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE10_LITE, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE10_LITE, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE10_LITE, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE10_LITE, 1
instance = comp, \HEX2[7]~output , HEX2[7]~output, DE10_LITE, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE10_LITE, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE10_LITE, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE10_LITE, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE10_LITE, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE10_LITE, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE10_LITE, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE10_LITE, 1
instance = comp, \HEX3[7]~output , HEX3[7]~output, DE10_LITE, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE10_LITE, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE10_LITE, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE10_LITE, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE10_LITE, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE10_LITE, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE10_LITE, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE10_LITE, 1
instance = comp, \HEX4[7]~output , HEX4[7]~output, DE10_LITE, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE10_LITE, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE10_LITE, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE10_LITE, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE10_LITE, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE10_LITE, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE10_LITE, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE10_LITE, 1
instance = comp, \HEX5[7]~output , HEX5[7]~output, DE10_LITE, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, DE10_LITE, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, DE10_LITE, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, DE10_LITE, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, DE10_LITE, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, DE10_LITE, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, DE10_LITE, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, DE10_LITE, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, DE10_LITE, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, DE10_LITE, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, DE10_LITE, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, DE10_LITE, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, DE10_LITE, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, DE10_LITE, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, DE10_LITE, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, DE10_LITE, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, DE10_LITE, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, DE10_LITE, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, DE10_LITE, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, DE10_LITE, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, DE10_LITE, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, DE10_LITE, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, DE10_LITE, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, DE10_LITE, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, DE10_LITE, 1
instance = comp, \VGA_HS~output , VGA_HS~output, DE10_LITE, 1
instance = comp, \VGA_VS~output , VGA_VS~output, DE10_LITE, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, DE10_LITE, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, DE10_LITE, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, DE10_LITE, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, DE10_LITE, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, DE10_LITE, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, DE10_LITE, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, DE10_LITE, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, DE10_LITE, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, DE10_LITE, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, DE10_LITE, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, DE10_LITE, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, DE10_LITE, 1
instance = comp, \CLK_I2C_SCL~output , CLK_I2C_SCL~output, DE10_LITE, 1
instance = comp, \GSENSOR_SCLK~output , GSENSOR_SCLK~output, DE10_LITE, 1
instance = comp, \GSENSOR_INT[1]~output , GSENSOR_INT[1]~output, DE10_LITE, 1
instance = comp, \GSENSOR_INT[2]~output , GSENSOR_INT[2]~output, DE10_LITE, 1
instance = comp, \GSENSOR_CS_N~output , GSENSOR_CS_N~output, DE10_LITE, 1
instance = comp, \CLK_I2C_SDA~output , CLK_I2C_SDA~output, DE10_LITE, 1
instance = comp, \GSENSOR_SDO~output , GSENSOR_SDO~output, DE10_LITE, 1
instance = comp, \GPIO[5]~output , GPIO[5]~output, DE10_LITE, 1
instance = comp, \GPIO[6]~output , GPIO[6]~output, DE10_LITE, 1
instance = comp, \GPIO[7]~output , GPIO[7]~output, DE10_LITE, 1
instance = comp, \GPIO[8]~output , GPIO[8]~output, DE10_LITE, 1
instance = comp, \GPIO[9]~output , GPIO[9]~output, DE10_LITE, 1
instance = comp, \GPIO[10]~output , GPIO[10]~output, DE10_LITE, 1
instance = comp, \GPIO[11]~output , GPIO[11]~output, DE10_LITE, 1
instance = comp, \GPIO[12]~output , GPIO[12]~output, DE10_LITE, 1
instance = comp, \GPIO[13]~output , GPIO[13]~output, DE10_LITE, 1
instance = comp, \GPIO[14]~output , GPIO[14]~output, DE10_LITE, 1
instance = comp, \GPIO[15]~output , GPIO[15]~output, DE10_LITE, 1
instance = comp, \GPIO[16]~output , GPIO[16]~output, DE10_LITE, 1
instance = comp, \GPIO[17]~output , GPIO[17]~output, DE10_LITE, 1
instance = comp, \GPIO[18]~output , GPIO[18]~output, DE10_LITE, 1
instance = comp, \GPIO[19]~output , GPIO[19]~output, DE10_LITE, 1
instance = comp, \GPIO[20]~output , GPIO[20]~output, DE10_LITE, 1
instance = comp, \GPIO[21]~output , GPIO[21]~output, DE10_LITE, 1
instance = comp, \GPIO[22]~output , GPIO[22]~output, DE10_LITE, 1
instance = comp, \GPIO[23]~output , GPIO[23]~output, DE10_LITE, 1
instance = comp, \GPIO[24]~output , GPIO[24]~output, DE10_LITE, 1
instance = comp, \GPIO[25]~output , GPIO[25]~output, DE10_LITE, 1
instance = comp, \GPIO[26]~output , GPIO[26]~output, DE10_LITE, 1
instance = comp, \GPIO[27]~output , GPIO[27]~output, DE10_LITE, 1
instance = comp, \GPIO[28]~output , GPIO[28]~output, DE10_LITE, 1
instance = comp, \GPIO[29]~output , GPIO[29]~output, DE10_LITE, 1
instance = comp, \GPIO[30]~output , GPIO[30]~output, DE10_LITE, 1
instance = comp, \GPIO[31]~output , GPIO[31]~output, DE10_LITE, 1
instance = comp, \GPIO[32]~output , GPIO[32]~output, DE10_LITE, 1
instance = comp, \GPIO[33]~output , GPIO[33]~output, DE10_LITE, 1
instance = comp, \GPIO[34]~output , GPIO[34]~output, DE10_LITE, 1
instance = comp, \GPIO[35]~output , GPIO[35]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, DE10_LITE, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, DE10_LITE, 1
instance = comp, \GPIO[0]~output , GPIO[0]~output, DE10_LITE, 1
instance = comp, \GPIO[1]~output , GPIO[1]~output, DE10_LITE, 1
instance = comp, \GPIO[2]~output , GPIO[2]~output, DE10_LITE, 1
instance = comp, \GPIO[3]~output , GPIO[3]~output, DE10_LITE, 1
instance = comp, \GPIO[4]~output , GPIO[4]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, DE10_LITE, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, DE10_LITE, 1
instance = comp, \~ALTERA_TDO~~obuf , ~ALTERA_TDO~~obuf, DE10_LITE, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, DE10_LITE, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, DE10_LITE, 1
instance = comp, \u0|altpll_sys|sd1|pll7 , u0|altpll_sys|sd1|pll7, DE10_LITE, 1
instance = comp, \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl , u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl, DE10_LITE, 1
instance = comp, \SW[1]~input , SW[1]~input, DE10_LITE, 1
instance = comp, \SW[2]~input , SW[2]~input, DE10_LITE, 1
instance = comp, \SW[0]~input , SW[0]~input, DE10_LITE, 1
instance = comp, \Add0~0 , Add0~0, DE10_LITE, 1
instance = comp, \SW[4]~input , SW[4]~input, DE10_LITE, 1
instance = comp, \SW[3]~input , SW[3]~input, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0 , u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0, DE10_LITE, 1
instance = comp, \Add0~1 , Add0~1, DE10_LITE, 1
instance = comp, \Add0~2 , Add0~2, DE10_LITE, 1
instance = comp, \Add0~3 , Add0~3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0 , u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22, DE10_LITE, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE10_LITE, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE10_LITE, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE10_LITE, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE10_LITE, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1 , u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2 , u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd , u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell , u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0 , u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched , u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|tsen , u0|modular_adc_0|control_internal|u_control_fsm|tsen, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2 , u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3 , u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3 , u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[0] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[0], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[2] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[2], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[3] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[3], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[1] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[1], DE10_LITE, 1
instance = comp, \Add0~4 , Add0~4, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[4] , u0|modular_adc_0|control_internal|u_control_fsm|chsel[4], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1 , u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance , u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder , u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1 , u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0] , u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder , u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly , u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2 , u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2 , u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0 , u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts , u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0 , u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1 , u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer , u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|always12~0 , u0|modular_adc_0|control_internal|u_control_fsm|always12~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|always12~1 , u0|modular_adc_0|control_internal|u_control_fsm|always12~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done , u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0 , u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18 , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6] , u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1 , u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0 , u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|soc , u0|modular_adc_0|control_internal|u_control_fsm|soc, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1 , u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0] , u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly , u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1 , u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp , u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|pend~0 , u0|modular_adc_0|control_internal|u_control_fsm|pend~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|pend , u0|modular_adc_0|control_internal|u_control_fsm|pend, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp , u0|modular_adc_0|control_internal|u_control_fsm|load_rsp, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder , u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid , u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid, DE10_LITE, 1
instance = comp, \MAX10_CLK1_50~inputclkctrl , MAX10_CLK1_50~inputclkctrl, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~0_RTM043 , frequencesortie|Add0~0_RTM043, DE10_LITE, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~0_NEW_REG40 , frequencesortie|Add0~0_NEW_REG40, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~0 , frequencesortie|Add0~0, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~2 , frequencesortie|Add0~2, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~2_NEW_REG38 , frequencesortie|Add0~2_NEW_REG38, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~4 , frequencesortie|Add0~4, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~4_NEW_REG36 , frequencesortie|Add0~4_NEW_REG36, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~6 , frequencesortie|Add0~6, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~6_NEW_REG34 , frequencesortie|Add0~6_NEW_REG34, DE10_LITE, 1
instance = comp, \frequencesortie|compteur~1 , frequencesortie|compteur~1, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~8 , frequencesortie|Add0~8, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~8_NEW_REG32 , frequencesortie|Add0~8_NEW_REG32, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~10 , frequencesortie|Add0~10, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~10_NEW_REG30 , frequencesortie|Add0~10_NEW_REG30, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~12 , frequencesortie|Add0~12, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~12_NEW_REG28 , frequencesortie|Add0~12_NEW_REG28, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~14 , frequencesortie|Add0~14, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~14_NEW_REG26 , frequencesortie|Add0~14_NEW_REG26, DE10_LITE, 1
instance = comp, \frequencesortie|compteur~3 , frequencesortie|compteur~3, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~16 , frequencesortie|Add0~16, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~16_NEW_REG24 , frequencesortie|Add0~16_NEW_REG24, DE10_LITE, 1
instance = comp, \frequencesortie|compteur~2 , frequencesortie|compteur~2, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~18 , frequencesortie|Add0~18, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~18_NEW_REG22 , frequencesortie|Add0~18_NEW_REG22, DE10_LITE, 1
instance = comp, \frequencesortie|compteur~0 , frequencesortie|compteur~0, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~20 , frequencesortie|Add0~20, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~20_NEW_REG20 , frequencesortie|Add0~20_NEW_REG20, DE10_LITE, 1
instance = comp, \frequencesortie|Equal0~1 , frequencesortie|Equal0~1, DE10_LITE, 1
instance = comp, \frequencesortie|Equal0~1_NEW_REG52 , frequencesortie|Equal0~1_NEW_REG52, DE10_LITE, 1
instance = comp, \frequencesortie|Equal0~2_RTM051 , frequencesortie|Equal0~2_RTM051, DE10_LITE, 1
instance = comp, \frequencesortie|Equal0~2_NEW_REG48 , frequencesortie|Equal0~2_NEW_REG48, DE10_LITE, 1
instance = comp, \frequencesortie|cpt_fs:compteur[2] , frequencesortie|\cpt_fs:compteur[2], DE10_LITE, 1
instance = comp, \frequencesortie|Add0~22 , frequencesortie|Add0~22, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~22_NEW_REG18 , frequencesortie|Add0~22_NEW_REG18, DE10_LITE, 1
instance = comp, \frequencesortie|Equal0~0 , frequencesortie|Equal0~0, DE10_LITE, 1
instance = comp, \frequencesortie|Equal0~0_NEW_REG44 , frequencesortie|Equal0~0_NEW_REG44, DE10_LITE, 1
instance = comp, \frequencesortie|Equal0~3 , frequencesortie|Equal0~3, DE10_LITE, 1
instance = comp, \frequencesortie|compteur~4 , frequencesortie|compteur~4, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~24 , frequencesortie|Add0~24, DE10_LITE, 1
instance = comp, \frequencesortie|Add0~24_NEW_REG16 , frequencesortie|Add0~24_NEW_REG16, DE10_LITE, 1
instance = comp, \frequencesortie|Equal1~2 , frequencesortie|Equal1~2, DE10_LITE, 1
instance = comp, \frequencesortie|Equal1~3 , frequencesortie|Equal1~3, DE10_LITE, 1
instance = comp, \frequencesortie|sena~0 , frequencesortie|sena~0, DE10_LITE, 1
instance = comp, \frequencesortie|sena~1 , frequencesortie|sena~1, DE10_LITE, 1
instance = comp, \frequencesortie|Equal1~4 , frequencesortie|Equal1~4, DE10_LITE, 1
instance = comp, \frequencesortie|Equal1~6 , frequencesortie|Equal1~6, DE10_LITE, 1
instance = comp, \frequencesortie|Equal1~5 , frequencesortie|Equal1~5, DE10_LITE, 1
instance = comp, \frequencesortie|sena~2 , frequencesortie|sena~2, DE10_LITE, 1
instance = comp, \frequencesortie|sena , frequencesortie|sena, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~0 , interface_DAC|Add0~0, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~2 , interface_DAC|Add0~2, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~4 , interface_DAC|Add0~4, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~4_NEW_REG8 , interface_DAC|Add0~4_NEW_REG8, DE10_LITE, 1
instance = comp, \interface_DAC|count~0 , interface_DAC|count~0, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~6 , interface_DAC|Add0~6, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~6_NEW_REG6 , interface_DAC|Add0~6_NEW_REG6, DE10_LITE, 1
instance = comp, \interface_DAC|count~3 , interface_DAC|count~3, DE10_LITE, 1
instance = comp, \interface_DAC|count[3] , interface_DAC|count[3], DE10_LITE, 1
instance = comp, \interface_DAC|Add0~8 , interface_DAC|Add0~8, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~8_NEW_REG4 , interface_DAC|Add0~8_NEW_REG4, DE10_LITE, 1
instance = comp, \interface_DAC|count~2 , interface_DAC|count~2, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~10 , interface_DAC|Add0~10, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~12 , interface_DAC|Add0~12, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~12_NEW_REG0 , interface_DAC|Add0~12_NEW_REG0, DE10_LITE, 1
instance = comp, \interface_DAC|count~1 , interface_DAC|count~1, DE10_LITE, 1
instance = comp, \interface_DAC|Equal0~0 , interface_DAC|Equal0~0, DE10_LITE, 1
instance = comp, \interface_DAC|Equal0~0_NEW_REG46 , interface_DAC|Equal0~0_NEW_REG46, DE10_LITE, 1
instance = comp, \interface_DAC|count[2] , interface_DAC|count[2], DE10_LITE, 1
instance = comp, \interface_DAC|count[4] , interface_DAC|count[4], DE10_LITE, 1
instance = comp, \interface_DAC|Equal0~1 , interface_DAC|Equal0~1, DE10_LITE, 1
instance = comp, \interface_DAC|count~4 , interface_DAC|count~4, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~10_NEW_REG2 , interface_DAC|Add0~10_NEW_REG2, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~2_NEW_REG10 , interface_DAC|Add0~2_NEW_REG10, DE10_LITE, 1
instance = comp, \interface_DAC|LessThan2~0 , interface_DAC|LessThan2~0, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~0_RTM015 , interface_DAC|Add0~0_RTM015, DE10_LITE, 1
instance = comp, \interface_DAC|Add0~0_NEW_REG12 , interface_DAC|Add0~0_NEW_REG12, DE10_LITE, 1
instance = comp, \interface_DAC|LessThan1~0 , interface_DAC|LessThan1~0, DE10_LITE, 1
instance = comp, \interface_DAC|data_clk~4 , interface_DAC|data_clk~4, DE10_LITE, 1
instance = comp, \interface_DAC|data_clk~5 , interface_DAC|data_clk~5, DE10_LITE, 1
instance = comp, \interface_DAC|data_clk~6 , interface_DAC|data_clk~6, DE10_LITE, 1
instance = comp, \interface_DAC|data_clk~2 , interface_DAC|data_clk~2, DE10_LITE, 1
instance = comp, \interface_DAC|data_clk~0 , interface_DAC|data_clk~0, DE10_LITE, 1
instance = comp, \interface_DAC|data_clk~1 , interface_DAC|data_clk~1, DE10_LITE, 1
instance = comp, \interface_DAC|data_clk~3 , interface_DAC|data_clk~3, DE10_LITE, 1
instance = comp, \interface_DAC|data_clk~7 , interface_DAC|data_clk~7, DE10_LITE, 1
instance = comp, \interface_DAC|data_clk , interface_DAC|data_clk, DE10_LITE, 1
instance = comp, \interface_DAC|data_clk~clkctrl , interface_DAC|data_clk~clkctrl, DE10_LITE, 1
instance = comp, \interface_DAC|bit_cnt[0]~1 , interface_DAC|bit_cnt[0]~1, DE10_LITE, 1
instance = comp, \interface_DAC|bit_cnt~0 , interface_DAC|bit_cnt~0, DE10_LITE, 1
instance = comp, \interface_DAC|bit_cnt[1] , interface_DAC|bit_cnt[1], DE10_LITE, 1
instance = comp, \interface_DAC|Equal1~0 , interface_DAC|Equal1~0, DE10_LITE, 1
instance = comp, \interface_DAC|Selector8~0 , interface_DAC|Selector8~0, DE10_LITE, 1
instance = comp, \interface_DAC|state.ready , interface_DAC|state.ready, DE10_LITE, 1
instance = comp, \interface_DAC|Selector9~0 , interface_DAC|Selector9~0, DE10_LITE, 1
instance = comp, \interface_DAC|state.start , interface_DAC|state.start, DE10_LITE, 1
instance = comp, \interface_DAC|Selector10~0 , interface_DAC|Selector10~0, DE10_LITE, 1
instance = comp, \interface_DAC|state.command , interface_DAC|state.command, DE10_LITE, 1
instance = comp, \interface_DAC|state~16 , interface_DAC|state~16, DE10_LITE, 1
instance = comp, \interface_DAC|state.slv_ack1 , interface_DAC|state.slv_ack1, DE10_LITE, 1
instance = comp, \interface_DAC|Selector11~0 , interface_DAC|Selector11~0, DE10_LITE, 1
instance = comp, \interface_DAC|state.wr1 , interface_DAC|state.wr1, DE10_LITE, 1
instance = comp, \interface_DAC|state~15 , interface_DAC|state~15, DE10_LITE, 1
instance = comp, \interface_DAC|state.slv_ack2 , interface_DAC|state.slv_ack2, DE10_LITE, 1
instance = comp, \interface_DAC|Selector12~0 , interface_DAC|Selector12~0, DE10_LITE, 1
instance = comp, \interface_DAC|Selector12~1 , interface_DAC|Selector12~1, DE10_LITE, 1
instance = comp, \interface_DAC|state.wr2 , interface_DAC|state.wr2, DE10_LITE, 1
instance = comp, \interface_DAC|WideOr8~0 , interface_DAC|WideOr8~0, DE10_LITE, 1
instance = comp, \interface_DAC|bit_cnt[0] , interface_DAC|bit_cnt[0], DE10_LITE, 1
instance = comp, \interface_DAC|Add1~0 , interface_DAC|Add1~0, DE10_LITE, 1
instance = comp, \interface_DAC|bit_cnt[2] , interface_DAC|bit_cnt[2], DE10_LITE, 1
instance = comp, \interface_DAC|state~14 , interface_DAC|state~14, DE10_LITE, 1
instance = comp, \interface_DAC|state.slv_ack3 , interface_DAC|state.slv_ack3, DE10_LITE, 1
instance = comp, \interface_DAC|Selector13~0 , interface_DAC|Selector13~0, DE10_LITE, 1
instance = comp, \interface_DAC|state.stop , interface_DAC|state.stop, DE10_LITE, 1
instance = comp, \interface_DAC|Selector15~8 , interface_DAC|Selector15~8, DE10_LITE, 1
instance = comp, \interface_DAC|Selector15~9 , interface_DAC|Selector15~9, DE10_LITE, 1
instance = comp, \interface_DAC|Selector15~6 , interface_DAC|Selector15~6, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0 , u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1 , u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2 , u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0 , u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1 , u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0 , u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2 , u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3 , u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done , u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0 , u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1 , u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE10_LITE, 1
instance = comp, \~GND , ~GND, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr , u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0 , u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1 , u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11] , u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~0 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~53 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~53, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0 , u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~2 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~0 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~2 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~52 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~52, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~4 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~4, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~4 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~4, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~51 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~51, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~6 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~6, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~6 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~6, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~50 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~50, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~8 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~8, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~8 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~8, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~49 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~49, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~10 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~10, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~10 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~10, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~48 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~48, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~12 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~12, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~12 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~12, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~47 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~47, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~14 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~14, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~14 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~14, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~46 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~46, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~16 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~16, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~16 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~16, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~45 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~45, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~18 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~18, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~18 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~18, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~20 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~20, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~20 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~20, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~21 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~21, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~23 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~23, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~22 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~22, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~24 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~24, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~26 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~26, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~24 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~24, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~27 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~27, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~29 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~29, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~26 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~26, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~30 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~30, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~32 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~32, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~28 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~28, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~33 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~33, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~35 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~35, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~30 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~30, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~36 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~36, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~38 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~38, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9], DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[9]~feeder , coeur|sdataDAC_1Mhz[9]~feeder, DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[9] , coeur|sdataDAC_1Mhz[9], DE10_LITE, 1
instance = comp, \coeur|Add0~0 , coeur|Add0~0, DE10_LITE, 1
instance = comp, \coeur|cpt[0] , coeur|cpt[0], DE10_LITE, 1
instance = comp, \coeur|Add0~2 , coeur|Add0~2, DE10_LITE, 1
instance = comp, \coeur|cpt[1] , coeur|cpt[1], DE10_LITE, 1
instance = comp, \coeur|Equal0~1 , coeur|Equal0~1, DE10_LITE, 1
instance = comp, \coeur|Add0~4 , coeur|Add0~4, DE10_LITE, 1
instance = comp, \coeur|cpt~2 , coeur|cpt~2, DE10_LITE, 1
instance = comp, \coeur|cpt[2] , coeur|cpt[2], DE10_LITE, 1
instance = comp, \coeur|Add0~6 , coeur|Add0~6, DE10_LITE, 1
instance = comp, \coeur|cpt[3] , coeur|cpt[3], DE10_LITE, 1
instance = comp, \coeur|Add0~8 , coeur|Add0~8, DE10_LITE, 1
instance = comp, \coeur|cpt[4] , coeur|cpt[4], DE10_LITE, 1
instance = comp, \coeur|Add0~10 , coeur|Add0~10, DE10_LITE, 1
instance = comp, \coeur|cpt~1 , coeur|cpt~1, DE10_LITE, 1
instance = comp, \coeur|cpt[5] , coeur|cpt[5], DE10_LITE, 1
instance = comp, \coeur|Add0~12 , coeur|Add0~12, DE10_LITE, 1
instance = comp, \coeur|cpt~0 , coeur|cpt~0, DE10_LITE, 1
instance = comp, \coeur|cpt[6] , coeur|cpt[6], DE10_LITE, 1
instance = comp, \coeur|Add0~14 , coeur|Add0~14, DE10_LITE, 1
instance = comp, \coeur|cpt[7] , coeur|cpt[7], DE10_LITE, 1
instance = comp, \coeur|Equal0~0 , coeur|Equal0~0, DE10_LITE, 1
instance = comp, \coeur|process_2~0 , coeur|process_2~0, DE10_LITE, 1
instance = comp, \coeur|sechant , coeur|sechant, DE10_LITE, 1
instance = comp, \coeur|sdataDAC[9] , coeur|sdataDAC[9], DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[9]~33 , interface_DAC|data_tx[9]~33, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[9]~35 , interface_DAC|data_tx[9]~35, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[9]~_emulated , interface_DAC|data_tx[9]~_emulated, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[9]~34 , interface_DAC|data_tx[9]~34, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~32 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~32, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~39 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~39, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~41 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~41, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add1~34 , u0|modular_adc_0|control_internal|u_control_fsm|Add1~34, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52 , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~42 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~42, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Add3~44 , u0|modular_adc_0|control_internal|u_control_fsm|Add3~44, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17] , u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11], DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[11]~feeder , coeur|sdataDAC_1Mhz[11]~feeder, DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[11] , coeur|sdataDAC_1Mhz[11], DE10_LITE, 1
instance = comp, \coeur|sdataDAC[11] , coeur|sdataDAC[11], DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[11]~37 , interface_DAC|data_tx[11]~37, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[11]~39 , interface_DAC|data_tx[11]~39, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[11]~_emulated , interface_DAC|data_tx[11]~_emulated, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[11]~38 , interface_DAC|data_tx[11]~38, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10], DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[10]~feeder , coeur|sdataDAC_1Mhz[10]~feeder, DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[10] , coeur|sdataDAC_1Mhz[10], DE10_LITE, 1
instance = comp, \coeur|sdataDAC[10] , coeur|sdataDAC[10], DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[10]~41 , interface_DAC|data_tx[10]~41, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[10]~43 , interface_DAC|data_tx[10]~43, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[10]~_emulated , interface_DAC|data_tx[10]~_emulated, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[10]~42 , interface_DAC|data_tx[10]~42, DE10_LITE, 1
instance = comp, \interface_DAC|Mux3~0 , interface_DAC|Mux3~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8], DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[8] , coeur|sdataDAC_1Mhz[8], DE10_LITE, 1
instance = comp, \coeur|sdataDAC[8] , coeur|sdataDAC[8], DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[8]~45 , interface_DAC|data_tx[8]~45, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[8]~47 , interface_DAC|data_tx[8]~47, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[8]~_emulated , interface_DAC|data_tx[8]~_emulated, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[8]~46 , interface_DAC|data_tx[8]~46, DE10_LITE, 1
instance = comp, \interface_DAC|Mux3~1 , interface_DAC|Mux3~1, DE10_LITE, 1
instance = comp, \interface_DAC|Selector15~4 , interface_DAC|Selector15~4, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6], DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[6]~feeder , coeur|sdataDAC_1Mhz[6]~feeder, DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[6] , coeur|sdataDAC_1Mhz[6], DE10_LITE, 1
instance = comp, \coeur|sdataDAC[6] , coeur|sdataDAC[6], DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[6]~1 , interface_DAC|data_tx[6]~1, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[6]~3 , interface_DAC|data_tx[6]~3, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[6]~_emulated , interface_DAC|data_tx[6]~_emulated, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[6]~2 , interface_DAC|data_tx[6]~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7], DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[7] , coeur|sdataDAC_1Mhz[7], DE10_LITE, 1
instance = comp, \coeur|sdataDAC[7]~feeder , coeur|sdataDAC[7]~feeder, DE10_LITE, 1
instance = comp, \coeur|sdataDAC[7] , coeur|sdataDAC[7], DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[7]~29 , interface_DAC|data_tx[7]~29, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[7]~31 , interface_DAC|data_tx[7]~31, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[7]~_emulated , interface_DAC|data_tx[7]~_emulated, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[7]~30 , interface_DAC|data_tx[7]~30, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5], DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[5] , coeur|sdataDAC_1Mhz[5], DE10_LITE, 1
instance = comp, \coeur|sdataDAC[5] , coeur|sdataDAC[5], DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[5]~5 , interface_DAC|data_tx[5]~5, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[5]~7 , interface_DAC|data_tx[5]~7, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[5]~_emulated , interface_DAC|data_tx[5]~_emulated, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[5]~6 , interface_DAC|data_tx[5]~6, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4], DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[4] , coeur|sdataDAC_1Mhz[4], DE10_LITE, 1
instance = comp, \coeur|sdataDAC[4] , coeur|sdataDAC[4], DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[4]~9 , interface_DAC|data_tx[4]~9, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[4]~11 , interface_DAC|data_tx[4]~11, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[4]~_emulated , interface_DAC|data_tx[4]~_emulated, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[4]~10 , interface_DAC|data_tx[4]~10, DE10_LITE, 1
instance = comp, \interface_DAC|Mux4~2 , interface_DAC|Mux4~2, DE10_LITE, 1
instance = comp, \interface_DAC|Mux4~3 , interface_DAC|Mux4~3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1], DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[1]~feeder , coeur|sdataDAC_1Mhz[1]~feeder, DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[1] , coeur|sdataDAC_1Mhz[1], DE10_LITE, 1
instance = comp, \coeur|sdataDAC[1]~feeder , coeur|sdataDAC[1]~feeder, DE10_LITE, 1
instance = comp, \coeur|sdataDAC[1] , coeur|sdataDAC[1], DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[1]~13 , interface_DAC|data_tx[1]~13, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[1]~15 , interface_DAC|data_tx[1]~15, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[1]~_emulated , interface_DAC|data_tx[1]~_emulated, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[1]~14 , interface_DAC|data_tx[1]~14, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0], DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[0]~feeder , coeur|sdataDAC_1Mhz[0]~feeder, DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[0] , coeur|sdataDAC_1Mhz[0], DE10_LITE, 1
instance = comp, \coeur|sdataDAC[0] , coeur|sdataDAC[0], DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[0]~25 , interface_DAC|data_tx[0]~25, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[0]~27 , interface_DAC|data_tx[0]~27, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[0]~_emulated , interface_DAC|data_tx[0]~_emulated, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[0]~26 , interface_DAC|data_tx[0]~26, DE10_LITE, 1
instance = comp, \interface_DAC|Mux4~0 , interface_DAC|Mux4~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3], DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[3]~feeder , coeur|sdataDAC_1Mhz[3]~feeder, DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[3] , coeur|sdataDAC_1Mhz[3], DE10_LITE, 1
instance = comp, \coeur|sdataDAC[3]~feeder , coeur|sdataDAC[3]~feeder, DE10_LITE, 1
instance = comp, \coeur|sdataDAC[3] , coeur|sdataDAC[3], DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[3]~17 , interface_DAC|data_tx[3]~17, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[3]~19 , interface_DAC|data_tx[3]~19, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[3]~_emulated , interface_DAC|data_tx[3]~_emulated, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[3]~18 , interface_DAC|data_tx[3]~18, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2], DE10_LITE, 1
instance = comp, \coeur|sdataDAC_1Mhz[2] , coeur|sdataDAC_1Mhz[2], DE10_LITE, 1
instance = comp, \coeur|sdataDAC[2] , coeur|sdataDAC[2], DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[2]~21 , interface_DAC|data_tx[2]~21, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[2]~23 , interface_DAC|data_tx[2]~23, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[2]~_emulated , interface_DAC|data_tx[2]~_emulated, DE10_LITE, 1
instance = comp, \interface_DAC|data_tx[2]~22 , interface_DAC|data_tx[2]~22, DE10_LITE, 1
instance = comp, \interface_DAC|Mux4~1 , interface_DAC|Mux4~1, DE10_LITE, 1
instance = comp, \interface_DAC|Selector15~5 , interface_DAC|Selector15~5, DE10_LITE, 1
instance = comp, \interface_DAC|Selector15~7 , interface_DAC|Selector15~7, DE10_LITE, 1
instance = comp, \interface_DAC|Selector15~10 , interface_DAC|Selector15~10, DE10_LITE, 1
instance = comp, \interface_DAC|Mux2~0 , interface_DAC|Mux2~0, DE10_LITE, 1
instance = comp, \interface_DAC|Mux2~1 , interface_DAC|Mux2~1, DE10_LITE, 1
instance = comp, \interface_DAC|Selector15~11 , interface_DAC|Selector15~11, DE10_LITE, 1
instance = comp, \interface_DAC|Mux5~0 , interface_DAC|Mux5~0, DE10_LITE, 1
instance = comp, \interface_DAC|Mux5~1 , interface_DAC|Mux5~1, DE10_LITE, 1
instance = comp, \interface_DAC|Selector15~2 , interface_DAC|Selector15~2, DE10_LITE, 1
instance = comp, \interface_DAC|Selector15~13 , interface_DAC|Selector15~13, DE10_LITE, 1
instance = comp, \interface_DAC|Selector15~3 , interface_DAC|Selector15~3, DE10_LITE, 1
instance = comp, \interface_DAC|Selector15~12 , interface_DAC|Selector15~12, DE10_LITE, 1
instance = comp, \interface_DAC|sda_int , interface_DAC|sda_int, DE10_LITE, 1
instance = comp, \interface_DAC|Selector19~0 , interface_DAC|Selector19~0, DE10_LITE, 1
instance = comp, \interface_DAC|Selector14~0 , interface_DAC|Selector14~0, DE10_LITE, 1
instance = comp, \interface_DAC|Selector14~1 , interface_DAC|Selector14~1, DE10_LITE, 1
instance = comp, \interface_DAC|scl_ena , interface_DAC|scl_ena, DE10_LITE, 1
instance = comp, \interface_DAC|scl_clk~2 , interface_DAC|scl_clk~2, DE10_LITE, 1
instance = comp, \interface_DAC|scl_clk , interface_DAC|scl_clk, DE10_LITE, 1
instance = comp, \interface_DAC|scl~1 , interface_DAC|scl~1, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[1][12]~17 , afficher|Mult0|mult_core|romout[1][12]~17, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[1][11]~18 , afficher|Mult0|mult_core|romout[1][11]~18, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|_~2 , afficher|Mult0|mult_core|_~2, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[0][14] , afficher|Mult0|mult_core|romout[0][14], DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[1][10]~19 , afficher|Mult0|mult_core|romout[1][10]~19, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[0][13]~6 , afficher|Mult0|mult_core|romout[0][13]~6, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[1][9]~5 , afficher|Mult0|mult_core|romout[1][9]~5, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[1][8]~0 , afficher|Mult0|mult_core|romout[1][8]~0, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[0][12] , afficher|Mult0|mult_core|romout[0][12], DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[1][7]~1 , afficher|Mult0|mult_core|romout[1][7]~1, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[0][11] , afficher|Mult0|mult_core|romout[0][11], DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[0][10]~2 , afficher|Mult0|mult_core|romout[0][10]~2, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[0][9]~3 , afficher|Mult0|mult_core|romout[0][9]~3, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[0][8]~4 , afficher|Mult0|mult_core|romout[0][8]~4, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 , afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 , afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 , afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 , afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 , afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 , afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[2][8]~13 , afficher|Mult0|mult_core|romout[2][8]~13, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 , afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 , afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 , afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4, DE10_LITE, 1
instance = comp, \afficher|volt[0]~13 , afficher|volt[0]~13, DE10_LITE, 1
instance = comp, \afficher|volt[0]~15 , afficher|volt[0]~15, DE10_LITE, 1
instance = comp, \afficher|volt[0]~16 , afficher|volt[0]~16, DE10_LITE, 1
instance = comp, \afficher|volt[1]~18 , afficher|volt[1]~18, DE10_LITE, 1
instance = comp, \afficher|volt[2]~20 , afficher|volt[2]~20, DE10_LITE, 1
instance = comp, \afficher|volt[3]~22 , afficher|volt[3]~22, DE10_LITE, 1
instance = comp, \afficher|volt[4]~24 , afficher|volt[4]~24, DE10_LITE, 1
instance = comp, \afficher|volt[4] , afficher|volt[4], DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[2][14]~7 , afficher|Mult0|mult_core|romout[2][14]~7, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[2][13]~8 , afficher|Mult0|mult_core|romout[2][13]~8, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[2][12]~9 , afficher|Mult0|mult_core|romout[2][12]~9, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[2][11]~10 , afficher|Mult0|mult_core|romout[2][11]~10, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[2][10]~11 , afficher|Mult0|mult_core|romout[2][10]~11, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[2][9]~12 , afficher|Mult0|mult_core|romout[2][9]~12, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 , afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 , afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 , afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 , afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 , afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 , afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|_~0 , afficher|Mult0|mult_core|_~0, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|_~1 , afficher|Mult0|mult_core|_~1, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[1][14]~15 , afficher|Mult0|mult_core|romout[1][14]~15, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[1][13]~16 , afficher|Mult0|mult_core|romout[1][13]~16, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 , afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 , afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22, DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24 , afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24, DE10_LITE, 1
instance = comp, \afficher|volt[5]~26 , afficher|volt[5]~26, DE10_LITE, 1
instance = comp, \afficher|volt[6]~28 , afficher|volt[6]~28, DE10_LITE, 1
instance = comp, \afficher|volt[7]~30 , afficher|volt[7]~30, DE10_LITE, 1
instance = comp, \afficher|volt[8]~32 , afficher|volt[8]~32, DE10_LITE, 1
instance = comp, \afficher|volt[9]~34 , afficher|volt[9]~34, DE10_LITE, 1
instance = comp, \afficher|volt[10]~36 , afficher|volt[10]~36, DE10_LITE, 1
instance = comp, \afficher|volt[10] , afficher|volt[10], DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|romout[2][15] , afficher|Mult0|mult_core|romout[2][15], DE10_LITE, 1
instance = comp, \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 , afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18, DE10_LITE, 1
instance = comp, \afficher|volt[11]~38 , afficher|volt[11]~38, DE10_LITE, 1
instance = comp, \afficher|volt[11] , afficher|volt[11], DE10_LITE, 1
instance = comp, \afficher|volt[9] , afficher|volt[9], DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[17]~78 , afficher|Div6|auto_generated|divider|divider|StageOut[17]~78, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[17]~79 , afficher|Div6|auto_generated|divider|divider|StageOut[17]~79, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[16]~81 , afficher|Div6|auto_generated|divider|divider|StageOut[16]~81, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[16]~80 , afficher|Div6|auto_generated|divider|divider|StageOut[16]~80, DE10_LITE, 1
instance = comp, \afficher|volt[8] , afficher|volt[8], DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[15]~83 , afficher|Div6|auto_generated|divider|divider|StageOut[15]~83, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[15]~82 , afficher|Div6|auto_generated|divider|divider|StageOut[15]~82, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[18]~76 , afficher|Div6|auto_generated|divider|divider|StageOut[18]~76, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[18]~77 , afficher|Div6|auto_generated|divider|divider|StageOut[18]~77, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[23]~84 , afficher|Div6|auto_generated|divider|divider|StageOut[23]~84, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[23]~131 , afficher|Div6|auto_generated|divider|divider|StageOut[23]~131, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[22]~85 , afficher|Div6|auto_generated|divider|divider|StageOut[22]~85, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[22]~132 , afficher|Div6|auto_generated|divider|divider|StageOut[22]~132, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[21]~86 , afficher|Div6|auto_generated|divider|divider|StageOut[21]~86, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[21]~87 , afficher|Div6|auto_generated|divider|divider|StageOut[21]~87, DE10_LITE, 1
instance = comp, \afficher|volt[7] , afficher|volt[7], DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[20]~89 , afficher|Div6|auto_generated|divider|divider|StageOut[20]~89, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[20]~88 , afficher|Div6|auto_generated|divider|divider|StageOut[20]~88, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[28]~90 , afficher|Div6|auto_generated|divider|divider|StageOut[28]~90, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[28]~125 , afficher|Div6|auto_generated|divider|divider|StageOut[28]~125, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[27]~133 , afficher|Div6|auto_generated|divider|divider|StageOut[27]~133, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[27]~91 , afficher|Div6|auto_generated|divider|divider|StageOut[27]~91, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[26]~93 , afficher|Div6|auto_generated|divider|divider|StageOut[26]~93, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[26]~92 , afficher|Div6|auto_generated|divider|divider|StageOut[26]~92, DE10_LITE, 1
instance = comp, \afficher|volt[6] , afficher|volt[6], DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[25]~94 , afficher|Div6|auto_generated|divider|divider|StageOut[25]~94, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[25]~95 , afficher|Div6|auto_generated|divider|divider|StageOut[25]~95, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[32]~134 , afficher|Div6|auto_generated|divider|divider|StageOut[32]~134, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[32]~97 , afficher|Div6|auto_generated|divider|divider|StageOut[32]~97, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[31]~99 , afficher|Div6|auto_generated|divider|divider|StageOut[31]~99, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[31]~98 , afficher|Div6|auto_generated|divider|divider|StageOut[31]~98, DE10_LITE, 1
instance = comp, \afficher|volt[5] , afficher|volt[5], DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[30]~100 , afficher|Div6|auto_generated|divider|divider|StageOut[30]~100, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[30]~101 , afficher|Div6|auto_generated|divider|divider|StageOut[30]~101, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[33]~96 , afficher|Div6|auto_generated|divider|divider|StageOut[33]~96, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[33]~126 , afficher|Div6|auto_generated|divider|divider|StageOut[33]~126, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[38]~102 , afficher|Div6|auto_generated|divider|divider|StageOut[38]~102, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[38]~127 , afficher|Div6|auto_generated|divider|divider|StageOut[38]~127, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[37]~103 , afficher|Div6|auto_generated|divider|divider|StageOut[37]~103, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[37]~135 , afficher|Div6|auto_generated|divider|divider|StageOut[37]~135, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[36]~104 , afficher|Div6|auto_generated|divider|divider|StageOut[36]~104, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[36]~105 , afficher|Div6|auto_generated|divider|divider|StageOut[36]~105, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[35]~107 , afficher|Div6|auto_generated|divider|divider|StageOut[35]~107, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[35]~106 , afficher|Div6|auto_generated|divider|divider|StageOut[35]~106, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[41]~110 , afficher|Div6|auto_generated|divider|divider|StageOut[41]~110, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[41]~111 , afficher|Div6|auto_generated|divider|divider|StageOut[41]~111, DE10_LITE, 1
instance = comp, \afficher|volt[3] , afficher|volt[3], DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[40]~113 , afficher|Div6|auto_generated|divider|divider|StageOut[40]~113, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[40]~112 , afficher|Div6|auto_generated|divider|divider|StageOut[40]~112, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[43]~128 , afficher|Div6|auto_generated|divider|divider|StageOut[43]~128, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[43]~108 , afficher|Div6|auto_generated|divider|divider|StageOut[43]~108, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[42]~136 , afficher|Div6|auto_generated|divider|divider|StageOut[42]~136, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[42]~109 , afficher|Div6|auto_generated|divider|divider|StageOut[42]~109, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[47]~115 , afficher|Div6|auto_generated|divider|divider|StageOut[47]~115, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[47]~137 , afficher|Div6|auto_generated|divider|divider|StageOut[47]~137, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[46]~117 , afficher|Div6|auto_generated|divider|divider|StageOut[46]~117, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[46]~116 , afficher|Div6|auto_generated|divider|divider|StageOut[46]~116, DE10_LITE, 1
instance = comp, \afficher|volt[2] , afficher|volt[2], DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[45]~119 , afficher|Div6|auto_generated|divider|divider|StageOut[45]~119, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[45]~118 , afficher|Div6|auto_generated|divider|divider|StageOut[45]~118, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~0, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[48]~129 , afficher|Div6|auto_generated|divider|divider|StageOut[48]~129, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[48]~114 , afficher|Div6|auto_generated|divider|divider|StageOut[48]~114, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7 , afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8 , afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[53]~120 , afficher|Div6|auto_generated|divider|divider|StageOut[53]~120, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[53]~130 , afficher|Div6|auto_generated|divider|divider|StageOut[53]~130, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[52]~138 , afficher|Div6|auto_generated|divider|divider|StageOut[52]~138, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[52]~121 , afficher|Div6|auto_generated|divider|divider|StageOut[52]~121, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[51]~122 , afficher|Div6|auto_generated|divider|divider|StageOut[51]~122, DE10_LITE, 1
instance = comp, \afficher|Add5~0 , afficher|Add5~0, DE10_LITE, 1
instance = comp, \afficher|volt[1] , afficher|volt[1], DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[50]~123 , afficher|Div6|auto_generated|divider|divider|StageOut[50]~123, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|StageOut[50]~124 , afficher|Div6|auto_generated|divider|divider|StageOut[50]~124, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1 , afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3 , afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5 , afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7 , afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7, DE10_LITE, 1
instance = comp, \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8 , afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8, DE10_LITE, 1
instance = comp, \afficher|Add5~1 , afficher|Add5~1, DE10_LITE, 1
instance = comp, \afficher|Add5~2 , afficher|Add5~2, DE10_LITE, 1
instance = comp, \afficher|volt[0] , afficher|volt[0], DE10_LITE, 1
instance = comp, \afficher|Add5~3 , afficher|Add5~3, DE10_LITE, 1
instance = comp, \afficher|Add5~4 , afficher|Add5~4, DE10_LITE, 1
instance = comp, \afficher|Affichemillieme|Mux6~0 , afficher|Affichemillieme|Mux6~0, DE10_LITE, 1
instance = comp, \afficher|Affichemillieme|Mux5~0 , afficher|Affichemillieme|Mux5~0, DE10_LITE, 1
instance = comp, \afficher|Affichemillieme|Mux4~0 , afficher|Affichemillieme|Mux4~0, DE10_LITE, 1
instance = comp, \afficher|Affichemillieme|Mux3~0 , afficher|Affichemillieme|Mux3~0, DE10_LITE, 1
instance = comp, \afficher|Affichemillieme|Mux2~0 , afficher|Affichemillieme|Mux2~0, DE10_LITE, 1
instance = comp, \afficher|Affichemillieme|Mux1~0 , afficher|Affichemillieme|Mux1~0, DE10_LITE, 1
instance = comp, \afficher|Affichemillieme|Mux0~0_wirecell , afficher|Affichemillieme|Mux0~0_wirecell, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~0, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[54]~87 , afficher|Div5|auto_generated|divider|divider|StageOut[54]~87, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[54]~86 , afficher|Div5|auto_generated|divider|divider|StageOut[54]~86, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[53]~89 , afficher|Div5|auto_generated|divider|divider|StageOut[53]~89, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[53]~88 , afficher|Div5|auto_generated|divider|divider|StageOut[53]~88, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[52]~91 , afficher|Div5|auto_generated|divider|divider|StageOut[52]~91, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[52]~90 , afficher|Div5|auto_generated|divider|divider|StageOut[52]~90, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[51]~93 , afficher|Div5|auto_generated|divider|divider|StageOut[51]~93, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[51]~92 , afficher|Div5|auto_generated|divider|divider|StageOut[51]~92, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[50]~95 , afficher|Div5|auto_generated|divider|divider|StageOut[50]~95, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[50]~94 , afficher|Div5|auto_generated|divider|divider|StageOut[50]~94, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[49]~97 , afficher|Div5|auto_generated|divider|divider|StageOut[49]~97, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[49]~96 , afficher|Div5|auto_generated|divider|divider|StageOut[49]~96, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[61]~147 , afficher|Div5|auto_generated|divider|divider|StageOut[61]~147, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[62]~146 , afficher|Div5|auto_generated|divider|divider|StageOut[62]~146, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[62]~98 , afficher|Div5|auto_generated|divider|divider|StageOut[62]~98, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[61]~99 , afficher|Div5|auto_generated|divider|divider|StageOut[61]~99, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[60]~100 , afficher|Div5|auto_generated|divider|divider|StageOut[60]~100, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[60]~148 , afficher|Div5|auto_generated|divider|divider|StageOut[60]~148, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[59]~149 , afficher|Div5|auto_generated|divider|divider|StageOut[59]~149, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[59]~101 , afficher|Div5|auto_generated|divider|divider|StageOut[59]~101, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[58]~102 , afficher|Div5|auto_generated|divider|divider|StageOut[58]~102, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[58]~103 , afficher|Div5|auto_generated|divider|divider|StageOut[58]~103, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[57]~107 , afficher|Div5|auto_generated|divider|divider|StageOut[57]~107, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[57]~104 , afficher|Div5|auto_generated|divider|divider|StageOut[57]~104, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[70]~135 , afficher|Div5|auto_generated|divider|divider|StageOut[70]~135, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[70]~108 , afficher|Div5|auto_generated|divider|divider|StageOut[70]~108, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[69]~109 , afficher|Div5|auto_generated|divider|divider|StageOut[69]~109, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[69]~136 , afficher|Div5|auto_generated|divider|divider|StageOut[69]~136, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[68]~137 , afficher|Div5|auto_generated|divider|divider|StageOut[68]~137, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[68]~110 , afficher|Div5|auto_generated|divider|divider|StageOut[68]~110, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[67]~111 , afficher|Div5|auto_generated|divider|divider|StageOut[67]~111, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[67]~150 , afficher|Div5|auto_generated|divider|divider|StageOut[67]~150, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[66]~112 , afficher|Div5|auto_generated|divider|divider|StageOut[66]~112, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[66]~151 , afficher|Div5|auto_generated|divider|divider|StageOut[66]~151, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[65]~113 , afficher|Div5|auto_generated|divider|divider|StageOut[65]~113, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[65]~116 , afficher|Div5|auto_generated|divider|divider|StageOut[65]~116, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8 , afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[77]~139 , afficher|Div5|auto_generated|divider|divider|StageOut[77]~139, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[78]~117 , afficher|Div5|auto_generated|divider|divider|StageOut[78]~117, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[78]~138 , afficher|Div5|auto_generated|divider|divider|StageOut[78]~138, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[77]~118 , afficher|Div5|auto_generated|divider|divider|StageOut[77]~118, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[76]~140 , afficher|Div5|auto_generated|divider|divider|StageOut[76]~140, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[76]~119 , afficher|Div5|auto_generated|divider|divider|StageOut[76]~119, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[75]~120 , afficher|Div5|auto_generated|divider|divider|StageOut[75]~120, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[75]~141 , afficher|Div5|auto_generated|divider|divider|StageOut[75]~141, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[74]~121 , afficher|Div5|auto_generated|divider|divider|StageOut[74]~121, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[74]~152 , afficher|Div5|auto_generated|divider|divider|StageOut[74]~152, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[73]~125 , afficher|Div5|auto_generated|divider|divider|StageOut[73]~125, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[73]~122 , afficher|Div5|auto_generated|divider|divider|StageOut[73]~122, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~0 , afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~0, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2 , afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4 , afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6 , afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8 , afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11 , afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12 , afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[86]~142 , afficher|Div5|auto_generated|divider|divider|StageOut[86]~142, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[86]~126 , afficher|Div5|auto_generated|divider|divider|StageOut[86]~126, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[85]~143 , afficher|Div5|auto_generated|divider|divider|StageOut[85]~143, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[85]~127 , afficher|Div5|auto_generated|divider|divider|StageOut[85]~127, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[84]~128 , afficher|Div5|auto_generated|divider|divider|StageOut[84]~128, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[84]~144 , afficher|Div5|auto_generated|divider|divider|StageOut[84]~144, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[83]~145 , afficher|Div5|auto_generated|divider|divider|StageOut[83]~145, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[83]~129 , afficher|Div5|auto_generated|divider|divider|StageOut[83]~129, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[82]~153 , afficher|Div5|auto_generated|divider|divider|StageOut[82]~153, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[82]~130 , afficher|Div5|auto_generated|divider|divider|StageOut[82]~130, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[81]~134 , afficher|Div5|auto_generated|divider|divider|StageOut[81]~134, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|StageOut[81]~131 , afficher|Div5|auto_generated|divider|divider|StageOut[81]~131, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1 , afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3 , afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5 , afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7 , afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9 , afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11 , afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11, DE10_LITE, 1
instance = comp, \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12 , afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12, DE10_LITE, 1
instance = comp, \afficher|Add3~2 , afficher|Add3~2, DE10_LITE, 1
instance = comp, \afficher|Add3~3 , afficher|Add3~3, DE10_LITE, 1
instance = comp, \afficher|Add3~0 , afficher|Add3~0, DE10_LITE, 1
instance = comp, \afficher|Add3~1 , afficher|Add3~1, DE10_LITE, 1
instance = comp, \afficher|Affichecentieme|Mux6~0 , afficher|Affichecentieme|Mux6~0, DE10_LITE, 1
instance = comp, \afficher|Affichecentieme|Mux5~0 , afficher|Affichecentieme|Mux5~0, DE10_LITE, 1
instance = comp, \afficher|Affichecentieme|Mux4~0 , afficher|Affichecentieme|Mux4~0, DE10_LITE, 1
instance = comp, \afficher|Affichecentieme|Mux3~0 , afficher|Affichecentieme|Mux3~0, DE10_LITE, 1
instance = comp, \afficher|Affichecentieme|Mux2~0 , afficher|Affichecentieme|Mux2~0, DE10_LITE, 1
instance = comp, \afficher|Affichecentieme|Mux1~0 , afficher|Affichecentieme|Mux1~0, DE10_LITE, 1
instance = comp, \afficher|Affichecentieme|Mux0~0_wirecell , afficher|Affichecentieme|Mux0~0_wirecell, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0 , afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2 , afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4 , afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6 , afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8 , afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10 , afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12 , afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14 , afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[107]~51 , afficher|Div3|auto_generated|divider|divider|StageOut[107]~51, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[107]~50 , afficher|Div3|auto_generated|divider|divider|StageOut[107]~50, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[106]~52 , afficher|Div3|auto_generated|divider|divider|StageOut[106]~52, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[106]~53 , afficher|Div3|auto_generated|divider|divider|StageOut[106]~53, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[105]~55 , afficher|Div3|auto_generated|divider|divider|StageOut[105]~55, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[105]~54 , afficher|Div3|auto_generated|divider|divider|StageOut[105]~54, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[104]~56 , afficher|Div3|auto_generated|divider|divider|StageOut[104]~56, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[104]~57 , afficher|Div3|auto_generated|divider|divider|StageOut[104]~57, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[103]~59 , afficher|Div3|auto_generated|divider|divider|StageOut[103]~59, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[103]~58 , afficher|Div3|auto_generated|divider|divider|StageOut[103]~58, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[102]~61 , afficher|Div3|auto_generated|divider|divider|StageOut[102]~61, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[102]~60 , afficher|Div3|auto_generated|divider|divider|StageOut[102]~60, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[101]~63 , afficher|Div3|auto_generated|divider|divider|StageOut[101]~63, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[101]~62 , afficher|Div3|auto_generated|divider|divider|StageOut[101]~62, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0 , afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2 , afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4 , afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6 , afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8 , afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10 , afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12 , afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[108]~48 , afficher|Div3|auto_generated|divider|divider|StageOut[108]~48, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[108]~49 , afficher|Div3|auto_generated|divider|divider|StageOut[108]~49, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15 , afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16 , afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[119]~64 , afficher|Div3|auto_generated|divider|divider|StageOut[119]~64, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[119]~76 , afficher|Div3|auto_generated|divider|divider|StageOut[119]~76, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[118]~77 , afficher|Div3|auto_generated|divider|divider|StageOut[118]~77, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[118]~65 , afficher|Div3|auto_generated|divider|divider|StageOut[118]~65, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[117]~66 , afficher|Div3|auto_generated|divider|divider|StageOut[117]~66, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[117]~78 , afficher|Div3|auto_generated|divider|divider|StageOut[117]~78, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[116]~79 , afficher|Div3|auto_generated|divider|divider|StageOut[116]~79, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[116]~67 , afficher|Div3|auto_generated|divider|divider|StageOut[116]~67, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[115]~80 , afficher|Div3|auto_generated|divider|divider|StageOut[115]~80, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[115]~68 , afficher|Div3|auto_generated|divider|divider|StageOut[115]~68, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[114]~81 , afficher|Div3|auto_generated|divider|divider|StageOut[114]~81, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[114]~69 , afficher|Div3|auto_generated|divider|divider|StageOut[114]~69, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[113]~71 , afficher|Div3|auto_generated|divider|divider|StageOut[113]~71, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[113]~70 , afficher|Div3|auto_generated|divider|divider|StageOut[113]~70, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[112]~75 , afficher|Div3|auto_generated|divider|divider|StageOut[112]~75, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|StageOut[112]~72 , afficher|Div3|auto_generated|divider|divider|StageOut[112]~72, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1 , afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3 , afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5 , afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7 , afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9 , afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11 , afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13 , afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15 , afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15, DE10_LITE, 1
instance = comp, \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16 , afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16, DE10_LITE, 1
instance = comp, \afficher|Add1~0 , afficher|Add1~0, DE10_LITE, 1
instance = comp, \afficher|Add1~2 , afficher|Add1~2, DE10_LITE, 1
instance = comp, \afficher|Add1~3 , afficher|Add1~3, DE10_LITE, 1
instance = comp, \afficher|Add1~1 , afficher|Add1~1, DE10_LITE, 1
instance = comp, \afficher|Affichedizieme|Mux6~0 , afficher|Affichedizieme|Mux6~0, DE10_LITE, 1
instance = comp, \afficher|Affichedizieme|Mux5~0 , afficher|Affichedizieme|Mux5~0, DE10_LITE, 1
instance = comp, \afficher|Affichedizieme|Mux4~0 , afficher|Affichedizieme|Mux4~0, DE10_LITE, 1
instance = comp, \afficher|Affichedizieme|Mux3~0 , afficher|Affichedizieme|Mux3~0, DE10_LITE, 1
instance = comp, \afficher|Affichedizieme|Mux2~0 , afficher|Affichedizieme|Mux2~0, DE10_LITE, 1
instance = comp, \afficher|Affichedizieme|Mux1~0 , afficher|Affichedizieme|Mux1~0, DE10_LITE, 1
instance = comp, \afficher|Affichedizieme|Mux0~0_wirecell , afficher|Affichedizieme|Mux0~0_wirecell, DE10_LITE, 1
instance = comp, \afficher|Afficheunite|Mux6~0 , afficher|Afficheunite|Mux6~0, DE10_LITE, 1
instance = comp, \afficher|Afficheunite|Mux5~0 , afficher|Afficheunite|Mux5~0, DE10_LITE, 1
instance = comp, \afficher|Afficheunite|Mux4~0 , afficher|Afficheunite|Mux4~0, DE10_LITE, 1
instance = comp, \afficher|Afficheunite|Mux3~0 , afficher|Afficheunite|Mux3~0, DE10_LITE, 1
instance = comp, \afficher|Afficheunite|Mux2~0 , afficher|Afficheunite|Mux2~0, DE10_LITE, 1
instance = comp, \afficher|Afficheunite|Mux1~0 , afficher|Afficheunite|Mux1~0, DE10_LITE, 1
instance = comp, \afficher|Afficheunite|Mux0~0_wirecell , afficher|Afficheunite|Mux0~0_wirecell, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1] , u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[1] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[1], DE10_LITE, 1
instance = comp, \afficher|cur_adc_chanel[1] , afficher|cur_adc_chanel[1], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[3] , u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[3], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[3] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[3], DE10_LITE, 1
instance = comp, \afficher|cur_adc_chanel[3]~feeder , afficher|cur_adc_chanel[3]~feeder, DE10_LITE, 1
instance = comp, \afficher|cur_adc_chanel[3] , afficher|cur_adc_chanel[3], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0 , u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0] , u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[0] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[0], DE10_LITE, 1
instance = comp, \afficher|cur_adc_chanel[0]~feeder , afficher|cur_adc_chanel[0]~feeder, DE10_LITE, 1
instance = comp, \afficher|cur_adc_chanel[0] , afficher|cur_adc_chanel[0], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[2] , u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[2], DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2 , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2, DE10_LITE, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[2] , u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[2], DE10_LITE, 1
instance = comp, \afficher|cur_adc_chanel[2]~feeder , afficher|cur_adc_chanel[2]~feeder, DE10_LITE, 1
instance = comp, \afficher|cur_adc_chanel[2] , afficher|cur_adc_chanel[2], DE10_LITE, 1
instance = comp, \afficher|Affichecanal|Mux6~0 , afficher|Affichecanal|Mux6~0, DE10_LITE, 1
instance = comp, \afficher|Affichecanal|Mux5~0 , afficher|Affichecanal|Mux5~0, DE10_LITE, 1
instance = comp, \afficher|Affichecanal|Mux4~0 , afficher|Affichecanal|Mux4~0, DE10_LITE, 1
instance = comp, \afficher|Affichecanal|Mux3~0 , afficher|Affichecanal|Mux3~0, DE10_LITE, 1
instance = comp, \afficher|Affichecanal|Mux2~0 , afficher|Affichecanal|Mux2~0, DE10_LITE, 1
instance = comp, \afficher|Affichecanal|Mux1~0 , afficher|Affichecanal|Mux1~0, DE10_LITE, 1
instance = comp, \afficher|Affichecanal|Mux0~0_wirecell , afficher|Affichecanal|Mux0~0_wirecell, DE10_LITE, 1
instance = comp, \ADC_CLK_10~input , ADC_CLK_10~input, DE10_LITE, 1
instance = comp, \MAX10_CLK2_50~input , MAX10_CLK2_50~input, DE10_LITE, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE10_LITE, 1
instance = comp, \SW[5]~input , SW[5]~input, DE10_LITE, 1
instance = comp, \SW[6]~input , SW[6]~input, DE10_LITE, 1
instance = comp, \SW[7]~input , SW[7]~input, DE10_LITE, 1
instance = comp, \SW[8]~input , SW[8]~input, DE10_LITE, 1
instance = comp, \SW[9]~input , SW[9]~input, DE10_LITE, 1
instance = comp, \GSENSOR_SDI~input , GSENSOR_SDI~input, DE10_LITE, 1
instance = comp, \CLK_I2C_SDA~input , CLK_I2C_SDA~input, DE10_LITE, 1
instance = comp, \GSENSOR_SDO~input , GSENSOR_SDO~input, DE10_LITE, 1
instance = comp, \GPIO[5]~input , GPIO[5]~input, DE10_LITE, 1
instance = comp, \GPIO[6]~input , GPIO[6]~input, DE10_LITE, 1
instance = comp, \GPIO[7]~input , GPIO[7]~input, DE10_LITE, 1
instance = comp, \GPIO[8]~input , GPIO[8]~input, DE10_LITE, 1
instance = comp, \GPIO[9]~input , GPIO[9]~input, DE10_LITE, 1
instance = comp, \GPIO[10]~input , GPIO[10]~input, DE10_LITE, 1
instance = comp, \GPIO[11]~input , GPIO[11]~input, DE10_LITE, 1
instance = comp, \GPIO[12]~input , GPIO[12]~input, DE10_LITE, 1
instance = comp, \GPIO[13]~input , GPIO[13]~input, DE10_LITE, 1
instance = comp, \GPIO[14]~input , GPIO[14]~input, DE10_LITE, 1
instance = comp, \GPIO[15]~input , GPIO[15]~input, DE10_LITE, 1
instance = comp, \GPIO[16]~input , GPIO[16]~input, DE10_LITE, 1
instance = comp, \GPIO[17]~input , GPIO[17]~input, DE10_LITE, 1
instance = comp, \GPIO[18]~input , GPIO[18]~input, DE10_LITE, 1
instance = comp, \GPIO[19]~input , GPIO[19]~input, DE10_LITE, 1
instance = comp, \GPIO[20]~input , GPIO[20]~input, DE10_LITE, 1
instance = comp, \GPIO[21]~input , GPIO[21]~input, DE10_LITE, 1
instance = comp, \GPIO[22]~input , GPIO[22]~input, DE10_LITE, 1
instance = comp, \GPIO[23]~input , GPIO[23]~input, DE10_LITE, 1
instance = comp, \GPIO[24]~input , GPIO[24]~input, DE10_LITE, 1
instance = comp, \GPIO[25]~input , GPIO[25]~input, DE10_LITE, 1
instance = comp, \GPIO[26]~input , GPIO[26]~input, DE10_LITE, 1
instance = comp, \GPIO[27]~input , GPIO[27]~input, DE10_LITE, 1
instance = comp, \GPIO[28]~input , GPIO[28]~input, DE10_LITE, 1
instance = comp, \GPIO[29]~input , GPIO[29]~input, DE10_LITE, 1
instance = comp, \GPIO[30]~input , GPIO[30]~input, DE10_LITE, 1
instance = comp, \GPIO[31]~input , GPIO[31]~input, DE10_LITE, 1
instance = comp, \GPIO[32]~input , GPIO[32]~input, DE10_LITE, 1
instance = comp, \GPIO[33]~input , GPIO[33]~input, DE10_LITE, 1
instance = comp, \GPIO[34]~input , GPIO[34]~input, DE10_LITE, 1
instance = comp, \GPIO[35]~input , GPIO[35]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, DE10_LITE, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, DE10_LITE, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, DE10_LITE, 1
instance = comp, \GPIO[0]~input , GPIO[0]~input, DE10_LITE, 1
instance = comp, \GPIO[1]~input , GPIO[1]~input, DE10_LITE, 1
instance = comp, \GPIO[2]~input , GPIO[2]~input, DE10_LITE, 1
instance = comp, \GPIO[3]~input , GPIO[3]~input, DE10_LITE, 1
instance = comp, \GPIO[4]~input , GPIO[4]~input, DE10_LITE, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, DE10_LITE, 1
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC1IN1~~ibuf , ~ALTERA_ADC1IN1~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC2IN1~~ibuf , ~ALTERA_ADC2IN1~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC1IN2~~ibuf , ~ALTERA_ADC1IN2~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC2IN8~~ibuf , ~ALTERA_ADC2IN8~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC1IN3~~ibuf , ~ALTERA_ADC1IN3~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC2IN3~~ibuf , ~ALTERA_ADC2IN3~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC1IN4~~ibuf , ~ALTERA_ADC1IN4~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC2IN4~~ibuf , ~ALTERA_ADC2IN4~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC1IN5~~ibuf , ~ALTERA_ADC1IN5~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC2IN5~~ibuf , ~ALTERA_ADC2IN5~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC1IN6~~ibuf , ~ALTERA_ADC1IN6~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC2IN6~~ibuf , ~ALTERA_ADC2IN6~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC1IN7~~ibuf , ~ALTERA_ADC1IN7~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC2IN7~~ibuf , ~ALTERA_ADC2IN7~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC1IN8~~ibuf , ~ALTERA_ADC1IN8~~ibuf, DE10_LITE, 1
instance = comp, \~ALTERA_ADC2IN2~~ibuf , ~ALTERA_ADC2IN2~~ibuf, DE10_LITE, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, DE10_LITE, 1
