verilog work "mode0.v"
