INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'lorenzo' on host 'lorenzo-System-Product-Name' (Linux_x86_64 version 5.4.0-104-generic) on Mon Mar 21 09:22:10 CET 2022
INFO: [HLS 200-10] On os Linux Mint 19.3 Tricia
INFO: [HLS 200-10] In directory '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga'
Sourcing Tcl script '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project bans3hw 
INFO: [HLS 200-10] Opening project '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw'.
INFO: [HLS 200-1510] Running: set_top ban_interface 
INFO: [HLS 200-1510] Running: add_files src/ban_s3.h 
INFO: [HLS 200-10] Adding design file 'src/ban_s3.h' to the project
INFO: [HLS 200-1510] Running: add_files src/ban_s3.cpp 
INFO: [HLS 200-10] Adding design file 'src/ban_s3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/ban_interface.cpp 
INFO: [HLS 200-10] Adding design file 'src/ban_interface.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/vitis_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/vitis_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw/solution1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw/solution1 -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name ban_interface ban_interface 
INFO: [HLS 200-1510] Running: csim_design -profile -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
   Compiling ../../../../test/vitis_test.cpp in debug mode
   Compiling ../../../../src/ban_interface.cpp in debug mode
   Compiling ../../../../src/ban_s3.cpp in debug mode
   Generating csim.exe
   Generating dot files
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.71 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.34 seconds; current allocated memory: -937.109 MB.
INFO: [HLS 200-112] Total CPU user time: 5.71 seconds. Total CPU system time: 0.62 seconds. Total elapsed time: 4.87 seconds; peak allocated memory: 254.223 MB.
