#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */
typedef  struct TYPE_2__   TYPE_1__ ;

/* Type definitions */
typedef  int u32 ;
struct nouveau_pm_memtiming {int id; int* reg; int tCWL; int* mr; int odt; int drive_strength; } ;
struct TYPE_2__ {int type; } ;
struct nouveau_fb {TYPE_1__ ram; } ;
struct nouveau_device {int card_type; } ;
struct drm_device {int dummy; } ;

/* Variables and functions */
#define  NV_30 136 
#define  NV_40 135 
#define  NV_50 134 
#define  NV_C0 133 
#define  NV_D0 132 
#define  NV_MEM_TYPE_DDR2 131 
#define  NV_MEM_TYPE_DDR3 130 
#define  NV_MEM_TYPE_GDDR3 129 
#define  NV_MEM_TYPE_GDDR5 128 
 struct nouveau_device* FUNC0 (struct drm_device*) ; 
 struct nouveau_fb* FUNC1 (struct nouveau_device*) ; 
 int FUNC2 (struct nouveau_device*,int) ; 

void
FUNC3(struct drm_device *dev, struct nouveau_pm_memtiming *t)
{
	struct nouveau_device *device = FUNC0(dev);
	struct nouveau_fb *pfb = FUNC1(device);
	u32 timing_base, timing_regs, mr_base;
	int i;

	if (device->card_type >= 0xC0) {
		timing_base = 0x10f290;
		mr_base = 0x10f300;
	} else {
		timing_base = 0x100220;
		mr_base = 0x1002c0;
	}

	t->id = -1;

	switch (device->card_type) {
	case NV_50:
		timing_regs = 9;
		break;
	case NV_C0:
	case NV_D0:
		timing_regs = 5;
		break;
	case NV_30:
	case NV_40:
		timing_regs = 3;
		break;
	default:
		timing_regs = 0;
		return;
	}
	for(i = 0; i < timing_regs; i++)
		t->reg[i] = FUNC2(device, timing_base + (0x04 * i));

	t->tCWL = 0;
	if (device->card_type < NV_C0) {
		t->tCWL = ((FUNC2(device, 0x100228) & 0x0f000000) >> 24) + 1;
	} else if (device->card_type <= NV_D0) {
		t->tCWL = ((FUNC2(device, 0x10f294) & 0x00000f80) >> 7);
	}

	t->mr[0] = FUNC2(device, mr_base);
	t->mr[1] = FUNC2(device, mr_base + 0x04);
	t->mr[2] = FUNC2(device, mr_base + 0x20);
	t->mr[3] = FUNC2(device, mr_base + 0x24);

	t->odt = 0;
	t->drive_strength = 0;

	switch (pfb->ram.type) {
	case NV_MEM_TYPE_DDR3:
		t->odt |= (t->mr[1] & 0x200) >> 7;
	case NV_MEM_TYPE_DDR2:
		t->odt |= (t->mr[1] & 0x04) >> 2 |
			  (t->mr[1] & 0x40) >> 5;
		break;
	case NV_MEM_TYPE_GDDR3:
	case NV_MEM_TYPE_GDDR5:
		t->drive_strength = t->mr[1] & 0x03;
		t->odt = (t->mr[1] & 0x0c) >> 2;
		break;
	default:
		break;
	}
}