#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26f5d50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26d3a60 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x26f7260 .functor NOT 1, L_0x2730dc0, C4<0>, C4<0>, C4<0>;
L_0x2730ba0 .functor XOR 25, L_0x27309d0, L_0x2730b00, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x2730cb0 .functor XOR 25, L_0x2730ba0, L_0x2730c10, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x271c820_0 .net *"_ivl_10", 24 0, L_0x2730c10;  1 drivers
v0x271c920_0 .net *"_ivl_12", 24 0, L_0x2730cb0;  1 drivers
v0x271ca00_0 .net *"_ivl_2", 24 0, L_0x2730930;  1 drivers
v0x271cac0_0 .net *"_ivl_4", 24 0, L_0x27309d0;  1 drivers
v0x271cba0_0 .net *"_ivl_6", 24 0, L_0x2730b00;  1 drivers
v0x271ccd0_0 .net *"_ivl_8", 24 0, L_0x2730ba0;  1 drivers
v0x271cdb0_0 .net "a", 0 0, v0x2719d50_0;  1 drivers
v0x271ce50_0 .net "b", 0 0, v0x2719e10_0;  1 drivers
v0x271cef0_0 .net "c", 0 0, v0x2719eb0_0;  1 drivers
v0x271cf90_0 .var "clk", 0 0;
v0x271d030_0 .net "d", 0 0, v0x2719ff0_0;  1 drivers
v0x271d0d0_0 .net "e", 0 0, v0x271a0e0_0;  1 drivers
v0x271d170_0 .net "out_dut", 24 0, L_0x2730770;  1 drivers
v0x271d210_0 .net "out_ref", 24 0, L_0x26f7b20;  1 drivers
v0x271d2b0_0 .var/2u "stats1", 159 0;
v0x271d370_0 .var/2u "strobe", 0 0;
v0x271d430_0 .net "tb_match", 0 0, L_0x2730dc0;  1 drivers
v0x271d4f0_0 .net "tb_mismatch", 0 0, L_0x26f7260;  1 drivers
L_0x2730930 .concat [ 25 0 0 0], L_0x26f7b20;
L_0x27309d0 .concat [ 25 0 0 0], L_0x26f7b20;
L_0x2730b00 .concat [ 25 0 0 0], L_0x2730770;
L_0x2730c10 .concat [ 25 0 0 0], L_0x26f7b20;
L_0x2730dc0 .cmp/eeq 25, L_0x2730930, L_0x2730cb0;
S_0x26d3770 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x26d3a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x26ebe00 .functor NOT 25, L_0x271e030, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x26f7b20 .functor XOR 25, L_0x26ebe00, L_0x271e180, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x26f74d0_0 .net *"_ivl_0", 4 0, L_0x271d5d0;  1 drivers
v0x26f7570_0 .net *"_ivl_10", 24 0, L_0x271e030;  1 drivers
v0x2718fe0_0 .net *"_ivl_12", 24 0, L_0x26ebe00;  1 drivers
v0x27190a0_0 .net *"_ivl_14", 24 0, L_0x271e180;  1 drivers
v0x2719180_0 .net *"_ivl_2", 4 0, L_0x271d780;  1 drivers
v0x27192b0_0 .net *"_ivl_4", 4 0, L_0x271d9a0;  1 drivers
v0x2719390_0 .net *"_ivl_6", 4 0, L_0x271dbc0;  1 drivers
v0x2719470_0 .net *"_ivl_8", 4 0, L_0x271de10;  1 drivers
v0x2719550_0 .net "a", 0 0, v0x2719d50_0;  alias, 1 drivers
v0x2719610_0 .net "b", 0 0, v0x2719e10_0;  alias, 1 drivers
v0x27196d0_0 .net "c", 0 0, v0x2719eb0_0;  alias, 1 drivers
v0x2719790_0 .net "d", 0 0, v0x2719ff0_0;  alias, 1 drivers
v0x2719850_0 .net "e", 0 0, v0x271a0e0_0;  alias, 1 drivers
v0x2719910_0 .net "out", 24 0, L_0x26f7b20;  alias, 1 drivers
LS_0x271d5d0_0_0 .concat [ 1 1 1 1], v0x2719d50_0, v0x2719d50_0, v0x2719d50_0, v0x2719d50_0;
LS_0x271d5d0_0_4 .concat [ 1 0 0 0], v0x2719d50_0;
L_0x271d5d0 .concat [ 4 1 0 0], LS_0x271d5d0_0_0, LS_0x271d5d0_0_4;
LS_0x271d780_0_0 .concat [ 1 1 1 1], v0x2719e10_0, v0x2719e10_0, v0x2719e10_0, v0x2719e10_0;
LS_0x271d780_0_4 .concat [ 1 0 0 0], v0x2719e10_0;
L_0x271d780 .concat [ 4 1 0 0], LS_0x271d780_0_0, LS_0x271d780_0_4;
LS_0x271d9a0_0_0 .concat [ 1 1 1 1], v0x2719eb0_0, v0x2719eb0_0, v0x2719eb0_0, v0x2719eb0_0;
LS_0x271d9a0_0_4 .concat [ 1 0 0 0], v0x2719eb0_0;
L_0x271d9a0 .concat [ 4 1 0 0], LS_0x271d9a0_0_0, LS_0x271d9a0_0_4;
LS_0x271dbc0_0_0 .concat [ 1 1 1 1], v0x2719ff0_0, v0x2719ff0_0, v0x2719ff0_0, v0x2719ff0_0;
LS_0x271dbc0_0_4 .concat [ 1 0 0 0], v0x2719ff0_0;
L_0x271dbc0 .concat [ 4 1 0 0], LS_0x271dbc0_0_0, LS_0x271dbc0_0_4;
LS_0x271de10_0_0 .concat [ 1 1 1 1], v0x271a0e0_0, v0x271a0e0_0, v0x271a0e0_0, v0x271a0e0_0;
LS_0x271de10_0_4 .concat [ 1 0 0 0], v0x271a0e0_0;
L_0x271de10 .concat [ 4 1 0 0], LS_0x271de10_0_0, LS_0x271de10_0_4;
LS_0x271e030_0_0 .concat [ 5 5 5 5], L_0x271de10, L_0x271dbc0, L_0x271d9a0, L_0x271d780;
LS_0x271e030_0_4 .concat [ 5 0 0 0], L_0x271d5d0;
L_0x271e030 .concat [ 20 5 0 0], LS_0x271e030_0_0, LS_0x271e030_0_4;
LS_0x271e180_0_0 .concat [ 1 1 1 1], v0x271a0e0_0, v0x2719ff0_0, v0x2719eb0_0, v0x2719e10_0;
LS_0x271e180_0_4 .concat [ 1 1 1 1], v0x2719d50_0, v0x271a0e0_0, v0x2719ff0_0, v0x2719eb0_0;
LS_0x271e180_0_8 .concat [ 1 1 1 1], v0x2719e10_0, v0x2719d50_0, v0x271a0e0_0, v0x2719ff0_0;
LS_0x271e180_0_12 .concat [ 1 1 1 1], v0x2719eb0_0, v0x2719e10_0, v0x2719d50_0, v0x271a0e0_0;
LS_0x271e180_0_16 .concat [ 1 1 1 1], v0x2719ff0_0, v0x2719eb0_0, v0x2719e10_0, v0x2719d50_0;
LS_0x271e180_0_20 .concat [ 1 1 1 1], v0x271a0e0_0, v0x2719ff0_0, v0x2719eb0_0, v0x2719e10_0;
LS_0x271e180_0_24 .concat [ 1 0 0 0], v0x2719d50_0;
LS_0x271e180_1_0 .concat [ 4 4 4 4], LS_0x271e180_0_0, LS_0x271e180_0_4, LS_0x271e180_0_8, LS_0x271e180_0_12;
LS_0x271e180_1_4 .concat [ 4 4 1 0], LS_0x271e180_0_16, LS_0x271e180_0_20, LS_0x271e180_0_24;
L_0x271e180 .concat [ 16 9 0 0], LS_0x271e180_1_0, LS_0x271e180_1_4;
S_0x2719ab0 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x26d3a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x2719d50_0 .var "a", 0 0;
v0x2719e10_0 .var "b", 0 0;
v0x2719eb0_0 .var "c", 0 0;
v0x2719f50_0 .net "clk", 0 0, v0x271cf90_0;  1 drivers
v0x2719ff0_0 .var "d", 0 0;
v0x271a0e0_0 .var "e", 0 0;
E_0x26e8270/0 .event negedge, v0x2719f50_0;
E_0x26e8270/1 .event posedge, v0x2719f50_0;
E_0x26e8270 .event/or E_0x26e8270/0, E_0x26e8270/1;
S_0x271a1a0 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x26d3a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x271e3f0 .functor NOT 1, v0x2719d50_0, C4<0>, C4<0>, C4<0>;
L_0x271e590 .functor NOT 1, v0x2719e10_0, C4<0>, C4<0>, C4<0>;
L_0x271e770 .functor NOT 1, v0x2719eb0_0, C4<0>, C4<0>, C4<0>;
L_0x271e950 .functor NOT 1, v0x2719ff0_0, C4<0>, C4<0>, C4<0>;
L_0x271eb60 .functor NOT 1, v0x271a0e0_0, C4<0>, C4<0>, C4<0>;
L_0x272fcd0 .functor XOR 25, L_0x271f9f0, L_0x272fb90, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x272ff70 .functor XOR 25, L_0x272fcd0, L_0x272fe20, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27301c0 .functor XOR 25, L_0x272ff70, L_0x2730080, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x2730520 .functor XOR 25, L_0x27301c0, L_0x2730320, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x2730770 .functor XOR 25, L_0x2730520, L_0x2730630, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x271a480_0 .net *"_ivl_0", 0 0, L_0x271e3f0;  1 drivers
v0x271a560_0 .net *"_ivl_12", 0 0, L_0x271e950;  1 drivers
v0x271a640_0 .net *"_ivl_16", 0 0, L_0x271eb60;  1 drivers
v0x271a730_0 .net *"_ivl_20", 24 0, L_0x271ed40;  1 drivers
v0x271a810_0 .net *"_ivl_24", 24 0, L_0x271f9f0;  1 drivers
L_0x7f44dea3e018 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x271a940_0 .net *"_ivl_27", 19 0, L_0x7f44dea3e018;  1 drivers
v0x271aa20_0 .net *"_ivl_28", 24 0, L_0x272fb90;  1 drivers
L_0x7f44dea3e060 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x271ab00_0 .net *"_ivl_31", 19 0, L_0x7f44dea3e060;  1 drivers
v0x271abe0_0 .net *"_ivl_32", 24 0, L_0x272fcd0;  1 drivers
v0x271ad50_0 .net *"_ivl_34", 24 0, L_0x272fe20;  1 drivers
L_0x7f44dea3e0a8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x271ae30_0 .net *"_ivl_37", 19 0, L_0x7f44dea3e0a8;  1 drivers
v0x271af10_0 .net *"_ivl_38", 24 0, L_0x272ff70;  1 drivers
v0x271aff0_0 .net *"_ivl_4", 0 0, L_0x271e590;  1 drivers
v0x271b0d0_0 .net *"_ivl_40", 24 0, L_0x2730080;  1 drivers
L_0x7f44dea3e0f0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x271b1b0_0 .net *"_ivl_43", 19 0, L_0x7f44dea3e0f0;  1 drivers
v0x271b290_0 .net *"_ivl_44", 24 0, L_0x27301c0;  1 drivers
v0x271b370_0 .net *"_ivl_46", 24 0, L_0x2730320;  1 drivers
L_0x7f44dea3e138 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x271b450_0 .net *"_ivl_49", 19 0, L_0x7f44dea3e138;  1 drivers
v0x271b530_0 .net *"_ivl_50", 24 0, L_0x2730520;  1 drivers
v0x271b610_0 .net *"_ivl_52", 24 0, L_0x2730630;  1 drivers
L_0x7f44dea3e180 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x271b6f0_0 .net *"_ivl_55", 19 0, L_0x7f44dea3e180;  1 drivers
v0x271b7d0_0 .net *"_ivl_8", 0 0, L_0x271e770;  1 drivers
v0x271b8b0_0 .net "a", 0 0, v0x2719d50_0;  alias, 1 drivers
v0x271b950_0 .net "a_b_c_d_e", 4 0, L_0x271f950;  1 drivers
v0x271ba30_0 .net "b", 0 0, v0x2719e10_0;  alias, 1 drivers
v0x271bb20_0 .net "c", 0 0, v0x2719eb0_0;  alias, 1 drivers
v0x271bc10_0 .net "d", 0 0, v0x2719ff0_0;  alias, 1 drivers
v0x271bd00_0 .net "e", 0 0, v0x271a0e0_0;  alias, 1 drivers
v0x271bdf0_0 .net "not_a", 4 0, L_0x271e460;  1 drivers
v0x271bed0_0 .net "not_b", 4 0, L_0x271e600;  1 drivers
v0x271bfb0_0 .net "not_c", 4 0, L_0x271e7e0;  1 drivers
v0x271c090_0 .net "not_d", 4 0, L_0x271e9c0;  1 drivers
v0x271c170_0 .net "not_e", 4 0, L_0x271ebd0;  1 drivers
v0x271c460_0 .net "out", 24 0, L_0x2730770;  alias, 1 drivers
LS_0x271e460_0_0 .concat [ 1 1 1 1], L_0x271e3f0, L_0x271e3f0, L_0x271e3f0, L_0x271e3f0;
LS_0x271e460_0_4 .concat [ 1 0 0 0], L_0x271e3f0;
L_0x271e460 .concat [ 4 1 0 0], LS_0x271e460_0_0, LS_0x271e460_0_4;
LS_0x271e600_0_0 .concat [ 1 1 1 1], L_0x271e590, L_0x271e590, L_0x271e590, L_0x271e590;
LS_0x271e600_0_4 .concat [ 1 0 0 0], L_0x271e590;
L_0x271e600 .concat [ 4 1 0 0], LS_0x271e600_0_0, LS_0x271e600_0_4;
LS_0x271e7e0_0_0 .concat [ 1 1 1 1], L_0x271e770, L_0x271e770, L_0x271e770, L_0x271e770;
LS_0x271e7e0_0_4 .concat [ 1 0 0 0], L_0x271e770;
L_0x271e7e0 .concat [ 4 1 0 0], LS_0x271e7e0_0_0, LS_0x271e7e0_0_4;
LS_0x271e9c0_0_0 .concat [ 1 1 1 1], L_0x271e950, L_0x271e950, L_0x271e950, L_0x271e950;
LS_0x271e9c0_0_4 .concat [ 1 0 0 0], L_0x271e950;
L_0x271e9c0 .concat [ 4 1 0 0], LS_0x271e9c0_0_0, LS_0x271e9c0_0_4;
LS_0x271ebd0_0_0 .concat [ 1 1 1 1], L_0x271eb60, L_0x271eb60, L_0x271eb60, L_0x271eb60;
LS_0x271ebd0_0_4 .concat [ 1 0 0 0], L_0x271eb60;
L_0x271ebd0 .concat [ 4 1 0 0], LS_0x271ebd0_0_0, LS_0x271ebd0_0_4;
LS_0x271ed40_0_0 .concat [ 1 1 1 1], v0x271a0e0_0, v0x2719ff0_0, v0x2719eb0_0, v0x2719e10_0;
LS_0x271ed40_0_4 .concat [ 1 1 1 1], v0x2719d50_0, v0x271a0e0_0, v0x2719ff0_0, v0x2719eb0_0;
LS_0x271ed40_0_8 .concat [ 1 1 1 1], v0x2719e10_0, v0x2719d50_0, v0x271a0e0_0, v0x2719ff0_0;
LS_0x271ed40_0_12 .concat [ 1 1 1 1], v0x2719eb0_0, v0x2719e10_0, v0x2719d50_0, v0x271a0e0_0;
LS_0x271ed40_0_16 .concat [ 1 1 1 1], v0x2719ff0_0, v0x2719eb0_0, v0x2719e10_0, v0x2719d50_0;
LS_0x271ed40_0_20 .concat [ 1 1 1 1], v0x271a0e0_0, v0x2719ff0_0, v0x2719eb0_0, v0x2719e10_0;
LS_0x271ed40_0_24 .concat [ 1 0 0 0], v0x2719d50_0;
LS_0x271ed40_1_0 .concat [ 4 4 4 4], LS_0x271ed40_0_0, LS_0x271ed40_0_4, LS_0x271ed40_0_8, LS_0x271ed40_0_12;
LS_0x271ed40_1_4 .concat [ 4 4 1 0], LS_0x271ed40_0_16, LS_0x271ed40_0_20, LS_0x271ed40_0_24;
L_0x271ed40 .concat [ 16 9 0 0], LS_0x271ed40_1_0, LS_0x271ed40_1_4;
L_0x271f950 .part L_0x271ed40, 0, 5;
L_0x271f9f0 .concat [ 5 20 0 0], L_0x271e460, L_0x7f44dea3e018;
L_0x272fb90 .concat [ 5 20 0 0], L_0x271e600, L_0x7f44dea3e060;
L_0x272fe20 .concat [ 5 20 0 0], L_0x271e7e0, L_0x7f44dea3e0a8;
L_0x2730080 .concat [ 5 20 0 0], L_0x271e9c0, L_0x7f44dea3e0f0;
L_0x2730320 .concat [ 5 20 0 0], L_0x271ebd0, L_0x7f44dea3e138;
L_0x2730630 .concat [ 5 20 0 0], L_0x271f950, L_0x7f44dea3e180;
S_0x271c600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x26d3a60;
 .timescale -12 -12;
E_0x26e7df0 .event anyedge, v0x271d370_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x271d370_0;
    %nor/r;
    %assign/vec4 v0x271d370_0, 0;
    %wait E_0x26e7df0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2719ab0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26e8270;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x271a0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2719ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2719eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2719e10_0, 0;
    %assign/vec4 v0x2719d50_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x26d3a60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271cf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271d370_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x26d3a60;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x271cf90_0;
    %inv;
    %store/vec4 v0x271cf90_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x26d3a60;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2719f50_0, v0x271d4f0_0, v0x271cdb0_0, v0x271ce50_0, v0x271cef0_0, v0x271d030_0, v0x271d0d0_0, v0x271d210_0, v0x271d170_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x26d3a60;
T_5 ;
    %load/vec4 v0x271d2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x271d2b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x271d2b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x271d2b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x271d2b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x271d2b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x271d2b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x26d3a60;
T_6 ;
    %wait E_0x26e8270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x271d2b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271d2b0_0, 4, 32;
    %load/vec4 v0x271d430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x271d2b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271d2b0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x271d2b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271d2b0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x271d210_0;
    %load/vec4 v0x271d210_0;
    %load/vec4 v0x271d170_0;
    %xor;
    %load/vec4 v0x271d210_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x271d2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271d2b0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x271d2b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271d2b0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/vector5/iter0/response14/top_module.sv";
