/** \file
 ** \brief AUTOSAR Icu ICU Driver
 **
 ** This file contains all definitions of the configuration of the
 ** AUTOSAR module Icu that are target independent.
 **
 ** Do not edit this file manually.
 ** Any change might compromise the safety integrity level of
 ** the software partition it is contained in.
 **
 ** Product: SW-MCAL42-DRV
 **
 ** (c) 2017-2022, Cypress Semiconductor Corporation (an Infineon company) or
 ** an affiliate of Cypress Semiconductor Corporation.  All rights reserved.
 ** This software, including source code, documentation and related materials
 ** ("Software") is owned by Cypress Semiconductor Corporation or one of
 ** its affiliates ("Cypress") and is protected by and subject to worldwide
 ** patent protection (United States and foreign), United States copyright laws
 ** and international treaty provisions.  Therefore, you may use this Software
 ** only as provided in the license agreement accompanying the software package
 ** from which you obtained this Software ("EULA").
 ** If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
 ** non-transferable license to copy, modify,
 ** and compile the Software source code solely for use in connection
 ** with Cypress's integrated circuit products.
 ** Any reproduction, modification, translation, compilation,
 ** or representation of this Software except as specified above is prohibited
 ** without the express written permission of Cypress.
 ** Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
 ** EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT,
 ** IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
 ** Cypress reserves the right to make changes to the Software without notice.
 ** Cypress does not assume any liability arising out of the application or
 ** use of the Software or any product or circuit described in the Software.
 ** Cypress does not authorize its products for use in any products
 ** where a malfunction or failure of the Cypress product may reasonably be
 ** expected to result in significant property damage,
 ** injury or death ("High Risk Product"). By including Cypress's product
 ** in a High Risk Product, the manufacturer of such system or application
 ** assumes all risk of such use and in doing so agrees to indemnify Cypress
 ** against all liability.
 */

/*==================[inclusions]============================================*/
#include <Icu.h>
#include <Icu_Irq.h>
#include <Icu_Internal.h>
/*==================[macros]================================================*/

/*==================[type definitions]======================================*/

/*==================[external function declarations]========================*/

/*==================[internal function declarations]========================*/

/*==================[external constants]====================================*/

/*==================[internal constants]====================================*/

/*==================[external data]=========================================*/

/*==================[internal data]=========================================*/

/*==================[external function definitions]=========================*/
#define ICU_START_SEC_CODE_ASIL_B

#include <Icu_MemMap.h>


/** \brief  Icu_Isr_Vector_27_Cat1 
 **
 ** Category 1 interrupt service routine for vector 27 of channel GPIO_6.
 **
 */
ISR_NATIVE( Icu_Isr_Vector_27_Cat1 )
{
  /* Deviation from MISRA-C:2004 rule 3.1, 11.3, MISRA-C:2012 Rule-11.4
     Justification: The hardware address is provided as integral type by configuration. However, the hardware access must be handled by using pointer. */
  /* PRQA S 303 1 */
  Icu_Isr_Vector_Internal(ICU_BASE_ADDR_GPIO_6_3, ICU_HWRESOURCE_GPIO_6_3, 3U);
}

/** \brief  Icu_Isr_Vector_27_Cat2 
 **
 ** Category 2 interrupt service routine for vector 27 of channel GPIO_6.
 **
 */
ISR( Icu_Isr_Vector_27_Cat2 )
{
  /* Deviation from MISRA-C:2004 rule 3.1, 11.3, MISRA-C:2012 Rule-11.4
     Justification: The hardware address is provided as integral type by configuration. However, the hardware access must be handled by using pointer. */
  /* PRQA S 303 1 */
  Icu_Isr_Vector_Internal(ICU_BASE_ADDR_GPIO_6_3, ICU_HWRESOURCE_GPIO_6_3, 3U);
}

/** \brief  Icu_Isr_Vector_29_Cat1 
 **
 ** Category 1 interrupt service routine for vector 29 of channel GPIO_8.
 **
 */
ISR_NATIVE( Icu_Isr_Vector_29_Cat1 )
{
  /* Deviation from MISRA-C:2004 rule 3.1, 11.3, MISRA-C:2012 Rule-11.4
     Justification: The hardware address is provided as integral type by configuration. However, the hardware access must be handled by using pointer. */
  /* PRQA S 303 1 */
  Icu_Isr_Vector_Internal(ICU_BASE_ADDR_GPIO_8_2, ICU_HWRESOURCE_GPIO_8_2, 2U);
}

/** \brief  Icu_Isr_Vector_29_Cat2 
 **
 ** Category 2 interrupt service routine for vector 29 of channel GPIO_8.
 **
 */
ISR( Icu_Isr_Vector_29_Cat2 )
{
  /* Deviation from MISRA-C:2004 rule 3.1, 11.3, MISRA-C:2012 Rule-11.4
     Justification: The hardware address is provided as integral type by configuration. However, the hardware access must be handled by using pointer. */
  /* PRQA S 303 1 */
  Icu_Isr_Vector_Internal(ICU_BASE_ADDR_GPIO_8_2, ICU_HWRESOURCE_GPIO_8_2, 2U);
}

/** \brief  Icu_Isr_Vector_40_Cat1 
 **
 ** Category 1 interrupt service routine for vector 40 of channel GPIO_19.
 **
 */
ISR_NATIVE( Icu_Isr_Vector_40_Cat1 )
{
  /* Deviation from MISRA-C:2004 rule 3.1, 11.3, MISRA-C:2012 Rule-11.4
     Justification: The hardware address is provided as integral type by configuration. However, the hardware access must be handled by using pointer. */
  /* PRQA S 303 1 */
  Icu_Isr_Vector_Internal(ICU_BASE_ADDR_GPIO_19_1, ICU_HWRESOURCE_GPIO_19_1, 1U);
}

/** \brief  Icu_Isr_Vector_40_Cat2 
 **
 ** Category 2 interrupt service routine for vector 40 of channel GPIO_19.
 **
 */
ISR( Icu_Isr_Vector_40_Cat2 )
{
  /* Deviation from MISRA-C:2004 rule 3.1, 11.3, MISRA-C:2012 Rule-11.4
     Justification: The hardware address is provided as integral type by configuration. However, the hardware access must be handled by using pointer. */
  /* PRQA S 303 1 */
  Icu_Isr_Vector_Internal(ICU_BASE_ADDR_GPIO_19_1, ICU_HWRESOURCE_GPIO_19_1, 1U);
}


#define ICU_STOP_SEC_CODE_ASIL_B

/*==================[internal function definitions]=========================*/

/* Deviation from MISRA-C:2004 rule 19.1, MISRA-C:2012 Rule-20.1
   Justification: This implementation is specified by AUTOSAR specification. */
/* PRQA S 5087 1 */
#include <Icu_MemMap.h>

/*==================[end of file]===========================================*/
