Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 11:47:35 2024
| Host         : eecs-digital-29 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 rod2_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pke/prompt_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.156ns  (logic 7.408ns (66.405%)  route 3.748ns (33.595%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=1822, unplaced)      0.800    -1.388    clk_pixel
                         FDRE                                         r  rod2_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  rod2_buf_reg[3]/Q
                         net (fo=3, unplaced)         0.759    -0.173    pke/p_2_in[3]
                         LUT3 (Prop_lut3_I0_O)        0.320     0.147 r  pke/prompt_reg_i_93/O
                         net (fo=2, unplaced)         0.643     0.790    pke/prompt_reg_i_93_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332     1.122 r  pke/prompt_reg_i_97/O
                         net (fo=1, unplaced)         0.000     1.122    pke/prompt_reg_i_97_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.654 r  pke/prompt_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     1.654    pke/prompt_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     2.002 r  pke/prompt_reg_i_28/O[1]
                         net (fo=4, unplaced)         0.739     2.741    pke/prompt_reg_i_28_n_6
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.854     3.595 r  pke/prompt_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     3.595    pke/prompt_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     3.830 r  pke/prompt_reg_i_27/O[0]
                         net (fo=2, unplaced)         0.752     4.582    pke/prompt10_in[12]
                         LUT5 (Prop_lut5_I2_O)        0.295     4.877 r  pke/p_1_out_i_9/O
                         net (fo=2, unplaced)         0.800     5.677    pke/p_0_out_4[12]
                         DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[0])
                                                      4.036     9.713 r  pke/p_1_out/PCOUT[0]
                         net (fo=1, unplaced)         0.055     9.768    pke/p_1_out_n_153
                         DSP48E1                                      r  pke/prompt_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=1822, unplaced)      0.655    11.405    pke/clk_pixel
                         DSP48E1                                      r  pke/prompt_reg__0/CLK
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.367    pke/prompt_reg__0
  -------------------------------------------------------------------
                         required time                         10.367    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  0.599    




