Loading db file '/cae/apps/data/synopsys-2022/syn/T-2022.03-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2022/syn/T-2022.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'asap7sc7p5t_AO_RVT_TT_nldm_211120'
  Loading link library 'asap7sc7p5t_OA_RVT_TT_nldm_211120'
  Loading link library 'asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120'
  Loading link library 'asap7sc7p5t_INVBUF_RVT_TT_nldm_211120'
  Loading link library 'asap7sc7p5t_SEQ_RVT_TT_nldm_220123'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine top line 143 in file
		'/filespace/j/jlin445/ece755/GNN_755/MS_3_Synthesis/gnn_top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_cnt_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (top)
Elaborated 1 design.
Current design is now 'top'.
Information: Building the design 'dnn_top' instantiated from design 'top' with
	the parameters "performance=0". (HDL-193)
Warning:  /filespace/j/jlin445/ece755/GNN_755/MS_3_Synthesis/dnn_top.sv:77: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine dnn_top_performance0 line 76 in file
		'/filespace/j/jlin445/ece755/GNN_755/MS_3_Synthesis/dnn_top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s_o1_reg       | Flip-flop |  52   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dnn_top_performance0 line 147 in file
		'/filespace/j/jlin445/ece755/GNN_755/MS_3_Synthesis/dnn_top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk7.rdy_sft_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dnn_top_performance0 line 155 in file
		'/filespace/j/jlin445/ece755/GNN_755/MS_3_Synthesis/dnn_top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out1_ready_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   out0_ready_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dnn_top_performance0)
1
