{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640075370888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640075370888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 17:29:30 2021 " "Processing started: Tue Dec 21 17:29:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640075370888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075370888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075370888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640075371185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640075371185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tpj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tpj " "Found entity 1: tpj" {  } { { "tpj.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/tpj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_8bitx8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram_8bitx8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram_8bitx8 " "Found entity 1: sram_8bitx8" {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bit_ce_sharp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_8bit_ce_sharp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit_ce_sharp " "Found entity 1: reg_8bit_ce_sharp" {  } { { "reg_8bit_ce_sharp.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/reg_8bit_ce_sharp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_to_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_to_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_to_CPU " "Found entity 1: RAM_to_CPU" {  } { { "RAM_to_CPU.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/RAM_to_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_4x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8bit_4x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit_4x1 " "Found entity 1: mux_8bit_4x1" {  } { { "mux_8bit_4x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_4x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/demux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_memory " "Found entity 1: cpu_memory" {  } { { "cpu_memory.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/cpu_memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ascii_to_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_address " "Found entity 1: ascii_to_address" {  } { { "ascii_to_address.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/ascii_to_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_comparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ascii_comparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_comparator " "Found entity 1: ascii_comparator" {  } { { "ascii_comparator.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/ascii_comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377105 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PROJECT_inst.v " "Can't analyze file -- file PROJECT_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1640075377105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_8 " "Found entity 1: count_8" {  } { { "count_8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/count_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4 " "Found entity 1: count_4" {  } { { "count_4.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/count_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_16x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8bit_16x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit_16x1 " "Found entity 1: mux_8bit_16x1" {  } { { "mux_8bit_16x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_16x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count16 " "Found entity 1: count16" {  } { { "count16.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/count16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bit_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_8bit_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit_ce " "Found entity 1: reg_8bit_ce" {  } { { "reg_8bit_ce.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/reg_8bit_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_5 " "Found entity 1: RAM_5" {  } { { "RAM_5.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/RAM_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demux_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 demux_5 " "Found entity 1: demux_5" {  } { { "demux_5.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/demux_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_5 " "Found entity 1: count_5" {  } { { "count_5.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/count_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decre_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decre_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decre_4bit " "Found entity 1: decre_4bit" {  } { { "decre_4bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/decre_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit_2x1 " "Found entity 1: mux_8bit_2x1" {  } { { "mux_8bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register " "Found entity 1: four_bit_register" {  } { { "four_bit_register.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/four_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_register " "Found entity 1: eight_bit_register" {  } { { "eight_bit_register.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/eight_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_alphabet.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_alphabet.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_alphabet " "Found entity 1: decimal_to_alphabet" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/counter4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_2bit " "Found entity 1: adder_8bit_2bit" {  } { { "adder_8bit_2bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/adder_8bit_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377136 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.bdf " "Can't analyze file -- file test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1640075377136 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "quartus.bdf " "Can't analyze file -- file quartus.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1640075377136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/counter2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or_8bit " "Found entity 1: or_8bit" {  } { { "or_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/or_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittobus_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bittobus_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bitToBus_8bit " "Found entity 1: bitToBus_8bit" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2b_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b_8bit " "Found entity 1: d2b_8bit" {  } { { "d2b_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/d2b_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file input_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 INPUT_MODULE " "Found entity 1: INPUT_MODULE" {  } { { "INPUT_MODULE.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/INPUT_MODULE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decre_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decre_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decre_2bit " "Found entity 1: decre_2bit" {  } { { "decre_2bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/decre_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_4bit " "Found entity 1: adder_8bit_4bit" {  } { { "adder_8bit_4bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/adder_8bit_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_to_ascii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file convert_to_ascii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONVERT_TO_ASCII " "Found entity 1: CONVERT_TO_ASCII" {  } { { "CONVERT_TO_ASCII.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CONVERT_TO_ASCII.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_8bit " "Found entity 1: adder_8bit_8bit" {  } { { "adder_8bit_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/adder_8bit_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PROJECT " "Found entity 1: PROJECT" {  } { { "PROJECT.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/PROJECT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shw_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shw_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shw_module " "Found entity 1: shw_module" {  } { { "shw_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/shw_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg " "Found entity 1: b2seg" {  } { { "b2seg.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/b2seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_ascii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file is_ascii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 is_ascii " "Found entity 1: is_ascii" {  } { { "is_ascii.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/is_ascii.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mov_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mov_module " "Found entity 1: mov_module" {  } { { "mov_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mov_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_module " "Found entity 1: add_module" {  } { { "add_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/add_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_subtractor_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_8bit " "Found entity 1: adder_subtractor_8bit" {  } { { "adder_subtractor_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/adder_subtractor_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8bit_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_8bit_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_8bit_2bit " "Found entity 1: and_8bit_2bit" {  } { { "and_8bit_2bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/and_8bit_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sub_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sub_module " "Found entity 1: sub_module" {  } { { "sub_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sub_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640075377167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram_8bitx8 " "Elaborating entity \"sram_8bitx8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "CE_out2\[2..0\] CE_out " "Bus \"CE_out2\[2..0\]\" found using same base name as \"CE_out\", which might lead to a name conflict." {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1384 464 640 1400 "CE_out2\[2..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Out2\[7..0\] Out " "Bus \"Out2\[7..0\]\" found using same base name as \"Out\", which might lead to a name conflict." {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 768 1320 1496 784 "Out2\[7..0\]" "" } { 768 1320 1496 784 "Out2\[7..0\]" "" } { 768 1320 1496 784 "Out2\[7..0\]" "" } { 768 1320 1496 784 "Out2\[7..0\]" "" } { 768 1320 1496 784 "Out2\[7..0\]" "" } { 768 1320 1496 784 "Out2\[7..0\]" "" } { 768 1320 1496 784 "Out2\[7..0\]" "" } { 768 1320 1496 784 "Out2\[7..0\]" "" } { 768 1320 1496 784 "Out2\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "CE_out2\[2..0\] CE_out " "Bus \"CE_out2\[2..0\]\" found using same base name as \"CE_out\", which might lead to a name conflict." {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1376 640 720 1393 "CE_out2\[2..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "CE_out2\[1..0\] CE_out " "Bus \"CE_out2\[1..0\]\" found using same base name as \"CE_out\", which might lead to a name conflict." {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1152 704 721 1392 "CE_out2\[1..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "CE_out2\[2\] CE_out " "Bus \"CE_out2\[2\]\" found using same base name as \"CE_out\", which might lead to a name conflict." {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 792 1016 1033 1392 "CE_out2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CE_out " "Converted elements in bus name \"CE_out\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CE_out\[2..0\] CE_out2..0 " "Converted element name(s) from \"CE_out\[2..0\]\" to \"CE_out2..0\"" {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1344 464 632 1360 "CE_out\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640075377199 ""}  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1344 464 632 1360 "CE_out\[2..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CE_out2 " "Converted elements in bus name \"CE_out2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CE_out2\[2..0\] CE_out22..0 " "Converted element name(s) from \"CE_out2\[2..0\]\" to \"CE_out22..0\"" {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1384 464 640 1400 "CE_out2\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640075377199 ""}  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1384 464 640 1400 "CE_out2\[2..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Out " "Converted elements in bus name \"Out\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Out\[7..0\] Out7..0 " "Converted element name(s) from \"Out\[7..0\]\" to \"Out7..0\"" {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 624 1320 1496 640 "Out\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640075377199 ""}  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 624 1320 1496 640 "Out\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Out2 " "Converted elements in bus name \"Out2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Out2\[7..0\] Out27..0 " "Converted element name(s) from \"Out2\[7..0\]\" to \"Out27..0\"" {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 768 1320 1496 784 "Out2\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640075377199 ""}  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 768 1320 1496 784 "Out2\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8bit_2x1 mux_8bit_2x1:inst10 " "Elaborating entity \"mux_8bit_2x1\" for hierarchy \"mux_8bit_2x1:inst10\"" {  } { { "sram_8bitx8.bdf" "inst10" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 600 1048 1200 696 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst2 " "Block or symbol \"AND2\" of instance \"inst2\" overlaps another block or symbol" {  } { { "mux_8bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_2x1.bdf" { { -136 792 856 -88 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst10 " "Block or symbol \"OR2\" of instance \"inst10\" overlaps another block or symbol" {  } { { "mux_8bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_2x1.bdf" { { 160 1280 1344 208 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst20 " "Block or symbol \"OR2\" of instance \"inst20\" overlaps another block or symbol" {  } { { "mux_8bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_2x1.bdf" { { 240 1280 1344 288 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst23 " "Block or symbol \"OR2\" of instance \"inst23\" overlaps another block or symbol" {  } { { "mux_8bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_2x1.bdf" { { 384 1280 1344 432 "inst23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640075377199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8bit_4x1 mux_8bit_4x1:inst8 " "Elaborating entity \"mux_8bit_4x1\" for hierarchy \"mux_8bit_4x1:inst8\"" {  } { { "sram_8bitx8.bdf" "inst8" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 304 752 904 432 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640075377214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit_ce reg_8bit_ce:inst " "Elaborating entity \"reg_8bit_ce\" for hierarchy \"reg_8bit_ce:inst\"" {  } { { "sram_8bitx8.bdf" "inst" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 72 288 440 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640075377214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 reg_8bit_ce:inst\|mx_2x1:inst10 " "Elaborating entity \"mx_2x1\" for hierarchy \"reg_8bit_ce:inst\|mx_2x1:inst10\"" {  } { { "reg_8bit_ce.bdf" "inst10" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/reg_8bit_ce.bdf" { { 232 576 688 328 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640075377214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:inst99 " "Elaborating entity \"demux\" for hierarchy \"demux:inst99\"" {  } { { "sram_8bitx8.bdf" "inst99" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 256 -264 -80 576 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640075377214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640075377527 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640075377527 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640075377527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640075377527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640075377558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 17:29:37 2021 " "Processing ended: Tue Dec 21 17:29:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640075377558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640075377558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640075377558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640075377558 ""}
