Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 19 18:25:20 2022
| Host         : MECHREVO-BILL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2002)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7687)
5. checking no_input_delay (9)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2002)
---------------------------
 There are 2002 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7687)
---------------------------------------------------
 There are 7687 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.335        0.000                      0                   52        0.197        0.000                      0                   52        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.335        0.000                      0                   52        0.197        0.000                      0                   52        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.938ns (26.150%)  route 2.649ns (73.850%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.627     5.229    pdu/clk_IBUF_BUFG
    SLICE_X15Y111        FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  pdu/step_2r_reg/Q
                         net (fo=15, routed)          1.214     6.899    pdu/step_2r
    SLICE_X13Y113        LUT2 (Prop_lut2_I1_O)        0.150     7.049 f  pdu/check_r[1]_i_2/O
                         net (fo=5, routed)           0.823     7.873    pdu/step_p__0
    SLICE_X14Y113        LUT6 (Prop_lut6_I5_O)        0.332     8.205 r  pdu/cnt_m_rf[2]_i_1/O
                         net (fo=1, routed)           0.612     8.816    pdu/p_0_in[2]
    SLICE_X14Y113        FDCE                                         r  pdu/cnt_m_rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503    14.925    pdu/clk_IBUF_BUFG
    SLICE_X14Y113        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
                         clock pessimism              0.277    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X14Y113        FDCE (Setup_fdce_C_D)       -0.016    15.151    pdu/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.580ns (18.323%)  route 2.585ns (81.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.646     5.249    pdu/clk_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.993     7.698    pdu/Q[1]
    SLICE_X15Y113        LUT6 (Prop_lut6_I1_O)        0.124     7.822 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.592     8.414    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X15Y113        FDCE                                         r  pdu/cnt_m_rf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503    14.925    pdu/clk_IBUF_BUFG
    SLICE_X15Y113        FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X15Y113        FDCE (Setup_fdce_C_CE)      -0.205    14.865    pdu/cnt_m_rf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.580ns (18.323%)  route 2.585ns (81.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.646     5.249    pdu/clk_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.993     7.698    pdu/Q[1]
    SLICE_X15Y113        LUT6 (Prop_lut6_I1_O)        0.124     7.822 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.592     8.414    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X15Y113        FDCE                                         r  pdu/cnt_m_rf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503    14.925    pdu/clk_IBUF_BUFG
    SLICE_X15Y113        FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X15Y113        FDCE (Setup_fdce_C_CE)      -0.205    14.865    pdu/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.580ns (18.323%)  route 2.585ns (81.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.646     5.249    pdu/clk_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.993     7.698    pdu/Q[1]
    SLICE_X15Y113        LUT6 (Prop_lut6_I1_O)        0.124     7.822 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.592     8.414    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X15Y113        FDCE                                         r  pdu/cnt_m_rf_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503    14.925    pdu/clk_IBUF_BUFG
    SLICE_X15Y113        FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X15Y113        FDCE (Setup_fdce_C_CE)      -0.205    14.865    pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.580ns (17.196%)  route 2.793ns (82.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.227    pdu/clk_IBUF_BUFG
    SLICE_X13Y113        FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=197, routed)         2.274     7.957    pdu/dpra[3]
    SLICE_X13Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.081 r  pdu/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.519     8.600    pdu/p_0_in[3]
    SLICE_X13Y113        FDCE                                         r  pdu/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503    14.925    pdu/clk_IBUF_BUFG
    SLICE_X13Y113        FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.302    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X13Y113        FDCE (Setup_fdce_C_D)       -0.067    15.125    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.580ns (18.863%)  route 2.495ns (81.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.646     5.249    pdu/clk_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.993     7.698    pdu/Q[1]
    SLICE_X15Y113        LUT6 (Prop_lut6_I1_O)        0.124     7.822 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.502     8.324    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X13Y113        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503    14.925    pdu/clk_IBUF_BUFG
    SLICE_X13Y113        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X13Y113        FDCE (Setup_fdce_C_CE)      -0.205    14.865    pdu/cnt_m_rf_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.580ns (18.863%)  route 2.495ns (81.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.646     5.249    pdu/clk_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.993     7.698    pdu/Q[1]
    SLICE_X15Y113        LUT6 (Prop_lut6_I1_O)        0.124     7.822 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.502     8.324    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X13Y113        FDCE                                         r  pdu/cnt_m_rf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503    14.925    pdu/clk_IBUF_BUFG
    SLICE_X13Y113        FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X13Y113        FDCE (Setup_fdce_C_CE)      -0.205    14.865    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.580ns (18.887%)  route 2.491ns (81.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.646     5.249    pdu/clk_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.993     7.698    pdu/Q[1]
    SLICE_X15Y113        LUT6 (Prop_lut6_I1_O)        0.124     7.822 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.498     8.320    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X15Y110        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506    14.928    pdu/clk_IBUF_BUFG
    SLICE_X15Y110        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X15Y110        FDCE (Setup_fdce_C_CE)      -0.205    14.868    pdu/cnt_m_rf_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.580ns (18.887%)  route 2.491ns (81.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.646     5.249    pdu/clk_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.993     7.698    pdu/Q[1]
    SLICE_X15Y113        LUT6 (Prop_lut6_I1_O)        0.124     7.822 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.498     8.320    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X15Y110        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506    14.928    pdu/clk_IBUF_BUFG
    SLICE_X15Y110        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X15Y110        FDCE (Setup_fdce_C_CE)      -0.205    14.868    pdu/cnt_m_rf_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.704ns (20.676%)  route 2.701ns (79.324%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.232    pdu/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          1.041     6.729    pdu/Q[0]
    SLICE_X13Y113        LUT2 (Prop_lut2_I1_O)        0.124     6.853 r  pdu/cnt_al_plr[2]_i_3/O
                         net (fo=3, routed)           1.328     8.181    pdu/next_pn__0
    SLICE_X6Y114         LUT6 (Prop_lut6_I4_O)        0.124     8.305 r  pdu/cnt_al_plr[1]_i_1/O
                         net (fo=1, routed)           0.332     8.637    pdu/cnt_al_plr[1]_i_1_n_0
    SLICE_X6Y114         FDCE                                         r  pdu/cnt_al_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.582    15.004    pdu/clk_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X6Y114         FDCE (Setup_fdce_C_D)       -0.030    15.198    pdu/cnt_al_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pdu/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.567     1.486    pdu/clk_IBUF_BUFG
    SLICE_X13Y111        FDRE                                         r  pdu/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  pdu/valid_2r_reg/Q
                         net (fo=2, routed)           0.117     1.745    pdu/valid_2r
    SLICE_X13Y112        LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  pdu/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    pdu/check_r[0]_i_1_n_0
    SLICE_X13Y112        FDCE                                         r  pdu/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.836     2.001    pdu/clk_IBUF_BUFG
    SLICE_X13Y112        FDCE                                         r  pdu/check_r_reg[0]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X13Y112        FDCE (Hold_fdce_C_D)         0.092     1.592    pdu/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.640%)  route 0.119ns (36.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.567     1.486    pdu/clk_IBUF_BUFG
    SLICE_X12Y110        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_fdre_C_Q)         0.164     1.650 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          0.119     1.770    pdu/step_r
    SLICE_X15Y110        LUT6 (Prop_lut6_I4_O)        0.045     1.815 r  pdu/cnt_m_rf[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.815    pdu/cnt_m_rf[1]_rep_i_1_n_0
    SLICE_X15Y110        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.838     2.003    pdu/clk_IBUF_BUFG
    SLICE_X15Y110        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C
                         clock pessimism             -0.500     1.502    
    SLICE_X15Y110        FDCE (Hold_fdce_C_D)         0.092     1.594    pdu/cnt_m_rf_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.464%)  route 0.183ns (49.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.567     1.486    pdu/clk_IBUF_BUFG
    SLICE_X15Y111        FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  pdu/step_2r_reg/Q
                         net (fo=15, routed)          0.183     1.810    pdu/step_2r
    SLICE_X14Y113        LUT6 (Prop_lut6_I3_O)        0.045     1.855 r  pdu/cnt_m_rf[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.855    pdu/cnt_m_rf[1]_rep__1_i_1_n_0
    SLICE_X14Y113        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X14Y113        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/C
                         clock pessimism             -0.500     1.499    
    SLICE_X14Y113        FDCE (Hold_fdce_C_D)         0.121     1.620    pdu/cnt_m_rf_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.192%)  route 0.185ns (49.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.567     1.486    pdu/clk_IBUF_BUFG
    SLICE_X15Y111        FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  pdu/step_2r_reg/Q
                         net (fo=15, routed)          0.185     1.812    pdu/step_2r
    SLICE_X14Y113        LUT6 (Prop_lut6_I3_O)        0.045     1.857 r  pdu/cnt_m_rf[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.857    pdu/cnt_m_rf[1]_rep__0_i_1_n_0
    SLICE_X14Y113        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X14Y113        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/C
                         clock pessimism             -0.500     1.499    
    SLICE_X14Y113        FDCE (Hold_fdce_C_D)         0.120     1.619    pdu/cnt_m_rf_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.597     1.516    pdu/clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  pdu/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  pdu/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.766    pdu/cnt_reg_n_0_[3]
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  pdu/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    pdu/cnt_reg[0]_i_1_n_4
    SLICE_X5Y106         FDCE                                         r  pdu/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.867     2.033    pdu/clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  pdu/cnt_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.105     1.621    pdu/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.596     1.515    pdu/clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  pdu/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  pdu/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.765    pdu/cnt_reg_n_0_[11]
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  pdu/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    pdu/cnt_reg[8]_i_1_n_4
    SLICE_X5Y108         FDCE                                         r  pdu/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.032    pdu/clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  pdu/cnt_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y108         FDCE (Hold_fdce_C_D)         0.105     1.620    pdu/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.596     1.515    pdu/clk_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  pdu/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  pdu/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.765    pdu/cnt_reg_n_0_[15]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  pdu/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    pdu/cnt_reg[12]_i_1_n_4
    SLICE_X5Y109         FDCE                                         r  pdu/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.032    pdu/clk_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  pdu/cnt_reg[15]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y109         FDCE (Hold_fdce_C_D)         0.105     1.620    pdu/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.596     1.515    pdu/clk_IBUF_BUFG
    SLICE_X5Y107         FDCE                                         r  pdu/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  pdu/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.765    pdu/cnt_reg_n_0_[7]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  pdu/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    pdu/cnt_reg[4]_i_1_n_4
    SLICE_X5Y107         FDCE                                         r  pdu/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.032    pdu/clk_IBUF_BUFG
    SLICE_X5Y107         FDCE                                         r  pdu/cnt_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y107         FDCE (Hold_fdce_C_D)         0.105     1.620    pdu/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.514    pdu/clk_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  pdu/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  pdu/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.761    pdu/cnt_reg_n_0_[16]
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  pdu/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    pdu/cnt_reg[16]_i_1_n_7
    SLICE_X5Y110         FDCE                                         r  pdu/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.031    pdu/clk_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  pdu/cnt_reg[16]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X5Y110         FDCE (Hold_fdce_C_D)         0.105     1.619    pdu/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.596     1.515    pdu/clk_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  pdu/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  pdu/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.762    pdu/cnt_reg_n_0_[12]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  pdu/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    pdu/cnt_reg[12]_i_1_n_7
    SLICE_X5Y109         FDCE                                         r  pdu/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.032    pdu/clk_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  pdu/cnt_reg[12]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y109         FDCE (Hold_fdce_C_D)         0.105     1.620    pdu/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y112   pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y112   pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y112   pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y114   pdu/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y114   pdu/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y114    pdu/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y114    pdu/cnt_al_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y114    pdu/cnt_al_plr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y113   pdu/cnt_m_rf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y112   pdu/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y112   pdu/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y112   pdu/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y112   pdu/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y112   pdu/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y112   pdu/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y114   pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y114   pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y114   pdu/cnt_ah_plr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y114   pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y112   pdu/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y112   pdu/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y112   pdu/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y112   pdu/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y112   pdu/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y112   pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y114   pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y114   pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y114   pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y114   pdu/cnt_ah_plr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7694 Endpoints
Min Delay          7694 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.204ns  (logic 7.752ns (24.844%)  route 23.452ns (75.156%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT2=2 LUT4=2 LUT5=1 LUT6=10 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[2]/C
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[2]/Q
                         net (fo=5, routed)           0.989     1.445    cpu/ex_mem/wb_src_mem_reg[4]_0[2]
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.124     1.569 f  cpu/ex_mem/i__carry_i_11/O
                         net (fo=1, routed)           0.803     2.372    cpu/ex_mem/i__carry_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.496 f  cpu/ex_mem/i__carry_i_9/O
                         net (fo=93, routed)          4.075     6.571    cpu/id_ex/ForwardA18_out
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124     6.695 r  cpu/id_ex/alu_result_mem[25]_i_2/O
                         net (fo=2, routed)           1.094     7.790    cpu/id_ex/alu_result_mem[25]_i_2_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.914 r  cpu/id_ex/i__carry__5_i_3/O
                         net (fo=2, routed)           0.802     8.716    cpu/id_ex/alu_op1[25]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  cpu/id_ex/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000     8.840    cpu/alu/alu_result_mem[24]_i_5_0[1]
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.390 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.390    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  cpu/alu/_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.562    10.286    cpu/alu/p_0_in__0[29]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.295    10.581 r  cpu/alu/alu_result_mem[29]_i_5/O
                         net (fo=1, routed)           0.624    11.205    cpu/id_ex/alu_result_mem_reg[29]
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.328    11.533 r  cpu/id_ex/alu_result_mem[29]_i_1/O
                         net (fo=5, routed)           1.636    13.169    cpu/id_ex/alu_result[29]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.152    13.321 r  cpu/id_ex/pc[31]_i_20/O
                         net (fo=1, routed)           0.719    14.040    cpu/id_ex/pc[31]_i_20_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I2_O)        0.326    14.366 r  cpu/id_ex/pc[31]_i_17/O
                         net (fo=4, routed)           1.089    15.455    cpu/id_ex/pc[31]_i_17_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.124    15.579 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=56, routed)          2.832    18.411    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I3_O)        0.124    18.535 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384/O
                         net (fo=1, routed)           0.721    19.256    cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.124    19.380 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.200    20.580    pdu/hexplay_en_OBUF[6]_inst_i_13_1
    SLICE_X13Y119        LUT6 (Prop_lut6_I3_O)        0.124    20.704 r  pdu/hexplay_en_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           1.209    21.913    pdu/data5[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    22.037 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    22.037    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    22.254 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.314    23.568    pdu/d[2]
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.299    23.867 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.782    27.649    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    31.204 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.204    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.192ns  (logic 7.988ns (25.608%)  route 23.204ns (74.392%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT2=2 LUT4=2 LUT5=1 LUT6=10 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[2]/C
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[2]/Q
                         net (fo=5, routed)           0.989     1.445    cpu/ex_mem/wb_src_mem_reg[4]_0[2]
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.124     1.569 f  cpu/ex_mem/i__carry_i_11/O
                         net (fo=1, routed)           0.803     2.372    cpu/ex_mem/i__carry_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.496 f  cpu/ex_mem/i__carry_i_9/O
                         net (fo=93, routed)          4.075     6.571    cpu/id_ex/ForwardA18_out
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124     6.695 r  cpu/id_ex/alu_result_mem[25]_i_2/O
                         net (fo=2, routed)           1.094     7.790    cpu/id_ex/alu_result_mem[25]_i_2_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.914 r  cpu/id_ex/i__carry__5_i_3/O
                         net (fo=2, routed)           0.802     8.716    cpu/id_ex/alu_op1[25]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  cpu/id_ex/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000     8.840    cpu/alu/alu_result_mem[24]_i_5_0[1]
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.390 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.390    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  cpu/alu/_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.562    10.286    cpu/alu/p_0_in__0[29]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.295    10.581 r  cpu/alu/alu_result_mem[29]_i_5/O
                         net (fo=1, routed)           0.624    11.205    cpu/id_ex/alu_result_mem_reg[29]
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.328    11.533 r  cpu/id_ex/alu_result_mem[29]_i_1/O
                         net (fo=5, routed)           1.636    13.169    cpu/id_ex/alu_result[29]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.152    13.321 r  cpu/id_ex/pc[31]_i_20/O
                         net (fo=1, routed)           0.719    14.040    cpu/id_ex/pc[31]_i_20_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I2_O)        0.326    14.366 r  cpu/id_ex/pc[31]_i_17/O
                         net (fo=4, routed)           1.089    15.455    cpu/id_ex/pc[31]_i_17_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.124    15.579 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=56, routed)          2.832    18.411    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I3_O)        0.124    18.535 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384/O
                         net (fo=1, routed)           0.721    19.256    cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.124    19.380 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.200    20.580    pdu/hexplay_en_OBUF[6]_inst_i_13_1
    SLICE_X13Y119        LUT6 (Prop_lut6_I3_O)        0.124    20.704 r  pdu/hexplay_en_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           1.209    21.913    pdu/data5[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    22.037 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    22.037    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    22.254 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.315    23.569    pdu/d[2]
    SLICE_X5Y113         LUT4 (Prop_lut4_I1_O)        0.327    23.896 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.533    27.429    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    31.192 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    31.192    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.749ns  (logic 7.967ns (25.908%)  route 22.782ns (74.092%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT2=2 LUT4=2 LUT5=1 LUT6=10 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[2]/C
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[2]/Q
                         net (fo=5, routed)           0.989     1.445    cpu/ex_mem/wb_src_mem_reg[4]_0[2]
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.124     1.569 f  cpu/ex_mem/i__carry_i_11/O
                         net (fo=1, routed)           0.803     2.372    cpu/ex_mem/i__carry_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.496 f  cpu/ex_mem/i__carry_i_9/O
                         net (fo=93, routed)          4.075     6.571    cpu/id_ex/ForwardA18_out
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124     6.695 r  cpu/id_ex/alu_result_mem[25]_i_2/O
                         net (fo=2, routed)           1.094     7.790    cpu/id_ex/alu_result_mem[25]_i_2_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.914 r  cpu/id_ex/i__carry__5_i_3/O
                         net (fo=2, routed)           0.802     8.716    cpu/id_ex/alu_op1[25]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  cpu/id_ex/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000     8.840    cpu/alu/alu_result_mem[24]_i_5_0[1]
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.390 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.390    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  cpu/alu/_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.562    10.286    cpu/alu/p_0_in__0[29]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.295    10.581 r  cpu/alu/alu_result_mem[29]_i_5/O
                         net (fo=1, routed)           0.624    11.205    cpu/id_ex/alu_result_mem_reg[29]
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.328    11.533 r  cpu/id_ex/alu_result_mem[29]_i_1/O
                         net (fo=5, routed)           1.636    13.169    cpu/id_ex/alu_result[29]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.152    13.321 r  cpu/id_ex/pc[31]_i_20/O
                         net (fo=1, routed)           0.719    14.040    cpu/id_ex/pc[31]_i_20_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I2_O)        0.326    14.366 r  cpu/id_ex/pc[31]_i_17/O
                         net (fo=4, routed)           1.089    15.455    cpu/id_ex/pc[31]_i_17_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.124    15.579 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=56, routed)          2.832    18.411    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I3_O)        0.124    18.535 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384/O
                         net (fo=1, routed)           0.721    19.256    cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.124    19.380 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.200    20.580    pdu/hexplay_en_OBUF[6]_inst_i_13_1
    SLICE_X13Y119        LUT6 (Prop_lut6_I3_O)        0.124    20.704 r  pdu/hexplay_en_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           1.209    21.913    pdu/data5[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    22.037 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    22.037    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    22.254 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.314    23.568    pdu/d[2]
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.327    23.895 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.113    27.007    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    30.749 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    30.749    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.587ns  (logic 7.774ns (25.416%)  route 22.813ns (74.584%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT2=2 LUT4=2 LUT5=1 LUT6=10 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[2]/C
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[2]/Q
                         net (fo=5, routed)           0.989     1.445    cpu/ex_mem/wb_src_mem_reg[4]_0[2]
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.124     1.569 f  cpu/ex_mem/i__carry_i_11/O
                         net (fo=1, routed)           0.803     2.372    cpu/ex_mem/i__carry_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.496 f  cpu/ex_mem/i__carry_i_9/O
                         net (fo=93, routed)          4.075     6.571    cpu/id_ex/ForwardA18_out
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124     6.695 r  cpu/id_ex/alu_result_mem[25]_i_2/O
                         net (fo=2, routed)           1.094     7.790    cpu/id_ex/alu_result_mem[25]_i_2_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.914 r  cpu/id_ex/i__carry__5_i_3/O
                         net (fo=2, routed)           0.802     8.716    cpu/id_ex/alu_op1[25]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  cpu/id_ex/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000     8.840    cpu/alu/alu_result_mem[24]_i_5_0[1]
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.390 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.390    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  cpu/alu/_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.562    10.286    cpu/alu/p_0_in__0[29]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.295    10.581 r  cpu/alu/alu_result_mem[29]_i_5/O
                         net (fo=1, routed)           0.624    11.205    cpu/id_ex/alu_result_mem_reg[29]
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.328    11.533 r  cpu/id_ex/alu_result_mem[29]_i_1/O
                         net (fo=5, routed)           1.636    13.169    cpu/id_ex/alu_result[29]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.152    13.321 r  cpu/id_ex/pc[31]_i_20/O
                         net (fo=1, routed)           0.719    14.040    cpu/id_ex/pc[31]_i_20_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I2_O)        0.326    14.366 r  cpu/id_ex/pc[31]_i_17/O
                         net (fo=4, routed)           1.089    15.455    cpu/id_ex/pc[31]_i_17_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.124    15.579 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=56, routed)          2.832    18.411    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I3_O)        0.124    18.535 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384/O
                         net (fo=1, routed)           0.721    19.256    cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.124    19.380 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.200    20.580    pdu/hexplay_en_OBUF[6]_inst_i_13_1
    SLICE_X13Y119        LUT6 (Prop_lut6_I3_O)        0.124    20.704 r  pdu/hexplay_en_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           1.209    21.913    pdu/data5[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    22.037 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    22.037    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    22.254 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.315    23.569    pdu/d[2]
    SLICE_X5Y113         LUT4 (Prop_lut4_I0_O)        0.299    23.868 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.142    27.010    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    30.587 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.587    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.706ns  (logic 7.734ns (26.036%)  route 21.972ns (73.964%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT2=2 LUT4=2 LUT5=1 LUT6=10 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[2]/C
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[2]/Q
                         net (fo=5, routed)           0.989     1.445    cpu/ex_mem/wb_src_mem_reg[4]_0[2]
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.124     1.569 f  cpu/ex_mem/i__carry_i_11/O
                         net (fo=1, routed)           0.803     2.372    cpu/ex_mem/i__carry_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.496 f  cpu/ex_mem/i__carry_i_9/O
                         net (fo=93, routed)          4.075     6.571    cpu/id_ex/ForwardA18_out
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124     6.695 r  cpu/id_ex/alu_result_mem[25]_i_2/O
                         net (fo=2, routed)           1.094     7.790    cpu/id_ex/alu_result_mem[25]_i_2_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.914 r  cpu/id_ex/i__carry__5_i_3/O
                         net (fo=2, routed)           0.802     8.716    cpu/id_ex/alu_op1[25]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  cpu/id_ex/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000     8.840    cpu/alu/alu_result_mem[24]_i_5_0[1]
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.390 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.390    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  cpu/alu/_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.562    10.286    cpu/alu/p_0_in__0[29]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.295    10.581 r  cpu/alu/alu_result_mem[29]_i_5/O
                         net (fo=1, routed)           0.624    11.205    cpu/id_ex/alu_result_mem_reg[29]
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.328    11.533 r  cpu/id_ex/alu_result_mem[29]_i_1/O
                         net (fo=5, routed)           1.636    13.169    cpu/id_ex/alu_result[29]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.152    13.321 r  cpu/id_ex/pc[31]_i_20/O
                         net (fo=1, routed)           0.719    14.040    cpu/id_ex/pc[31]_i_20_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I2_O)        0.326    14.366 r  cpu/id_ex/pc[31]_i_17/O
                         net (fo=4, routed)           1.089    15.455    cpu/id_ex/pc[31]_i_17_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.124    15.579 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=56, routed)          2.832    18.411    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I3_O)        0.124    18.535 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384/O
                         net (fo=1, routed)           0.721    19.256    cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.124    19.380 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.200    20.580    pdu/hexplay_en_OBUF[6]_inst_i_13_1
    SLICE_X13Y119        LUT6 (Prop_lut6_I3_O)        0.124    20.704 r  pdu/hexplay_en_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           1.209    21.913    pdu/data5[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    22.037 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    22.037    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    22.254 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.147    23.401    pdu/d[2]
    SLICE_X6Y113         LUT4 (Prop_lut4_I3_O)        0.299    23.700 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.469    26.169    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    29.706 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.706    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.516ns  (logic 7.980ns (27.037%)  route 21.536ns (72.963%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT2=2 LUT4=2 LUT5=1 LUT6=10 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[2]/C
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[2]/Q
                         net (fo=5, routed)           0.989     1.445    cpu/ex_mem/wb_src_mem_reg[4]_0[2]
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.124     1.569 f  cpu/ex_mem/i__carry_i_11/O
                         net (fo=1, routed)           0.803     2.372    cpu/ex_mem/i__carry_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.496 f  cpu/ex_mem/i__carry_i_9/O
                         net (fo=93, routed)          4.075     6.571    cpu/id_ex/ForwardA18_out
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124     6.695 r  cpu/id_ex/alu_result_mem[25]_i_2/O
                         net (fo=2, routed)           1.094     7.790    cpu/id_ex/alu_result_mem[25]_i_2_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.914 r  cpu/id_ex/i__carry__5_i_3/O
                         net (fo=2, routed)           0.802     8.716    cpu/id_ex/alu_op1[25]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  cpu/id_ex/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000     8.840    cpu/alu/alu_result_mem[24]_i_5_0[1]
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.390 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.390    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  cpu/alu/_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.562    10.286    cpu/alu/p_0_in__0[29]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.295    10.581 r  cpu/alu/alu_result_mem[29]_i_5/O
                         net (fo=1, routed)           0.624    11.205    cpu/id_ex/alu_result_mem_reg[29]
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.328    11.533 r  cpu/id_ex/alu_result_mem[29]_i_1/O
                         net (fo=5, routed)           1.636    13.169    cpu/id_ex/alu_result[29]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.152    13.321 r  cpu/id_ex/pc[31]_i_20/O
                         net (fo=1, routed)           0.719    14.040    cpu/id_ex/pc[31]_i_20_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I2_O)        0.326    14.366 r  cpu/id_ex/pc[31]_i_17/O
                         net (fo=4, routed)           1.089    15.455    cpu/id_ex/pc[31]_i_17_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.124    15.579 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=56, routed)          2.832    18.411    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I3_O)        0.124    18.535 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384/O
                         net (fo=1, routed)           0.721    19.256    cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.124    19.380 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.200    20.580    pdu/hexplay_en_OBUF[6]_inst_i_13_1
    SLICE_X13Y119        LUT6 (Prop_lut6_I3_O)        0.124    20.704 r  pdu/hexplay_en_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           1.209    21.913    pdu/data5[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    22.037 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    22.037    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    22.254 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.315    23.569    pdu/d[2]
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.329    23.898 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.865    25.763    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    29.516 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.516    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.458ns  (logic 7.690ns (26.105%)  route 21.768ns (73.895%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT2=2 LUT4=2 LUT5=1 LUT6=10 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[2]/C
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[2]/Q
                         net (fo=5, routed)           0.989     1.445    cpu/ex_mem/wb_src_mem_reg[4]_0[2]
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.124     1.569 f  cpu/ex_mem/i__carry_i_11/O
                         net (fo=1, routed)           0.803     2.372    cpu/ex_mem/i__carry_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.496 f  cpu/ex_mem/i__carry_i_9/O
                         net (fo=93, routed)          4.075     6.571    cpu/id_ex/ForwardA18_out
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124     6.695 r  cpu/id_ex/alu_result_mem[25]_i_2/O
                         net (fo=2, routed)           1.094     7.790    cpu/id_ex/alu_result_mem[25]_i_2_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.914 r  cpu/id_ex/i__carry__5_i_3/O
                         net (fo=2, routed)           0.802     8.716    cpu/id_ex/alu_op1[25]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  cpu/id_ex/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000     8.840    cpu/alu/alu_result_mem[24]_i_5_0[1]
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.390 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.390    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  cpu/alu/_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.562    10.286    cpu/alu/p_0_in__0[29]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.295    10.581 r  cpu/alu/alu_result_mem[29]_i_5/O
                         net (fo=1, routed)           0.624    11.205    cpu/id_ex/alu_result_mem_reg[29]
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.328    11.533 r  cpu/id_ex/alu_result_mem[29]_i_1/O
                         net (fo=5, routed)           1.636    13.169    cpu/id_ex/alu_result[29]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.152    13.321 r  cpu/id_ex/pc[31]_i_20/O
                         net (fo=1, routed)           0.719    14.040    cpu/id_ex/pc[31]_i_20_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I2_O)        0.326    14.366 r  cpu/id_ex/pc[31]_i_17/O
                         net (fo=4, routed)           1.089    15.455    cpu/id_ex/pc[31]_i_17_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.124    15.579 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=56, routed)          2.832    18.411    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I3_O)        0.124    18.535 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384/O
                         net (fo=1, routed)           0.721    19.256    cpu/id_ex/hexplay_en_OBUF[6]_inst_i_384_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.124    19.380 r  cpu/id_ex/hexplay_en_OBUF[6]_inst_i_182/O
                         net (fo=1, routed)           1.200    20.580    pdu/hexplay_en_OBUF[6]_inst_i_13_1
    SLICE_X13Y119        LUT6 (Prop_lut6_I3_O)        0.124    20.704 r  pdu/hexplay_en_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           1.209    21.913    pdu/data5[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    22.037 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    22.037    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    22.254 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.315    23.569    pdu/d[2]
    SLICE_X5Y113         LUT4 (Prop_lut4_I1_O)        0.299    23.868 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.097    25.965    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    29.458 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.458    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.313ns  (logic 4.367ns (17.252%)  route 20.946ns (82.748%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[2]/C
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[2]/Q
                         net (fo=5, routed)           0.989     1.445    cpu/ex_mem/wb_src_mem_reg[4]_0[2]
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.124     1.569 f  cpu/ex_mem/i__carry_i_11/O
                         net (fo=1, routed)           0.803     2.372    cpu/ex_mem/i__carry_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.496 f  cpu/ex_mem/i__carry_i_9/O
                         net (fo=93, routed)          4.075     6.571    cpu/id_ex/ForwardA18_out
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124     6.695 r  cpu/id_ex/alu_result_mem[25]_i_2/O
                         net (fo=2, routed)           1.094     7.790    cpu/id_ex/alu_result_mem[25]_i_2_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.914 r  cpu/id_ex/i__carry__5_i_3/O
                         net (fo=2, routed)           0.802     8.716    cpu/id_ex/alu_op1[25]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  cpu/id_ex/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000     8.840    cpu/alu/alu_result_mem[24]_i_5_0[1]
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.390 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.390    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  cpu/alu/_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.562    10.286    cpu/alu/p_0_in__0[29]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.295    10.581 r  cpu/alu/alu_result_mem[29]_i_5/O
                         net (fo=1, routed)           0.624    11.205    cpu/id_ex/alu_result_mem_reg[29]
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.328    11.533 r  cpu/id_ex/alu_result_mem[29]_i_1/O
                         net (fo=5, routed)           1.636    13.169    cpu/id_ex/alu_result[29]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.152    13.321 r  cpu/id_ex/pc[31]_i_20/O
                         net (fo=1, routed)           0.719    14.040    cpu/id_ex/pc[31]_i_20_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I2_O)        0.326    14.366 r  cpu/id_ex/pc[31]_i_17/O
                         net (fo=4, routed)           1.217    15.583    cpu/id_ex/pc[31]_i_17_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.124    15.707 f  cpu/id_ex/pc[31]_i_11/O
                         net (fo=64, routed)          1.566    17.272    cpu/id_ex/predict_failed
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124    17.396 r  cpu/id_ex/pc[2]_i_2/O
                         net (fo=2, routed)           0.956    18.353    cpu/id_ex/pc[2]_i_2_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.124    18.477 r  cpu/id_ex/pc[2]_i_1/O
                         net (fo=3, routed)           0.990    19.467    cpu/id_ex/jalr_ex_reg_0[2]
    SLICE_X3Y99          LUT3 (Prop_lut3_I0_O)        0.124    19.591 r  cpu/id_ex/inst_mem_i_8/O
                         net (fo=128, routed)         3.933    23.524    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A0
    SLICE_X2Y93          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    23.648 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    23.648    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OD
    SLICE_X2Y93          MUXF7 (Prop_muxf7_I0_O)      0.241    23.889 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    23.889    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O0
    SLICE_X2Y93          MUXF8 (Prop_muxf8_I0_O)      0.098    23.987 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.979    24.966    cpu/inst_mem/inst[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.347    25.313 r  cpu/inst_mem/inst_id[3]_i_1/O
                         net (fo=1, routed)           0.000    25.313    cpu/if_id/D[3]
    SLICE_X4Y96          FDCE                                         r  cpu/if_id/inst_id_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.246ns  (logic 4.365ns (17.290%)  route 20.881ns (82.710%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[2]/C
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[2]/Q
                         net (fo=5, routed)           0.989     1.445    cpu/ex_mem/wb_src_mem_reg[4]_0[2]
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.124     1.569 f  cpu/ex_mem/i__carry_i_11/O
                         net (fo=1, routed)           0.803     2.372    cpu/ex_mem/i__carry_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.496 f  cpu/ex_mem/i__carry_i_9/O
                         net (fo=93, routed)          4.075     6.571    cpu/id_ex/ForwardA18_out
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124     6.695 r  cpu/id_ex/alu_result_mem[25]_i_2/O
                         net (fo=2, routed)           1.094     7.790    cpu/id_ex/alu_result_mem[25]_i_2_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.914 r  cpu/id_ex/i__carry__5_i_3/O
                         net (fo=2, routed)           0.802     8.716    cpu/id_ex/alu_op1[25]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  cpu/id_ex/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000     8.840    cpu/alu/alu_result_mem[24]_i_5_0[1]
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.390 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.390    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  cpu/alu/_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.562    10.286    cpu/alu/p_0_in__0[29]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.295    10.581 r  cpu/alu/alu_result_mem[29]_i_5/O
                         net (fo=1, routed)           0.624    11.205    cpu/id_ex/alu_result_mem_reg[29]
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.328    11.533 r  cpu/id_ex/alu_result_mem[29]_i_1/O
                         net (fo=5, routed)           1.636    13.169    cpu/id_ex/alu_result[29]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.152    13.321 r  cpu/id_ex/pc[31]_i_20/O
                         net (fo=1, routed)           0.719    14.040    cpu/id_ex/pc[31]_i_20_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I2_O)        0.326    14.366 r  cpu/id_ex/pc[31]_i_17/O
                         net (fo=4, routed)           1.217    15.583    cpu/id_ex/pc[31]_i_17_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.124    15.707 f  cpu/id_ex/pc[31]_i_11/O
                         net (fo=64, routed)          1.566    17.272    cpu/id_ex/predict_failed
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124    17.396 r  cpu/id_ex/pc[2]_i_2/O
                         net (fo=2, routed)           0.956    18.353    cpu/id_ex/pc[2]_i_2_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.124    18.477 r  cpu/id_ex/pc[2]_i_1/O
                         net (fo=3, routed)           0.990    19.467    cpu/id_ex/jalr_ex_reg_0[2]
    SLICE_X3Y99          LUT3 (Prop_lut3_I0_O)        0.124    19.591 r  cpu/id_ex/inst_mem_i_8/O
                         net (fo=128, routed)         3.498    23.089    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/A0
    SLICE_X8Y93          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    23.213 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000    23.213    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/OD
    SLICE_X8Y93          MUXF7 (Prop_muxf7_I0_O)      0.241    23.454 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000    23.454    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/O0
    SLICE_X8Y93          MUXF8 (Prop_muxf8_I0_O)      0.098    23.552 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/F8/O
                         net (fo=1, routed)           0.727    24.279    cpu/inst_mem/inst[21]
    SLICE_X11Y93         LUT2 (Prop_lut2_I0_O)        0.345    24.624 r  cpu/inst_mem/inst_id[21]_i_1/O
                         net (fo=1, routed)           0.623    25.246    cpu/if_id/D[21]
    SLICE_X11Y93         FDCE                                         r  cpu/if_id/inst_id_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.244ns  (logic 4.521ns (17.909%)  route 20.723ns (82.091%))
  Logic Levels:           20  (CARRY4=2 FDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[2]/C
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[2]/Q
                         net (fo=5, routed)           0.989     1.445    cpu/ex_mem/wb_src_mem_reg[4]_0[2]
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.124     1.569 f  cpu/ex_mem/i__carry_i_11/O
                         net (fo=1, routed)           0.803     2.372    cpu/ex_mem/i__carry_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.496 f  cpu/ex_mem/i__carry_i_9/O
                         net (fo=93, routed)          4.075     6.571    cpu/id_ex/ForwardA18_out
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124     6.695 r  cpu/id_ex/alu_result_mem[25]_i_2/O
                         net (fo=2, routed)           1.094     7.790    cpu/id_ex/alu_result_mem[25]_i_2_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.914 r  cpu/id_ex/i__carry__5_i_3/O
                         net (fo=2, routed)           0.802     8.716    cpu/id_ex/alu_op1[25]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  cpu/id_ex/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000     8.840    cpu/alu/alu_result_mem[24]_i_5_0[1]
    SLICE_X11Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.390 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.390    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  cpu/alu/_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.562    10.286    cpu/alu/p_0_in__0[29]
    SLICE_X10Y118        LUT2 (Prop_lut2_I0_O)        0.295    10.581 r  cpu/alu/alu_result_mem[29]_i_5/O
                         net (fo=1, routed)           0.624    11.205    cpu/id_ex/alu_result_mem_reg[29]
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.328    11.533 r  cpu/id_ex/alu_result_mem[29]_i_1/O
                         net (fo=5, routed)           1.636    13.169    cpu/id_ex/alu_result[29]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.152    13.321 r  cpu/id_ex/pc[31]_i_20/O
                         net (fo=1, routed)           0.719    14.040    cpu/id_ex/pc[31]_i_20_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I2_O)        0.326    14.366 r  cpu/id_ex/pc[31]_i_17/O
                         net (fo=4, routed)           1.089    15.455    cpu/id_ex/pc[31]_i_17_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.124    15.579 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=56, routed)          2.342    17.921    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I1_O)        0.124    18.045 r  cpu/id_ex/pc[3]_i_2/O
                         net (fo=2, routed)           0.962    19.007    cpu/id_ex/pc[3]_i_2_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124    19.131 r  cpu/id_ex/pc[3]_i_1/O
                         net (fo=3, routed)           0.842    19.972    cpu/id_ex/jalr_ex_reg_0[3]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.124    20.096 r  cpu/id_ex/inst_mem_i_7/O
                         net (fo=128, routed)         2.811    22.908    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/A1
    SLICE_X2Y91          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317    23.225 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.225    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/OA
    SLICE_X2Y91          MUXF7 (Prop_muxf7_I1_O)      0.214    23.439 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/F7.A/O
                         net (fo=1, routed)           0.000    23.439    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/O1
    SLICE_X2Y91          MUXF8 (Prop_muxf8_I1_O)      0.088    23.527 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/F8/O
                         net (fo=1, routed)           0.801    24.328    cpu/inst_mem/inst[17]
    SLICE_X4Y93          LUT2 (Prop_lut2_I0_O)        0.345    24.673 r  cpu/inst_mem/inst_id[17]_i_1/O
                         net (fo=1, routed)           0.572    25.244    cpu/if_id/D[17]
    SLICE_X4Y93          FDCE                                         r  cpu/if_id/inst_id_reg[17]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[1]/C
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[1]/Q
                         net (fo=1, routed)           0.056     0.197    cpu/mem_wb/pc_add_4_wb_reg[31]_0[1]
    SLICE_X3Y96          FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[24]/C
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cpu/if_id/pc_add_4_d_reg[24]/Q
                         net (fo=1, routed)           0.059     0.207    cpu/id_ex/pc_add_4_ex_reg[31]_1[24]
    SLICE_X3Y118         FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/alu_result_mem_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/DP.HIGH/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.128ns (58.523%)  route 0.091ns (41.477%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE                         0.000     0.000 r  cpu/ex_mem/alu_result_mem_reg[8]/C
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/alu_result_mem_reg[8]/Q
                         net (fo=325, routed)         0.091     0.219    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/A6
    SLICE_X6Y106         RAMD64E                                      r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/DP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/alu_result_mem_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/DP.LOW/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.128ns (58.523%)  route 0.091ns (41.477%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE                         0.000     0.000 r  cpu/ex_mem/alu_result_mem_reg[8]/C
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/alu_result_mem_reg[8]/Q
                         net (fo=325, routed)         0.091     0.219    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/A6
    SLICE_X6Y106         RAMD64E                                      r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/DP.LOW/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/alu_result_mem_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/SP.HIGH/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.128ns (58.523%)  route 0.091ns (41.477%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE                         0.000     0.000 r  cpu/ex_mem/alu_result_mem_reg[8]/C
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/alu_result_mem_reg[8]/Q
                         net (fo=325, routed)         0.091     0.219    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/A6
    SLICE_X6Y106         RAMD64E                                      r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/SP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/alu_result_mem_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/SP.LOW/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.128ns (58.523%)  route 0.091ns (41.477%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE                         0.000     0.000 r  cpu/ex_mem/alu_result_mem_reg[8]/C
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/alu_result_mem_reg[8]/Q
                         net (fo=325, routed)         0.091     0.219    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/A6
    SLICE_X6Y106         RAMD64E                                      r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/SP.LOW/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.929%)  route 0.087ns (38.071%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[19]/C
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/if_id/pc_add_4_d_reg[19]/Q
                         net (fo=1, routed)           0.087     0.228    cpu/id_ex/pc_add_4_ex_reg[31]_1[19]
    SLICE_X1Y112         FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.639%)  route 0.120ns (48.361%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[8]/C
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/if_id/pc_add_4_d_reg[8]/Q
                         net (fo=1, routed)           0.120     0.248    cpu/id_ex/pc_add_4_ex_reg[31]_1[8]
    SLICE_X4Y103         FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[9]/C
    SLICE_X7Y104         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[9]/Q
                         net (fo=1, routed)           0.110     0.251    cpu/mem_wb/pc_add_4_wb_reg[31]_0[9]
    SLICE_X7Y104         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[27]/C
    SLICE_X5Y119         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[27]/Q
                         net (fo=1, routed)           0.110     0.251    cpu/mem_wb/pc_add_imm_wb_reg[31]_0[27]
    SLICE_X5Y119         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.259ns  (logic 5.464ns (24.550%)  route 16.794ns (75.450%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.227    pdu/clk_IBUF_BUFG
    SLICE_X14Y113        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDCE (Prop_fdce_C_Q)         0.478     5.705 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         5.484    11.189    pdu/dpra[2]
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.295    11.484 r  pdu/hexplay_en_OBUF[6]_inst_i_516/O
                         net (fo=1, routed)           0.162    11.646    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_338
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.124    11.770 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_408/O
                         net (fo=32, routed)          2.558    14.328    cpu/regs/rd22
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.452 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           1.542    15.994    pdu/rf_data[18]
    SLICE_X7Y114         LUT5 (Prop_lut5_I1_O)        0.124    16.118 r  pdu/hexplay_en_OBUF[6]_inst_i_190/O
                         net (fo=1, routed)           0.797    16.915    pdu/hexplay_en_OBUF[6]_inst_i_190_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I0_O)        0.124    17.039 r  pdu/hexplay_en_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.156    18.195    pdu/data4[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.319 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    18.319    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    18.536 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.314    19.849    pdu/d[2]
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.299    20.148 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.782    23.930    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    27.486 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.486    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.246ns  (logic 5.700ns (25.621%)  route 16.547ns (74.379%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.227    pdu/clk_IBUF_BUFG
    SLICE_X14Y113        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDCE (Prop_fdce_C_Q)         0.478     5.705 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         5.484    11.189    pdu/dpra[2]
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.295    11.484 r  pdu/hexplay_en_OBUF[6]_inst_i_516/O
                         net (fo=1, routed)           0.162    11.646    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_338
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.124    11.770 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_408/O
                         net (fo=32, routed)          2.558    14.328    cpu/regs/rd22
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.452 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           1.542    15.994    pdu/rf_data[18]
    SLICE_X7Y114         LUT5 (Prop_lut5_I1_O)        0.124    16.118 r  pdu/hexplay_en_OBUF[6]_inst_i_190/O
                         net (fo=1, routed)           0.797    16.915    pdu/hexplay_en_OBUF[6]_inst_i_190_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I0_O)        0.124    17.039 r  pdu/hexplay_en_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.156    18.195    pdu/data4[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.319 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    18.319    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    18.536 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.315    19.850    pdu/d[2]
    SLICE_X5Y113         LUT4 (Prop_lut4_I1_O)        0.327    20.177 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.533    23.711    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    27.474 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.474    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.803ns  (logic 5.679ns (26.044%)  route 16.125ns (73.956%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.227    pdu/clk_IBUF_BUFG
    SLICE_X14Y113        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDCE (Prop_fdce_C_Q)         0.478     5.705 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         5.484    11.189    pdu/dpra[2]
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.295    11.484 r  pdu/hexplay_en_OBUF[6]_inst_i_516/O
                         net (fo=1, routed)           0.162    11.646    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_338
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.124    11.770 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_408/O
                         net (fo=32, routed)          2.558    14.328    cpu/regs/rd22
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.452 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           1.542    15.994    pdu/rf_data[18]
    SLICE_X7Y114         LUT5 (Prop_lut5_I1_O)        0.124    16.118 r  pdu/hexplay_en_OBUF[6]_inst_i_190/O
                         net (fo=1, routed)           0.797    16.915    pdu/hexplay_en_OBUF[6]_inst_i_190_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I0_O)        0.124    17.039 r  pdu/hexplay_en_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.156    18.195    pdu/data4[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.319 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    18.319    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    18.536 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.314    19.849    pdu/d[2]
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.327    20.176 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.113    23.289    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    27.031 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    27.031    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.641ns  (logic 5.486ns (25.350%)  route 16.155ns (74.650%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.227    pdu/clk_IBUF_BUFG
    SLICE_X14Y113        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDCE (Prop_fdce_C_Q)         0.478     5.705 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         5.484    11.189    pdu/dpra[2]
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.295    11.484 r  pdu/hexplay_en_OBUF[6]_inst_i_516/O
                         net (fo=1, routed)           0.162    11.646    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_338
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.124    11.770 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_408/O
                         net (fo=32, routed)          2.558    14.328    cpu/regs/rd22
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.452 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           1.542    15.994    pdu/rf_data[18]
    SLICE_X7Y114         LUT5 (Prop_lut5_I1_O)        0.124    16.118 r  pdu/hexplay_en_OBUF[6]_inst_i_190/O
                         net (fo=1, routed)           0.797    16.915    pdu/hexplay_en_OBUF[6]_inst_i_190_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I0_O)        0.124    17.039 r  pdu/hexplay_en_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.156    18.195    pdu/data4[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.319 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    18.319    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    18.536 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.315    19.850    pdu/d[2]
    SLICE_X5Y113         LUT4 (Prop_lut4_I0_O)        0.299    20.149 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.142    23.291    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    26.868 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.868    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.760ns  (logic 5.446ns (26.234%)  route 15.314ns (73.766%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.227    pdu/clk_IBUF_BUFG
    SLICE_X14Y113        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDCE (Prop_fdce_C_Q)         0.478     5.705 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         5.484    11.189    pdu/dpra[2]
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.295    11.484 r  pdu/hexplay_en_OBUF[6]_inst_i_516/O
                         net (fo=1, routed)           0.162    11.646    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_338
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.124    11.770 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_408/O
                         net (fo=32, routed)          2.558    14.328    cpu/regs/rd22
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.452 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           1.542    15.994    pdu/rf_data[18]
    SLICE_X7Y114         LUT5 (Prop_lut5_I1_O)        0.124    16.118 r  pdu/hexplay_en_OBUF[6]_inst_i_190/O
                         net (fo=1, routed)           0.797    16.915    pdu/hexplay_en_OBUF[6]_inst_i_190_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I0_O)        0.124    17.039 r  pdu/hexplay_en_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.156    18.195    pdu/data4[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.319 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    18.319    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    18.536 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.147    19.683    pdu/d[2]
    SLICE_X6Y113         LUT4 (Prop_lut4_I3_O)        0.299    19.982 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.469    22.450    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    25.988 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.988    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.571ns  (logic 5.692ns (27.671%)  route 14.879ns (72.329%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.227    pdu/clk_IBUF_BUFG
    SLICE_X14Y113        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDCE (Prop_fdce_C_Q)         0.478     5.705 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         5.484    11.189    pdu/dpra[2]
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.295    11.484 r  pdu/hexplay_en_OBUF[6]_inst_i_516/O
                         net (fo=1, routed)           0.162    11.646    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_338
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.124    11.770 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_408/O
                         net (fo=32, routed)          2.558    14.328    cpu/regs/rd22
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.452 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           1.542    15.994    pdu/rf_data[18]
    SLICE_X7Y114         LUT5 (Prop_lut5_I1_O)        0.124    16.118 r  pdu/hexplay_en_OBUF[6]_inst_i_190/O
                         net (fo=1, routed)           0.797    16.915    pdu/hexplay_en_OBUF[6]_inst_i_190_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I0_O)        0.124    17.039 r  pdu/hexplay_en_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.156    18.195    pdu/data4[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.319 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    18.319    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    18.536 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.315    19.850    pdu/d[2]
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.329    20.179 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.865    22.045    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    25.798 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.798    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.512ns  (logic 5.402ns (26.336%)  route 15.110ns (73.664%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.227    pdu/clk_IBUF_BUFG
    SLICE_X14Y113        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDCE (Prop_fdce_C_Q)         0.478     5.705 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         5.484    11.189    pdu/dpra[2]
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.295    11.484 r  pdu/hexplay_en_OBUF[6]_inst_i_516/O
                         net (fo=1, routed)           0.162    11.646    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_338
    SLICE_X32Y96         LUT6 (Prop_lut6_I3_O)        0.124    11.770 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_408/O
                         net (fo=32, routed)          2.558    14.328    cpu/regs/rd22
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.452 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           1.542    15.994    pdu/rf_data[18]
    SLICE_X7Y114         LUT5 (Prop_lut5_I1_O)        0.124    16.118 r  pdu/hexplay_en_OBUF[6]_inst_i_190/O
                         net (fo=1, routed)           0.797    16.915    pdu/hexplay_en_OBUF[6]_inst_i_190_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I0_O)        0.124    17.039 r  pdu/hexplay_en_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.156    18.195    pdu/data4[2]
    SLICE_X7Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.319 r  pdu/hexplay_en_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    18.319    pdu/hexplay_en_OBUF[6]_inst_i_13_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I1_O)      0.217    18.536 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.315    19.850    pdu/d[2]
    SLICE_X5Y113         LUT4 (Prop_lut4_I1_O)        0.299    20.149 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.097    22.246    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    25.739 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.739    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 4.133ns (41.922%)  route 5.725ns (58.078%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.228    pdu/clk_IBUF_BUFG
    SLICE_X13Y112        FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  pdu/check_r_reg[1]/Q
                         net (fo=43, routed)          3.329     9.014    pdu/led_OBUF[6]
    SLICE_X15Y102        LUT5 (Prop_lut5_I3_O)        0.124     9.138 r  pdu/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.396    11.534    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.086 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.086    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_al_plr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.778ns  (logic 4.314ns (44.124%)  route 5.463ns (55.876%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.703     5.305    pdu/clk_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.478     5.783 r  pdu/cnt_al_plr_reg[1]/Q
                         net (fo=163, routed)         3.548     9.331    pdu/cnt_al_plr_reg[1]_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.301     9.632 r  pdu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.916    11.548    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    15.083 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.083    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_al_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.571ns  (logic 4.162ns (43.490%)  route 5.408ns (56.510%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.703     5.305    pdu/clk_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 r  pdu/cnt_al_plr_reg[0]/Q
                         net (fo=143, routed)         3.108     8.932    pdu/cnt_al_plr_reg[0]_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.124     9.056 r  pdu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.300    11.356    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    14.876 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.876    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.186ns (37.142%)  route 0.315ns (62.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.575     1.494    pdu/clk_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.315     1.950    cpu/ex_mem/mem_rd_reg_reg[4][1]
    SLICE_X13Y97         LUT4 (Prop_lut4_I1_O)        0.045     1.995 r  cpu/ex_mem/mem_rd_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.995    cpu/mem_wb/mem_rd_reg_reg[31]_1[1]
    SLICE_X13Y97         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.186ns (36.379%)  route 0.325ns (63.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.575     1.494    pdu/clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  pdu/in_r_reg[2]/Q
                         net (fo=2, routed)           0.325     1.961    cpu/ex_mem/mem_rd_reg_reg[4][2]
    SLICE_X15Y97         LUT4 (Prop_lut4_I1_O)        0.045     2.006 r  cpu/ex_mem/mem_rd_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.006    cpu/mem_wb/mem_rd_reg_reg[31]_1[2]
    SLICE_X15Y97         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.231ns (39.856%)  route 0.349ns (60.144%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.569     1.488    pdu/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.111     1.740    cpu/ex_mem/valid_r
    SLICE_X15Y105        LUT6 (Prop_lut6_I4_O)        0.045     1.785 r  cpu/ex_mem/mem_rd_reg[0]_i_2/O
                         net (fo=1, routed)           0.238     2.023    cpu/ex_mem/io_din[0]
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.045     2.068 r  cpu/ex_mem/mem_rd_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.068    cpu/mem_wb/mem_rd_reg_reg[31]_1[0]
    SLICE_X13Y97         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.186ns (32.256%)  route 0.391ns (67.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.575     1.494    pdu/clk_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  pdu/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  pdu/in_r_reg[3]/Q
                         net (fo=2, routed)           0.391     2.026    cpu/ex_mem/mem_rd_reg_reg[4][3]
    SLICE_X15Y97         LUT4 (Prop_lut4_I1_O)        0.045     2.071 r  cpu/ex_mem/mem_rd_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.071    cpu/mem_wb/mem_rd_reg_reg[31]_1[3]
    SLICE_X15Y97         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.816ns  (logic 0.186ns (22.800%)  route 0.630ns (77.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.575     1.494    pdu/clk_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  pdu/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  pdu/in_r_reg[4]/Q
                         net (fo=2, routed)           0.290     1.925    cpu/ex_mem/mem_rd_reg_reg[4][4]
    SLICE_X13Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.970 r  cpu/ex_mem/mem_rd_reg[4]_i_1/O
                         net (fo=1, routed)           0.340     2.310    cpu/mem_wb/mem_rd_reg_reg[31]_1[4]
    SLICE_X13Y95         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.439ns (70.110%)  route 0.613ns (29.890%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.514    pdu/clk_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  pdu/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  pdu/cnt_reg[19]/Q
                         net (fo=13, routed)          0.270     1.925    pdu/an[2]
    SLICE_X5Y112         LUT3 (Prop_lut3_I2_O)        0.045     1.970 r  pdu/hexplay_se_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.344     2.314    hexplay_se_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.567 r  hexplay_se_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.567    hexplay_se[3]
    J14                                                               r  hexplay_se[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.422ns (66.601%)  route 0.713ns (33.399%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.514    pdu/clk_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  pdu/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  pdu/cnt_reg[17]/Q
                         net (fo=17, routed)          0.290     1.945    pdu/an[0]
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.045     1.990 r  pdu/hexplay_se_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.423     2.414    hexplay_se_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.650 r  hexplay_se_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.650    hexplay_se[1]
    J18                                                               r  hexplay_se[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.422ns (66.411%)  route 0.719ns (33.589%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.514    pdu/clk_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  pdu/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  pdu/cnt_reg[19]/Q
                         net (fo=13, routed)          0.314     1.969    pdu/an[2]
    SLICE_X7Y108         LUT3 (Prop_lut3_I2_O)        0.045     2.014 r  pdu/hexplay_se_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.420    hexplay_se_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.656 r  hexplay_se_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.656    hexplay_se[0]
    J17                                                               r  hexplay_se[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.422ns (65.350%)  route 0.754ns (34.650%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.576     1.495    pdu/clk_IBUF_BUFG
    SLICE_X11Y98         FDPE                                         r  pdu/out0_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  pdu/out0_r_reg[1]/Q
                         net (fo=1, routed)           0.282     1.919    pdu/out0_r_reg_n_0_[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.045     1.964 r  pdu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.472     2.435    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.671 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.671    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.437ns (64.001%)  route 0.808ns (35.999%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.576     1.495    pdu/clk_IBUF_BUFG
    SLICE_X11Y98         FDPE                                         r  pdu/out0_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  pdu/out0_r_reg[3]/Q
                         net (fo=1, routed)           0.122     1.758    pdu/out0_r_reg_n_0_[3]
    SLICE_X10Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.803 r  pdu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.686     2.490    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.741 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.741    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out0_r_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.603ns  (logic 1.508ns (10.326%)  route 13.096ns (89.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1694, routed)       13.096    14.603    pdu/sw_IBUF[7]
    SLICE_X28Y98         FDPE                                         f  pdu/out0_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.522     4.945    pdu/clk_IBUF_BUFG
    SLICE_X28Y98         FDPE                                         r  pdu/out0_r_reg[2]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.301ns  (logic 1.508ns (12.259%)  route 10.793ns (87.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1694, routed)       10.793    12.301    pdu/sw_IBUF[7]
    SLICE_X28Y100        FDCE                                         f  pdu/out1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.928    pdu/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  pdu/out1_r_reg[2]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.301ns  (logic 1.508ns (12.259%)  route 10.793ns (87.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1694, routed)       10.793    12.301    pdu/sw_IBUF[7]
    SLICE_X28Y100        FDPE                                         f  pdu/out1_r_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.928    pdu/clk_IBUF_BUFG
    SLICE_X28Y100        FDPE                                         r  pdu/out1_r_reg[6]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.301ns  (logic 1.508ns (12.259%)  route 10.793ns (87.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1694, routed)       10.793    12.301    pdu/sw_IBUF[7]
    SLICE_X28Y100        FDCE                                         f  pdu/out1_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.928    pdu/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  pdu/out1_r_reg[8]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[9]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.301ns  (logic 1.508ns (12.259%)  route 10.793ns (87.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1694, routed)       10.793    12.301    pdu/sw_IBUF[7]
    SLICE_X28Y100        FDPE                                         f  pdu/out1_r_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.928    pdu/clk_IBUF_BUFG
    SLICE_X28Y100        FDPE                                         r  pdu/out1_r_reg[9]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[12]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.641ns  (logic 1.508ns (12.953%)  route 10.133ns (87.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1694, routed)       10.133    11.641    pdu/sw_IBUF[7]
    SLICE_X28Y104        FDPE                                         f  pdu/out1_r_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.927    pdu/clk_IBUF_BUFG
    SLICE_X28Y104        FDPE                                         r  pdu/out1_r_reg[12]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.641ns  (logic 1.508ns (12.953%)  route 10.133ns (87.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1694, routed)       10.133    11.641    pdu/sw_IBUF[7]
    SLICE_X28Y104        FDCE                                         f  pdu/out1_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.927    pdu/clk_IBUF_BUFG
    SLICE_X28Y104        FDCE                                         r  pdu/out1_r_reg[13]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/ready_r_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.788ns  (logic 1.508ns (17.159%)  route 7.280ns (82.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1694, routed)        7.280     8.788    pdu/sw_IBUF[7]
    SLICE_X14Y94         FDPE                                         f  pdu/ready_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.524     4.947    pdu/clk_IBUF_BUFG
    SLICE_X14Y94         FDPE                                         r  pdu/ready_r_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.499ns  (logic 1.508ns (17.743%)  route 6.991ns (82.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1694, routed)        6.991     8.499    pdu/sw_IBUF[7]
    SLICE_X13Y96         FDCE                                         f  pdu/out1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.524     4.947    pdu/clk_IBUF_BUFG
    SLICE_X13Y96         FDCE                                         r  pdu/out1_r_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.499ns  (logic 1.508ns (17.743%)  route 6.991ns (82.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1694, routed)        6.991     8.499    pdu/sw_IBUF[7]
    SLICE_X13Y96         FDCE                                         f  pdu/out1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.524     4.947    pdu/clk_IBUF_BUFG
    SLICE_X13Y96         FDCE                                         r  pdu/out1_r_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.633%)  route 0.137ns (49.367%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[25]/C
    SLICE_X15Y115        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[25]/Q
                         net (fo=10, routed)          0.137     0.278    pdu/D[25]
    SLICE_X15Y114        FDPE                                         r  pdu/out1_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X15Y114        FDPE                                         r  pdu/out1_r_reg[25]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out0_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.900%)  route 0.142ns (50.100%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[2]/C
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[2]/Q
                         net (fo=11, routed)          0.142     0.283    pdu/D[2]
    SLICE_X28Y98         FDPE                                         r  pdu/out0_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.843     2.008    pdu/clk_IBUF_BUFG
    SLICE_X28Y98         FDPE                                         r  pdu/out0_r_reg[2]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out0_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.034%)  route 0.145ns (46.966%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[4]/C
    SLICE_X10Y98         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_mem/b_mem_reg[4]/Q
                         net (fo=11, routed)          0.145     0.309    pdu/D[4]
    SLICE_X11Y98         FDPE                                         r  pdu/out0_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.847     2.012    pdu/clk_IBUF_BUFG
    SLICE_X11Y98         FDPE                                         r  pdu/out0_r_reg[4]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.451%)  route 0.191ns (57.549%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[29]/C
    SLICE_X9Y117         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[29]/Q
                         net (fo=10, routed)          0.191     0.332    pdu/D[29]
    SLICE_X9Y115         FDCE                                         r  pdu/out1_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X9Y115         FDCE                                         r  pdu/out1_r_reg[29]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.972%)  route 0.195ns (58.028%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[2]/C
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[2]/Q
                         net (fo=11, routed)          0.195     0.336    pdu/D[2]
    SLICE_X28Y100        FDCE                                         r  pdu/out1_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  pdu/out1_r_reg[2]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.677%)  route 0.197ns (58.323%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[5]/C
    SLICE_X11Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[5]/Q
                         net (fo=10, routed)          0.197     0.338    pdu/D[5]
    SLICE_X15Y102        FDPE                                         r  pdu/out1_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.841     2.006    pdu/clk_IBUF_BUFG
    SLICE_X15Y102        FDPE                                         r  pdu/out1_r_reg[5]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.845%)  route 0.204ns (59.155%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[31]/C
    SLICE_X9Y113         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[31]/Q
                         net (fo=10, routed)          0.204     0.345    pdu/D[31]
    SLICE_X9Y116         FDCE                                         r  pdu/out1_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.833     1.998    pdu/clk_IBUF_BUFG
    SLICE_X9Y116         FDCE                                         r  pdu/out1_r_reg[31]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.678%)  route 0.187ns (53.322%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[4]/C
    SLICE_X10Y98         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_mem/b_mem_reg[4]/Q
                         net (fo=11, routed)          0.187     0.351    pdu/D[4]
    SLICE_X11Y97         FDPE                                         r  pdu/out1_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.847     2.012    pdu/clk_IBUF_BUFG
    SLICE_X11Y97         FDPE                                         r  pdu/out1_r_reg[4]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.148ns (40.093%)  route 0.221ns (59.907%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[10]/C
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cpu/ex_mem/b_mem_reg[10]/Q
                         net (fo=10, routed)          0.221     0.369    pdu/D[10]
    SLICE_X9Y105         FDPE                                         r  pdu/out1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.840     2.005    pdu/clk_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  pdu/out1_r_reg[10]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.226%)  route 0.238ns (62.774%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[3]/C
    SLICE_X13Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[3]/Q
                         net (fo=11, routed)          0.238     0.379    pdu/D[3]
    SLICE_X13Y99         FDPE                                         r  pdu/out1_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.847     2.012    pdu/clk_IBUF_BUFG
    SLICE_X13Y99         FDPE                                         r  pdu/out1_r_reg[3]/C





