#####################  Adc_s32m276_lqfp64 Adc module  ##########################
#
# Adc.AdcConfigSet.AdcHwUnit.AdcChannel.AdcChannelName : List of Adc Physical Channels for all HW units
# Adc.AdcConfigSet.AdcHwUnit0.AdcChannel.AdcChannelName : List of Adc Physical Channels for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcChannel.AdcChannelName : List of Adc Physical Channels for Adc unit 1
# Adc.AdcConfigSet.AdcHwTrigSrc : List of trigger sources for HW triggering
# Adc.AdcConfigSet.BctuHwUnit.BctuTrigSrc : List of trigger sources in BCTU control mode
# Adc.AdcInterrupts:List of interrupts for which enable defines need to be generated.
# Adc.AdcConfigSet.BctuHwUnit.BctuResultFifo: Bctu result FIFO
# Adc.AdcConfigSet.BctuHwUnit.BctuDataDestination: Destination of the conversion data of BCTU
# Adc.AdcConfigSet.BctuHwUnit.BCTUFifo1Depth: Maximum BCTU Fifo1 Depth
# Adc.AdcConfigSet.BctuHwUnit.BCTUFifo2Depth: Maximum BCTU Fifo2 Depth
# Adc.AdcConfigSet.AdcHwUnit.AdcMaxResolution: Adc max resolution
# Adc.AdcConfigSet.AdcHwUnit.AdcMinResolution: Adc min resolution
# Adc.AdcConfigSet.AdcHwUnit : Number of ADC HW Unit
# Adc.AdcConfigSet.BctuHwUnit: Number of BCTU HW Unit
# Adc.AdcConfigSet.BctuHwUnit.AdcHwUnit.Offset.List: List of offset to map both bitfield and register of BCTU with corresponding ADC instance
# Adc.AdcConfigSet.BctuHwUnit0.AdcHwUnit.List: List of AdcHwUnit instances linked to BctuHwUnit0
# Adc.AdcConfigSet.BctuHwUnit0.AdcHwUnitCount: Number of ADC HW unit linked to BctuHwUnit0
# Adc.AdcNumCtuTriggerEvent: Number of BCTU Trigger Source
# Adc.AdcMaxCtuTriggerEventId: Maximum BCTU Trigger Source Number
# Adc.AdcDMAPresent : DMA Present
# Adc.BCTUNumberOfCmdListChan: Number of ADC channels in the BCTU command list
# Adc.AdcBCTUPresent: BCTU available
# Adc.AdcCTUPresent: CTU available
# Adc.AdcTempSensePresent: TempSense available
# Adc.AdcMulticoreSupportAvailable: AdcMulticoreSupport available
# Adc.AdcSetResolutionAvailable: Configurable resolution available
# Adc.AdcHasHighSpeedEnable: High speed conversion is available
# Adc.AdcHasExtTrig: Adc External Trigger is available
# Adc.AdcHasExtInjTrig: Adc External Injected Trigger is available
# Adc.AdcHasAuxExtTrig: Auxiliary External Trigger is available
# Adc.AdcClockDividerModuleAvailable: Clock divider module is not available
# Adc.AdcCalibrationAvailable: Calibration is available
# Adc.AdcPresamplingAvailable: Presampling is available
# Adc.AdcConvTimingAvailable: Conversion timing is available
# Adc.AdcAdcSarRegProtAvailable: Reg Prot available for ADCSAR
# Adc.AdcCtuRegProtAvailable: Reg Prot available for BCTU
# Adc.AdcDecodeDelayAvailable: Decode delay availble for BCTU
# Adc.AdcAveragingAvailable: Averaging available for BCTU
# Adc.AdcBCTUDynamicResolutionAvailable: BCTU dynamic resolution available
# Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfTHRHLReg:Number of THRHLR register
# Adc.AdcConfigSet.AdcHwUnit.AdcMaxClockPrescaler:Max ADC Clock Prescaler
# Adc.AdcDefaultSampleTime:Adc default sampling time
# Adc.AdcSTAW0RDefaultValue:Adc STAW0R self test threshold value - high and low value respectively.
# Adc.AdcSTAW1RDefaultValue:Adc STAW1R self test threshold value - low value only.
# Adc.AdcSTAW2RDefaultValue:Adc STAW2R self test threshold value - low value only.
# Adc.AdcSTAW4RDefaultValue:Adc STAW4R self test threshold value - high value only.
# Adc.AdcSTAW5RDefaultValue:Adc STAW5R self test threshold value - high value only.
# Adc.AdcConfigSet.AdcHwUnit0.AdcThrhlrRegisters: List of THRHLR register for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcThrhlrRegisters: List of THRHLR register for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit0.AdcPscrSupported: List of Presampling voltage selections supported for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcPscrSupported: List of Presampling voltage selections supported for Adc unit 1
# Adc.AdcConfigSet.AdcSar.HwUnitCount: Number of Adc Sar hardware units
# Adc.AdcConfigSet.AdcSar.NumGroupChan: Number of Group Channel
# Adc.AdcConfigSet.AdcSar.MaxHwChanCount: Max ADC channel id can be configured in CTU command
# Adc.AdcConfigSet.AdcSar.PresampleDVDDAVDDAvailable: DVDD and AVDD voltage references are available for presampling
# Adc.AdcConfigSet.AdcSar.MaxPhysicalChanIdx: Max physical channel index value
# Adc.ERR050473: Workaround for CT Configuration because common part between platforms
# Adc.AdcFirstChannelWorkaround: Workaround to fix incorrect result of first channel of injected conversion chain or CTU command list in SAF85XX
################################################################################

Adc.AdcConfigSet.AdcHwUnit.AdcChannel.AdcChannelName:P0_ChanNum0,P1_ChanNum1,P2_ChanNum2,P3_ChanNum3,P4_ChanNum4,P5_ChanNum5,P6_ChanNum6,P7_ChanNum7,S14_ChanNum38,S15_ChanNum39,BANDGAP_ChanNum48,TEMPSENSOR_OUTPUT_ChanNum49,ANAMUX_OUTPUT_ChanNum50,VREFL_ChanNum54,VREFH_ChanNum55,X0_ChanNum64,X0_ChanNum65,X0_ChanNum66,X0_ChanNum67,X0_ChanNum68,X0_ChanNum69,X0_ChanNum70,X0_ChanNum71,X1_ChanNum72,X1_ChanNum73,X1_ChanNum74,X1_ChanNum75,X1_ChanNum76,X1_ChanNum77,X1_ChanNum78,X1_ChanNum79,X2_ChanNum80,X2_ChanNum81,X2_ChanNum82,X2_ChanNum83,X2_ChanNum84,X2_ChanNum85,X2_ChanNum86,X2_ChanNum87,X3_ChanNum88,X3_ChanNum89,X3_ChanNum90,X3_ChanNum91,X3_ChanNum92,X3_ChanNum93,X3_ChanNum94,X3_ChanNum95
Adc.AdcConfigSet.AdcHwUnit0.AdcChannel.AdcChannelName:P0_ChanNum0,P1_ChanNum1,P2_ChanNum2,P3_ChanNum3,P4_ChanNum4,P6_ChanNum6,S14_ChanNum38,BANDGAP_ChanNum48,TEMPSENSOR_OUTPUT_ChanNum49,ANAMUX_OUTPUT_ChanNum50,VREFL_ChanNum54,VREFH_ChanNum55,X0_ChanNum64,X0_ChanNum65,X0_ChanNum66,X0_ChanNum67,X0_ChanNum68,X0_ChanNum69,X0_ChanNum70,X0_ChanNum71,X1_ChanNum72,X1_ChanNum73,X1_ChanNum74,X1_ChanNum75,X1_ChanNum76,X1_ChanNum77,X1_ChanNum78,X1_ChanNum79,X2_ChanNum80,X2_ChanNum81,X2_ChanNum82,X2_ChanNum83,X2_ChanNum84,X2_ChanNum85,X2_ChanNum86,X2_ChanNum87,X3_ChanNum88,X3_ChanNum89,X3_ChanNum90,X3_ChanNum91,X3_ChanNum92,X3_ChanNum93,X3_ChanNum94,X3_ChanNum95
Adc.AdcConfigSet.AdcHwUnit1.AdcChannel.AdcChannelName:P6_ChanNum6,P7_ChanNum7,S14_ChanNum38,S15_ChanNum39,BANDGAP_ChanNum48,TEMPSENSOR_OUTPUT_ChanNum49,VREFL_ChanNum54,VREFH_ChanNum55,X0_ChanNum64,X0_ChanNum65,X0_ChanNum66,X0_ChanNum67,X0_ChanNum68,X0_ChanNum69,X0_ChanNum70,X0_ChanNum71,X1_ChanNum72,X1_ChanNum73,X1_ChanNum74,X1_ChanNum75,X1_ChanNum76,X1_ChanNum77,X1_ChanNum78,X1_ChanNum79,X2_ChanNum80,X2_ChanNum81,X2_ChanNum82,X2_ChanNum83,X2_ChanNum84,X2_ChanNum85,X2_ChanNum86,X2_ChanNum87,X3_ChanNum88,X3_ChanNum89,X3_ChanNum90,X3_ChanNum91,X3_ChanNum92,X3_ChanNum93,X3_ChanNum94,X3_ChanNum95

Adc.AdcConfigSet.AdcHwTrigSrc:BCTU_EMIOS_0_0,BCTU_EMIOS_0_1,BCTU_EMIOS_0_2,BCTU_EMIOS_0_3,BCTU_EMIOS_0_4,BCTU_EMIOS_0_5,BCTU_EMIOS_0_6,BCTU_EMIOS_0_7,BCTU_EMIOS_0_8,BCTU_EMIOS_0_9,BCTU_EMIOS_0_10,BCTU_EMIOS_0_11,BCTU_EMIOS_0_12,BCTU_EMIOS_0_13,BCTU_EMIOS_0_14,BCTU_EMIOS_0_15,BCTU_EMIOS_0_16,BCTU_EMIOS_0_17,BCTU_EMIOS_0_18,BCTU_EMIOS_0_19,BCTU_EMIOS_0_20,BCTU_EMIOS_0_21,BCTU_EMIOS_0_22,BCTU_Trg23,BCTU_EMIOS_1_0,BCTU_EMIOS_1_1,BCTU_EMIOS_1_2,BCTU_EMIOS_1_3,BCTU_EMIOS_1_4,BCTU_EMIOS_1_5,BCTU_EMIOS_1_6,BCTU_EMIOS_1_7,BCTU_EMIOS_1_8,BCTU_EMIOS_1_9,BCTU_EMIOS_1_10,BCTU_EMIOS_1_11,BCTU_EMIOS_1_12,BCTU_EMIOS_1_13,BCTU_EMIOS_1_14,BCTU_EMIOS_1_15,BCTU_EMIOS_1_16,BCTU_EMIOS_1_17,BCTU_EMIOS_1_18,BCTU_EMIOS_1_19,BCTU_EMIOS_1_20,BCTU_EMIOS_1_21,BCTU_EMIOS_1_22,BCTU_Trg47,EXT_TRIG,AUX_EXT_TRIG,EXT_AND_AUX_EXT_TRIG
Adc.AdcConfigSet.AdcHwUnit0.AdcHwTrigSrc:BCTU_EMIOS_0_0,BCTU_EMIOS_0_1,BCTU_EMIOS_0_2,BCTU_EMIOS_0_3,BCTU_EMIOS_0_4,BCTU_EMIOS_0_5,BCTU_EMIOS_0_6,BCTU_EMIOS_0_7,BCTU_EMIOS_0_8,BCTU_EMIOS_0_9,BCTU_EMIOS_0_10,BCTU_EMIOS_0_11,BCTU_EMIOS_0_12,BCTU_EMIOS_0_13,BCTU_EMIOS_0_14,BCTU_EMIOS_0_15,BCTU_EMIOS_0_16,BCTU_EMIOS_0_17,BCTU_EMIOS_0_18,BCTU_EMIOS_0_19,BCTU_EMIOS_0_20,BCTU_EMIOS_0_21,BCTU_EMIOS_0_22,BCTU_Trg23,BCTU_EMIOS_1_0,BCTU_EMIOS_1_1,BCTU_EMIOS_1_2,BCTU_EMIOS_1_3,BCTU_EMIOS_1_4,BCTU_EMIOS_1_5,BCTU_EMIOS_1_6,BCTU_EMIOS_1_7,BCTU_EMIOS_1_8,BCTU_EMIOS_1_9,BCTU_EMIOS_1_10,BCTU_EMIOS_1_11,BCTU_EMIOS_1_12,BCTU_EMIOS_1_13,BCTU_EMIOS_1_14,BCTU_EMIOS_1_15,BCTU_EMIOS_1_16,BCTU_EMIOS_1_17,BCTU_EMIOS_1_18,BCTU_EMIOS_1_19,BCTU_EMIOS_1_20,BCTU_EMIOS_1_21,BCTU_EMIOS_1_22,BCTU_Trg47,EXT_TRIG,AUX_EXT_TRIG,EXT_AND_AUX_EXT_TRIG
Adc.AdcConfigSet.AdcHwUnit1.AdcHwTrigSrc:BCTU_EMIOS_0_0,BCTU_EMIOS_0_1,BCTU_EMIOS_0_2,BCTU_EMIOS_0_3,BCTU_EMIOS_0_4,BCTU_EMIOS_0_5,BCTU_EMIOS_0_6,BCTU_EMIOS_0_7,BCTU_EMIOS_0_8,BCTU_EMIOS_0_9,BCTU_EMIOS_0_10,BCTU_EMIOS_0_11,BCTU_EMIOS_0_12,BCTU_EMIOS_0_13,BCTU_EMIOS_0_14,BCTU_EMIOS_0_15,BCTU_EMIOS_0_16,BCTU_EMIOS_0_17,BCTU_EMIOS_0_18,BCTU_EMIOS_0_19,BCTU_EMIOS_0_20,BCTU_EMIOS_0_21,BCTU_EMIOS_0_22,BCTU_Trg23,BCTU_EMIOS_1_0,BCTU_EMIOS_1_1,BCTU_EMIOS_1_2,BCTU_EMIOS_1_3,BCTU_EMIOS_1_4,BCTU_EMIOS_1_5,BCTU_EMIOS_1_6,BCTU_EMIOS_1_7,BCTU_EMIOS_1_8,BCTU_EMIOS_1_9,BCTU_EMIOS_1_10,BCTU_EMIOS_1_11,BCTU_EMIOS_1_12,BCTU_EMIOS_1_13,BCTU_EMIOS_1_14,BCTU_EMIOS_1_15,BCTU_EMIOS_1_16,BCTU_EMIOS_1_17,BCTU_EMIOS_1_18,BCTU_EMIOS_1_19,BCTU_EMIOS_1_20,BCTU_EMIOS_1_21,BCTU_EMIOS_1_22,BCTU_Trg47,EXT_TRIG,AUX_EXT_TRIG,EXT_AND_AUX_EXT_TRIG

Adc.AdcConfigSet.BctuHwUnit.BctuTrigSrc:BCTU_EMIOS_0_0,BCTU_EMIOS_0_1,BCTU_EMIOS_0_2,BCTU_EMIOS_0_3,BCTU_EMIOS_0_4,BCTU_EMIOS_0_5,BCTU_EMIOS_0_6,BCTU_EMIOS_0_7,BCTU_EMIOS_0_8,BCTU_EMIOS_0_9,BCTU_EMIOS_0_10,BCTU_EMIOS_0_11,BCTU_EMIOS_0_12,BCTU_EMIOS_0_13,BCTU_EMIOS_0_14,BCTU_EMIOS_0_15,BCTU_EMIOS_0_16,BCTU_EMIOS_0_17,BCTU_EMIOS_0_18,BCTU_EMIOS_0_19,BCTU_EMIOS_0_20,BCTU_EMIOS_0_21,BCTU_EMIOS_0_22,BCTU_Trg23,BCTU_EMIOS_1_0,BCTU_EMIOS_1_1,BCTU_EMIOS_1_2,BCTU_EMIOS_1_3,BCTU_EMIOS_1_4,BCTU_EMIOS_1_5,BCTU_EMIOS_1_6,BCTU_EMIOS_1_7,BCTU_EMIOS_1_8,BCTU_EMIOS_1_9,BCTU_EMIOS_1_10,BCTU_EMIOS_1_11,BCTU_EMIOS_1_12,BCTU_EMIOS_1_13,BCTU_EMIOS_1_14,BCTU_EMIOS_1_15,BCTU_EMIOS_1_16,BCTU_EMIOS_1_17,BCTU_EMIOS_1_18,BCTU_EMIOS_1_19,BCTU_EMIOS_1_20,BCTU_EMIOS_1_21,BCTU_EMIOS_1_22,BCTU_Trg47

Adc.AdcInterrupts:ADC0_EOC,ADC0_WD,ADC1_EOC,ADC1_WD

Adc.AdcConfigSet.BctuHwUnit.BctuNumberFifoBlock:2
Adc.AdcConfigSet.BctuHwUnit.BctuResultFifo:FIFO_1,FIFO_2
Adc.AdcConfigSet.BctuHwUnit.BctuDataDestination:BCTU_ADC_DATA_REG,BCTU_FIFO1,BCTU_FIFO2
Adc.AdcConfigSet.BctuHwUnit.BCTUFifo1Depth: 16
Adc.AdcConfigSet.BctuHwUnit.BCTUFifo2Depth: 8

Adc.AdcConfigSet.AdcHwUnit.AdcMaxResolution:14
Adc.AdcConfigSet.AdcHwUnit.AdcMinResolution:8

Adc.AdcConfigSet.AdcHwUnit:2
Adc.AdcConfigSet.AdcHwUnits.List:ADC0,ADC1

Adc.AdcConfigSet.BctuHwUnit:1
Adc.AdcConfigSet.BctuHwUnit.AdcHwUnit.Offset.List:0
Adc.AdcConfigSet.BctuHwUnit0.AdcHwUnit.List:ADC0,ADC1
Adc.AdcConfigSet.BctuHwUnit0.AdcHwUnitCount:2

Adc.AdcNumCtuTriggerEvent:48
Adc.AdcMaxCtuTriggerEventId:47

Adc.AdcDMAPresent:TRUE
Adc.BCTUNumberOfCmdListChan:32
Adc.AdcBCTUPresent:TRUE
Adc.AdcCTUPresent:FALSE
Adc.AdcTempSensePresent:TRUE
Adc.AdcMulticoreSupportAvailable:FALSE
Adc.AdcSetResolutionAvailable:TRUE
Adc.AdcHasHighSpeedEnable:TRUE
Adc.AdcHasExtTrig:TRUE
Adc.AdcHasExtInjTrig:TRUE
Adc.AdcHasAuxExtTrig:TRUE
Adc.AdcClockDividerModuleAvailable:FALSE
Adc.AdcCalibrationAvailable:TRUE
Adc.AdcPresamplingAvailable:TRUE
Adc.AdcConvTimingAvailable:TRUE
Adc.AdcAdcSarRegProtAvailable:FALSE
Adc.AdcCtuRegProtAvailable:FALSE
Adc.AdcApplicationExtensionAvailable:FALSE
Adc.AdcDecodeDelayAvailable: TRUE
Adc.AdcAveragingAvailable: TRUE
Adc.AdcBCTUDynamicResolutionAvailable: TRUE
Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfTHRHLReg:4
Adc.AdcConfigSet.AdcHwUnit.AdcMaxClockPrescaler:8
Adc.AdcDefaultSampleTime:22

Adc.AdcSTAW0RDefaultValue:0x3669,0x1A80
Adc.AdcSTAW1RDefaultValue:0x3FF9
Adc.AdcSTAW2RDefaultValue:0x3FF9
Adc.AdcSTAW4RDefaultValue:0x64
Adc.AdcSTAW5RDefaultValue:0x64

Adc.AdcConfigSet.AdcHwUnit0.AdcThrhlrRegisters:ADC_THRHLR0,ADC_THRHLR1,ADC_THRHLR2,ADC_THRHLR3
Adc.AdcConfigSet.AdcHwUnit1.AdcThrhlrRegisters:ADC_THRHLR0,ADC_THRHLR1,ADC_THRHLR2,ADC_THRHLR3

Adc.AdcConfigSet.AdcHwUnit0.AdcPscrSupported:PREVAL0,PREVAL1,PREVAL2
Adc.AdcConfigSet.AdcHwUnit1.AdcPscrSupported:PREVAL0,PREVAL1,PREVAL2

Adc.AdcConfigSet.AdcSar.HwUnitCount:2
Adc.AdcConfigSet.AdcSar.NumGroupChan:3
Adc.AdcConfigSet.AdcSar.MaxHwChanCount:66
Adc.AdcConfigSet.AdcSar.PresampleDVDDAVDDAvailable:FALSE
Adc.AdcConfigSet.AdcSar.MaxPhysicalChanIdx:95

# Always is FALSE because this one is not used on K3
# Must remain because configurator code is common with other platforms and requires this to be defined in resources.
Adc.ERR050473:FALSE
Adc.AdcFirstChannelWorkaround:FALSE
######################  Adc_s32m276_lqfp64 Adc module: END  #####################
######################  Can_s32m276_lqfp64  Can module  ##########################
#
# Can.CanConfigSet.CanHwChannelList.MSCAN           : list of available FlexCAN controllers
# Can.CanConfigSet.CanRamBlockList                  : list of available RamBlocks
# Can.CanConfigSet.CanExpandedMBMemoryList          : List of controller support Expanded Message Buffer Memory
# Can.CanConfigSet.CanController                    : number of available FlexCAN controllers
# Can.CanConfigSet.CanMB                            : number of Message Buffers for every controller
# Can.CanConfigSet.CanController.NoMB:              : number of maximum MBs supported in hardware for every controller
# Can.CanConfigSet.RxFifoEventsUnified              : separate interrupts handlers or not will be used for the 3 events of the RxFifo.
# Can.CanConfig.InternalWakeupSupport               : support for Wakeup with Can controller capability (MCR_WAK_MSK, ESR_WAK_INT, .. bits
# Can.CanConfig.DualClockMode                       : support for switch Can controller to another clk value.
# Can.CanConfig.MemoryECC                           : platform support for FlexCAN internal memory error detection and correction
# Can.CanConfigSet.CanFdEnable                      : Enable the FD feature if CanFdEnable is STD_ON
# Can.CanConfig.CtrlClksrcAvailable                 : On some platforms CLKSRC bit it is reserved. On this case  CtrlClksrcAvailable  should be STD_OFF
# Can.CanConfig.MultipleInterrupts                  : Regulary for PPC there are groups of events mapped to one interrupt. For ARM all events are using one single interrupt(exception KFA which is ARM and
#                                                     use multiple interupts).  For PPC and KFA this should be STD_ON
# Can.CanConfigSet.CanRxFiFoEnhancedEnableList      : List of controller support Enhanced Rx FIFO
# Can.CanConfigSet.CanRxFiFoEnhancedNumFilterElement: number of maximum Enhanced RxFiFo Elements
# Can.CanConfigSet.CanPretendedNetworkingList       : List of controller support Pretended Networking
# Can.CanConfig.SwichingIsoMode                     : add support for the platsforms select between iso od non-iso for CAN FD.
# Can.CanConfigSet.CBTSupport                       : Add support the selection the CBT register
# Can.CanConfig.SupvAvailable                       : Add support the selection supervisor - user mode or no.
# Can.CanConfig.CanTxArbitrationStartDelayDefaultList : List of default value of TxArbitrationStartDelay after hardware reset.
# Can.CanConfig.MultiCoreSuport:                    : Enable Support for Multicore
################################################################################
Can.CanConfigSet.CanHwChannelList:FLEXCAN_0,FLEXCAN_1,FLEXCAN_2
Can.CanConfigSet.CanFdChannelList:FLEXCAN_0,FLEXCAN_1,FLEXCAN_2
Can.CanConfigSet.CanRamBlockList:CAN_RAM_BLOCK_0, CAN_RAM_BLOCK_1
Can.CanConfigSet.CanExpandedMBMemoryListEnable:STD_OFF
Can.CanConfigSet.CanExpandedMBMemoryList:
Can.CanConfigSet.NumOfRegion:2
Can.CanConfigSet.CanController:3
Can.CanConfigSet.CanMB:64
Can.CanConfigSet.CanController.NoMB:64, 64, 64
Can.CanConfigSet.RxFifoEventsUnified:STD_ON
Can.CanConfig.InternalWakeupSupport:STD_OFF
Can.CanConfig.MixMB:STD_OFF
Can.CanConfig.CanController.WakeUpSourceFilter:STD_OFF
Can.CanConfig.MemoryECC:STD_ON
Can.CanConfig.CtrlClksrcAvailable:STD_OFF
Can.CanConfigSet.CanFdEnable:STD_ON
Can.CanConfigSet.CanRxFiFoEnhancedEnable:STD_ON
Can.CanConfigSet.CanRxFiFoEnhancedEnableList:FLEXCAN_0
Can.CanConfigSet.CanRxFiFoEnhancedNumFilterElement:128
Can.CanConfigSet.CanRxFiFoEnhancedDeep:20
Can.CanConfigSet.CanPretendedNetworking:STD_OFF
Can.CanConfigSet.CanPretendedNetworkingList:NA
Can.CanConfig.SwichingIsoMode:STD_ON
Can.CanConfigSet.CBTSupport:STD_ON
Can.CanConfigSet.ProtocolException:STD_ON
Can.CanConfigSet.EdgeFilter:STD_ON
Can.CanConfigSet.TimeStampSupport:STD_ON
Can.CanConfigSet.TimeStampSrcList:FLEXCAN_HRTIMERSRC_STM0
Can.CanConfigSet.Ctrl2TimerSrcAvailableList:FLEXCAN_0,FLEXCAN_1,FLEXCAN_2
# MaxFdBaudrateValue is needed due to errata e7845 on Rainier cut 2.0
Can.CanConfigSet.MaxFdBaudrateValue:8000
Can.CanConfig.MultipleInterrupts: STD_ON
Can.CanConfig.SupvAvailable:STD_ON
Can.CanConfig.CtrlRegProtNumber:0
Can.CanConfig.EnhanceCBTSuport:STD_ON
Can.CanConfig.MultiCoreSuport:STD_OFF
Can.CanConfig.CanTxArbitrationStartDelayDefaultList:12, 12, 12
######################  Can_s32m276_lqfp64  Can module: END  #####################

######################## Dio_s32m276_lqfp64  Dio module ####################################
#
# Dio.Package                               : Dio package's name
# Dio.ReversedMappingOfPortBitsOverPortPins : Flag stating if the mapping of the bits of port registers (PPDO/I, MPPDO)
#                                             over port pins is reversed (true) or not (false)
# Dio.Siul2Instances                        : List of SIUL2 instances on the current platform subderivative
# Dio.Port0OffsetInSiul2Instance            : List with values that should be substracted from the 'Dio Port Id'
#                                             field configured by the user, in order to get the correct index
#                                             of Port0 inside the SIUL2 instance it is mapped on
# Dio.PortSiul2Instance:                    : List with SIUL2 instance each port belongs to
# Dio.AvailablePortPinsForRead              : List of bitmaps (one per port) defining which pin in the port can
#                                             be read in the current platform subderivative
# Dio.AvailablePortPinsForWrite             : List of bitmaps (one per port) defining which pin in the port can
#                                             be written in the current platform subderivative
# Dio.AvailablePortPinsForReadReversedBits  : List of reversed bitmaps (one per port) defining which pin in the
#                                             port can be read in the current platform subderivative
# Dio.AvailablePortPinsForWriteReversedBits : List of reversed bitmaps (one per port) defining which pin in the
#                                             port can be written in the current platform subderivative
# Dio.LastPinAvailable                      : The MSCR of the last pin which is available in this package
# Dio.MulticoreSupport                      : Flag stating if this sub-package is support for multicore(true) or not(false)
# Dio.PdacSlot                              : List with PDAC Slot for current platform
#
###############################################################################################

Dio.Package                                 : s32m276_lqfp64
Dio.ReversedMappingOfPortBitsOverPortPins   : true
Dio.Siul2Instances                          : SIUL2_0
Dio.Port0OffsetInSiul2Instance              : 0
Dio.PortSiul2Instance                       : SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0
Dio.AvailablePortPinsForRead                : 0x84FC,0x0002,0xFC33,0x0003,0x8F3C,0x0001,0x801F,0x0001,0x88C0,0x0001
Dio.AvailablePortPinsForWrite               : 0x84FC,0x0002,0xFC33,0x0003,0x8F3C,0x0001,0x801F,0x0001,0x88C0,0x0001
Dio.AvailablePortPinsForReadReversedBits    : 0x3F21,0x4000,0xCC3F,0xC000,0x3CF1,0x8000,0xF801,0x8000,0x0311,0x8000
Dio.AvailablePortPinsForWriteReversedBits   : 0x3F21,0x4000,0xCC3F,0xC000,0x3CF1,0x8000,0xF801,0x8000,0x0311,0x8000
Dio.LastPinAvailable                        : 144
Dio.MulticoreSupport                        : false
Dio.PdacSlot                                : VIRTUAL_WRAPPER_PDAC0, VIRTUAL_WRAPPER_PDAC1, VIRTUAL_WRAPPER_PDAC2, VIRTUAL_WRAPPER_PDAC3

######################## Dio_s32m276_lqfp64  Dio module: END  ###############################
######################  Eth_s32m276_lqfp64  Eth module  ##########################
# This is a dummy resource file 
#
# Eth.EthGeneral.EthController.List                 : List of ENET controllers
# Eth.EthConfigSet.EthCtrlConfig.SupportRMIIList    : Support RMII on each ENET controller
# Eth.EthConfigSet.EthCtrlConfig.SupportMDIOList    : Support MDIO on each ENET controller
# Eth.EthCtrlConfig.ENET.MaxTxQueueSupport.List     : Number of MTL Transmit Queues
# Eth.EthCtrlConfig.ENET.MaxRxQueueSupport.List     : Number of MTL Receive Queues
#
################################################################################

Eth.EthGeneral.EthController.List:

Eth.EthConfigSet.EthCtrlConfig.SupportRMIIList:STD_OFF
Eth.EthConfigSet.EthCtrlConfig.SupportMDIOList:STD_OFF

Eth.EthCtrlConfig.ENET.TxFifoSizeInBytes.List:0
Eth.EthCtrlConfig.ENET.RxFifoSizeInBytes.List:0

Eth.EthCtrlConfig.ENET.MaxTxQueueSupport.List:0
Eth.EthCtrlConfig.ENET.MaxRxQueueSupport.List:0

Eth.EthCtrlConfig.ENET.SchedulersSupported.List:0

######################  Eth_s32m276_lqfp64  Eth module: END  ##########################################  s32m276_lqfp64 Gpt module  ##########################
#
# Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwChannel : Selects the physical GPT Channel.
#
################################################################################
Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwIp: STM, PIT, EMIOS, RTC
Gpt.Num_Stm_Hw_Modules:1
Gpt.Num_Pit_Hw_Modules:2
Gpt.Num_Emios_Hw_Modules:2
Gpt.Num_Rtc_Hw_Modules:1
Gpt.Num_Channels_Per_Module:4,5,4,13,6,1
Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwChannel:STM_0_CH_0,STM_0_CH_1,STM_0_CH_2,STM_0_CH_3,PIT_0_CH_RTI,PIT_0_CH_0,PIT_0_CH_1,PIT_0_CH_2,PIT_0_CH_3,PIT_1_CH_0,PIT_1_CH_1,PIT_1_CH_2,PIT_1_CH_3,EMIOS_0_CH_0,EMIOS_0_CH_1,EMIOS_0_CH_2,EMIOS_0_CH_3,EMIOS_0_CH_4,EMIOS_0_CH_5,EMIOS_0_CH_6,EMIOS_0_CH_7,EMIOS_0_CH_8,EMIOS_0_CH_16,EMIOS_0_CH_22,EMIOS_0_CH_23,EMIOS_1_CH_0,EMIOS_1_CH_8,EMIOS_1_CH_16,EMIOS_1_CH_22,EMIOS_1_CH_23,RTC_0_CH_0,STM_0_PREDEF
Gpt.GptChannelConfigSet.GptPit.GptPitModule:PIT_0,PIT_1
Gpt.GptChannelConfigSet.GptPit.GptPitChannels:CH_RTI,CH_0,CH_1,CH_2,CH_3
Gpt.GptChannelConfigSet.GptStm.GptStmModule.List:STM_0
Gpt.GptChannelConfigSet.GptStm.GptStmChannels:CH_0,CH_1,CH_2,CH_3
Gpt.GptChannelConfigSet.GptEmios.GptEmiosModule.List:EMIOS_0,EMIOS_1
Gpt.GptChannelConfigSet.GptEmios.GptEmiosChannels:CH_0,CH_1,CH_2,CH_3,CH_4,CH_5,CH_6,CH_7,CH_8,CH_16,CH_22,CH_23
Gpt.GptConfig.Gpt_RTCSupport:TRUE
Gpt.GptConfig.Gpt_EmiosSupport:TRUE
Gpt.GptConfig.Gpt_PIT_ModuleSingleInterrupt:STD_ON
Gpt.GptConfig.Gpt_PIT_PeculiarInstances:STD_OFF
Gpt.GptConfig.Gpt_STM_ModuleSingleInterrupt:STD_ON
Gpt.GptRtc.GptRtcChannelClkSrc:RTC_IP_CLOCK_SOURCE_0,RTC_IP_CLOCK_SOURCE_1,RTC_IP_CLOCK_SOURCE_2,RTC_IP_CLOCK_SOURCE_3
Gpt.GptRtc.GptRtcExternalClock:FALSE
######################  s32m276_lqfp64: END  ##########################################  Icu module  ##########################
#
# Icu.IcuConfigSet.IcuChannel.IcuHwChannel : list of available ICU HW channels.
#
################################################################################
# ICU resources derivative
Icu.Derivative:S32K3XX

Icu.Num_Emios_Hw_Channels:24
Icu.Num_Emios_Hw_Modules:2
Icu.eMios_Hw_Modules:0,1
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcueMiosHw:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23
Icu.eMios_Hw_MasterBuses:0,8,16,22,23
Icu.Emios_Hw_MaximumCounter:65535

Icu.Num_Siul2_Hw_Channels:32
Icu.SIUL2HardwareUsed:0
Icu.Num_Siul2_Hw_Modules:1
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuSiul2Hw:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31

Icu.Num_Wkpu_Hw_Channels:64
Icu.Num_Wkpu_Hw_Modules:1
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuWkpuHw:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63
Icu.Num_Wkpu_NMIs:1
#use 255 as list terminator - forcing it to resource tables in DS
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuWkpuCoresSupport:0,255

Icu.Num_Cmp_Hw_Modules:1
Icu.Cmp_Hw_Modules:0
Icu.IcuConfigSet_IcuChannel_IcuCmp0PinInput:4

Icu.IcuConfigSet.IcuChannel.IcuHwChannel:EMIOS_0_CH_0,EMIOS_0_CH_1,EMIOS_0_CH_2,EMIOS_0_CH_3,EMIOS_0_CH_4,EMIOS_0_CH_5,EMIOS_0_CH_6,EMIOS_0_CH_7,EMIOS_0_CH_8,EMIOS_0_CH_9,EMIOS_0_CH_10,EMIOS_0_CH_11,EMIOS_0_CH_12,EMIOS_0_CH_13,EMIOS_0_CH_14,EMIOS_0_CH_15,EMIOS_0_CH_16,EMIOS_0_CH_17,EMIOS_0_CH_18,EMIOS_0_CH_19,EMIOS_0_CH_20,EMIOS_0_CH_21,EMIOS_0_CH_22,EMIOS_0_CH_23,EMIOS_1_CH_0,EMIOS_1_CH_1,EMIOS_1_CH_2,EMIOS_1_CH_3,EMIOS_1_CH_4,EMIOS_1_CH_5,EMIOS_1_CH_6,EMIOS_1_CH_7,EMIOS_1_CH_8,EMIOS_1_CH_9,EMIOS_1_CH_10,EMIOS_1_CH_11,EMIOS_1_CH_12,EMIOS_1_CH_13,EMIOS_1_CH_14,EMIOS_1_CH_15,EMIOS_1_CH_16,EMIOS_1_CH_17,EMIOS_1_CH_18,EMIOS_1_CH_19,EMIOS_1_CH_20,EMIOS_1_CH_21,EMIOS_1_CH_22,EMIOS_1_CH_23,WKPU_CH_0,WKPU_CH_1,WKPU_CH_2,WKPU_CH_3,WKPU_CH_4,WKPU_CH_5,WKPU_CH_6,WKPU_CH_7,WKPU_CH_8,WKPU_CH_9,WKPU_CH_10,WKPU_CH_11,WKPU_CH_12,WKPU_CH_13,WKPU_CH_14,WKPU_CH_15,WKPU_CH_16,WKPU_CH_17,WKPU_CH_18,WKPU_CH_19,WKPU_CH_20,WKPU_CH_21,WKPU_CH_22,WKPU_CH_23,WKPU_CH_24,WKPU_CH_25,WKPU_CH_26,WKPU_CH_27,WKPU_CH_28,WKPU_CH_29,WKPU_CH_30,WKPU_CH_31,WKPU_CH_32,WKPU_CH_33,WKPU_CH_34,WKPU_CH_35,WKPU_CH_36,WKPU_CH_37,WKPU_CH_38,WKPU_CH_39,WKPU_CH_40,WKPU_CH_41,WKPU_CH_42,WKPU_CH_43,WKPU_CH_44,WKPU_CH_45,WKPU_CH_46,WKPU_CH_47,WKPU_CH_48,WKPU_CH_49,WKPU_CH_50,WKPU_CH_51,WKPU_CH_52,WKPU_CH_53,WKPU_CH_54,WKPU_CH_55,WKPU_CH_56,WKPU_CH_57,WKPU_CH_58,WKPU_CH_59,WKPU_CH_60,WKPU_CH_61,WKPU_CH_62,WKPU_CH_63,CMP_0,SIUL2_0_IRQ_CH_0,SIUL2_0_IRQ_CH_1,SIUL2_0_IRQ_CH_2,SIUL2_0_IRQ_CH_3,SIUL2_0_IRQ_CH_4,SIUL2_0_IRQ_CH_5,SIUL2_0_IRQ_CH_6,SIUL2_0_IRQ_CH_7,SIUL2_0_IRQ_CH_8,SIUL2_0_IRQ_CH_9,SIUL2_0_IRQ_CH_10,SIUL2_0_IRQ_CH_11,SIUL2_0_IRQ_CH_12,SIUL2_0_IRQ_CH_13,SIUL2_0_IRQ_CH_14,SIUL2_0_IRQ_CH_15,SIUL2_0_IRQ_CH_16,SIUL2_0_IRQ_CH_17,SIUL2_0_IRQ_CH_18,SIUL2_0_IRQ_CH_19,SIUL2_0_IRQ_CH_20,SIUL2_0_IRQ_CH_21,SIUL2_0_IRQ_CH_22,SIUL2_0_IRQ_CH_23,SIUL2_0_IRQ_CH_24,SIUL2_0_IRQ_CH_25,SIUL2_0_IRQ_CH_26,SIUL2_0_IRQ_CH_27,SIUL2_0_IRQ_CH_28,SIUL2_0_IRQ_CH_29,SIUL2_0_IRQ_CH_30,SIUL2_0_IRQ_CH_31

Icu.ChannelType.EMIOS_0_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, DMA
Icu.ChannelType.EMIOS_0_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_8:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_0_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_16:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, DMA
Icu.ChannelType.EMIOS_0_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_0_CH_18:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_0_CH_19:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_0_CH_20:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC
Icu.ChannelType.EMIOS_0_CH_21:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC
Icu.ChannelType.EMIOS_0_CH_22:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_0_CH_23:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_1_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC,DMA
Icu.ChannelType.EMIOS_1_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_1_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_8:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_1_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_1_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_1_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_16:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, DMA
Icu.ChannelType.EMIOS_1_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_1_CH_18:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_1_CH_19:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_1_CH_20:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC
Icu.ChannelType.EMIOS_1_CH_21:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, SAIC
Icu.ChannelType.EMIOS_1_CH_22:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_1_CH_23:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC

Icu.ChannelType.IRQ_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_18:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_19:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_20:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_21:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_22:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_23:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_31:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_18:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_19:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_20:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_21:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_22:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_23:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_24:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_25:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_26:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_27:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_28:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_29:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_30:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_31:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_32:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_33:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_34:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_35:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_36:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_37:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_38:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_39:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_40:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_41:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_42:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_43:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_44:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_45:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_46:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_47:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_48:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_49:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_50:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_51:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_52:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_53:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_54:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_55:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_56:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_57:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_58:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_59:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_60:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_61:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_62:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_63:ICU_MODE_SIGNAL_EDGE_DETECT

######################  Icu module: END  ##########################################  I2c module  ##############################
#
# I2c.I2cGlobalConfig.I2cChannel : Total number of LPI2C channels
# I2c.I2cGlobalConfig.I2cChannel.I2cHwChannel : List of LPI2C channels
# I2cUnifiedInterrupts: TRUE if the platform has only one interrupt vector for each LPI2C channel
# I2cMulticoreSupport: This shows if this platform has multicore suport
# I2c.FlexIO.I2cHeaderName: The name of FlexIO header file
# I2c.Lpi2c.I2cHeaderName: The name of Lpi2c header file
#
################################################################################

I2c.I2cGlobalConfig.I2cChannel:6
I2c.I2cGlobalConfig.I2cChannel.I2cHwChannel:LPI2C_0, LPI2C_1, FLEXIO_0_CH_0_1, FLEXIO_0_CH_2_3, FLEXIO_0_CH_4_5, FLEXIO_0_CH_6_7
I2c.I2cGlobalConfig.I2cChannel.Unavailable: LPI2C_0
I2cUnifiedInterrupts:TRUE
I2cMulticoreSupport:FALSE
I2c.FlexIO.I2cHeaderName:S32M27x_FLEXIO
I2c.Lpi2c.I2cHeaderName:S32M27x_LPI2C
######################  I2c module: END  ########################
#####################  Lin_s32m276_lqfp64 Lin module  ########################
#
# Lin.LinGlobalConfig.LinChannel : Total Number of LIN Channels
# Lin.LinGlobalConfig.LinLpuartChannel : Total Number of LPUART channels
# Lin.LinGlobalConfig.LinFlexioChannel : Total Number of FLEXIO channels
# Lin.LinGlobalConfig.LinChannel.LinFlexioChannels : List of FLEXIO channels
# Lin.LinGlobalConfig.LinChannel.LinLpuartChannels : List of LPUART channels
# Lin.LinGlobalConfig.LinChannel.LinHwChannel : List the hardware for both LPUART and FLEXIO channels
# Lin.LinGlobalConfig.LinChannel.FlexioShifters : List of FLEXIO shifters
# Lin.LinGlobalConfig.LinChannel.FlexioTimers : List of FLEXIO timers
# Lin.LinMulticoreSupport: Multicore support
# Lin.LinFlexioClkDivRatio.List: List of FlexIO clock divided
#
################################################################################

Lin.LinGlobalConfig.LinChannel:8
Lin.LinGlobalConfig.LinLpuartChannel:4
Lin.LinGlobalConfig.LinFlexioChannel:4
Lin.LinGlobalConfig.LinChannel.LinFlexioChannels:FLEXIO_IP_0,FLEXIO_IP_1,FLEXIO_IP_2,FLEXIO_IP_3
Lin.LinGlobalConfig.LinChannel.LinLpuartChannels:LPUART_IP_0,LPUART_IP_1,LPUART_IP_2,LPUART_IP_3
Lin.LinGlobalConfig.LinChannel.LinHwChannel:LPUART_IP_0,LPUART_IP_1,LPUART_IP_2,LPUART_IP_3 ,FLEXIO_IP_0,FLEXIO_IP_1,FLEXIO_IP_2,FLEXIO_IP_3
Lin.LinGlobalConfig.LinChannel.FlexioShifters:FLEXIO_SHIFTER_0,FLEXIO_SHIFTER_1,FLEXIO_SHIFTER_2,FLEXIO_SHIFTER_3,FLEXIO_SHIFTER_4,FLEXIO_SHIFTER_5,FLEXIO_SHIFTER_6,FLEXIO_SHIFTER_7
Lin.LinGlobalConfig.LinChannel.FlexioTimers:FLEXIO_TIMER_0,FLEXIO_TIMER_1,FLEXIO_TIMER_2,FLEXIO_TIMER_3,FLEXIO_TIMER_4,FLEXIO_TIMER_5,FLEXIO_TIMER_6,FLEXIO_TIMER_7
Lin.LinMulticoreSupport:FALSE
Lin.LinFlexioClkDivRatio.List:256,16,1

######################  Lin_s32m276_lqfp64 Lin module: END  ##############################################  s32m276_lqfp64 Port module: START ##########################################
#
# Port.Package                           : Identifier of the platform subderivative the resource information is for
# Port.Derivative                        : Identifier of the platform derivative the resource information is for
# Port.Siul2Instances                    : List of names of SIUL2 instances present on the subderivative
# Port.NumSiul2Intances                  : Number of SIUL2 instances present on platform. This variable was added due to the limitations of S32DS
# Port.Siul2InstanceMscrIdxStart         : List with first MSCR indexes in each SIUL2 instance
# Port.Siul2InstanceMscrIdxEnd           : List with last MSCR indexes in each SIUL2 instance
# Port.Siul2MaxNumConfiguredMscrs        : The maximum number of MSCRs that can be configured on all SIUL2 instances
# Port.Siul2InstanceNumImcrs             : List with number of IMCR registers in each SIUL2 instance
# Port.Siul2InstanceImcrIdxStart         : List with first IMCR indexes in each SIUL2 instance
# Port.Siul2InstanceImcrIdxEnd           : List with last IMCR indexes in each SIUL2 instance
# Port.Siul2Instance0NotImplementedMscrs : List with not implemented MSCR indexes in SIUL2 instance X
# Port.Siul2InstanceXNotAvailableMscrs   : List with not available MSCR indexes in SIUL2 instance X
# Port.Siul2InstanceXOnlyInputPins       : List with pins that support only GPI functionality on SIUL2 instance X
# Port.Siul2InstanceXNoGpioPins          : List with pins that do not have GPIO functionality on SIUL2 instance X
# Port.Siul2InstanceXAdcPins             : List with pins that have ADC functionality on SIUL2 instance X
# Port.Num16PinsBlocks                   : Number of 16 pins blocks on the platform subderivative
# Port.PinsWithIF                        : List of pins having Input Filter feature
# Port.PinsWithSRC                       : List of pins having Slew Rate Control feature
# Port.PinsWithDSE                       : List of pins having Drive Strength feature
# Port.MscrJtagPins                      : List with JTAG's MSCR indexes for current platform
# Port.PdacSlot                          : List with PDAC Slot for current platform
#
########################################################################################################

Port.Package                           : s32m276_lqfp64
Port.Derivative                        : s32m276
Port.Siul2Instances                    : SIUL2_0
Port.NumSiul2Intances                  : 1
Port.Siul2InstanceMscrIdxStart         : 0,65535
Port.Siul2InstanceMscrIdxEnd           : 144,65535
Port.Siul2MaxNumConfiguredMscrs        : 145,65535
Port.Siul2InstanceNumImcrs             : 376
Port.Siul2InstanceImcrIdxStart         : 0
Port.Siul2InstanceImcrIdxEnd           : 375
Port.Siul2Instance0NotImplementedMscrs : 0,1,8,9,11,12,13,14,16,18,19,20,21,22,23,24,25,26,27,28,29,30,31,34,35,38,39,40,41,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,70,71,76,77,78,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,101,102,103,104,105,106,107,108,109,110,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,136,137,138,140,141,142
Port.Siul2Instance0NotAvailableMscrs   : 0,1,8,9,11,12,13,14,16,18,19,20,21,22,23,24,25,26,27,28,29,30,31,34,35,38,39,40,41,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,70,71,76,77,78,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,101,102,103,104,105,106,107,108,109,110,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,136,137,138,140,141,142
Port.Siul2Instance0OnlyInputPins       : 65535,65535
Port.Siul2Instance0NoGpioPins          :
Port.Siul2Instance0AdcPins             :
Port.Num16PinsBlocks                   : 15,65535
Port.PinsWithIF                        : 5
Port.PinsWithSRC                       : 10,66,67,80,111
Port.PinsWithDSE                       : 4,5,7,10,32,33,36,37,66,68,69,72,73,79,80,111
Port.MscrJtagPins                      : 4,10,68,69
Port.PdacSlot                          : VIRTUAL_WRAPPER_PDAC0, VIRTUAL_WRAPPER_PDAC1, VIRTUAL_WRAPPER_PDAC2, VIRTUAL_WRAPPER_PDAC3

###################### s32m276_lqfp64 Port module: END ############################################
#####################  Spi_s32m276_lqfp64 Spi module  ##########################
#
# Spi.SpiGeneral.SpiPhyUnit.SpiPhyUnitMapping       : list of available SPI
# Spi.SpiDriver.SpiExternalDevice.SpiHwUnit         : the list of AUTOSAR comaptible pheripherals present
# Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier  : List of chip select for each HW units
# Spi.SpiDMAPresent                                 : DMA support for SPI peripheral(s)
#
################################################################################

Spi.SpiGeneral.SpiPhyUnit.SpiPhyUnitMapping:LPSPI_0,LPSPI_1,LPSPI_2,LPSPI_3,FLEXIO_SPI_0,FLEXIO_SPI_1,FLEXIO_SPI_2,FLEXIO_SPI_3
Spi.SpiDriver.SpiExternalDevice.SpiHwUnit:CSIB0,CSIB1,CSIB2,CSIB3,CSIB4,CSIB5,CSIB6,CSIB7
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.LPSPI_0:PCS0, PCS1, PCS2, PCS3
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.LPSPI_1:PCS3
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.LPSPI_2:PCS0, PCS3
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.LPSPI_3:PCS2
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.FLEXIO_SPI_0:PCS0
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.FLEXIO_SPI_1:PCS0
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.FLEXIO_SPI_2:PCS0
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.FLEXIO_SPI_3:PCS0
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.Maximum:PCS0, PCS1, PCS2, PCS3
Spi.SpiDMAPresent:TRUE
Spi.SpiFIFOSize:4
Spi.MaxFlexioInstanceSupported:4
Spi.SpiRegProtectAvailable:FALSE
Spi.SpiRegProtectMem:4
Spi.SpiFrameSizeMax:64
Spi.SpiFrameSizeMin:1
Spi.SpiHeaderNameLPSPI:S32M27x_LPSPI
Spi.SpiHeaderNameFLEXIO:S32M27x_FLEXIO
Spi.SpiMultiCoreSupport:FALSE
Spi.SpiFlexioClkDivRatio.List:256,16,1
Spi.SpiMaxBaudrate:1.5E7,7.5E6

######################  Spi_s32m276_lqfp64 Spi module: END  ##########################################  Mcu_S32M276_lqfp64 Mcu module  ##########################

#######################################################
##################  MCU DERIVATIVE  ###################
#######################################################
MCU.Derivative:002
#######################################################
#################       Clock Source      #############
#######################################################
# List of clock source on the platform
MCU.PcfsSelectorName.List:SCS_CLK
MCU.ClockSource.List:PLL_PHI0_CLK
MCU.PCFS.Indices.List:PCFS_8

#######################################################
#################     MC_CGM_0      ###################
#######################################################
#List of available clock multiplexers on CGM0
MCU.CGM0.ClockMuxes.List:CLKMUX_0,CLKMUX_1,CLKMUX_3,CLKMUX_5,CLKMUX_6,CLKMUX_11
MCU.CGM0.ClockMuxes.Names.List:SCS_CLK,STMA_CLK,FLEXCANA_CLK,CLKOUT_STANDBY_CLK,CLKOUT_RUN_CLK,TRACE_CLK

#Values according to MC_CGM_MUX_0_CSC[SELCTL]
#Set range limit of divider and phase is 0 if they are not supported.
MCU.CGM0.ClockMux0.List:FIRC_CLK,PLL_PHI0_CLK
MCU.CGM0.ClockMux0.Default:FIRC_CLK
MCU.CGM0.ClockMux0.Dividers.List:Div0,Div1,Div2,Div3,Div4
MCU.CGM0.ClockMux0.Dividers.Names.List:CORE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK,HSE_CLK,DCM_CLK

#Values according to MC_CGM_MUX_1_CSC[SELCTL]
MCU.CGM0.ClockMux1.List:FIRC_CLK,FXOSC_CLK,AIPS_PLAT_CLK
MCU.CGM0.ClockMux1.Default:FIRC_CLK
MCU.CGM0.ClockMux1.Dividers.List:Div0
MCU.CGM0.ClockMux1.Dividers.Names.List:STMA_CLK

# MC_CGM_MUX_2_CSC is not availabale on S32K312
#Values according to MC_CGM_MUX_2_CSC[SELCTL]
MCU.CGM0.ClockMux2.List:FIRC_CLK,FXOSC_CLK,AIPS_PLAT_CLK
MCU.CGM0.ClockMux2.Default:FIRC_CLK
MCU.CGM0.ClockMux2.Dividers.List:Div0
MCU.CGM0.ClockMux2.Dividers.Names.List:STMB_CLK

#Values according to MC_CGM_MUX_3_CSC[SELCTL]
MCU.CGM0.ClockMux3.List:FIRC_CLK,FXOSC_CLK,AIPS_PLAT_CLK
MCU.CGM0.ClockMux3.Default:FIRC_CLK
MCU.CGM0.ClockMux3.Dividers.List:Div0
MCU.CGM0.ClockMux3.Dividers.Names.List:FLEXCANA_CLK

#Values according to MC_CGM_MUX_4_CSC[SELCTL]
MCU.CGM0.ClockMux4.List:FIRC_CLK,FXOSC_CLK,AIPS_PLAT_CLK
MCU.CGM0.ClockMux4.Default:FIRC_CLK
MCU.CGM0.ClockMux4.Dividers.List:Div0
MCU.CGM0.ClockMux4.Dividers.Names.List:FLEXCANB_CLK

#Values according to MC_CGM_MUX_5_CSC[SELCTL]
MCU.CGM0.ClockMux5.List:FIRC_CLK,SIRC_CLK,FXOSC_CLK,AIPS_SLOW_CLK
MCU.CGM0.ClockMux5.Default:FIRC_CLK
MCU.CGM0.ClockMux5.Dividers.List:Div0
MCU.CGM0.ClockMux5.Dividers.Names.List:CLKOUT_STANDBY_CLK

#Values according to MC_CGM_MUX_6_CSC[SELCTL]
MCU.CGM0.ClockMux6.List:FIRC_CLK,SIRC_CLK,FXOSC_CLK,PLL_PHI0_CLK,PLL_PHI1_CLK,CORE_CLK,HSE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK
MCU.CGM0.ClockMux6.Default:FIRC_CLK
MCU.CGM0.ClockMux6.Dividers.List:Div0
MCU.CGM0.ClockMux6.Dividers.Names.List:CLKOUT_RUN_CLK

# MC_CGM_MUX_7_CSC is not availabale on S32K312
#Values according to MC_CGM_MUX_7_CSC[SELCTL]
MCU.CGM0.ClockMux7.List:FIRC_CLK,EMAC_MII_RMII_TX_CLK,EMAC_MII_RX_CLK
MCU.CGM0.ClockMux7.Default:FIRC_CLK
MCU.CGM0.ClockMux7.Dividers.List:Div0
MCU.CGM0.ClockMux7.Dividers.Names.List:EMAC_RX_CLK

# MC_CGM_MUX_8_CSC is not availabale on S32K312
#Values according to MC_CGM_MUX_8_CSC[SELCTL]
MCU.CGM0.ClockMux8.List:FIRC_CLK,EMAC_MII_RMII_TX_CLK
MCU.CGM0.ClockMux8.Default:FIRC_CLK
MCU.CGM0.ClockMux8.Dividers.List:Div0
MCU.CGM0.ClockMux8.Dividers.Names.List:EMAC_TX_CLK

# MC_CGM_MUX_9_CSC is not availabale on S32K312
#Values according to MC_CGM_MUX_9_CSC[SELCTL]
MCU.CGM0.ClockMux9.List:FIRC_CLK,FXOSC_CLK,PLL_PHI0_CLK,EMAC_MII_RMII_TX_CLK,EMAC_MII_RX_CLK
MCU.CGM0.ClockMux9.Default:FIRC_CLK
MCU.CGM0.ClockMux9.Dividers.List:Div0
MCU.CGM0.ClockMux9.Dividers.Names.List:EMAC_TS_CLK

# MC_CGM_MUX_10_CSC is not availabale on S32K312
#Values according to MC_CGM_MUX_10_CSC[SELCTL]
MCU.CGM0.ClockMux10.List:FIRC_CLK,FXOSC_CLK,PLL_PHI1_CLK
MCU.CGM0.ClockMux10.Default:FIRC_CLK
MCU.CGM0.ClockMux10.Dividers.List:Div0
MCU.CGM0.ClockMux10.Dividers.Names.List:QSPI_SFCK_CLK
MCU.CGM0.ClockMux10.Div2.Supported:false

#Values according to MC_CGM_MUX_11_CSC[SELCTL]
MCU.CGM0.ClockMux11.List:FIRC_CLK,FXOSC_CLK,PLL_PHI0_CLK,PLL_PHI1_CLK
MCU.CGM0.ClockMux11.Default:FIRC_CLK
MCU.CGM0.ClockMux11.Dividers.List:Div0
MCU.CGM0.ClockMux11.Dividers.Names.List:TRACE_CLK

#Values according to MC_CGM_MUX_12_CSC[SELCTL]
MCU.CGM0.ClockMux12.List:FIRC_CLK,FXOSC_CLK,PLL_PHI0_CLK
MCU.CGM0.ClockMux12.Default:FIRC_CLK
MCU.CGM0.ClockMux12.Dividers.List:Div0
MCU.CGM0.ClockMux12.Dividers.Names.List:EMAC_TX_RMII_CLK

#Values according to MC_CGM_MUX_13_CSC[SELCTL]
MCU.CGM0.ClockMux13.List:FIRC_CLK,FXOSC_CLK,AIPS_PLAT_CLK
MCU.CGM0.ClockMux13.Default:FIRC_CLK
MCU.CGM0.ClockMux13.Dividers.List:Div0
MCU.CGM0.ClockMux13.Dividers.Names.List:STMC_CLK

#Values according to MC_CGM_MUX_14_CSC[SELCTL]
MCU.CGM0.ClockMux14.List:FIRC_CLK,FXOSC_CLK,PLL_PHI1_CLK,PLLAUX_PHI2_CLK
MCU.CGM0.ClockMux14.Default:FIRC_CLK
MCU.CGM0.ClockMux14.Dividers.List:Div0
MCU.CGM0.ClockMux14.Dividers.Names.List:USDHC_CLK

#Values according to MC_CGM_MUX_15_CSC[SELCTL]
MCU.CGM0.ClockMux15.List:FIRC_CLK,FXOSC_CLK,LFAST_REF_EXT_CLK,AIPS_SLOW_CLK
MCU.CGM0.ClockMux15.Default:FIRC_CLK
MCU.CGM0.ClockMux15.Dividers.List:Div0
MCU.CGM0.ClockMux15.Dividers.Names.List:LFAST_REF_CLK

#Values according to MC_CGM_MUX_16_CSC[SELCTL]
MCU.CGM0.ClockMux16.List:FIRC_CLK,FXOSC_CLK,SWG_PAD_CLK
MCU.CGM0.ClockMux16.Default:FIRC_CLK
MCU.CGM0.ClockMux16.Dividers.List:Div0
MCU.CGM0.ClockMux16.Dividers.Names.List:SWG_CLK

#Values according to MC_CGM_MUX_17_CSC[SELCTL]
MCU.CGM0.ClockMux17.List:FIRC_CLK,FXOSC_CLK,PLL_PHI0_CLK,PLLAUX_PHI0_CLK
MCU.CGM0.ClockMux17.Default:FIRC_CLK
MCU.CGM0.ClockMux17.Dividers.List:Div0
MCU.CGM0.ClockMux17.Dividers.Names.List:GMAC1_RMII_CLK

#Values according to MC_CGM_MUX_18_CSC[SELCTL]
MCU.CGM0.ClockMux18.List:FIRC_CLK,FXOSC_CLK,AIPS_PLAT_CLK
MCU.CGM0.ClockMux18.Default:FIRC_CLK
MCU.CGM0.ClockMux18.Dividers.List:Div0
MCU.CGM0.ClockMux18.Dividers.Names.List:STMD_CLK

#Values according to MC_CGM_MUX_19_CSC[SELCTL]
MCU.CGM0.ClockMux19.List:FIRC_CLK,PLLAUX_PHI1_CLK
MCU.CGM0.ClockMux19.Default:FIRC_CLK
MCU.CGM0.ClockMux19.Dividers.List:Div0
MCU.CGM0.ClockMux19.Dividers.Names.List:AES_CLK

#Values according to RTC_RTCC[CLKSEL]
MCU.RTC.ClockSelect.List:FIRC_CLK,FXOSC_CLK,SIRC_CLK
MCU.RTC.ClockSelect.Default:FIRC_CLK
#######################################################
#################   MC_CGM_0_PCFS   ###################
#######################################################
MCU.CGM0.CgmPcfs.List:PCFS_8
MCU.CGM0.CgmPcfs.Default:PCFS_8
MCU.CGM0.CgmPcfs.Rates:12,48,112,184

MCU.CGM.CgmPcfs.DummyFrequency:0

#######################################################
#################   MC_CGM_PCFS   ###################
#######################################################
MCU.CGM.CgmPcfs.List:PCFS_8

#######################################################
#################   MC_CGM_0_CTRL   ###################
#######################################################
# List of SW Controlled clock multiplexers pertaining to CGM0
MCU.CGM0.ClockMux.SwCtrl.List:5,6,11

# List of PCFS capable clock multiplexers pertaining to CGM0
MCU.CGM0.ClockMux.PCFS.List:0

# List of clock multiplexers with divider trigger control pertaining to CGM0
MCU.CGM0.ClockMux.DivTrigCtrl.List:0

#######################################################
#################       MC_CGM      ###################
#######################################################
# List of CGM modules available on the platform
MCU.CGM.CgmModules.List:Cgm0

#######################################################
###################       PLL       ###################
#######################################################
MCU.PLL.List:PLL_0
MCU.PLL.Names.List:PLL_CLK
MCU.PLL.Dividers.List:PllDvOdiv2
MCU.PLL.Dividers.Names.List:PLL_POSTDIV_CLK

#######################################################
###################      PLL_0      ###################
#######################################################
MCU.PLL0.Dividers.List:PllOdiv0,PllOdiv1
MCU.PLL0.Dividers.Names.List:PLL_PHI0_CLK,PLL_PHI1_CLK

#######################################################
###################     SELECTOR       ################
#######################################################
MCU.SELECTOR.Names.List:SCS_CLK,STMA_CLK,FLEXCANA_CLK,CLKOUT_STANDBY_CLK,CLKOUT_RUN_CLK,RTC_CLK,TRACE_CLK

#######################################################
###################     DIVIDER        ################
#######################################################
MCU.DIVIDER.Names.List:PLL_POSTDIV_CLK,PLL_PHI0_CLK,PLL_PHI1_CLK,CORE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK,HSE_CLK,DCM_CLK,STMA_CLK,FLEXCANA_CLK,CLKOUT_STANDBY_CLK,CLKOUT_RUN_CLK,TRACE_CLK


#######################################################
###############     DIVIDER TRIGGER        ############
#######################################################
MCU.DIVIDER.TRIGGER.Names.List:CORE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK,HSE_CLK,DCM_CLK,
MCU.CGM.DIVIDER.TRIGGER.List:Cgm0ClockMux0,Cgm0ClockMux0,Cgm0ClockMux0,Cgm0ClockMux0,Cgm0ClockMux0
MCU.CGM.MultipleOnMuxSupport:true
MCU.CGM.DividerTriggerSupport:true
#######################################################
###################      PLL_0      ###################
#######################################################
MCU.COREPLL.Dividers.List:PllOdiv0,PllOdiv1
MCU.COREPLL.Dividers.Names.List:PLL_PHI0_CLK,PLL_PHI1_CLK

#######################################################
###################       GATE       ##################
#######################################################
MCU.GATE.Names.List:ADC0_CLK,ADC1_CLK,BCTU0_CLK,CMP0_CLK,CRC0_CLK,DMAMUX0_CLK,DMAMUX1_CLK,EDMA0_CLK,EDMA0_TCD0_CLK,EDMA0_TCD1_CLK,EDMA0_TCD2_CLK,EDMA0_TCD3_CLK,EDMA0_TCD4_CLK,EDMA0_TCD5_CLK,EDMA0_TCD6_CLK,EDMA0_TCD7_CLK,EDMA0_TCD8_CLK,EDMA0_TCD9_CLK,EDMA0_TCD10_CLK,EDMA0_TCD11_CLK,EIM_CLK,EMIOS0_CLK,EMIOS1_CLK,ERM0_CLK,FLEXCAN0_CLK,FLEXCAN1_CLK,FLEXCAN2_CLK,FLEXIO0_CLK,INTM_CLK,LCU0_CLK,LCU1_CLK,LPI2C1_CLK,LPSPI0_CLK,LPSPI1_CLK,LPSPI2_CLK,LPSPI3_CLK,LPUART0_CLK,LPUART1_CLK,LPUART2_CLK,LPUART3_CLK,MSCM_CLK,PIT0_CLK,PIT1_CLK,RTC0_CLK,SDA_AP_CLK,SIUL2_CLK,STM0_CLK,SWT0_CLK,TEMPSENSE_CLK,TRGMUX0_CLK,TSENSE0_CLK,WKPU0_CLK

#######################################################
#################       CMU_FC      ###################
#######################################################
#List of CMU_FC
MCU.CMU_FC.List:CMU_FC_0_FXOSC_CLK,CMU_FC_3_CORE_CLK,CMU_FC_4_AIPS_PLAT_CLK,CMU_FC_5_HSE_CLK
MCU.CMU_FC.BusClock.List:AIPS_SLOW_CLK,AIPS_SLOW_CLK,AIPS_SLOW_CLK,AIPS_SLOW_CLK
MCU.CMU_FC.RefClock.List:FIRC_CLK,FXOSC_CLK,FIRC_CLK,FIRC_CLK
MCU.CMU_FC.Default:CMU_FC_0_FXOSC_CLK
MCU.CMU_FC.REFERENCE.List:FIRC_CLK,FXOSC_CLK,FIRC_CLK,FIRC_CLK
#List of CMU_FCs that support Asynchronous Interrupt
MCU.CMU_FC.AsyncIE.Support:FXOSC_CLK,CORE_CLK,AIPS_PLAT_CLK,HSE_CLK

#List of CMU_FCs that support Synchronous Interrupt
MCU.CMU_FC.SyncIE.Support:FXOSC_CLK

MCU.CMU.UNITS:0
MCU.CMU.UNITS.List:

#List of Configured frequencys are used for calculate value for CMU registers, MC_CGM_PCFS registers and condition for Ram/Flash wait state.
MCU.ConfiguredFrequency.List:FIRC_CLK,FXOSC_CLK,CORE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK
#######################################################
#################      EMIOS PERIPH ###################
#######################################################
#List of EMIOS
MCU.SPECIFIC_PERIPHERAL_PRAMs.List:


#######################################################
###############     MC_ME & MC_RGM    #################
#######################################################
#List of partitions available on the platform
MCU.Partitions.List:Partition0,Partition1

#List of available peripherals (controlled by both MC_ME and MC_RGM)
MCU.Peripherals.List:TRGMUX,BCTU,EMIOS_0,EMIOS_1,LCU_0,LCU_1,ADC_0,ADC_1,PIT_0,PIT_1,EDMA,EDMA_TCD_0,EDMA_TCD_1,EDMA_TCD_2,EDMA_TCD_3,EDMA_TCD_4,EDMA_TCD_5,EDMA_TCD_6,EDMA_TCD_7,EDMA_TCD_8,EDMA_TCD_9,EDMA_TCD_10,EDMA_TCD_11,SDA_AP,EIM_0,ERM_0,MSCM,SWT_0,STM_0,INTM,DMAMUX_0,DMAMUX_1,RTC,SIUL2_VIRTWRAPPER_PDAC3,WKPU,CMUs,TSPC,FXOSC,PLL,FlexCAN_0,FlexCAN_1,FlexCAN_2,FlexIO,LPUART_0,LPUART_1,LPUART_2,LPUART_3,LPI2C_1,LPSPI_0,LPSPI_1,LPSPI_2,LPSPI_3,LPCMP_0,TEMPSENSE,CRC,STCU_2
MCU.Peripherals.Default:TRGMUX

#######################################################
###################     MC_ME    ######################
#######################################################
MCU.MC_ME.HasOutputSafeState:false

MCU.MC_ME.LockStepControl:false

#List of available cores on the platform
MCU.MC_ME.Cores.List:CM7_0
MCU.MC_ME.Cores.Default:CM7_0

#List of available RW (Read-Write) cores on the partitions
MCU.MC_ME.Partition0.Cores.List:CORE_0
MCU.MC_ME.Partition1.Cores.List:
MCU.MC_ME.Partition2.Cores.List:

#COFB supported if there are any COFB in list below.
MCU.MC_ME.COFBSupported:true

#List of available COFBs on the partitions
MCU.MC_ME.Partition0.COFBs.List:COFB_1
MCU.MC_ME.Partition1.COFBs.List:COFB_0,COFB_1,COFB_2,COFB_3
MCU.MC_ME.Partition2.COFBs.List:

# Subset of "MCU.Peripherals.List".
# Includes only peripherals which:
#   1. Have controllable clock in MC_ME.
#   2. Out of reset: MC_ME_PRTNx_COFBx_CLKEN[REQx] == 1
MCU.MC_ME.Peripherals.DefaultClockEnabled.List:PIT_0,SDA_AP,MSCM,SWT_0,RTC,SIUL2_VIRTWRAPPER_PDAC3,WKPU,TSPC,FXOSC,LPCMP_0,STCU_2

# Mapping: MCU.Peripherals.List[x] corresponds to MCU.MC_ME.Peripherals.Slots.List[x]
# Precondition: Length(MCU.MC_ME.Peripherals.Slots.List) == Length(MCU.Peripherals.List)
# If peripheral has no controllable clock in MC_ME, fill with "NONE"
MCU.MC_ME.Peripherals.Slots.List:PRTN0_COFB1_REQ32,PRTN0_COFB1_REQ33,PRTN0_COFB1_REQ34,PRTN0_COFB1_REQ35,PRTN0_COFB1_REQ38,PRTN0_COFB1_REQ39,PRTN0_COFB1_REQ40,PRTN0_COFB1_REQ41,PRTN0_COFB1_REQ44,PRTN0_COFB1_REQ45,PRTN1_COFB0_REQ3,PRTN1_COFB0_REQ4,PRTN1_COFB0_REQ5,PRTN1_COFB0_REQ6,PRTN1_COFB0_REQ7,PRTN1_COFB0_REQ8,PRTN1_COFB0_REQ9,PRTN1_COFB0_REQ10,PRTN1_COFB0_REQ11,PRTN1_COFB0_REQ12,PRTN1_COFB0_REQ13,PRTN1_COFB0_REQ14,PRTN1_COFB0_REQ15,PRTN1_COFB0_REQ21,PRTN1_COFB0_REQ22,PRTN1_COFB0_REQ23,PRTN1_COFB0_REQ24,PRTN1_COFB0_REQ28,PRTN1_COFB0_REQ29,PRTN1_COFB0_REQ31,PRTN1_COFB1_REQ32,PRTN1_COFB1_REQ33,PRTN1_COFB1_REQ34,PRTN1_COFB1_REQ42,PRTN1_COFB1_REQ45,PRTN1_COFB1_REQ47,PRTN1_COFB1_REQ49,PRTN1_COFB1_REQ53,PRTN1_COFB1_REQ56,PRTN1_COFB2_REQ65,PRTN1_COFB2_REQ66,PRTN1_COFB2_REQ67,PRTN1_COFB2_REQ73,PRTN1_COFB2_REQ74,PRTN1_COFB2_REQ75,PRTN1_COFB2_REQ76,PRTN1_COFB2_REQ77,PRTN1_COFB2_REQ85,PRTN1_COFB2_REQ86,PRTN1_COFB2_REQ87,PRTN1_COFB2_REQ88,PRTN1_COFB2_REQ89,PRTN1_COFB2_REQ92,PRTN1_COFB2_REQ95,PRTN1_COFB3_REQ96,PRTN1_COFB3_REQ104
MCU.MC_ME.Peripherals.Slots.Default:PRTN0_COFB1_REQ32

#######################################################
#################       MC_RGM      ###################
#######################################################
MCU.MC_RGM.Partitions.List:
#No need to have a separate list of available reset domains on the platform.
#There are as many resettable domains in MC_RGM as there are partitions in MC_ME.

MCU.MC_RGM.FuncRstDis.List:FCCU,SWT_0,JTAG,DEBUG

#List of available COFBs on the reset domains
MCU.MC_RGM.Partition0.COFBs.List:
MCU.MC_RGM.Partition1.COFBs.List:
MCU.MC_RGM.Partition2.COFBs.List:
MCU.MC_RGM.Partition3.COFBs.List:

# Subset of "MCU.Peripherals.List"
# Includes only peripherals which:
#   1. Have controllable reset signal in MC_RGM.
#   2. Out of reset: MC_RGM_PRSTx_x[PERIPH_x_RST] == 0
MCU.MC_RGM.Peripherals.DefaultResetDeasserted.List:

# Mapping: MCU.Peripherals.List[x] corresponds to MCU.MC_RGM.Peripherals.Slots.List[x]
# Precondition: Length(MCU.MC_RGM.Peripherals.Slots.List) == Length(MCU.Peripherals.List)
# If peripheral has no controllable reset signal in MC_RGM, fill with "NONE"
MCU.MC_RGM.Peripherals.Slots.List:NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE
MCU.MC_RGM.Peripherals.Slots.Default:NONE

MCU.RGM.ResetDuringStandbySupported:true
MCU.RGM.WarmResetSupported:false
MCU.RGM.DomainResetSupported:false

#######################################################
#################        PRAMC      ###################
#######################################################
#PRAMC is/not available on the platform.
MCU.PRAMC.AVAILABLE:true
MCU.PRAMC.List:PRAMC_0,PRAMC_1
#######################################################
#################       PFLASH      ###################
#######################################################
#PFLASH is/not available on the platform.
MCU.PFLASH.AVAILABLE:true

#######################################################
#################        SRAMC      ###################
#######################################################
#SRAMC is/not available on the platform.
MCU.SRAMC.AVAILABLE:false
MCU.SRAMC.List:

#######################################################
###################       PMC      ####################
#######################################################
#List of non-critical PMC SPDs
MCU.PMC.NonCriticalSPD.List:
MCU.PMC.NonCriticalSPD.Indices.List:

#List of PMC Config
MCU.PMC.Config.List:FASTREC,LPM25EN,HVDIE,LVDIE

#List of DCM Config
MCU.DCM.Config.List:SIRC_TRIM_BYP_STDBY_EXT,PMC_TRIM_RGM_DCF_BYP_STDBY_EXT,FIRC_TRIM_BYP_STDBY_EXT,DCM_SCAN_BYP_STDBY_EXT

MCU.PMC.AE.SUPPORT:true
MCU.AEC.RSTGENCFG.SUPPORT:true

#######################################################
##############  CLOCKING LIMITS (FIRC)  ###############
#######################################################
MCU.FIRC.Limits.FIRC.FrequencyList:48000000,24000000,3000000
MCU.FIRC.Limits.FIRC.Typical:48000000
MCU.FIRC.Limits.FIRC.Default:48000000
MCU.FIRC.Limits.FIRC.Low:3000000
MCU.FIRC.Limits.FIRC.High:48000000

MCU.FIRC.Divider.Supported:true
#######################################################
##############  CLOCKING LIMITS (SIRC)  ###############
#######################################################
MCU.SIRC.Limits.SIRC.Typical:32000

#######################################################
##############  CLOCKING LIMITS (IRCOSC)  ##############
#######################################################
MCU.IRCOSC.List:FIRC,FIRC,SIRC
MCU.IRCOSC.Names:FIRC_CLK,FIRC_STANDBY_CLK,SIRC_STANDBY_CLK

#######################################################
##############  CLOCKING LIMITS (XOSC)  ##############
#######################################################
MCU.XOSC.List:FXOSC
MCU.XOSC.Names:FXOSC_CLK

#######################################################
##############  CLOCKING LIMITS (SXOSC)  ##############
#######################################################
MCU.SXOSC.Limits.SXOSC.Low:32768
MCU.SXOSC.Limits.SXOSC.High:32768

MCU.SXOSC.Limits.XTAL.Low:32768
MCU.SXOSC.Limits.XTAL.Typical:32768
MCU.SXOSC.Limits.XTAL.High:32768

MCU.SXOSC.Supported:false
#######################################################
##############  CLOCKING LIMITS (FXOSC)  ##############
#######################################################
MCU.FXOSC.Limits.FXOSC.Low:8000000
MCU.FXOSC.Limits.FXOSC.High:40000000

MCU.FXOSC.Limits.XTAL.Low:8000000
MCU.FXOSC.Limits.XTAL.High:40000000

MCU.FXOSC.Limits.SingleEndedMode.Low:8000000
MCU.FXOSC.Limits.SingleEndedMode.High:40000000

MCU.FXOSC.Limits.DifferentialMode.Low:8000000
MCU.FXOSC.Limits.DifferentialMode.High:40000000

MCU.FXOSC.Limits.XTAL.Typical:16000000
#######################################################
###############  CLOCKING LIMITS (PLL)  ###############
#######################################################
MCU.PLL.Limits.ClkIn.Low:8000000
MCU.PLL.Limits.ClkIn.High:40000000
MCU.PLL.Limits.VCO.Low:640000000
MCU.PLL.Limits.VCO.High:1280000000

MCU.PLL.Limits.PHI0.High:320000000
MCU.PLL.Limits.PHI0.Low:48000000
MCU.PLL.Limits.Divider.PHI0:15
MCU.PLL.Terminals.PHI0.Connected:true

MCU.PLL.Limits.PHI1.High:320000000
MCU.PLL.Limits.PHI1.Low:48000000
MCU.PLL.Limits.Divider.PHI1:15
MCU.PLL.Terminals.PHI1.Connected:true

MCU.PLL.MFI.Default:120

#######################################################
############## CLOCKING LIMITS (PLLAUX)  ##############
#######################################################
MCU.PLLAUX.Limits.ClkIn.Low:8000000
MCU.PLLAUX.Limits.ClkIn.High:40000000
MCU.PLLAUX.Limits.VCO.Low:640000000
MCU.PLLAUX.Limits.VCO.High:1280000000

MCU.PLLAUX.Limits.PHI0.High:320000000
MCU.PLLAUX.Limits.PHI0.Low:48000000
MCU.PLLAUX.Terminals.PHI0.Connected:false

MCU.PLLAUX.Limits.PHI1.High:320000000
MCU.PLLAUX.Limits.PHI1.Low:48000000
MCU.PLLAUX.Terminals.PHI1.Connected:false

MCU.PLLAUX.Limits.PHI2.High:320000000
MCU.PLLAUX.Limits.PHI2.Low:48000000
MCU.PLLAUX.Terminals.PHI2.Connected:false

MCU.PLLAUX.MFI.Default:120

#######################################################
############  CLOCKING LIMITS (CoreClock)  ############
#######################################################
MCU.SysClock.Limits.CORE_CLK:120000000
MCU.SysClock.Limits.AIPS_PLAT_CLK:80000000
MCU.SysClock.Limits.AIPS_SLOW_CLK:40000000
MCU.SysClock.Limits.HSE_CLK:120000000
MCU.SysClock.Limits.DCM_CLK:48000000
MCU.SysClock.Limits.LBIST_CLK:48000000
MCU.SysClock.Limits.QSPI_MEM_CLK:160000000
MCU.SysClock.Limits.CM7_CORE_CLK:320000000
#######################################################
###########  CLOCKING LIMITS (PeriphClock)  ###########
#######################################################
MCU.AuxClock.Limits.STM0_CLK:80000000
MCU.AuxClock.Limits.STM1_CLK:80000000
MCU.AuxClock.Limits.STM2_CLK:80000000
MCU.AuxClock.Limits.uSDHC_CLK:50000000
MCU.AuxClock.Limits.FLEXCAN_PE_CLK0_2:80000000
MCU.AuxClock.Limits.FLEXCAN_PE_CLK3_5:80000000
MCU.AuxClock.Limits.CLKOUT_STANDBY:48000000
MCU.AuxClock.Limits.CLKOUT_RUN:320000000
MCU.AuxClock.Limits.EMAC_CLK_RX:50000000
MCU.AuxClock.Limits.EMAC_CLK_TX:50000000
MCU.AuxClock.Limits.EMAC_CLK_TS:120000000
MCU.AuxClock.Limits.QuadSPI_SFCK:120000000
MCU.AuxClock.Limits.TRACE_CLK:120000000
MCU.AuxClock.Limits.EMAC_TX_RMII_CLK:50000000
MCU.AuxClock.Limits.LFAST_REF_CLK:26000000
MCU.AuxClock.Limits.SWG_CLK.High:20000000
MCU.AuxClock.Limits.SWG_CLK.Low:0
MCU.AuxClock.Limits.STM3_CLK.High:120000000
MCU.AuxClock.Limits.STM3_CLK.Low:0
MCU.AuxClock.Limits.AES_CLK.High:120000000
MCU.AuxClock.Limits.AES_CLK.Low:0
MCU.AuxClock.Limits.GMAC1_RMII_CLK.High:120000000
MCU.AuxClock.Limits.GMAC1_RMII_CLK.Low:0
MCU.AuxClock.Limits.RTC_CLK:48000000
#######################################################
##########  CLOCKING LIMITS (External PADS)  ##########
#######################################################
MCU.ExtClock.List:

MCU.ExtClock.Limits.EMAC_MII_RX_CLK:3200000000
MCU.ExtClock.Limits.EMAC_MII_RX_CLK.Default:25000000

MCU.ExtClock.Limits.EMAC_MII_RMII_TX_CLK:3200000000
MCU.ExtClock.Limits.EMAC_MII_RMII_TX_CLK.Default:50000000

MCU.ExtClock.Limits.GMAC0_MII_RX_CLK:3200000000
MCU.ExtClock.Limits.GMAC0_MII_RX_CLK.Default:50000000

MCU.ExtClock.Limits.GMAC0_MII_RMII_TX_CLK:3200000000
MCU.ExtClock.Limits.GMAC0_MII_RMII_TX_CLK.Default:50000000

MCU.ExtClock.Limits.LFAST_REF_EXT_CLK:208000000
MCU.ExtClock.Limits.LFAST_REF_EXT_CLK.Default:26000000

MCU.ExtClock.Limits.SWG_PAD_CLK:160000000
MCU.ExtClock.Limits.SWG_PAD_CLK.Default:160000000
#######################################################
###########  DIVIDER LIMITS                 ###########
#######################################################
MCU.MC_CGM0_MUX15_DC0.Divider.Limits:63
MCU.MC_CGM0_MUX16_DC0.Divider.Limits:63
MCU.MC_CGM0_MUX18_DC0.Divider.Limits:7
#######################################################
#################        DFS        ###################
#######################################################
# List of the total number of output ports per DFS (where DFS0 = CORE_DFS, DFS1 = PERIPH_DFS)
MCU.DFS.OutputPorts.List:
MCU.ClockDFS.List:

#######################################################
#################        eMIOS        #################
#######################################################
#List of eMIOS modules
MCU.eMIOS.List:EMIOS_0,EMIOS_1
MCU.eMIOS.Default:EMIOS_0

#######################################################
#################        SIUL2        #################
#######################################################
#List of SIUL2 modules
MCU.SIUL2.List:SIUL2

#######################################################
################ CLOCK REFERENCE POINTS ###############
#######################################################
MCU.ClockReferencePoints.List:CUSTOM,CORE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK,HSE_CLK,DCM_CLK,STM0_CLK,FLEXCAN_PE_CLK0_2,CLKOUT_STANDBY,CLKOUT_RUN,TRACE_CLK,RTC_CLK,FIRC_CLK,SIRC_CLK,FXOSC_CLK,SCS_CLK

MCU.ClockReferencePoints.Default:CORE_CLK

#######################################################
###############   Producer & consumer clocks    #######
#######################################################
#List of producer clocks available on the platform
MCU.ProducerClocks.List:FIRC_CLK,FIRC_STANDBY_CLK,SIRC_CLK,SIRC_STANDBY_CLK,FXOSC_CLK,PLL_CLK,PLL_POSTDIV_CLK,PLL_PHI0_CLK,PLL_PHI1_CLK,SCS_CLK,CORE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK,HSE_CLK,DCM_CLK,CLKOUT_RUN_CLK
#List of consumer clocks available on the platform
MCU.ConsumerClocks.List:ADC0_CLK,ADC1_CLK,BCTU0_CLK,CLKOUT_STANDBY_CLK,CMP0_CLK,CRC0_CLK,DCM0_CLK,DMAMUX0_CLK,DMAMUX1_CLK,EDMA0_CLK,EDMA0_TCD0_CLK,EDMA0_TCD1_CLK,EDMA0_TCD2_CLK,EDMA0_TCD3_CLK,EDMA0_TCD4_CLK,EDMA0_TCD5_CLK,EDMA0_TCD6_CLK,EDMA0_TCD7_CLK,EDMA0_TCD8_CLK,EDMA0_TCD9_CLK,EDMA0_TCD10_CLK,EDMA0_TCD11_CLK,EIM_CLK,EMIOS0_CLK,EMIOS1_CLK,ERM0_CLK,FLEXCANA_CLK,FLEXCAN0_CLK,FLEXCAN1_CLK,FLEXCAN2_CLK,FLEXIO0_CLK,INTM_CLK,LCU0_CLK,LCU1_CLK,LPI2C1_CLK,LPSPI0_CLK,LPSPI1_CLK,LPSPI2_CLK,LPSPI3_CLK,LPUART0_CLK,LPUART1_CLK,LPUART2_CLK,LPUART3_CLK,MSCM_CLK,PIT0_CLK,PIT1_CLK,RTC_CLK,RTC0_CLK,SDA_AP_CLK,SIUL2_CLK,STCU0_CLK,STMA_CLK,STM0_CLK,SWT0_CLK,TEMPSENSE_CLK,TRACE_CLK,TRGMUX0_CLK,TSENSE0_CLK,WKPU0_CLK

################################################################################
MCU.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionBaseAddress.low:541065216
MCU.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionBaseAddress.high:541097985
MCU.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionSize:32768
#######################################################
##########   Clock Source Mapping (for CT)      #######
#######################################################
#List of clock source mapping on MC_CGM clock selectors
MCU.ClockSelectorMapping.List:FIRC_CLK,SIRC_CLK,FXOSC_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,PLL_PHI0_CLK,PLL_PHI1_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,CORE_CLK,RESERVED_CLK,RESERVED_CLK,HSE_CLK,RESERVED_CLK,RESERVED_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,CLKOUT_RUN

#List of clock source mapping on RTC clock selectors
MCU.RtcClockSelectorMapping.List:RESERVED_CLK,SIRC_CLK,FIRC_CLK,FXOSC_CLK

#List of divider mapping for FIRC_DIV_SEL
MCU.FIRC_DIV_SEL.Mapping.List:Div_by_2,Div_by_2,Div_by_16,Div_by_1

################### SLEEPONEXIT ###################################
MCU.SLEEPONEXIT.SUPPORT:true

#######################################################
##########   General                            #######
#######################################################
Mcu.Peripheral.editable:false

######################  Mcu_S32M276_lqfp64 Mcu module: END  #####################
#####################  s32m276_lqfp64 Mcl module  ##########################
#
###############################################################################


#########
# TRESOS
#########
Mcl.MultiCore.Support:0
Mcl.UserMode.Support: 1

######################################################
# CACHE
######################################################

Mcl.Cache.Support:1


######################################################
# DMA
######################################################
Mcl.MclConfigSet.DmaInstance:DMA_IP_HW_INST_0
Mcl.MclConfigSet.DmaHwInstance.List:DMA_IP_HW_INST_0

Mcl.DMA.NumLogicChannel:12

#DMA0
Mcl.DMA0.Channel.List:DMA_IP_HW_CH_0,DMA_IP_HW_CH_1,DMA_IP_HW_CH_2,DMA_IP_HW_CH_3,DMA_IP_HW_CH_4,DMA_IP_HW_CH_5,DMA_IP_HW_CH_6,DMA_IP_HW_CH_7,DMA_IP_HW_CH_8,DMA_IP_HW_CH_9,DMA_IP_HW_CH_10,DMA_IP_HW_CH_11
Mcl.DMA0.DmaGroupPrio.List:DMA_IP_GROUP_PRIO0,DMA_IP_GROUP_PRIO1,DMA_IP_GROUP_PRIO2,DMA_IP_GROUP_PRIO3,DMA_IP_GROUP_PRIO4,DMA_IP_GROUP_PRIO5,DMA_IP_GROUP_PRIO6,DMA_IP_GROUP_PRIO7,DMA_IP_GROUP_PRIO8,DMA_IP_GROUP_PRIO9,DMA_IP_GROUP_PRIO10,DMA_IP_GROUP_PRIO11

Mcl.MclConfigSet.DmaGroupPrio:DMA_IP_GROUP_PRIO0,DMA_IP_GROUP_PRIO1,DMA_IP_GROUP_PRIO2,DMA_IP_GROUP_PRIO3,DMA_IP_GROUP_PRIO4,DMA_IP_GROUP_PRIO5,DMA_IP_GROUP_PRIO6,DMA_IP_GROUP_PRIO7,DMA_IP_GROUP_PRIO8,DMA_IP_GROUP_PRIO9,DMA_IP_GROUP_PRIO10,DMA_IP_GROUP_PRIO11

Mcl.MclConfigSet.DmaLevelPrio:DMA_IP_LEVEL_PRIO0,DMA_IP_LEVEL_PRIO1,DMA_IP_LEVEL_PRIO2,DMA_IP_LEVEL_PRIO3,DMA_IP_LEVEL_PRIO4,DMA_IP_LEVEL_PRIO5,DMA_IP_LEVEL_PRIO6,DMA_IP_LEVEL_PRIO7

Mcl.MclConfigSet.DmaTransferSize:DMA_IP_TRANSFER_SIZE_1_BYTE,DMA_IP_TRANSFER_SIZE_2_BYTE,DMA_IP_TRANSFER_SIZE_4_BYTE,DMA_IP_TRANSFER_SIZE_8_BYTE,DMA_IP_TRANSFER_SIZE_16_BYTE,DMA_IP_TRANSFER_SIZE_32_BYTE,DMA_IP_TRANSFER_SIZE_64_BYTE

Mcl.MclConfigSet.DmaBandwidthControl:DMA_IP_BWC_ENGINE_NO_STALL,DMA_IP_BWC_ENGINE_HPE,DMA_IP_BWC_ENGINE_4CYCLE_STALL,DMA_IP_BWC_ENGINE_8CYCLE_STALL

######################################################
# TRGMUX
######################################################

Mcl.MclConfigSet.TrgmuxInstance.List: TRGMUX_IP_HW_INST_0

Mcl.MclConfigSet.Trgmux0.Group:TRGMUX_IP_ADC12_0,TRGMUX_IP_ADC12_1,TRGMUX_IP_LPCMP_0,TRGMUX_IP_BCTU,TRGMUX_IP_EMIOS012_ODIS,TRGMUX_IP_EMIOS0_CH1_4,TRGMUX_IP_EMIOS0_CH5_9,TRGMUX_IP_EMIOS0_CH10_13,TRGMUX_IP_EMIOS0_CH14_15,TRGMUX_IP_EMIOS1_CH1_4,TRGMUX_IP_EMIOS1_CH5_9,TRGMUX_IP_EMIOS1_CH10_13,TRGMUX_IP_EMIOS1_CH14_15,TRGMUX_IP_FLEXIO,TRGMUX_IP_SIUL2_0_3,TRGMUX_IP_SIUL2_4_7,TRGMUX_IP_LPI2C0,TRGMUX_IP_LPSPI0,TRGMUX_IP_LPSPI1,TRGMUX_IP_LPSPI2,TRGMUX_IP_LPUART0,TRGMUX_IP_LPUART1,TRGMUX_IP_LPUART2,TRGMUX_IP_LPUART3,TRGMUX_IP_LCU0_SYNC,TRGMUX_IP_LCU0_FORCE,TRGMUX_IP_LCU0_0,TRGMUX_IP_LCU0_1,TRGMUX_IP_LCU0_2,TRGMUX_IP_LCU1_SYNC,TRGMUX_IP_LCU1_FORCE,TRGMUX_IP_LCU1_0,TRGMUX_IP_LCU1_1,TRGMUX_IP_LCU1_2,TRGMUX_IP_CM7

Mcl.MclConfigSet.Trgmux0.Group.Default:TRGMUX_IP_ADC12_0

Mcl.MclConfigSet.Trgmux0.Output:TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_LPCMP_0_SAMPLE_WINDOW,TRGMUX_IP_OUTPUT_BCTU_TRG23,TRGMUX_IP_OUTPUT_BCTU_TRG47,TRGMUX_IP_OUTPUT_EMIOS012_ODIS0,TRGMUX_IP_OUTPUT_EMIOS012_ODIS1,TRGMUX_IP_OUTPUT_EMIOS012_ODIS2,TRGMUX_IP_OUTPUT_EMIOS012_ODIS3,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH1,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH2,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH3,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH4,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH5,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH6,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH7,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH9,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH10,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH11,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH12,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH13,TRGMUX_IP_OUTPUT_EMIOS0_CH14_15_IPP_IND_CH14,TRGMUX_IP_OUTPUT_EMIOS0_CH14_15_IPP_IND_CH15,TRGMUX_IP_OUTPUT_EMIOS1_CH1_4_IPP_IND_CH1,TRGMUX_IP_OUTPUT_EMIOS1_CH1_4_IPP_IND_CH2,TRGMUX_IP_OUTPUT_EMIOS1_CH1_4_IPP_IND_CH3,TRGMUX_IP_OUTPUT_EMIOS1_CH1_4_IPP_IND_CH4,TRGMUX_IP_OUTPUT_EMIOS1_CH5_9_IPP_IND_CH5,TRGMUX_IP_OUTPUT_EMIOS1_CH5_9_IPP_IND_CH6,TRGMUX_IP_OUTPUT_EMIOS1_CH5_9_IPP_IND_CH7,TRGMUX_IP_OUTPUT_EMIOS1_CH5_9_IPP_IND_CH9,TRGMUX_IP_OUTPUT_EMIOS1_CH10_13_IPP_IND_CH10,TRGMUX_IP_OUTPUT_EMIOS1_CH10_13_IPP_IND_CH11,TRGMUX_IP_OUTPUT_EMIOS1_CH10_13_IPP_IND_CH12,TRGMUX_IP_OUTPUT_EMIOS1_CH10_13_IPP_IND_CH13,TRGMUX_IP_OUTPUT_EMIOS1_CH14_15_IPP_IND_CH14,TRGMUX_IP_OUTPUT_EMIOS1_CH14_15_IPP_IND_CH15,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG0,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG1,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG2,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG3,TRGMUX_IP_OUTPUT_SIUL2_0_3_OUT0,TRGMUX_IP_OUTPUT_SIUL2_0_3_OUT1,TRGMUX_IP_OUTPUT_SIUL2_0_3_OUT2,TRGMUX_IP_OUTPUT_SIUL2_0_3_OUT3,TRGMUX_IP_OUTPUT_SIUL2_4_7_OUT4,TRGMUX_IP_OUTPUT_SIUL2_4_7_OUT5,TRGMUX_IP_OUTPUT_SIUL2_4_7_OUT6,TRGMUX_IP_OUTPUT_SIUL2_4_7_OUT7,TRGMUX_IP_OUTPUT_LPI2C0,TRGMUX_IP_OUTPUT_LPSPI0,TRGMUX_IP_OUTPUT_LPSPI1,TRGMUX_IP_OUTPUT_LPSPI2,TRGMUX_IP_OUTPUT_LPUART0,TRGMUX_IP_OUTPUT_LPUART1,TRGMUX_IP_OUTPUT_LPUART2,TRGMUX_IP_OUTPUT_LPUART3,TRGMUX_IP_OUTPUT_LCU0_SYNC0,TRGMUX_IP_OUTPUT_LCU0_SYNC1,TRGMUX_IP_OUTPUT_LCU0_FORCE0,TRGMUX_IP_OUTPUT_LCU0_FORCE1,TRGMUX_IP_OUTPUT_LCU0_FORCE2,TRGMUX_IP_OUTPUT_LCU0_0_INP_I0,TRGMUX_IP_OUTPUT_LCU0_0_INP_I1,TRGMUX_IP_OUTPUT_LCU0_0_INP_I2,TRGMUX_IP_OUTPUT_LCU0_0_INP_I3,TRGMUX_IP_OUTPUT_LCU0_1_INP_I4,TRGMUX_IP_OUTPUT_LCU0_1_INP_I5,TRGMUX_IP_OUTPUT_LCU0_1_INP_I6,TRGMUX_IP_OUTPUT_LCU0_1_INP_I7,TRGMUX_IP_OUTPUT_LCU0_2_INP_I8,TRGMUX_IP_OUTPUT_LCU0_2_INP_I9,TRGMUX_IP_OUTPUT_LCU0_2_INP_I10,TRGMUX_IP_OUTPUT_LCU0_2_INP_I11,TRGMUX_IP_OUTPUT_LCU1_SYNC0,TRGMUX_IP_OUTPUT_LCU1_SYNC1,TRGMUX_IP_OUTPUT_LCU1_FORCE0,TRGMUX_IP_OUTPUT_LCU1_FORCE1,TRGMUX_IP_OUTPUT_LCU1_FORCE2,TRGMUX_IP_OUTPUT_LCU1_0_INP_I0,TRGMUX_IP_OUTPUT_LCU1_0_INP_I1,TRGMUX_IP_OUTPUT_LCU1_0_INP_I2,TRGMUX_IP_OUTPUT_LCU1_0_INP_I3,TRGMUX_IP_OUTPUT_LCU1_1_INP_I4,TRGMUX_IP_OUTPUT_LCU1_1_INP_I5,TRGMUX_IP_OUTPUT_LCU1_1_INP_I6,TRGMUX_IP_OUTPUT_LCU1_1_INP_I7,TRGMUX_IP_OUTPUT_LCU1_2_INP_I8,TRGMUX_IP_OUTPUT_LCU1_2_INP_I9,TRGMUX_IP_OUTPUT_LCU1_2_INP_I10,TRGMUX_IP_OUTPUT_LCU1_2_INP_I11,TRGMUX_IP_OUTPUT_CM7_0_RXEV

Mcl.MclConfigSet.Trgmux0.Input:TRGMUX_IP_INPUT_LOGIC0_VSS,TRGMUX_IP_INPUT_LOGIC1_VDD,TRGMUX_IP_INPUT_ADC0_EOC,TRGMUX_IP_INPUT_ADC1_EOC,TRGMUX_IP_INPUT_CMP0_COUT,TRGMUX_IP_INPUT_CMP1_COUT,TRGMUX_IP_INPUT_EDMA_CH0,TRGMUX_IP_INPUT_EDMA_CH1,TRGMUX_IP_INPUT_EDMA_CH16,TRGMUX_IP_INPUT_EDMA_CH17,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH23,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH22,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH8,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH0,TRGMUX_IP_INPUT_EMIOS0_IPP_CH0,TRGMUX_IP_INPUT_EMIOS0_IPP_CH1,TRGMUX_IP_INPUT_EMIOS0_IPP_CH2,TRGMUX_IP_INPUT_EMIOS0_IPP_CH3,TRGMUX_IP_INPUT_EMIOS0_IPP_CH4,TRGMUX_IP_INPUT_EMIOS0_IPP_CH5,TRGMUX_IP_INPUT_EMIOS0_IPP_CH6,TRGMUX_IP_INPUT_EMIOS0_IPP_CH7,TRGMUX_IP_INPUT_EMIOS0_IPP_CH8,TRGMUX_IP_INPUT_EMIOS0_IPP_CH9,TRGMUX_IP_INPUT_EMIOS0_IPP_CH10,TRGMUX_IP_INPUT_EMIOS0_IPP_CH11,TRGMUX_IP_INPUT_EMIOS0_IPP_CH12,TRGMUX_IP_INPUT_EMIOS0_IPP_CH13,TRGMUX_IP_INPUT_EMIOS0_IPP_CH14,TRGMUX_IP_INPUT_EMIOS0_IPP_CH15,TRGMUX_IP_INPUT_EMIOS0_IPP_CH22,TRGMUX_IP_INPUT_EMIOS0_IPP_CH23,TRGMUX_IP_INPUT_EMIOS1_RELOAD_OUT_CH23,TRGMUX_IP_INPUT_EMIOS1_RELOAD_OUT_CH22,TRGMUX_IP_INPUT_EMIOS1_RELOAD_OUT_CH8,TRGMUX_IP_INPUT_EMIOS1_RELOAD_OUT_CH0,TRGMUX_IP_INPUT_EMIOS1_IPP_CH0,TRGMUX_IP_INPUT_EMIOS1_IPP_CH1,TRGMUX_IP_INPUT_EMIOS1_IPP_CH2,TRGMUX_IP_INPUT_EMIOS1_IPP_CH3,TRGMUX_IP_INPUT_EMIOS1_IPP_CH4,TRGMUX_IP_INPUT_EMIOS1_IPP_CH5,TRGMUX_IP_INPUT_EMIOS1_IPP_CH6,TRGMUX_IP_INPUT_EMIOS1_IPP_CH7,TRGMUX_IP_INPUT_EMIOS1_IPP_CH8,TRGMUX_IP_INPUT_EMIOS1_IPP_CH9,TRGMUX_IP_INPUT_EMIOS1_IPP_CH10,TRGMUX_IP_INPUT_EMIOS1_IPP_CH11,TRGMUX_IP_INPUT_EMIOS1_IPP_CH12,TRGMUX_IP_INPUT_EMIOS1_IPP_CH13,TRGMUX_IP_INPUT_EMIOS1_IPP_CH14,TRGMUX_IP_INPUT_EMIOS1_IPP_CH15,TRGMUX_IP_INPUT_EMIOS1_IPP_CH22,TRGMUX_IP_INPUT_EMIOS1_IPP_CH23,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_0,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_1,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_2,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_3,TRGMUX_IP_INPUT_SIUL2_IN0,TRGMUX_IP_INPUT_SIUL2_IN1,TRGMUX_IP_INPUT_SIUL2_IN2,TRGMUX_IP_INPUT_SIUL2_IN3,TRGMUX_IP_INPUT_SIUL2_IN4,TRGMUX_IP_INPUT_SIUL2_IN5,TRGMUX_IP_INPUT_SIUL2_IN6,TRGMUX_IP_INPUT_SIUL2_IN7,TRGMUX_IP_INPUT_SIUL2_IN8,TRGMUX_IP_INPUT_SIUL2_IN9,TRGMUX_IP_INPUT_SIUL2_IN10,TRGMUX_IP_INPUT_SIUL2_IN11,TRGMUX_IP_INPUT_SIUL2_IN12,TRGMUX_IP_INPUT_SIUL2_IN13,TRGMUX_IP_INPUT_SIUL2_IN14,TRGMUX_IP_INPUT_SIUL2_IN15,TRGMUX_IP_INPUT_LPI2C0_MASTER,TRGMUX_IP_INPUT_LPI2C0_SLAVE,TRGMUX_IP_INPUT_LPSPI0_END,TRGMUX_IP_INPUT_LPSPI0_RECEIVE,TRGMUX_IP_INPUT_LPSPI1_END,TRGMUX_IP_INPUT_LPSPI1_RECEIVE,TRGMUX_IP_INPUT_LPSPI2_END,TRGMUX_IP_INPUT_LPSPI2_RECEIVE,TRGMUX_IP_INPUT_LPUART0_TX,TRGMUX_IP_INPUT_LPUART0_RX,TRGMUX_IP_INPUT_LPUART0_RX_IDLE,TRGMUX_IP_INPUT_LPUART1_TX,TRGMUX_IP_INPUT_LPUART1_RX,TRGMUX_IP_INPUT_LPUART1_RX_IDLE,TRGMUX_IP_INPUT_LPUART2_TX,TRGMUX_IP_INPUT_LPUART2_RX,TRGMUX_IP_INPUT_LPUART2_RX_IDLE,TRGMUX_IP_INPUT_LCU0_LC0_OUT_I0,TRGMUX_IP_INPUT_LCU0_LC0_OUT_I1,TRGMUX_IP_INPUT_LCU0_LC0_OUT_I2,TRGMUX_IP_INPUT_LCU0_LC0_OUT_I3,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I0,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I1,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I2,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I3,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I0,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I1,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I2,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I3,TRGMUX_IP_INPUT_LCU1_LC0_OUT_I0,TRGMUX_IP_INPUT_LCU1_LC0_OUT_I1,TRGMUX_IP_INPUT_LCU1_LC0_OUT_I2,TRGMUX_IP_INPUT_LCU1_LC0_OUT_I3,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I0,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I1,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I2,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I3,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I0,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I1,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I2,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I3,TRGMUX_IP_INPUT_PIT0_CH0,TRGMUX_IP_INPUT_PIT0_CH1,TRGMUX_IP_INPUT_PIT0_CH2,TRGMUX_IP_INPUT_PIT0_CH3,TRGMUX_IP_INPUT_PIT0_CH4,TRGMUX_IP_INPUT_PIT1_CH0,TRGMUX_IP_INPUT_PIT1_CH1,TRGMUX_IP_INPUT_PIT1_CH2,TRGMUX_IP_INPUT_PIT1_CH3,TRGMUX_IP_INPUT_CM7_0_TXEV

Mcl.MclConfigSet.Trgmux.Group:TRGMUX_IP_ADC12_0,TRGMUX_IP_ADC12_1,TRGMUX_IP_LPCMP_0,TRGMUX_IP_BCTU,TRGMUX_IP_EMIOS012_ODIS,TRGMUX_IP_EMIOS0_CH1_4,TRGMUX_IP_EMIOS0_CH5_9,TRGMUX_IP_EMIOS0_CH10_13,TRGMUX_IP_EMIOS0_CH14_15,TRGMUX_IP_EMIOS1_CH1_4,TRGMUX_IP_EMIOS1_CH5_9,TRGMUX_IP_EMIOS1_CH10_13,TRGMUX_IP_EMIOS1_CH14_15,TRGMUX_IP_FLEXIO,TRGMUX_IP_SIUL2_0_3,TRGMUX_IP_SIUL2_4_7,TRGMUX_IP_LPI2C0,TRGMUX_IP_LPSPI0,TRGMUX_IP_LPSPI1,TRGMUX_IP_LPSPI2,TRGMUX_IP_LPUART0,TRGMUX_IP_LPUART1,TRGMUX_IP_LPUART2,TRGMUX_IP_LPUART3,TRGMUX_IP_LCU0_SYNC,TRGMUX_IP_LCU0_FORCE,TRGMUX_IP_LCU0_0,TRGMUX_IP_LCU0_1,TRGMUX_IP_LCU0_2,TRGMUX_IP_LCU1_SYNC,TRGMUX_IP_LCU1_FORCE,TRGMUX_IP_LCU1_0,TRGMUX_IP_LCU1_1,TRGMUX_IP_LCU1_2,TRGMUX_IP_CM7

Mcl.MclConfigSet.Trgmux.Output:TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_LPCMP_0_SAMPLE_WINDOW,TRGMUX_IP_OUTPUT_BCTU_TRG23,TRGMUX_IP_OUTPUT_BCTU_TRG47,TRGMUX_IP_OUTPUT_EMIOS012_ODIS0,TRGMUX_IP_OUTPUT_EMIOS012_ODIS1,TRGMUX_IP_OUTPUT_EMIOS012_ODIS2,TRGMUX_IP_OUTPUT_EMIOS012_ODIS3,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH1,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH2,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH3,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH4,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH5,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH6,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH7,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH9,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH10,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH11,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH12,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH13,TRGMUX_IP_OUTPUT_EMIOS0_CH14_15_IPP_IND_CH14,TRGMUX_IP_OUTPUT_EMIOS0_CH14_15_IPP_IND_CH15,TRGMUX_IP_OUTPUT_EMIOS1_CH1_4_IPP_IND_CH1,TRGMUX_IP_OUTPUT_EMIOS1_CH1_4_IPP_IND_CH2,TRGMUX_IP_OUTPUT_EMIOS1_CH1_4_IPP_IND_CH3,TRGMUX_IP_OUTPUT_EMIOS1_CH1_4_IPP_IND_CH4,TRGMUX_IP_OUTPUT_EMIOS1_CH5_9_IPP_IND_CH5,TRGMUX_IP_OUTPUT_EMIOS1_CH5_9_IPP_IND_CH6,TRGMUX_IP_OUTPUT_EMIOS1_CH5_9_IPP_IND_CH7,TRGMUX_IP_OUTPUT_EMIOS1_CH5_9_IPP_IND_CH9,TRGMUX_IP_OUTPUT_EMIOS1_CH10_13_IPP_IND_CH10,TRGMUX_IP_OUTPUT_EMIOS1_CH10_13_IPP_IND_CH11,TRGMUX_IP_OUTPUT_EMIOS1_CH10_13_IPP_IND_CH12,TRGMUX_IP_OUTPUT_EMIOS1_CH10_13_IPP_IND_CH13,TRGMUX_IP_OUTPUT_EMIOS1_CH14_15_IPP_IND_CH14,TRGMUX_IP_OUTPUT_EMIOS1_CH14_15_IPP_IND_CH15,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG0,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG1,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG2,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG3,TRGMUX_IP_OUTPUT_SIUL2_0_3_OUT0,TRGMUX_IP_OUTPUT_SIUL2_0_3_OUT1,TRGMUX_IP_OUTPUT_SIUL2_0_3_OUT2,TRGMUX_IP_OUTPUT_SIUL2_0_3_OUT3,TRGMUX_IP_OUTPUT_SIUL2_4_7_OUT4,TRGMUX_IP_OUTPUT_SIUL2_4_7_OUT5,TRGMUX_IP_OUTPUT_SIUL2_4_7_OUT6,TRGMUX_IP_OUTPUT_SIUL2_4_7_OUT7,TRGMUX_IP_OUTPUT_LPI2C0,TRGMUX_IP_OUTPUT_LPSPI0,TRGMUX_IP_OUTPUT_LPSPI1,TRGMUX_IP_OUTPUT_LPSPI2,TRGMUX_IP_OUTPUT_LPUART0,TRGMUX_IP_OUTPUT_LPUART1,TRGMUX_IP_OUTPUT_LPUART2,TRGMUX_IP_OUTPUT_LPUART3,TRGMUX_IP_OUTPUT_LCU0_SYNC0,TRGMUX_IP_OUTPUT_LCU0_SYNC1,TRGMUX_IP_OUTPUT_LCU0_FORCE0,TRGMUX_IP_OUTPUT_LCU0_FORCE1,TRGMUX_IP_OUTPUT_LCU0_FORCE2,TRGMUX_IP_OUTPUT_LCU0_0_INP_I0,TRGMUX_IP_OUTPUT_LCU0_0_INP_I1,TRGMUX_IP_OUTPUT_LCU0_0_INP_I2,TRGMUX_IP_OUTPUT_LCU0_0_INP_I3,TRGMUX_IP_OUTPUT_LCU0_1_INP_I4,TRGMUX_IP_OUTPUT_LCU0_1_INP_I5,TRGMUX_IP_OUTPUT_LCU0_1_INP_I6,TRGMUX_IP_OUTPUT_LCU0_1_INP_I7,TRGMUX_IP_OUTPUT_LCU0_2_INP_I8,TRGMUX_IP_OUTPUT_LCU0_2_INP_I9,TRGMUX_IP_OUTPUT_LCU0_2_INP_I10,TRGMUX_IP_OUTPUT_LCU0_2_INP_I11,TRGMUX_IP_OUTPUT_LCU1_SYNC0,TRGMUX_IP_OUTPUT_LCU1_SYNC1,TRGMUX_IP_OUTPUT_LCU1_FORCE0,TRGMUX_IP_OUTPUT_LCU1_FORCE1,TRGMUX_IP_OUTPUT_LCU1_FORCE2,TRGMUX_IP_OUTPUT_LCU1_0_INP_I0,TRGMUX_IP_OUTPUT_LCU1_0_INP_I1,TRGMUX_IP_OUTPUT_LCU1_0_INP_I2,TRGMUX_IP_OUTPUT_LCU1_0_INP_I3,TRGMUX_IP_OUTPUT_LCU1_1_INP_I4,TRGMUX_IP_OUTPUT_LCU1_1_INP_I5,TRGMUX_IP_OUTPUT_LCU1_1_INP_I6,TRGMUX_IP_OUTPUT_LCU1_1_INP_I7,TRGMUX_IP_OUTPUT_LCU1_2_INP_I8,TRGMUX_IP_OUTPUT_LCU1_2_INP_I9,TRGMUX_IP_OUTPUT_LCU1_2_INP_I10,TRGMUX_IP_OUTPUT_LCU1_2_INP_I11,TRGMUX_IP_OUTPUT_CM7_0_RXEV

Mcl.MclConfigSet.Trgmux.Input:TRGMUX_IP_INPUT_LOGIC0_VSS,TRGMUX_IP_INPUT_LOGIC1_VDD,TRGMUX_IP_INPUT_ADC0_EOC,TRGMUX_IP_INPUT_ADC1_EOC,TRGMUX_IP_INPUT_CMP0_COUT,TRGMUX_IP_INPUT_CMP1_COUT,TRGMUX_IP_INPUT_EDMA_CH0,TRGMUX_IP_INPUT_EDMA_CH1,TRGMUX_IP_INPUT_EDMA_CH16,TRGMUX_IP_INPUT_EDMA_CH17,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH23,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH22,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH8,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH0,TRGMUX_IP_INPUT_EMIOS0_IPP_CH0,TRGMUX_IP_INPUT_EMIOS0_IPP_CH1,TRGMUX_IP_INPUT_EMIOS0_IPP_CH2,TRGMUX_IP_INPUT_EMIOS0_IPP_CH3,TRGMUX_IP_INPUT_EMIOS0_IPP_CH4,TRGMUX_IP_INPUT_EMIOS0_IPP_CH5,TRGMUX_IP_INPUT_EMIOS0_IPP_CH6,TRGMUX_IP_INPUT_EMIOS0_IPP_CH7,TRGMUX_IP_INPUT_EMIOS0_IPP_CH8,TRGMUX_IP_INPUT_EMIOS0_IPP_CH9,TRGMUX_IP_INPUT_EMIOS0_IPP_CH10,TRGMUX_IP_INPUT_EMIOS0_IPP_CH11,TRGMUX_IP_INPUT_EMIOS0_IPP_CH12,TRGMUX_IP_INPUT_EMIOS0_IPP_CH13,TRGMUX_IP_INPUT_EMIOS0_IPP_CH14,TRGMUX_IP_INPUT_EMIOS0_IPP_CH15,TRGMUX_IP_INPUT_EMIOS0_IPP_CH22,TRGMUX_IP_INPUT_EMIOS0_IPP_CH23,TRGMUX_IP_INPUT_EMIOS1_RELOAD_OUT_CH23,TRGMUX_IP_INPUT_EMIOS1_RELOAD_OUT_CH22,TRGMUX_IP_INPUT_EMIOS1_RELOAD_OUT_CH8,TRGMUX_IP_INPUT_EMIOS1_RELOAD_OUT_CH0,TRGMUX_IP_INPUT_EMIOS1_IPP_CH0,TRGMUX_IP_INPUT_EMIOS1_IPP_CH1,TRGMUX_IP_INPUT_EMIOS1_IPP_CH2,TRGMUX_IP_INPUT_EMIOS1_IPP_CH3,TRGMUX_IP_INPUT_EMIOS1_IPP_CH4,TRGMUX_IP_INPUT_EMIOS1_IPP_CH5,TRGMUX_IP_INPUT_EMIOS1_IPP_CH6,TRGMUX_IP_INPUT_EMIOS1_IPP_CH7,TRGMUX_IP_INPUT_EMIOS1_IPP_CH8,TRGMUX_IP_INPUT_EMIOS1_IPP_CH9,TRGMUX_IP_INPUT_EMIOS1_IPP_CH10,TRGMUX_IP_INPUT_EMIOS1_IPP_CH11,TRGMUX_IP_INPUT_EMIOS1_IPP_CH12,TRGMUX_IP_INPUT_EMIOS1_IPP_CH13,TRGMUX_IP_INPUT_EMIOS1_IPP_CH14,TRGMUX_IP_INPUT_EMIOS1_IPP_CH15,TRGMUX_IP_INPUT_EMIOS1_IPP_CH22,TRGMUX_IP_INPUT_EMIOS1_IPP_CH23,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_0,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_1,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_2,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_3,TRGMUX_IP_INPUT_SIUL2_IN0,TRGMUX_IP_INPUT_SIUL2_IN1,TRGMUX_IP_INPUT_SIUL2_IN2,TRGMUX_IP_INPUT_SIUL2_IN3,TRGMUX_IP_INPUT_SIUL2_IN4,TRGMUX_IP_INPUT_SIUL2_IN5,TRGMUX_IP_INPUT_SIUL2_IN6,TRGMUX_IP_INPUT_SIUL2_IN7,TRGMUX_IP_INPUT_SIUL2_IN8,TRGMUX_IP_INPUT_SIUL2_IN9,TRGMUX_IP_INPUT_SIUL2_IN10,TRGMUX_IP_INPUT_SIUL2_IN11,TRGMUX_IP_INPUT_SIUL2_IN12,TRGMUX_IP_INPUT_SIUL2_IN13,TRGMUX_IP_INPUT_SIUL2_IN14,TRGMUX_IP_INPUT_SIUL2_IN15,TRGMUX_IP_INPUT_LPI2C0_MASTER,TRGMUX_IP_INPUT_LPI2C0_SLAVE,TRGMUX_IP_INPUT_LPSPI0_END,TRGMUX_IP_INPUT_LPSPI0_RECEIVE,TRGMUX_IP_INPUT_LPSPI1_END,TRGMUX_IP_INPUT_LPSPI1_RECEIVE,TRGMUX_IP_INPUT_LPSPI2_END,TRGMUX_IP_INPUT_LPSPI2_RECEIVE,TRGMUX_IP_INPUT_LPUART0_TX,TRGMUX_IP_INPUT_LPUART0_RX,TRGMUX_IP_INPUT_LPUART0_RX_IDLE,TRGMUX_IP_INPUT_LPUART1_TX,TRGMUX_IP_INPUT_LPUART1_RX,TRGMUX_IP_INPUT_LPUART1_RX_IDLE,TRGMUX_IP_INPUT_LPUART2_TX,TRGMUX_IP_INPUT_LPUART2_RX,TRGMUX_IP_INPUT_LPUART2_RX_IDLE,TRGMUX_IP_INPUT_LCU0_LC0_OUT_I0,TRGMUX_IP_INPUT_LCU0_LC0_OUT_I1,TRGMUX_IP_INPUT_LCU0_LC0_OUT_I2,TRGMUX_IP_INPUT_LCU0_LC0_OUT_I3,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I0,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I1,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I2,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I3,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I0,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I1,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I2,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I3,TRGMUX_IP_INPUT_LCU1_LC0_OUT_I0,TRGMUX_IP_INPUT_LCU1_LC0_OUT_I1,TRGMUX_IP_INPUT_LCU1_LC0_OUT_I2,TRGMUX_IP_INPUT_LCU1_LC0_OUT_I3,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I0,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I1,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I2,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I3,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I0,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I1,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I2,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I3,TRGMUX_IP_INPUT_PIT0_CH0,TRGMUX_IP_INPUT_PIT0_CH1,TRGMUX_IP_INPUT_PIT0_CH2,TRGMUX_IP_INPUT_PIT0_CH3,TRGMUX_IP_INPUT_PIT0_CH4,TRGMUX_IP_INPUT_PIT1_CH0,TRGMUX_IP_INPUT_PIT1_CH1,TRGMUX_IP_INPUT_PIT1_CH2,TRGMUX_IP_INPUT_PIT1_CH3,TRGMUX_IP_INPUT_CM7_0_TXEV


######################################################
# LCU
######################################################

Mcl.MclConfigSet.LcuInstance:LCU_IP_HW_INST_0,LCU_IP_HW_INST_1
Mcl.MclConfigSet.LcuLogicCell:LCU_IP_HW_LC_0,LCU_IP_HW_LC_1,LCU_IP_HW_LC_2
Mcl.MclConfigSet.LcuInput:LCU_IP_HW_INPUT_0,LCU_IP_HW_INPUT_1,LCU_IP_HW_INPUT_2,LCU_IP_HW_INPUT_3
Mcl.MclConfigSet.LcuOutput:LCU_IP_HW_OUTPUT_0,LCU_IP_HW_OUTPUT_1,LCU_IP_HW_OUTPUT_2,LCU_IP_HW_OUTPUT_3
Mcl.MclConfigSet.LcuMuxSelect:LCU_IP_MUX_SEL_LOGIC_0,LCU_IP_MUX_SEL_LU_IN_0,LCU_IP_MUX_SEL_LU_IN_1,LCU_IP_MUX_SEL_LU_IN_2,LCU_IP_MUX_SEL_LU_IN_3,LCU_IP_MUX_SEL_LU_IN_4,LCU_IP_MUX_SEL_LU_IN_5,LCU_IP_MUX_SEL_LU_IN_6,LCU_IP_MUX_SEL_LU_IN_7,LCU_IP_MUX_SEL_LU_IN_8,LCU_IP_MUX_SEL_LU_IN_9,LCU_IP_MUX_SEL_LU_IN_10,LCU_IP_MUX_SEL_LU_IN_11,LCU_IP_MUX_SEL_LU_OUT_0,LCU_IP_MUX_SEL_LU_OUT_1,LCU_IP_MUX_SEL_LU_OUT_2,LCU_IP_MUX_SEL_LU_OUT_3,LCU_IP_MUX_SEL_LU_OUT_4,LCU_IP_MUX_SEL_LU_OUT_5,LCU_IP_MUX_SEL_LU_OUT_6,LCU_IP_MUX_SEL_LU_OUT_7,LCU_IP_MUX_SEL_LU_OUT_8,LCU_IP_MUX_SEL_LU_OUT_9,LCU_IP_MUX_SEL_LU_OUT_10,LCU_IP_MUX_SEL_LU_OUT_11
Mcl.MclConfigSet.SwOverrideMode: LCU_IP_SW_SYNC_IMMEDIATE,LCU_IP_SW_SYNC_ON_RISING_EDGE
Mcl.MclConfigSet.SwOverrideValue: LCU_IP_SW_OVERRIDE_LOGIC_LOW,LCU_IP_SW_OVERRIDE_LOGIC_HIGH
Mcl.MclConfigSet.SyncSelect: LCU_IP_SYNC_SEL_INPUT0,LCU_IP_SYNC_SEL_INPUT1
Mcl.MclConfigSet.ForceSelect: LCU_IP_FORCE_SEL_INPUT0,LCU_IP_FORCE_SEL_INPUT1,LCU_IP_FORCE_SEL_INPUT2
Mcl.MclConfigSet.ForceSensitivity: LCU_IP_FORCE_SEL_INPUT0,LCU_IP_FORCE_SEL_INPUT1,LCU_IP_FORCE_SEL_INPUT2
Mcl.MclConfigSet.ForceClearMode: LCU_IP_CLEAR_FORCE_SIGNAL_IMMEDIATE,LCU_IP_CLEAR_FORCE_SIGNAL_ON_RISING_EDGE,LCU_IP_CLEAR_FORCE_SIGNAL_AFTER_CLEAR_STATUS,LCU_IP_CLEAR_FORCE_SIGNAL_ON_RISING_EDGE_AFTER_CLEAR_STATUS
Mcl.MclConfigSet.OperationMode: INTERRUPT,POLLING

######################################################
# EMIOS
######################################################
Mcl.Emios_Hw_MasterBuses:EMIOS_CH_0,EMIOS_CH_8,EMIOS_CH_16,EMIOS_CH_22,EMIOS_CH_23
Mcl.MclConfigSet.EmiosInstance.List:EMIOS_0,EMIOS_1
Mcl.Emios.ChannelNumber:10
Mcl.Emios.InstanceNumber:2
Mcl.Emios.TimerResolution:65535
Mcl.Emios.FirstOffsetMaxValue:65534

################################# FLEXIO  #######################################
#
################################################################################

Mcl.MclConfigSet.FlexioInstance:FLEXIO_0
Mcl.MclConfigSet.FlexioInstance.List:FLEXIO_0
Mcl.MclConfigSet.FlexioChannels:CHANNEL_0,CHANNEL_1,CHANNEL_2,CHANNEL_3,CHANNEL_4,CHANNEL_5,CHANNEL_6,CHANNEL_7
Mcl.MclConfigSet.FlexioPins:PIN_0,PIN_1,PIN_2,PIN_3,PIN_4,PIN_5,PIN_6,PIN_7,PIN_8,PIN_9,PIN_10,PIN_11,PIN_12,PIN_13,PIN_14,PIN_15,PIN_16,PIN_17,PIN_18,PIN_19,PIN_20,PIN_21,PIN_22,PIN_23,PIN_24,PIN_25,PIN_26,PIN_27,PIN_28,PIN_29,PIN_30,PIN_31


##########
# S32CT
##########

MCL.DMA.INSTANCE0.AVAILABLE:0
MCL.TRGMUX.AVAILABLE:0
MCL.FLEXIO.AVAILABLE:0

######################################################
# DMA
######################################################

Mcl.MclConfigSet.DmaChannel:DMA_IP_HW_CH_0,DMA_IP_HW_CH_1,DMA_IP_HW_CH_2,DMA_IP_HW_CH_3,DMA_IP_HW_CH_4,DMA_IP_HW_CH_5,DMA_IP_HW_CH_6,DMA_IP_HW_CH_7,DMA_IP_HW_CH_8,DMA_IP_HW_CH_9,DMA_IP_HW_CH_10,DMA_IP_HW_CH_11

Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ADC12_0.List:TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_SYNC_START_PULSE
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ADC12_1.List:TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_SYNC_START_PULSE
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPCMP_0.List:TRGMUX_IP_OUTPUT_LPCMP_0_SAMPLE_WINDOW
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_BCTU.List:TRGMUX_IP_OUTPUT_BCTU_TRG23,TRGMUX_IP_OUTPUT_BCTU_TRG47
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS012_ODIS.List:TRGMUX_IP_OUTPUT_EMIOS012_ODIS0,TRGMUX_IP_OUTPUT_EMIOS012_ODIS1,TRGMUX_IP_OUTPUT_EMIOS012_ODIS2,TRGMUX_IP_OUTPUT_EMIOS012_ODIS3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS0_CH1_4.List:TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH1,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH2,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH3,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH4
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS0_CH5_9.List:TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH5,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH6,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH7,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH9
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS0_CH10_13.List:TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH10,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH11,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH12,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH13
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS0_CH14_15.List:TRGMUX_IP_OUTPUT_EMIOS0_CH14_15_IPP_IND_CH14,TRGMUX_IP_OUTPUT_EMIOS0_CH14_15_IPP_IND_CH15
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS1_CH1_4.List:TRGMUX_IP_OUTPUT_EMIOS1_CH1_4_IPP_IND_CH1,TRGMUX_IP_OUTPUT_EMIOS1_CH1_4_IPP_IND_CH2,TRGMUX_IP_OUTPUT_EMIOS1_CH1_4_IPP_IND_CH3,TRGMUX_IP_OUTPUT_EMIOS1_CH1_4_IPP_IND_CH4
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS1_CH5_9.List:TRGMUX_IP_OUTPUT_EMIOS1_CH5_9_IPP_IND_CH5,TRGMUX_IP_OUTPUT_EMIOS1_CH5_9_IPP_IND_CH6,TRGMUX_IP_OUTPUT_EMIOS1_CH5_9_IPP_IND_CH7,TRGMUX_IP_OUTPUT_EMIOS1_CH5_9_IPP_IND_CH9
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS1_CH10_13.List:TRGMUX_IP_OUTPUT_EMIOS1_CH10_13_IPP_IND_CH10,TRGMUX_IP_OUTPUT_EMIOS1_CH10_13_IPP_IND_CH11,TRGMUX_IP_OUTPUT_EMIOS1_CH10_13_IPP_IND_CH12,TRGMUX_IP_OUTPUT_EMIOS1_CH10_13_IPP_IND_CH13
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS1_CH14_15.List:TRGMUX_IP_OUTPUT_EMIOS1_CH14_15_IPP_IND_CH14,TRGMUX_IP_OUTPUT_EMIOS1_CH14_15_IPP_IND_CH15
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_FLEXIO.List:TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG0,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG1,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG2,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_SIUL2_0_3.List:TRGMUX_IP_OUTPUT_SIUL2_0_3_OUT0,TRGMUX_IP_OUTPUT_SIUL2_0_3_OUT1,TRGMUX_IP_OUTPUT_SIUL2_0_3_OUT2,TRGMUX_IP_OUTPUT_SIUL2_0_3_OUT3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_SIUL2_4_7.List:TRGMUX_IP_OUTPUT_SIUL2_4_7_OUT4,TRGMUX_IP_OUTPUT_SIUL2_4_7_OUT5,TRGMUX_IP_OUTPUT_SIUL2_4_7_OUT6,TRGMUX_IP_OUTPUT_SIUL2_4_7_OUT7
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPI2C0.List:TRGMUX_IP_OUTPUT_LPI2C0
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPSPI0.List:TRGMUX_IP_OUTPUT_LPSPI0
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPSPI1.List:TRGMUX_IP_OUTPUT_LPSPI1
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPSPI2.List:TRGMUX_IP_OUTPUT_LPSPI2
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPUART0.List:TRGMUX_IP_OUTPUT_LPUART0
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPUART1.List:TRGMUX_IP_OUTPUT_LPUART1
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPUART2.List:TRGMUX_IP_OUTPUT_LPUART2
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPUART3.List:TRGMUX_IP_OUTPUT_LPUART3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU0_SYNC.List:TRGMUX_IP_OUTPUT_LCU0_SYNC0,TRGMUX_IP_OUTPUT_LCU0_SYNC1
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU0_FORCE.List:TRGMUX_IP_OUTPUT_LCU0_FORCE0,TRGMUX_IP_OUTPUT_LCU0_FORCE1,TRGMUX_IP_OUTPUT_LCU0_FORCE2
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU0_0.List:TRGMUX_IP_OUTPUT_LCU0_0_INP_I0,TRGMUX_IP_OUTPUT_LCU0_0_INP_I1,TRGMUX_IP_OUTPUT_LCU0_0_INP_I2,TRGMUX_IP_OUTPUT_LCU0_0_INP_I3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU0_1.List:TRGMUX_IP_OUTPUT_LCU0_1_INP_I4,TRGMUX_IP_OUTPUT_LCU0_1_INP_I5,TRGMUX_IP_OUTPUT_LCU0_1_INP_I6,TRGMUX_IP_OUTPUT_LCU0_1_INP_I7
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU0_2.List:TRGMUX_IP_OUTPUT_LCU0_2_INP_I8,TRGMUX_IP_OUTPUT_LCU0_2_INP_I9,TRGMUX_IP_OUTPUT_LCU0_2_INP_I10,TRGMUX_IP_OUTPUT_LCU0_2_INP_I11
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU1_SYNC.List:TRGMUX_IP_OUTPUT_LCU1_SYNC0,TRGMUX_IP_OUTPUT_LCU1_SYNC1
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU1_FORCE.List:TRGMUX_IP_OUTPUT_LCU1_FORCE0,TRGMUX_IP_OUTPUT_LCU1_FORCE1,TRGMUX_IP_OUTPUT_LCU1_FORCE2
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU1_0.List:TRGMUX_IP_OUTPUT_LCU1_0_INP_I0,TRGMUX_IP_OUTPUT_LCU1_0_INP_I1,TRGMUX_IP_OUTPUT_LCU1_0_INP_I2,TRGMUX_IP_OUTPUT_LCU1_0_INP_I3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU1_1.List:TRGMUX_IP_OUTPUT_LCU1_1_INP_I4,TRGMUX_IP_OUTPUT_LCU1_1_INP_I5,TRGMUX_IP_OUTPUT_LCU1_1_INP_I6,TRGMUX_IP_OUTPUT_LCU1_1_INP_I7
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU1_2.List:TRGMUX_IP_OUTPUT_LCU1_2_INP_I8,TRGMUX_IP_OUTPUT_LCU1_2_INP_I9,TRGMUX_IP_OUTPUT_LCU1_2_INP_I10,TRGMUX_IP_OUTPUT_LCU1_2_INP_I11
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_CM7.List:TRGMUX_IP_OUTPUT_CM7_0_RXEV


######################################################
# LCU
######################################################
Mcl.Lcu.Available:1
Mcl.Lcu.Number.Lcu:2
Mcl.Lcu.Number.Lc:3
Mcl.Lcu.Number.Output:24
Mcl.Lcu.Number.Input:24
Mcl.Lcu.Number.Sync:2
Mcl.Lcu.Number.Force:3
######################  s32m276_lqfp64 Mcl module: END  #####################
#####################  Ocu_s32m276_lqfp64 Ocu driver  ##########################
# Ocu.Num_Emios_Hw_Modules:     Number of eMios modules
# Ocu.Num_Emios_Hw_Channels:    Number of channels per eMios module
# Ocu.Hw_Element_List:          List of all eMios modules to be referenced for logical level
################################################################################

Ocu.MulticoreSupport: OFF

Ocu.Emios_Hw_Modules_List: EMIOS_0, EMIOS_1

Ocu.Hw_Element_List:EMIOS_0_CH_0,EMIOS_0_CH_1,EMIOS_0_CH_2,EMIOS_0_CH_3,EMIOS_0_CH_4,EMIOS_0_CH_5,EMIOS_0_CH_6,EMIOS_0_CH_7,EMIOS_0_CH_8,EMIOS_0_CH_9,EMIOS_0_CH_10,EMIOS_0_CH_11,EMIOS_0_CH_12,EMIOS_0_CH_13,EMIOS_0_CH_14,EMIOS_0_CH_15,EMIOS_0_CH_16,EMIOS_0_CH_17,EMIOS_0_CH_18,EMIOS_0_CH_19,EMIOS_0_CH_20,EMIOS_0_CH_21,EMIOS_0_CH_22,EMIOS_0_CH_23,EMIOS_1_CH_0,EMIOS_1_CH_1,EMIOS_1_CH_2,EMIOS_1_CH_3,EMIOS_1_CH_4,EMIOS_1_CH_5,EMIOS_1_CH_6,EMIOS_1_CH_7,EMIOS_1_CH_8,EMIOS_1_CH_9,EMIOS_1_CH_10,EMIOS_1_CH_11,EMIOS_1_CH_12,EMIOS_1_CH_13,EMIOS_1_CH_14,EMIOS_1_CH_15,EMIOS_1_CH_16,EMIOS_1_CH_17,EMIOS_1_CH_18,EMIOS_1_CH_19,EMIOS_1_CH_20,EMIOS_1_CH_21,EMIOS_1_CH_22,EMIOS_1_CH_23

Ocu.Num_Emios_Hw_Modules: 2
Ocu.Num_Emios_Hw_Channels: 24

Ocu.Num_Ftm_Hw_Modules: 0
Ocu.Num_Ftm_Hw_Channels: 0

Ocu.Num_Etimer_Hw_Modules: 0
Ocu.Num_Etimer_Hw_Channels: 0

Ocu.Emios_TimersType: uint16

Ocu.EMIOS_OCU_BUS_A: 23
Ocu.EMIOS_OCU_BUS_B: 0
Ocu.EMIOS_OCU_BUS_C: 8
Ocu.EMIOS_OCU_BUS_D: 16
Ocu.EMIOS_OCU_BUS_F: 22

Ocu.ChannelType.EMIOS_0_CH_0: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_1: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_2: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_3: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_4: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_5: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_6: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_7: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_8: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_9: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_10: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_11: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_12: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_13: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_14: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_15: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_16: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_17: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_18: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_19: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_20: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_21: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_22: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_23: EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_1_CH_0: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_1_CH_1: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_2: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_3: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_4: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_5: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_6: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_7: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_8: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_1_CH_9: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_10: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_11: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_12: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_13: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_14: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_15: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_16: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_1_CH_17: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_18: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_19: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_20: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_21: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_1_CH_22: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_1_CH_23: EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER

######################  Ocu_s32m276_lqfp64 Ocu driver: END  ##########################################  s32m276_lqfp64 Wdg module  ##########################
#
# Wdg.WdgInstance : list of available HW instances
# Wdg.DebugMode : list of HW instances have debug mode support
# Wdg.StopMode : list of HW instances have stop mode support
# Wdg.ClkFrequency : clock frequency used to calculate the Wdg timeout
# Swt.MinVal.TimeOut : minimum timeout value of SWT Time-out Register (TO)
# Swt.Ip.Has.Stop.Mode: Support for running in stop mode
# Swt.Ip.Has.Clear.Reset: Support for clear reset request
# Swt.Ip.Rrr.Support: Support for Self Reset
# Swt.Ip.Unlock.Value1.U16: The key values to clear Soft Lock bit
# Swt.Ip.Unlock.Value2.U16: The key values to clear Soft Lock bit
# Swt.Ip.Fixed.Service.Value1.U16: The key values used for resetting the SWT counter in Fixed Service Sequence Mode
# Swt.Ip.Fixed.Service.Value2.U16: The key values used for resetting the SWT counter in Fixed Service Sequence Mode
# Swt.Ip.Cr.Reset.Value.U32: The reset value of the control register
# Swt.Ip.To.Reset.Value.U32: The reset value of the timeout register
# Swt.Ip.Wn.Reset.Value.U32: The reset value of the window register
# Swt.Ip.Sk.Reset.Value.U16: The reset value of the service key register
# Swt.Ip.Map.Mask.U32: Sets the master access protection field
# Swt.Ip.Map.Shift: Sets the master access protection field
# Swt.Discontinuous.Instance.Ids: Disable instance SWT1
################################################################################

Wdg.WdgInstance:SWT0,SWT1_NOT_AVAILABLE,SWT2_NOT_AVAILABLE,SWT3_NOT_AVAILABLE,AEWDOG
Wdg.DebugMode:SWT0
Wdg.StopMode:SWT0
Wdg.ClkFrequency:32
Wdg.Num.Of.Instances:5
Wdg.Has.SWT0:1
Wdg.Has.SWT1:0
Wdg.Has.SWT2:0
Wdg.Has.SWT3:0
Wdg.Has.SWT4:0
Wdg.Has.SWT5:0
Wdg.Has.SWT6:0
Wdg.Has.SWT7:0
Wdg.Has.SWT8:0
Wdg.Has.SWT9:0
Wdg.Has.SWT10:0
Wdg.Has.SWT11:0
Wdg.Has.SWT12:0
Wdg.Has.AEWDOG:1

Wdg.Support.STP.SWT0:1
Wdg.Support.STP.SWT1:0
Wdg.Support.STP.SWT2:0
Wdg.Support.STP.SWT3:0
Wdg.Support.STP.SWT4:0
Wdg.Support.STP.SWT5:0
Wdg.Support.STP.SWT6:0
Wdg.Support.STP.SWT7:0
Wdg.Support.STP.SWT8:0
Wdg.Support.STP.SWT9:0
Wdg.Support.STP.SWT10:0
Wdg.Support.STP.SWT11:0
Wdg.Support.STP.SWT12:0

Wdg.Support.multicore:0

Swt.MinVal.TimeOut:3
Swt.Ip.Support.IACR:0

Swt.Ip.Has.Stop.Mode: 1U
Swt.Ip.Has.Clear.Reset: 1U
Swt.Ip.Rrr.Support: 0x00000001UL
Swt.Ip.Unlock.Value1.U16: 0xC520U
Swt.Ip.Unlock.Value2.U16: 0xD928U
Swt.Ip.Fixed.Service.Value1.U16: 0xA602U
Swt.Ip.Fixed.Service.Value2.U16: 0xB480U
Swt.Ip.Cr.Reset.Value.U32: 0xFF00010AU
Swt.Ip.To.Reset.Value.U32: 0x00000320U
Swt.Ip.Wn.Reset.Value.U32: 0x00000000U
Swt.Ip.Sk.Reset.Value.U16: 0x0000U
Swt.Ip.Map.Mask.U32: 0xFF000000U
Swt.Ip.Map.Shift: 24U
Swt.Discontinuous.Instance.Ids: 0

aeWDOG.WatchdogMode.List: SIMPLE_WATCHDOG,CHALLENGER_WATCHDOG
aeWDOG.WatchdogMode.Default: SIMPLE_WATCHDOG

aeWDOG.WindowPeriod.List:DISABLED, TIME_1_2_512 , TIME_2_2_512, TIME_3_2_512, TIME_4_2_512, TIME_6_2_512, TIME_8_2_512, TIME_23_512, TIME_31_512, TIME_47_512, TIME_62_512, TIME_125_512, TIME_250_512, TIME_500_512, TIME_1000_512, TIME_2000_512
aeWDOG.WindowPeriod.Default:DISABLED

aeWDOG.ClosedWindowDutyCycle.Default: DUTY_DISABLED
aeWDOG.ClosedWindowDutyCycle.List: DUTY_DISABLED, DUTY_31_25, DUTY_50_0, DUTY_68_75

aeWDOG.BadRespon.Limit.Default: MAX_3
aeWDOG.BadRespon.Limit.List: MAX_0, MAX_1, MAX_2, MAX_3

######################  s32m276_lqfp64 Wdg module: END  #####################
######################## Platform_s32m276_lqfp64 Platform module ####################################
#
# Platform.irqCount                 : Number of implemented interrupts on the platform
# Platform.irqsList                 : The list of interrupt requests, as configured on the platform
# Platform.targetCoresList          : The list of cores where IRQs can be routed
############################################################################################### 

Platform.VtorAddress                : 0x20000000
Platform.VtorAddressMask            : 0x3FF
Platform.irqCount                   : 81
Platform.irqsList                   : DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DMA4_IRQn, DMA5_IRQn, DMA6_IRQn, DMA7_IRQn, DMA8_IRQn, DMA9_IRQn, DMA10_IRQn, DMA11_IRQn, ERM_0_IRQn, ERM_1_IRQn, MCM_IRQn, STM0_IRQn, SWT0_IRQn, CTI0_IRQn, FLASH_0_IRQn, FLASH_1_IRQn, FLASH_2_IRQn, RGM_IRQn, PMC_IRQn, SIUL2_0_IRQn, SIUL2_1_IRQn, SIUL2_2_IRQn, SIUL2_3_IRQn, EMIOS0_0_IRQn, EMIOS0_1_IRQn, EMIOS0_2_IRQn, EMIOS0_3_IRQn, EMIOS0_4_IRQn, EMIOS0_5_IRQn, EMIOS1_0_IRQn, EMIOS1_1_IRQn, EMIOS1_2_IRQn, EMIOS1_3_IRQn, EMIOS1_4_IRQn, EMIOS1_5_IRQn, WKPU_IRQn, CMU0_IRQn, CMU1_IRQn, CMU2_IRQn, BCTU_IRQn, LCU0_IRQn, LCU1_IRQn, PIT0_IRQn, PIT1_IRQn, RTC_IRQn, FlexCAN0_0_IRQn, FlexCAN0_1_IRQn, FlexCAN0_2_IRQn, FlexCAN1_0_IRQn, FlexCAN1_1_IRQn, FlexCAN1_2_IRQn, FlexCAN2_0_IRQn, FlexCAN2_1_IRQn, FlexCAN2_2_IRQn, FLEXIO_IRQn, LPUART0_IRQn, LPUART1_IRQn, LPUART2_IRQn, LPUART3_IRQn, LPI2C1_IRQn, LPSPI0_IRQn, LPSPI1_IRQn, LPSPI2_IRQn, LPSPI3_IRQn, JDC_IRQn, ADC0_IRQn, ADC1_IRQn, LPCMP0_IRQn, FCCU_0_IRQn, FCCU_1_IRQn, HSE_MU0_TX_IRQn, HSE_MU0_RX_IRQn, HSE_MU0_ORED_IRQn, HSE_MU1_TX_IRQn, HSE_MU1_RX_IRQn, HSE_MU1_ORED_IRQn, SoC_PLL_IRQn
Platform.irqsMonitorList            : DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DMA4_IRQn, DMA5_IRQn, DMA6_IRQn, DMA7_IRQn, DMA8_IRQn, DMA9_IRQn, DMA10_IRQn, DMA11_IRQn, ERM_0_IRQn, ERM_1_IRQn, STM0_IRQn, SWT0_IRQn, FLASH_0_IRQn, FLASH_1_IRQn, FLASH_2_IRQn, RGM_IRQn, PMC_IRQn, SIUL2_0_IRQn, SIUL2_1_IRQn, SIUL2_2_IRQn, SIUL2_3_IRQn, EMIOS0_0_IRQn, EMIOS0_1_IRQn, EMIOS0_2_IRQn, EMIOS0_3_IRQn, EMIOS0_4_IRQn, EMIOS0_5_IRQn, EMIOS1_0_IRQn, EMIOS1_1_IRQn, EMIOS1_2_IRQn, EMIOS1_3_IRQn, EMIOS1_4_IRQn, EMIOS1_5_IRQn, WKPU_IRQn, CMU0_IRQn, CMU1_IRQn, CMU2_IRQn, BCTU_IRQn, LCU0_IRQn, LCU1_IRQn, PIT0_IRQn, PIT1_IRQn, RTC_IRQn, FlexCAN0_0_IRQn, FlexCAN0_1_IRQn, FlexCAN0_2_IRQn, FlexCAN1_0_IRQn, FlexCAN1_1_IRQn, FlexCAN1_2_IRQn, FlexCAN2_0_IRQn, FlexCAN2_1_IRQn, FlexCAN2_2_IRQn, FLEXIO_IRQn, LPUART0_IRQn, LPUART1_IRQn, LPUART2_IRQn, LPUART3_IRQn, LPI2C1_IRQn, LPSPI0_IRQn, LPSPI1_IRQn, LPSPI2_IRQn, LPSPI3_IRQn, JDC_IRQn, ADC0_IRQn, ADC1_IRQn, LPCMP0_IRQn, FCCU_0_IRQn, FCCU_1_IRQn, HSE_MU0_TX_IRQn, HSE_MU0_RX_IRQn, HSE_MU0_ORED_IRQn, HSE_MU1_TX_IRQn, HSE_MU1_RX_IRQn, HSE_MU1_ORED_IRQn, SoC_PLL_IRQn
Platform.mscmIrqRouter              : STD_ON
Platform.irqPrioBits                : 4
Platform.irqMaxPrio                 : 15
Platform.targetCoresList            : M7_0, M7_1, M7_2
Platform.targetCoresArrayList       : True, True, True
Platform.coreMask                   : 7
Platform.systemMcmInstList          : MCM_0, MCM_1, MCM_2
Platform.systemIrqsCount            : 7
Platform.systemIrqsList             : FPU_INPUT_DENORMAL_IRQ, FPU_INEXACT_IRQ, FPU_UNDERFLOW_IRQ, FPU_OVERFLOW_IRQ, FPU_DIVIDE_BY_ZERO_IRQ, FPU_INVALID_OPERATION_IRQ, TCM_WRITE_ABORT_IRQ
Platform.intmCount                  : 4
Platform.intMonitorsList            : IntMonitor0, IntMonitor1, IntMonitor2, IntMonitor3
Platform.intmMaxLatency             : 16777213
Platform.msiEnabled                 : STD_OFF
Platform.msiCoresCnt                : 1
Platform.msiIrqMin                  : INT0_IRQn
Platform.msiIrqMax                  : INT3_IRQn
Platform.NvicInstances              : 1
Platform.ArmCortexM                 : STD_ON
Platform.fpu                        : 1
Platform.InvalidateCache            : STD_OFF

 
Platform.Mpu_M7.MinRegionSize : 32
Platform.Mpu_M7.MinRegionSizeWithSubregion : 256
Platform.Mpu_M7.ExecuteRightMask : 16
Platform.Mpu_M7.MmfsrMaskWithoutValid : 59
Platform.Mpu_M7.MinimumRegionCount : 1
Platform.Mpu_M7.MaximumRegionCount : 16
Platform.Mpu_M7.DefaultRegionCount : 13
Platform.Mpu_M7.RegionStartAddress : 0, 285212672, 4194304, 268435456, 536870912, 541065216, 541458432, 541589504, 1073741824, 1075838976, 1077936128, 1728053248, 1744830464
Platform.Mpu_M7.RegionEndAddress : 4294967295, 285278207, 8388607, 268697599, 537001983, 541589503, 541589503, 541720575, 1075838975, 1077936127, 1080033279, 1728054271, 1879048191
Platform.Mpu_M7.RegionMemoryType : MPU_M7_MEM_STRONG_ORDER, MPU_M7_MEM_STRONG_ORDER, MPU_M7_MEM_NORMAL_CACHEABLE, MPU_M7_MEM_DEVICE_SHARED, MPU_M7_MEM_STRONG_ORDER, MPU_M7_MEM_NORMAL_CACHEABLE, MPU_M7_MEM_NORMAL_IO_NO_CACHE, MPU_M7_MEM_DEVICE_SHARED, MPU_M7_MEM_DEVICE_SHARED, MPU_M7_MEM_DEVICE_SHARED, MPU_M7_MEM_DEVICE_SHARED, MPU_M7_MEM_DEVICE_NOSHARE, MPU_M7_MEM_DEVICE_NOSHARE
Platform.Mpu_M7.RegionAccessRights : MPU_M7_PRIV_UNPRIV_NONE, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX
Platform.Mpu_M7.RegionOuterCachePolicy : MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_W_BACK_NO_W_ALLOCATE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_W_BACK_WR_ALLOCATE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE
Platform.Mpu_M7.RegionInnerCachePolicy : MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_W_BACK_WR_ALLOCATE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_W_THROUGH_NO_W_ALLOCATE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE
Platform.Mpu_M7.RegionSubregionMask : 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Platform.Mpu_M7.RegionShareable : false, false, false, true, false, false, false, false, false, false, false, false, false

Platform.Mpu_M7.CachePolicyType: MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_W_BACK_WR_ALLOCATE, MPU_M7_CACHE_POLICY_W_THROUGH_NO_W_ALLOCATE, MPU_M7_CACHE_POLICY_W_BACK_NO_W_ALLOCATE
Platform.Mpu_M7.MemoryType: MPU_M7_MEM_STRONG_ORDER, MPU_M7_MEM_DEVICE_SHARED, MPU_M7_MEM_NORMAL_IO_WR_THROUGH, MPU_M7_MEM_NORMAL_IO_WR_BACK1, MPU_M7_MEM_NORMAL_IO_NO_CACHE, MPU_M7_MEM_NORMAL_IO_WR_BACK2, MPU_M7_MEM_DEVICE_NOSHARE, MPU_M7_MEM_NORMAL_CACHEABLE
Platform.Mpu_M7.AccessRightsType: MPU_M7_PRIV_UNPRIV_NONE, MPU_M7_PRIV_RW_UNPRIV_NONE, MPU_M7_PRIV_RWX_UNPRIV_NONE, MPU_M7_PRIV_RW_UNPRIV_R, MPU_M7_PRIV_RWX_UNPRIV_RX, MPU_M7_PRIV_RW_UNPRIV_RW, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_R_UNPRIV_NONE, MPU_M7_PRIV_RX_UNPRIV_NONE,MPU_M7_PRIV_R_UNPRIV_R, MPU_M7_PRIV_RX_UNPRIV_RX
Platform.Mpu_M7.Core.List: Cortex_M7_Core0
Platform.Mpu_M7.CoreID.List: 0
######################## Platform_s32m276_lqfp64 Platform module: END  ####################################################   s32m276_lqfp64 Pwm module   ##########################

Pwm.EmiosSupported: true
Pwm.EmiosInstanceCount: 2
Pwm.EmiosInstances.List: Emios_0, Emios_1
Pwm.EmiosChannelCount: 24
Pwm.EmiosChannels: CH_0, CH_1, CH_2, CH_3, CH_4, CH_5, CH_6, CH_7, CH_8, CH_9, CH_10, CH_11, CH_12, CH_13, CH_14, CH_15, CH_16, CH_17, CH_18, CH_19, CH_20, CH_21, CH_22, CH_23
Pwm.EmiosChannelPrescaler.List: EMIOS_PWM_IP_CLOCK_DIV_1, EMIOS_PWM_IP_CLOCK_DIV_2, EMIOS_PWM_IP_CLOCK_DIV_3, EMIOS_PWM_IP_CLOCK_DIV_4, EMIOS_PWM_IP_CLOCK_DIV_5, EMIOS_PWM_IP_CLOCK_DIV_6, EMIOS_PWM_IP_CLOCK_DIV_7, EMIOS_PWM_IP_CLOCK_DIV_8, EMIOS_PWM_IP_CLOCK_DIV_9, EMIOS_PWM_IP_CLOCK_DIV_10, EMIOS_PWM_IP_CLOCK_DIV_11, EMIOS_PWM_IP_CLOCK_DIV_12, EMIOS_PWM_IP_CLOCK_DIV_13, EMIOS_PWM_IP_CLOCK_DIV_14, EMIOS_PWM_IP_CLOCK_DIV_15, EMIOS_PWM_IP_CLOCK_DIV_16
Pwm.EmiosCounterBuses: EMIOS_PWM_IP_BUS_A, EMIOS_PWM_IP_BUS_BCDE, EMIOS_PWM_IP_BUS_F, EMIOS_PWM_IP_BUS_INTERNAL
Pwm.OperationModes: EMIOS_PWM_IP_MODE_OPWFMB,EMIOS_PWM_IP_MODE_OPWMCB_TRAIL_EDGE, EMIOS_PWM_IP_MODE_OPWMCB_LEAD_EDGE, EMIOS_PWM_IP_MODE_OPWMB, EMIOS_PWM_IP_MODE_OPWMT, EMIOS_PWM_IP_MODE_DAOC
Pwm.TimerPrecision: uint16

Pwm.HwChannel_List:EMIOS_0_CH_0,EMIOS_0_CH_1,EMIOS_0_CH_2,EMIOS_0_CH_3,EMIOS_0_CH_4,EMIOS_0_CH_5,EMIOS_0_CH_6,EMIOS_0_CH_7,EMIOS_0_CH_8,EMIOS_0_CH_9,EMIOS_0_CH_10,EMIOS_0_CH_11,EMIOS_0_CH_12,EMIOS_0_CH_13,EMIOS_0_CH_14,EMIOS_0_CH_15,EMIOS_0_CH_16,EMIOS_0_CH_17,EMIOS_0_CH_18,EMIOS_0_CH_19,EMIOS_0_CH_20,EMIOS_0_CH_21,EMIOS_0_CH_22,EMIOS_0_CH_23,EMIOS_1_CH_0,EMIOS_1_CH_1,EMIOS_1_CH_2,EMIOS_1_CH_3,EMIOS_1_CH_4,EMIOS_1_CH_5,EMIOS_1_CH_6,EMIOS_1_CH_7,EMIOS_1_CH_8,EMIOS_1_CH_9,EMIOS_1_CH_10,EMIOS_1_CH_11,EMIOS_1_CH_12,EMIOS_1_CH_13,EMIOS_1_CH_14,EMIOS_1_CH_15,EMIOS_1_CH_16,EMIOS_1_CH_17,EMIOS_1_CH_18,EMIOS_1_CH_19,EMIOS_1_CH_20,EMIOS_1_CH_21,EMIOS_1_CH_22,EMIOS_1_CH_23
Pwm.LogicChannelsCount: 72

Pwm.EmiosInstanceMacro: eMIOS_INSTANCE_COUNT
Pwm.EmiosChannelMacro: eMIOS_CH_UC_UC_COUNT

Pwm.EmiosPwmModesCount: 5
################################ /*OPWFMB*/ ## /*OPWMCB*/ ## /*OPWMB*/  ## /*OPWMT*/  ##  /*DAOC*/   ################################
Pwm.EmiosPwmModesMappingInst_0: 0x00C101FFUL, 0x000000FEUL, 0x00FFFFFFUL, 0x00FFFFFFUL, 0x0000FEFEUL
Pwm.EmiosPwmModesMappingInst_1: 0x00C10101UL, 0x00000000UL, 0x00FFFFFFUL, 0x00FFFFFFUL, 0x0000FEFEUL

###################   FLEXIO Resources   ###################
Pwm.FlexioSupported: true

Pwm.FlexioInstanceCount: 1
Pwm.FlexioInstances: Flexio_0
Pwm.FlexioInstanceMacro: FLEXIO_INSTANCE_COUNT

Pwm.FlexioChannelCount: 8
Pwm.FlexioChannels: CH_0, CH_1, CH_2, CH_3, CH_4, CH_5, CH_6, CH_7
Pwm.FlexioChannelMacro: FLEXIO_TIMCMP_COUNT

Pwm.FlexioPinCount: 16
Pwm.FlexioPins: PIN_0, PIN_1, PIN_2, PIN_3, PIN_4, PIN_5, PIN_6, PIN_7, PIN_8, PIN_9, PIN_10, PIN_11, PIN_12, PIN_13, PIN_14, PIN_15

Pwm.FlexioHasPrescaler: true
Pwm.FlexioChannelPrescaler: FLEXIO_PWM_IP_CLK_DIV_1, FLEXIO_PWM_IP_CLK_DIV_16, FLEXIO_PWM_IP_CLK_DIV_256
Pwm.FlexioHasLowMode: true
Pwm.FlexioHasPinOverride: true
Pwm.FlexioIrqType: FLEXIO_PWM_IP_IRQ_DISABLED, FLEXIO_PWM_IP_IRQ_ON_RISING_EDGE, FLEXIO_PWM_IP_IRQ_ON_FALLING_EDGE, FLEXIO_PWM_IP_IRQ_ON_BOTH_EDGES, FLEXIO_PWM_IP_IRQ_ON_PERIOD_END

Pwm.ExclusiveHwInstance: false
Pwm.FlexPwmAvailable: false
Pwm.FlexPwmHwModulesNum: 0
Pwm.FlexPwmHwSubModulesNum: 0
Pwm.FlexPwmHwChannelInSubModuleNum: 0
Pwm.FlexPwmHwFaultChannelsNum: 0
Pwm.FlexPwmHwModules.List: FlexPwm_1, FlexPwm_2
Pwm.FlexPwmHwSubModules.List: SubModule_0, SubModule_1, SubModule_2, SubModule_3
Pwm.FlexPwmCapabilities.List: FLEXPWM_IP_EDGE_ALIGNED, FLEXPWM_IP_PHASE_SHIFTED, FLEXPWM_IP_CENTER_ALIGNED
Pwm.FlexPwmClockSource.List: FLEXPWM_IP_CLKSOURCE_PERIPHERAL_CLK, FLEXPWM_IP_CLKSOURCE_EXT_CLK, FLEXPWM_IP_CLKSOURCE_AUX_CLK
Pwm.FlexPwmInitializationSource.List: FLEXPWM_IP_INIT_LOCAL_SYNC, FLEXPWM_IP_INIT_MASTER_RELOAD, FLEXPWM_IP_INIT_MASTER_SYNC, FLEXPWM_IP_INIT_EXT_SYNC
Pwm.FlexPwmReloadSource.List: FLEXPWM_IP_LOCAL_RELOAD, FLEXPWM_IP_MASTER_RELOAD
Pwm.FlexPwmForceSource.List: FLEXPWM_IP_LOCAL_FORCE, FLEXPWM_IP_MASTER_FORCE, FLEXPWM_IP_LOCAL_RELOAD_FORCE, FLEXPWM_IP_MASTER_RELOAD_FORCE, FLEXPWM_IP_LOCAL_SYNC, FLEXPWM_IP_MASTER_SYNC, FLEXPWM_IP_EXT_FORCE
Pwm.FlexPwmPrescaler.List: FLEXPWM_IP_DIV1, FLEXPWM_IP_DIV2, FLEXPWM_IP_DIV4, FLEXPWM_IP_DIV8, FLEXPWM_IP_DIV16, FLEXPWM_IP_DIV32, FLEXPWM_IP_DIV64, FLEXPWM_IP_DIV128
Pwm.FlexPwmReloadFrequency.List: FLEXPWM_IP_LDFQ_EACH1, FLEXPWM_IP_LDFQ_EACH2, FLEXPWM_IP_LDFQ_EACH3, FLEXPWM_IP_LDFQ_EACH4, FLEXPWM_IP_LDFQ_EACH5, FLEXPWM_IP_LDFQ_EACH6, FLEXPWM_IP_LDFQ_EACH7, FLEXPWM_IP_LDFQ_EACH8, FLEXPWM_IP_LDFQ_EACH9, FLEXPWM_IP_LDFQ_EACH10, FLEXPWM_IP_LDFQ_EACH11, FLEXPWM_IP_LDFQ_EACH12, FLEXPWM_IP_LDFQ_EACH13, FLEXPWM_IP_LDFQ_EACH14, FLEXPWM_IP_LDFQ_EACH15, FLEXPWM_IP_LDFQ_EACH16
Pwm.FlexPwmPairedChannel.List: FLEXPWM_IP_INDEPENDENT, FLEXPWM_IP_COMPLEMENTARY
Pwm.FlexPwmPolarityComplementary.List: FLEXPWM_IP_COMP_SOURCE23, FLEXPWM_IP_COMP_SOURCE45
Pwm.FlexPwmChannels.List: FLEXPWM_IP_PWMX, FLEXPWM_IP_PWMA, FLEXPWM_IP_PWMB
Pwm.FlexPwmChannelPolarity.List: FLEXPWM_IP_POL_HIGH, FLEXPWM_IP_POL_LOW
Pwm.FlexPwmOutputTrigger.List: FLEXPWM_IP_NO_TRIGGER, FLEXPWM_IP_FIRST_EDGE, FLEXPWM_IP_SECOND_EDGE, FLEXPWM_IP_BOTH_EDGES 
Pwm.FlexPwmFaultOutputState.List: FLEXPWM_IP_OUTPUT_STATE_LOGIC_0, FLEXPWM_IP_OUTPUT_STATE_LOGIC_1, FLEXPWM_IP_OUTPUT_STATE_TRISTATED
Pwm.FlexPwmInterruptTypes.List: FLEXPWM_IP_DISABLE_INT, FLEXPWM_IP_COMPARE_INT, FLEXPWM_IP_RELOAD_INT

###################   s32m276_lqfp64 Pwm module: END  ########################
######################## Rm_s32m276_lqfp64 Rm module ####################
#
###############################################################################################

Rm.Common.Header.List:S32M27x

Rm.Sema42.HardwareInstance.List : UNUSED
Rm.Sema42.UnlockedGate : 0
Rm.Sema42.GateLock : x + 1UL
Rm.Sema42.FirstWriteSequence : 226
Rm.Sema42.SecondWriteSequence : 29
Rm.Sema42.ResetGateAll : SEMA42_W_RSTGTN_MASK
Rm.Sema42.ResetGateIdle : 0
Rm.Sema42.GateOffset : 3

Rm.Ipv.UserMode.Available.List:
Rm.Ipv.RegProt.Available.List:

Rm.XRDC.DomainID.List: XRDC_DOMAIN0
Rm.XRDC.XRDCInstances.List:XRDC_INSTANCE0
Rm.XRDC.XRDCInstancesCount:1
Rm.XRDC.ErrorInstancesCount:19

Rm.XRDC.Master.List: Xrdc_0_CM7_0,Xrdc_0_eDMA_AHB,Xrdc_0_Test_Port_AHB
Rm.XRDC.CoreMaster.List: Xrdc_0_CM7_0
Rm.XRDC.MasterLogicalPartitionSupport.List:

Rm.XRDC.Master.instance0.List: Xrdc_0_CM7_0,Xrdc_0_eDMA_AHB,Xrdc_0_Test_Port_AHB
Rm.XRDC.Master.Mdac.instance0.List: XRDC_MDAC0, XRDC_MDAC1, XRDC_MDAC2
Rm.XRDC.Master.Prefix.XRDC_INSTANCE0 : Xrdc_0

Rm.XRDC.Master.DFMTRegisterCount.Xrdc_0_CM7_0: 1
Rm.XRDC.Master.DFMTRegisterCount.Xrdc_0_eDMA_AHB: 1
Rm.XRDC.Master.DFMTRegisterCount.Xrdc_0_Test_Port_AHB: 1

Rm.XRDC.Mrc.Names.List: Xrdc_0_PFLASH_0, Xrdc_0_PFLASH_1, Xrdc_0_PFLASH_WR, Xrdc_0_PRAM0_0, Xrdc_0_TCM

Rm.XRDC.Mrc.Xrdc_0_PFLASH_0 : Xrdc_0_MRC0
Rm.XRDC.Mrc.Xrdc_0_PFLASH_1 : Xrdc_0_MRC0
Rm.XRDC.Mrc.Xrdc_0_PFLASH_WR : Xrdc_0_MRC0
Rm.XRDC.Mrc.Xrdc_0_PRAM0_0 : Xrdc_0_MRC1
Rm.XRDC.Mrc.Xrdc_0_TCM : Xrdc_0_MRC1

Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_PFLASH_0 : 8
Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_PFLASH_1 : 8
Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_PFLASH_WR : 8
Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_PRAM0_0 : 8
Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_TCM : 8

Rm.XRDC.Mrc.StartAddress.Xrdc_0_PFLASH_0 : 0
Rm.XRDC.Mrc.StartAddress.Xrdc_0_PFLASH_1 : 0
Rm.XRDC.Mrc.StartAddress.Xrdc_0_PFLASH_WR : 0
Rm.XRDC.Mrc.StartAddress.Xrdc_0_PRAM0_0 : 0
Rm.XRDC.Mrc.StartAddress.Xrdc_0_TCM : 0

Rm.XRDC.Mrc.EndAddress.Xrdc_0_PFLASH_0 : 0xFFF
Rm.XRDC.Mrc.EndAddress.Xrdc_0_PFLASH_1 : 0xFFF
Rm.XRDC.Mrc.EndAddress.Xrdc_0_PFLASH_WR : 0xFFF
Rm.XRDC.Mrc.EndAddress.Xrdc_0_PRAM0_0 : 0xFFF
Rm.XRDC.Mrc.EndAddress.Xrdc_0_TCM : 0xFFF

Rm.XRDC.AddressShift : 0

Rm.XRDC.Pdac.Names.List: Xrdc_0_TRGMUX, Xrdc_0_BCTU, Xrdc_0_EMIOS_0, Xrdc_0_EMIOS_1, Xrdc_0_LCU_0, Xrdc_0_LCU_1, Xrdc_0_ADC_0, Xrdc_0_ADC_1, Xrdc_0_PIT_0, Xrdc_0_PIT_1, Xrdc_0_System_XBIC, Xrdc_0_EDMA, Xrdc_0_EDMA_TCD_0, Xrdc_0_EDMA_TCD_1, Xrdc_0_EDMA_TCD_2, Xrdc_0_EDMA_TCD_3, Xrdc_0_EDMA_TCD_4, Xrdc_0_EDMA_TCD_5, Xrdc_0_EDMA_TCD_6, Xrdc_0_EDMA_TCD_7, Xrdc_0_EDMA_TCD_8, Xrdc_0_EDMA_TCD_9, Xrdc_0_EDMA_TCD_10, Xrdc_0_EDMA_TCD_11, Xrdc_0_Debug_APB_Page0, Xrdc_0_Debug_APB_Page1, Xrdc_0_Debug_APB_Page2, Xrdc_0_Debug_APB_Page3, Xrdc_0_Debug_APB_Paged_Area, Xrdc_0_SDA_AP, Xrdc_0_EIM_0, Xrdc_0_ERM_0, Xrdc_0_MSCM, Xrdc_0_PRAM_0, Xrdc_0_PFC, Xrdc_0_SWT_0, Xrdc_0_STM_0, Xrdc_0_XRDC, Xrdc_0_INTM, Xrdc_0_DMAMUX_0, Xrdc_0_DMAMUX_1, Xrdc_0_RTC, Xrdc_0_MC_RGM, Xrdc_0_SIUL2_VIRTWRAPPER_PDAC0_HSE_B_0, Xrdc_0_SIUL2_VIRTWRAPPER_PDAC0_HSE_B_1, Xrdc_0_SIUL2_VIRTWRAPPER_PDAC1_M7_0_0, Xrdc_0_SIUL2_VIRTWRAPPER_PDAC1_M7_0_1, Xrdc_0_SIUL2_VIRTWRAPPER_PDAC3, Xrdc_0_DCM, Xrdc_0_CMU_0_5, Xrdc_0_TSPC, Xrdc_0_SIRC, Xrdc_0_SXOSC, Xrdc_0_FIRC, Xrdc_0_FXOSC, Xrdc_0_MC_CGM, Xrdc_0_MC_ME, Xrdc_0_PLL, Xrdc_0_PMC, Xrdc_0_FMU, Xrdc_0_FMU_alt, Xrdc_0_FlexCAN_0, Xrdc_0_FlexCAN_1, Xrdc_0_FlexCAN_2, Xrdc_0_FlexIO, Xrdc_0_LPUART_0, Xrdc_0_LPUART_1, Xrdc_0_LPUART_2, Xrdc_0_LPUART_3, Xrdc_0_LPI2C_1, Xrdc_0_LPSPI_0, Xrdc_0_LPSPI_1, Xrdc_0_LPSPI_3, Xrdc_0_LPCMP_0, Xrdc_0_CRC, Xrdc_0_FCCU, Xrdc_0_MTR, Xrdc_0_MU_0, Xrdc_0_MU_1, Xrdc_0_JDC, Xrdc_0_CONFIGURATION_GPR, Xrdc_0_STCU

Rm.XRDC.PdacSlot.Xrdc_0_TRGMUX : 32
Rm.XRDC.PdacSlot.Xrdc_0_BCTU : 33
Rm.XRDC.PdacSlot.Xrdc_0_EMIOS_0 : 34
Rm.XRDC.PdacSlot.Xrdc_0_EMIOS_1 : 35
Rm.XRDC.PdacSlot.Xrdc_0_LCU_0 : 38
Rm.XRDC.PdacSlot.Xrdc_0_LCU_1 : 39
Rm.XRDC.PdacSlot.Xrdc_0_ADC_0 : 40
Rm.XRDC.PdacSlot.Xrdc_0_ADC_1 : 41
Rm.XRDC.PdacSlot.Xrdc_0_PIT_0 : 44
Rm.XRDC.PdacSlot.Xrdc_0_PIT_1 : 45
Rm.XRDC.PdacSlot.Xrdc_0_System_XBIC : 129
Rm.XRDC.PdacSlot.Xrdc_0_EDMA : 131
Rm.XRDC.PdacSlot.Xrdc_0_EDMA_TCD_0 : 132
Rm.XRDC.PdacSlot.Xrdc_0_EDMA_TCD_1 : 133
Rm.XRDC.PdacSlot.Xrdc_0_EDMA_TCD_2 : 134
Rm.XRDC.PdacSlot.Xrdc_0_EDMA_TCD_3 : 135
Rm.XRDC.PdacSlot.Xrdc_0_EDMA_TCD_4 : 136
Rm.XRDC.PdacSlot.Xrdc_0_EDMA_TCD_5 : 137
Rm.XRDC.PdacSlot.Xrdc_0_EDMA_TCD_6 : 138
Rm.XRDC.PdacSlot.Xrdc_0_EDMA_TCD_7 : 139
Rm.XRDC.PdacSlot.Xrdc_0_EDMA_TCD_8 : 140
Rm.XRDC.PdacSlot.Xrdc_0_EDMA_TCD_9 : 141
Rm.XRDC.PdacSlot.Xrdc_0_EDMA_TCD_10 : 142
Rm.XRDC.PdacSlot.Xrdc_0_EDMA_TCD_11 : 143
Rm.XRDC.PdacSlot.Xrdc_0_Debug_APB_Page0 : 144
Rm.XRDC.PdacSlot.Xrdc_0_Debug_APB_Page1 : 145
Rm.XRDC.PdacSlot.Xrdc_0_Debug_APB_Page2 : 146
Rm.XRDC.PdacSlot.Xrdc_0_Debug_APB_Page3 : 147
Rm.XRDC.PdacSlot.Xrdc_0_Debug_APB_Paged_Area : 148
Rm.XRDC.PdacSlot.Xrdc_0_SDA_AP : 149
Rm.XRDC.PdacSlot.Xrdc_0_EIM_0 : 150
Rm.XRDC.PdacSlot.Xrdc_0_ERM_0 : 151
Rm.XRDC.PdacSlot.Xrdc_0_MSCM : 152
Rm.XRDC.PdacSlot.Xrdc_0_PRAM_0 : 153
Rm.XRDC.PdacSlot.Xrdc_0_PFC : 154
Rm.XRDC.PdacSlot.Xrdc_0_SWT_0 : 156
Rm.XRDC.PdacSlot.Xrdc_0_STM_0 : 157
Rm.XRDC.PdacSlot.Xrdc_0_XRDC : 158
Rm.XRDC.PdacSlot.Xrdc_0_INTM : 159
Rm.XRDC.PdacSlot.Xrdc_0_DMAMUX_0 : 160
Rm.XRDC.PdacSlot.Xrdc_0_DMAMUX_1 : 161
Rm.XRDC.PdacSlot.Xrdc_0_RTC : 162
Rm.XRDC.PdacSlot.Xrdc_0_MC_RGM : 163
Rm.XRDC.PdacSlot.Xrdc_0_SIUL2_VIRTWRAPPER_PDAC0_HSE_B_0 : 164
Rm.XRDC.PdacSlot.Xrdc_0_SIUL2_VIRTWRAPPER_PDAC0_HSE_B_1 : 165
Rm.XRDC.PdacSlot.Xrdc_0_SIUL2_VIRTWRAPPER_PDAC1_M7_0_0 : 166
Rm.XRDC.PdacSlot.Xrdc_0_SIUL2_VIRTWRAPPER_PDAC1_M7_0_1 : 167
Rm.XRDC.PdacSlot.Xrdc_0_SIUL2_VIRTWRAPPER_PDAC3 : 170
Rm.XRDC.PdacSlot.Xrdc_0_DCM : 171
Rm.XRDC.PdacSlot.Xrdc_0_CMU_0_5 : 175
Rm.XRDC.PdacSlot.Xrdc_0_TSPC : 177
Rm.XRDC.PdacSlot.Xrdc_0_SIRC : 178
Rm.XRDC.PdacSlot.Xrdc_0_SXOSC : 179
Rm.XRDC.PdacSlot.Xrdc_0_FIRC : 180
Rm.XRDC.PdacSlot.Xrdc_0_FXOSC : 181
Rm.XRDC.PdacSlot.Xrdc_0_MC_CGM : 182
Rm.XRDC.PdacSlot.Xrdc_0_MC_ME : 183
Rm.XRDC.PdacSlot.Xrdc_0_PLL : 184
Rm.XRDC.PdacSlot.Xrdc_0_PMC : 186
Rm.XRDC.PdacSlot.Xrdc_0_FMU : 187
Rm.XRDC.PdacSlot.Xrdc_0_FMU_alt : 188
Rm.XRDC.PdacSlot.Xrdc_0_FlexCAN_0 : 193
Rm.XRDC.PdacSlot.Xrdc_0_FlexCAN_1 : 194
Rm.XRDC.PdacSlot.Xrdc_0_FlexCAN_2 : 195
Rm.XRDC.PdacSlot.Xrdc_0_FlexIO : 201
Rm.XRDC.PdacSlot.Xrdc_0_LPUART_0 : 202
Rm.XRDC.PdacSlot.Xrdc_0_LPUART_1 : 203
Rm.XRDC.PdacSlot.Xrdc_0_LPUART_2 : 204
Rm.XRDC.PdacSlot.Xrdc_0_LPUART_3 : 205
Rm.XRDC.PdacSlot.Xrdc_0_LPI2C_1 : 213
Rm.XRDC.PdacSlot.Xrdc_0_LPSPI_0 : 214
Rm.XRDC.PdacSlot.Xrdc_0_LPSPI_1 : 215
Rm.XRDC.PdacSlot.Xrdc_0_LPSPI_3 : 217
Rm.XRDC.PdacSlot.Xrdc_0_LPCMP_0 : 220
Rm.XRDC.PdacSlot.Xrdc_0_CRC : 224
Rm.XRDC.PdacSlot.Xrdc_0_FCCU : 225
Rm.XRDC.PdacSlot.Xrdc_0_MTR : 226
Rm.XRDC.PdacSlot.Xrdc_0_MU_0 : 227
Rm.XRDC.PdacSlot.Xrdc_0_MU_1 : 228
Rm.XRDC.PdacSlot.Xrdc_0_JDC : 229
Rm.XRDC.PdacSlot.Xrdc_0_CONFIGURATION_GPR : 231
Rm.XRDC.PdacSlot.Xrdc_0_STCU : 232

Rm.Sema4.NoOfSemaphores:16
Rm.Sema42.Support:0
Rm.Sema42.SupportAddress:0
Rm.Sema4.DomainIDSupport:1
Rm.Sema4.DomainID.List:2,3,6,7,5

Rm.Crossbar.CrossbarSupport:false
Rm.AXBS.AXBSLite.Support:false

Rm.Crossbar.CrossbarInstances.List: UNUSED
Rm.Crossbar.PRS.IsReadOnly: UNUSED
Rm.Crossbar.EnableInitAXBS_MGPCR: UNUSED
Rm.Crossbar.PRSResetValue.List: UNUSED
Rm.Crossbar.CRSResetValue.List: UNUSED
Rm.Crossbar.HaltLowPrioritySupport: UNUSED

Rm.Xbic.XbicInstances.List:XBIC_0
Rm.Xbic.XbicInstances.Count:1
Rm.Xbic.XbicInstance0.Master.List:0,1,2,3
Rm.Xbic.XbicInstance0.Slave.List:0,1,2,3,4,5

Rm.Sema42Support:false

Rm.VirtWrapper.PDACMask: 3
### Define Number of Virtual Wrap Register and Reserved Address - See RM: VIRT_WRAPPER memory map
Rm.VirtWrapper.REG_A.Count : 10
Rm.VirtWrapper.REG_A_Reserved.Count : 88
Rm.VirtWrapper.REG_B.Count : 25
Rm.VirtWrapper.REG_B_Reserved.Count : 28
Rm.VirtWrapper.REG_C.Count : 1
Rm.VirtWrapper.REG_C_Reserved.Count : 0
Rm.VirtWrapper.REG_D.Count : 0
### Define Virtual Wrapper Instance List and Base Address List - See RM: VIRT_WRAPPER memory map
Rm.VirtWrapper.Instance.List: 0
Rm.VirtWrapper.BaseAddress.List: 0x402A8000u
### Define List of Access Type and Value to write to Register - See RM Register Detail and Excel file
Rm.VirtWrapper.AccessType.List: PDAC1, PDAC2, PDAC0
Rm.VirtWrapper.AccessValue.List: 0, 1, 3

Rm.VirtWrapper0.DefaultPdac: Xrdc_0_SIUL2_VIRTWRAPPER_PDAC1_M7_0_0
Rm.VirtWrapper.Siul2Instances.List: SIUL2_0
Rm.VirtWrapper.PhysicalInstances.List: RM_IP_VIRT_WRAPPER

Rm.VirtWrapper0.AvailablePdac.List : Xrdc_0_SIUL2_VIRTWRAPPER_PDAC0_HSE_B_0, Xrdc_0_SIUL2_VIRTWRAPPER_PDAC0_HSE_B_1, Xrdc_0_SIUL2_VIRTWRAPPER_PDAC1_M7_0_0, Xrdc_0_SIUL2_VIRTWRAPPER_PDAC1_M7_0_1, Xrdc_0_SIUL2_VIRTWRAPPER_PDAC3

Rm.VirtWrapperAll.AvailablePdac.List : Xrdc_0_SIUL2_VIRTWRAPPER_PDAC0_HSE_B_0, Xrdc_0_SIUL2_VIRTWRAPPER_PDAC0_HSE_B_1, Xrdc_0_SIUL2_VIRTWRAPPER_PDAC1_M7_0_0, Xrdc_0_SIUL2_VIRTWRAPPER_PDAC1_M7_0_1, Xrdc_0_SIUL2_VIRTWRAPPER_PDAC3

Rm.VirtWrapper.MscrMapping.PTA2.List : GPIO_2, FCCU_ERR0, eMIOS_1_CH_19_Y, FXIO_D4, LCU0_OUT3, ADC1_X_0, WKPU_0
Rm.VirtWrapper.MscrMapping.PTA3.List : GPIO_3, FCCU_ERR1, eMIOS_1_CH_20_Y, LPSPI1_SCK, LCU0_OUT2, FXIO_D5, LPUART0_TX, ADC1_S17
Rm.VirtWrapper.MscrMapping.PTA4.List : GPIO_4, FXIO_D6, CMP0_OUT, JTAG_TMS_SWD_DIO, LPI2C1_SDA, ADC1_S15
Rm.VirtWrapper.MscrMapping.PTA5.List : GPIO_5, RESET_b
Rm.VirtWrapper.MscrMapping.PTA6.List : GPIO_6, LPSPI1_PCS1, eMIOS_1_CH_13_H, LPSPI3_PCS1, WKPU_15, ADC0_S18, ADC1_S18
Rm.VirtWrapper.MscrMapping.PTA7.List : GPIO_7, LPUART3_TX, LPSPI0_PCS1, eMIOS_1_CH_11_H, CAN0_TX, LPUART1_RTS, FXIO_D9, ADC0_S11
Rm.VirtWrapper.MscrMapping.PTA10.List : GPIO_10, eMIOS_0_CH_12_H, FXIO_D0, JTAG_TDO_TRACEnoETM_SWO, WKPU_32, ADC0_P2
Rm.VirtWrapper.MscrMapping.PTA15.List : GPIO_15, eMIOS_0_CH_10_H, LPSPI0_PCS3, LPSPI2_PCS3, LPUART1_DTR_B, ADC1_P7, WKPU_20
Rm.VirtWrapper.MscrMapping.PTA17.List : GPIO_17, eMIOS_0_CH_6_G, LPSPI3_SOUT, TRGMUX_OUT0
Rm.VirtWrapper.MscrMapping.PTB0.List : GPIO_32, LPI2C0_SDAS, FXIO_D14, LPSPI0_PCS0, eMIOS_0_CH_3_G, LCU1_OUT5, eMIOS_1_CH_6_H, HSE_TAMPER_LOOP_OUT0 , ADC1_S14, ADC0_S14, WKPU_7
Rm.VirtWrapper.MscrMapping.PTB1.List : GPIO_33, LPI2C0_SCLS, LPUART0_TX, LPSPI0_SOUT, eMIOS_0_CH_7_G, CAN0_TX, eMIOS_1_CH_5_H, LCU1_OUT4, ADC1_S15, ADC0_S15
Rm.VirtWrapper.MscrMapping.PTB4.List : GPIO_36, eMIOS_0_CH_4_G, LPSPI0_SOUT, eMIOS_1_CH_10_H, CLKOUT_STANDBY
Rm.VirtWrapper.MscrMapping.PTB5.List : GPIO_37, eMIOS_0_CH_5_G, LPSPI0_PCS1, LPSPI0_PCS0, CLKOUT_RUN, eMIOS_1_CH_11_H
Rm.VirtWrapper.MscrMapping.PTB10.List : GPIO_42, eMIOS_1_CH_17_Y, LPUART0_DTR_B, LCU0_OUT9, ADC0_X_2
Rm.VirtWrapper.MscrMapping.PTB11.List : GPIO_43, eMIOS_1_CH_18_Y, LCU0_OUT8, ADC0_X_3, WKPU_16
Rm.VirtWrapper.MscrMapping.PTB12.List : GPIO_44, LPSPI3_PCS3, eMIOS_0_CH_0_X, LCU0_OUT2, ADC1_X_1, WKPU_12, ADC0_S17
Rm.VirtWrapper.MscrMapping.PTB13.List : GPIO_45, LPSPI3_PCS2, eMIOS_0_CH_1_G, FXIO_D8, LCU0_OUT3, ADC0_S8, ADC1_S8, WKPU_11
Rm.VirtWrapper.MscrMapping.PTB14.List : GPIO_46, eMIOS_0_CH_2_G, LPSPI1_SCK, LCU0_OUT7, ADC0_S9, ADC1_S9
Rm.VirtWrapper.MscrMapping.PTB15.List : GPIO_47, eMIOS_0_CH_3_G, LPSPI1_SIN, ADC1_S11, WKPU_33
Rm.VirtWrapper.MscrMapping.PTB16.List : GPIO_48, eMIOS_0_CH_4_G, LPSPI1_SOUT, WKPU_13, ADC1_S12
Rm.VirtWrapper.MscrMapping.PTB17.List : GPIO_49, eMIOS_0_CH_5_G, LPSPI1_PCS3, eMIOS_1_CH_7_H, LPSPI3_PCS0, ADC1_X_2, WKPU_14
Rm.VirtWrapper.MscrMapping.PTC2.List : GPIO_66, eMIOS_0_CH_2_G, LPSPI3_PCS2, LPSPI0_PCS2, CMP0_IN2
Rm.VirtWrapper.MscrMapping.PTC3.List : GPIO_67, eMIOS_0_CH_3_G, CAN0_TX, LPUART0_TX, I3C0_PUR, CAN1_TX, CMP0_IN4
Rm.VirtWrapper.MscrMapping.PTC4.List : GPIO_68, eMIOS_0_CH_8_X, FXIO_D5, LPI2C1_SCL
Rm.VirtWrapper.MscrMapping.PTC5.List : GPIO_69, eMIOS_0_CH_16_X, FXIO_D4, ADC1_S14
Rm.VirtWrapper.MscrMapping.PTC8.List : GPIO_72, LPI2C0_SCL, CAN1_TX, eMIOS_1_CH_9_H, LCU1_OUT7, LPSPI0_SCK, FXIO_D12, ADC0_S12
Rm.VirtWrapper.MscrMapping.PTC9.List : GPIO_73, LPI2C0_SDA, LPUART1_TX, LPUART0_RTS, eMIOS_1_CH_8_X, LCU1_OUT6, LPSPI0_SIN, FXIO_D13, ADC0_S13, WKPU_10
Rm.VirtWrapper.MscrMapping.PTC10.List : GPIO_74, eMIOS_0_CH_6_G, LPSPI2_PCS1, LCU1_OUT11, eMIOS_1_CH_0_X, LCU0_OUT1, ADC1_X_3
Rm.VirtWrapper.MscrMapping.PTC11.List : GPIO_75, LPUART0_DTR_B, eMIOS_1_CH_1_H, FXIO_D15, LCU1_OUT10, LCU0_OUT0, WKPU_18, ADC0_S17
Rm.VirtWrapper.MscrMapping.PTC15.List : GPIO_79, CAN2_TX, eMIOS_0_CH_11_H, LPSPI2_SCK, ADC0_MA_2, LPUART2_TX, LCU1_OUT0, LPI2C1_SCL, ADC0_S13
Rm.VirtWrapper.MscrMapping.PTC16.List : GPIO_80, LPSPI3_SIN, eMIOS_1_CH_9_H, LPI2C1_SDAS, I3C0_SCL, FXIO_D15, LPI2C1_SDA, ADC0_S14
Rm.VirtWrapper.MscrMapping.PTD0.List : GPIO_96, eMIOS_0_CH_2_G, LPSPI3_SOUT, eMIOS_0_CH_16_X, FXIO_D0, TRGMUX_OUT1, WKPU_6, ADC0_P1
Rm.VirtWrapper.MscrMapping.PTD1.List : GPIO_97, eMIOS_0_CH_3_G, LPSPI3_SCK, eMIOS_0_CH_17_Y, FXIO_D1, TRGMUX_OUT2, ADC0_P0
Rm.VirtWrapper.MscrMapping.PTD2.List : GPIO_98, LCU0_OUT1, eMIOS_1_CH_21_Y, LPSPI1_SOUT, FXIO_D4, FXIO_D6, LPUART3_TX, WKPU_9, ADC0_S16
Rm.VirtWrapper.MscrMapping.PTD3.List : GPIO_99, eMIOS_1_CH_22_X, LPSPI1_PCS0, FXIO_D5, FXIO_D7, LCU0_OUT0, NMI_b, WKPU_1, ADC0_S10
Rm.VirtWrapper.MscrMapping.PTD4.List : GPIO_100, eMIOS_1_CH_23_X, LPSPI1_PCS1, LCU0_OUT6, ADC0_S19, WKPU_22
Rm.VirtWrapper.MscrMapping.PTD15.List : GPIO_111, FXIO_D6, eMIOS_0_CH_0_X, eMIOS_1_CH_14_H, LPSPI0_SCK, FXIO_D10, CMP0_IN1
Rm.VirtWrapper.MscrMapping.PTD16.List : GPIO_112, eMIOS_0_CH_1_G, LPSPI0_SIN, eMIOS_1_CH_15_H, LPUART2_RTS, CMP0_IN5
Rm.VirtWrapper.MscrMapping.PTE6.List : GPIO_134, LPSPI0_PCS2, LPUART1_RTS, eMIOS_1_CH_14_H, FXIO_D12, ADC0_MA_1, ADC1_P6, WKPU_29
Rm.VirtWrapper.MscrMapping.PTE7.List : GPIO_135, eMIOS_0_CH_7_G, LPSPI3_SCK, FXIO_D11
Rm.VirtWrapper.MscrMapping.PTE11.List : GPIO_139, LPSPI2_PCS0, eMIOS_0_CH_1_G, eMIOS_0_CH_21_Y, FXIO_D5, TRGMUX_OUT5, WKPU_28, ADC0_P6
Rm.VirtWrapper.MscrMapping.PTE15.List : GPIO_143, FCCU_ERR0, LPSPI2_SCK, eMIOS_0_CH_22_X, FXIO_D2, TRGMUX_OUT6, ADC0_P3
Rm.VirtWrapper.MscrMapping.PTE16.List : GPIO_144, FCCU_ERR1, LPUART3_TX, LPSPI2_SIN, eMIOS_0_CH_23_X, LPUART1_RTS, FXIO_D3, TRGMUX_OUT7, ADC0_P4, WKPU_19

Rm.VirtWrapper.ImcrMapping.PTA2.List : EIRQ_2, eMIOS_1_CH_19_Y, FCCU_ERR_IN0, FXIO_D4, LPUART0_RX, LPSPI1_SIN
Rm.VirtWrapper.ImcrMapping.PTA3.List : EIRQ_3, eMIOS_1_CH_20_Y, FCCU_ERR_IN1, FXIO_D5, LPSPI1_SCK, LPUART0_TX
Rm.VirtWrapper.ImcrMapping.PTA4.List : EIRQ_4, FXIO_D6, JTAG_TMS_SWD_DIO, LPI2C1_SDA
Rm.VirtWrapper.ImcrMapping.PTA5.List : EIRQ_5
Rm.VirtWrapper.ImcrMapping.PTA6.List : CAN0_RX, EIRQ_6, eMIOS_1_CH_13_H, LPUART3_RX, LPSPI1_PCS1, LPSPI3_PCS1, LPUART1_CTS, LPUART0_RIN_B
Rm.VirtWrapper.ImcrMapping.PTA7.List : EIRQ_7, eMIOS_1_CH_11_H, FXIO_D9, LPSPI0_PCS1, LPUART3_TX, LPUART0_DCD_B
Rm.VirtWrapper.ImcrMapping.PTA10.List : EIRQ_18, eMIOS_0_CH_12_H, FXIO_D0
Rm.VirtWrapper.ImcrMapping.PTA15.List : EIRQ_23, eMIOS_0_CH_10_H, LPSPI0_PCS3, LPSPI2_PCS3
Rm.VirtWrapper.ImcrMapping.PTA17.List : eMIOS_0_CH_6_G, LPSPI3_SOUT
Rm.VirtWrapper.ImcrMapping.PTB0.List : CAN0_RX, EIRQ_8, eMIOS_0_CH_3_G, eMIOS_1_CH_6_H, FXIO_D14, LPUART0_RX, LPI2C0_SDAS, LPSPI0_PCS0
Rm.VirtWrapper.ImcrMapping.PTB1.List : EIRQ_9, eMIOS_0_CH_7_G, eMIOS_1_CH_5_H, LPI2C0_SCLS, LPSPI0_SOUT, HSE_TAMPER_EXTIN0, LPUART0_TX
Rm.VirtWrapper.ImcrMapping.PTB4.List : EIRQ_12, eMIOS_0_CH_4_G, eMIOS_1_CH_10_H, LPSPI0_SOUT, TRGMUX_IN1
Rm.VirtWrapper.ImcrMapping.PTB5.List : EIRQ_13, eMIOS_0_CH_5_G, eMIOS_1_CH_11_H, LPSPI0_PCS0, LPSPI0_PCS1, TRGMUX_IN0
Rm.VirtWrapper.ImcrMapping.PTB10.List : EIRQ_24, eMIOS_1_CH_17_Y
Rm.VirtWrapper.ImcrMapping.PTB11.List : EIRQ_25, eMIOS_1_CH_18_Y, LPI2C0_HREQ, LPUART0_DSR_B
Rm.VirtWrapper.ImcrMapping.PTB12.List : EIRQ_26, eMIOS_0_CH_0_X, LPSPI3_PCS3, LPUART0_DCD_B
Rm.VirtWrapper.ImcrMapping.PTB13.List : EIRQ_27, eMIOS_0_CH_1_G, FXIO_D8, LPSPI3_PCS2, LPUART0_RIN_B
Rm.VirtWrapper.ImcrMapping.PTB14.List : EIRQ_28, eMIOS_0_CH_2_G, LPSPI1_SCK
Rm.VirtWrapper.ImcrMapping.PTB15.List : EIRQ_29, eMIOS_0_CH_3_G, LPSPI1_SIN
Rm.VirtWrapper.ImcrMapping.PTB16.List : EIRQ_30, eMIOS_0_CH_4_G, LPSPI1_SOUT
Rm.VirtWrapper.ImcrMapping.PTB17.List : EIRQ_31, eMIOS_0_CH_5_G, eMIOS_1_CH_7_H, LPSPI1_PCS3, LPSPI3_PCS0
Rm.VirtWrapper.ImcrMapping.PTC2.List : CAN0_RX, CAN1_RX, EIRQ_2, eMIOS_0_CH_2_G, LPUART0_RX, LPSPI0_PCS2, LPSPI3_PCS2
Rm.VirtWrapper.ImcrMapping.PTC3.List : EIRQ_3, eMIOS_0_CH_3_G, LPUART0_TX
Rm.VirtWrapper.ImcrMapping.PTC4.List : EIRQ_4, eMIOS_0_CH_8_X, FXIO_D5, JTAG_TCK_SWD_CLK, LPI2C1_SCL
Rm.VirtWrapper.ImcrMapping.PTC5.List : EIRQ_5, eMIOS_0_CH_16_X, FXIO_D4, JTAG_TDI, LPI2C1_HREQ
Rm.VirtWrapper.ImcrMapping.PTC8.List : EIRQ_16, eMIOS_1_CH_9_H, FXIO_D12, LPUART1_RX, LPI2C0_SCL, LPSPI0_SCK, LPUART0_CTS
Rm.VirtWrapper.ImcrMapping.PTC9.List : CAN1_RX, EIRQ_17, eMIOS_1_CH_8_X, FXIO_D13, LPI2C0_SDA, LPSPI0_SIN, LPUART1_TX
Rm.VirtWrapper.ImcrMapping.PTC10.List : EIRQ_18, eMIOS_0_CH_6_G, eMIOS_1_CH_0_X, LPSPI2_PCS1, TRGMUX_IN11, LPUART0_DSR_B
Rm.VirtWrapper.ImcrMapping.PTC11.List : EIRQ_19, eMIOS_1_CH_1_H, FXIO_D15, TRGMUX_IN10
Rm.VirtWrapper.ImcrMapping.PTC15.List : EIRQ_23, eMIOS_0_CH_11_H, LPI2C1_SCL, LPSPI2_SCK, TRGMUX_IN8, LPUART2_TX
Rm.VirtWrapper.ImcrMapping.PTC16.List : CAN2_RX, eMIOS_1_CH_9_H, FXIO_D15, LPUART2_RX, LPI2C1_SDA, LPI2C1_SDAS, LPSPI3_SIN, I3C0_SCL
Rm.VirtWrapper.ImcrMapping.PTD0.List : EIRQ_8, eMIOS_0_CH_2_G, eMIOS_0_CH_16_X, FXIO_D0, LPSPI3_SOUT, TRGMUX_IN7
Rm.VirtWrapper.ImcrMapping.PTD1.List : EIRQ_9, eMIOS_0_CH_3_G, eMIOS_0_CH_17_Y, FXIO_D1, LPSPI3_SCK, TRGMUX_IN6
Rm.VirtWrapper.ImcrMapping.PTD2.List : EIRQ_10, eMIOS_1_CH_21_Y, FXIO_D4, FXIO_D6, LPSPI1_SOUT, TRGMUX_IN5, LPUART3_TX
Rm.VirtWrapper.ImcrMapping.PTD3.List : EIRQ_11, eMIOS_1_CH_22_X, FXIO_D5, FXIO_D7, LPUART3_RX, LPSPI1_PCS0, TRGMUX_IN4
Rm.VirtWrapper.ImcrMapping.PTD4.List : EIRQ_12, eMIOS_1_CH_23_X, LPSPI1_PCS1
Rm.VirtWrapper.ImcrMapping.PTD15.List : EIRQ_31, eMIOS_0_CH_0_X, eMIOS_1_CH_14_H, FXIO_D6, FXIO_D10, LPSPI0_SCK, LPUART2_CTS
Rm.VirtWrapper.ImcrMapping.PTD16.List : eMIOS_0_CH_1_G, eMIOS_1_CH_15_H, LPSPI0_SIN
Rm.VirtWrapper.ImcrMapping.PTE6.List : EIRQ_6, eMIOS_1_CH_14_H, FXIO_D12, LPSPI0_PCS2
Rm.VirtWrapper.ImcrMapping.PTE7.List : eMIOS_0_CH_7_G, FXIO_D11, LPSPI3_SCK
Rm.VirtWrapper.ImcrMapping.PTE11.List : EIRQ_10, eMIOS_0_CH_1_G, eMIOS_0_CH_21_Y, FXIO_D5, LPSPI2_PCS0, TRGMUX_IN8
Rm.VirtWrapper.ImcrMapping.PTE15.List : EIRQ_14, eMIOS_0_CH_22_X, FCCU_ERR_IN0, FXIO_D2, LPUART3_RX, LPSPI2_SCK, LPUART1_CTS
Rm.VirtWrapper.ImcrMapping.VSSL.List : EIRQ_15, eMIOS_0_CH_23_X, FCCU_ERR_IN1, FXIO_D3, LPSPI2_SIN, LPUART3_TX, VSSC, VSSL

Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR530.List : EIRQ_2, EIRQ_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR611.List : eMIOS_1_CH_19_Y
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR660.List : FCCU_ERR_IN0, FCCU_ERR_IN0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR668.List : FXIO_D4, FXIO_D4, FXIO_D4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR699.List : LPUART0_RX, LPUART0_RX, LPUART0_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR751.List : LPSPI1_SIN, LPSPI1_SIN
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR531.List : EIRQ_3, EIRQ_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR612.List : eMIOS_1_CH_20_Y
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR661.List : FCCU_ERR_IN1, FCCU_ERR_IN1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR669.List : FXIO_D5, FXIO_D5, FXIO_D5, FXIO_D5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR750.List : LPSPI1_SCK, LPSPI1_SCK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR875.List : LPUART0_TX, LPUART0_TX, LPUART0_TX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR532.List : EIRQ_4, EIRQ_4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR670.List : FXIO_D6, FXIO_D6, FXIO_D6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR698.List : JTAG_TMS_SWD_DIO
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR731.List : LPI2C1_SDA, LPI2C1_SDA
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR533.List : EIRQ_5, EIRQ_5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR512.List : CAN0_RX, CAN0_RX, CAN0_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR534.List : EIRQ_6, EIRQ_6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR605.List : eMIOS_1_CH_13_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR702.List : LPUART3_RX, LPUART3_RX, LPUART3_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR745.List : LPSPI1_PCS1, LPSPI1_PCS1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR761.List : LPSPI3_PCS1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR873.List : LPUART1_CTS, LPUART1_CTS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR887.List : LPUART0_RIN_B, LPUART0_RIN_B
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR535.List : EIRQ_7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR603.List : eMIOS_1_CH_11_H, eMIOS_1_CH_11_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR673.List : FXIO_D9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR734.List : LPSPI0_PCS1, LPSPI0_PCS1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR878.List : LPUART3_TX, LPUART3_TX, LPUART3_TX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR886.List : LPUART0_DCD_B, LPUART0_DCD_B
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR546.List : EIRQ_18, EIRQ_18
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR572.List : eMIOS_0_CH_12_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR664.List : FXIO_D0, FXIO_D0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR551.List : EIRQ_23, EIRQ_23
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR570.List : eMIOS_0_CH_10_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR736.List : LPSPI0_PCS3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR756.List : LPSPI2_PCS3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR566.List : eMIOS_0_CH_6_G, eMIOS_0_CH_6_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR766.List : LPSPI3_SOUT, LPSPI3_SOUT
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR536.List : EIRQ_8, EIRQ_8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR563.List : eMIOS_0_CH_3_G, eMIOS_0_CH_3_G, eMIOS_0_CH_3_G, eMIOS_0_CH_3_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR598.List : eMIOS_1_CH_6_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR678.List : FXIO_D14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR727.List : LPI2C0_SDAS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR733.List : LPSPI0_PCS0, LPSPI0_PCS0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR537.List : EIRQ_9, EIRQ_9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR567.List : eMIOS_0_CH_7_G, eMIOS_0_CH_7_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR597.List : eMIOS_1_CH_5_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR725.List : LPI2C0_SCLS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR743.List : LPSPI0_SOUT, LPSPI0_SOUT
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR855.List : HSE_TAMPER_EXTIN0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR540.List : EIRQ_12, EIRQ_12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR564.List : eMIOS_0_CH_4_G, eMIOS_0_CH_4_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR602.List : eMIOS_1_CH_10_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR857.List : TRGMUX_IN1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR541.List : EIRQ_13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR565.List : eMIOS_0_CH_5_G, eMIOS_0_CH_5_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR856.List : TRGMUX_IN0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR552.List : EIRQ_24
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR609.List : eMIOS_1_CH_17_Y
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR553.List : EIRQ_25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR610.List : eMIOS_1_CH_18_Y
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR723.List : LPI2C0_HREQ
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR885.List : LPUART0_DSR_B, LPUART0_DSR_B
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR554.List : EIRQ_26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR560.List : eMIOS_0_CH_0_X, eMIOS_0_CH_0_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR763.List : LPSPI3_PCS3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR555.List : EIRQ_27
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR561.List : eMIOS_0_CH_1_G, eMIOS_0_CH_1_G, eMIOS_0_CH_1_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR672.List : FXIO_D8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR762.List : LPSPI3_PCS2, LPSPI3_PCS2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR556.List : EIRQ_28
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR562.List : eMIOS_0_CH_2_G, eMIOS_0_CH_2_G, eMIOS_0_CH_2_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR557.List : EIRQ_29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR558.List : EIRQ_30
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR752.List : LPSPI1_SOUT, LPSPI1_SOUT
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR559.List : EIRQ_31, EIRQ_31
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR599.List : eMIOS_1_CH_7_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR747.List : LPSPI1_PCS3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR760.List : LPSPI3_PCS0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR513.List : CAN1_RX, CAN1_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR735.List : LPSPI0_PCS2, LPSPI0_PCS2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR568.List : eMIOS_0_CH_8_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR696.List : JTAG_TCK_SWD_CLK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR729.List : LPI2C1_SCL, LPI2C1_SCL
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR576.List : eMIOS_0_CH_16_X, eMIOS_0_CH_16_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR697.List : JTAG_TDI
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR728.List : LPI2C1_HREQ
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR544.List : EIRQ_16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR601.List : eMIOS_1_CH_9_H, eMIOS_1_CH_9_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR676.List : FXIO_D12, FXIO_D12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR700.List : LPUART1_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR724.List : LPI2C0_SCL
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR741.List : LPSPI0_SCK, LPSPI0_SCK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR872.List : LPUART0_CTS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR545.List : EIRQ_17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR600.List : eMIOS_1_CH_8_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR677.List : FXIO_D13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR726.List : LPI2C0_SDA
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR742.List : LPSPI0_SIN, LPSPI0_SIN
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR876.List : LPUART1_TX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR592.List : eMIOS_1_CH_0_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR754.List : LPSPI2_PCS1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR867.List : TRGMUX_IN11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR547.List : EIRQ_19
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR593.List : eMIOS_1_CH_1_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR679.List : FXIO_D15, FXIO_D15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR866.List : TRGMUX_IN10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR571.List : eMIOS_0_CH_11_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR757.List : LPSPI2_SCK, LPSPI2_SCK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR864.List : TRGMUX_IN8, TRGMUX_IN8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR877.List : LPUART2_TX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR514.List : CAN2_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR701.List : LPUART2_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR732.List : LPI2C1_SDAS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR765.List : LPSPI3_SIN
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR883.List : I3C0_SCL
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR863.List : TRGMUX_IN7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR577.List : eMIOS_0_CH_17_Y
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR665.List : FXIO_D1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR764.List : LPSPI3_SCK, LPSPI3_SCK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR862.List : TRGMUX_IN6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR538.List : EIRQ_10, EIRQ_10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR613.List : eMIOS_1_CH_21_Y
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR861.List : TRGMUX_IN5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR539.List : EIRQ_11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR614.List : eMIOS_1_CH_22_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR671.List : FXIO_D7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR744.List : LPSPI1_PCS0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR860.List : TRGMUX_IN4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR615.List : eMIOS_1_CH_23_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR606.List : eMIOS_1_CH_14_H, eMIOS_1_CH_14_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR674.List : FXIO_D10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR874.List : LPUART2_CTS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR607.List : eMIOS_1_CH_15_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR675.List : FXIO_D11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR581.List : eMIOS_0_CH_21_Y
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR753.List : LPSPI2_PCS0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR542.List : EIRQ_14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR582.List : eMIOS_0_CH_22_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR666.List : FXIO_D2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR543.List : EIRQ_15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR583.List : eMIOS_0_CH_23_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR667.List : FXIO_D3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR758.List : LPSPI2_SIN
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR573.List : TRGMUX_INT_OUT43
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR574.List : TRGMUX_INT_OUT44
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR575.List : TRGMUX_INT_OUT45
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR569.List : TRGMUX_INT_OUT39
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR604.List : TRGMUX_INT_OUT58
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR594.List : TRGMUX_INT_OUT49
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR595.List : TRGMUX_INT_OUT50
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR596.List : TRGMUX_INT_OUT51

Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR512_PAD.List : PTC2, PTA6, PTB0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR513_PAD.List : PTC9, PTC2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR514_PAD.List : PTC16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR560_PAD.List : PTB12, PTD15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR570_PAD.List : PTA15, TRGMUX_INT_OUT40
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR571_PAD.List : PTC15, TRGMUX_INT_OUT41
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR572_PAD.List : PTA10, TRGMUX_INT_OUT42
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR573_PAD.List : TRGMUX_INT_OUT43
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR574_PAD.List : TRGMUX_INT_OUT44
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR575_PAD.List : TRGMUX_INT_OUT45
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR576_PAD.List : PTD0, PTC5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR577_PAD.List : PTD1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR561_PAD.List : PTB13, PTD16, PTE11, TRGMUX_INT_OUT32
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR581_PAD.List : PTE11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR582_PAD.List : PTE15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR583_PAD.List : PTE16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR562_PAD.List : PTD0, PTC2, PTB14, TRGMUX_INT_OUT33
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR563_PAD.List : PTB15, PTD1, PTC3, PTB0, TRGMUX_INT_OUT34
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR564_PAD.List : PTB4, PTB16, TRGMUX_INT_OUT35
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR565_PAD.List : PTB5, PTB17, TRGMUX_INT_OUT36
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR566_PAD.List : PTA17, TRGMUX_INT_OUT37, PTC10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR567_PAD.List : PTE7, PTB1, TRGMUX_INT_OUT38
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR568_PAD.List : PTC4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR569_PAD.List : TRGMUX_INT_OUT39
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR592_PAD.List : PTC10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR602_PAD.List : TRGMUX_INT_OUT56, PTB4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR603_PAD.List : PTA7, TRGMUX_INT_OUT57, PTB5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR604_PAD.List : TRGMUX_INT_OUT58
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR605_PAD.List : PTA6, TRGMUX_INT_OUT59
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR606_PAD.List : TRGMUX_INT_OUT60, PTE6, PTD15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR607_PAD.List : TRGMUX_INT_OUT61, PTD16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR609_PAD.List : PTB10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR610_PAD.List : PTB11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR611_PAD.List : PTA2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR593_PAD.List : TRGMUX_INT_OUT48, PTC11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR612_PAD.List : PTA3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR613_PAD.List : PTD2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR614_PAD.List : PTD3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR615_PAD.List : PTD4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR594_PAD.List : TRGMUX_INT_OUT49
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR595_PAD.List : TRGMUX_INT_OUT50
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR596_PAD.List : TRGMUX_INT_OUT51
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR597_PAD.List : PTB1, TRGMUX_INT_OUT52
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR598_PAD.List : PTB0, TRGMUX_INT_OUT53
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR599_PAD.List : TRGMUX_INT_OUT54, PTB17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR600_PAD.List : PTC9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR601_PAD.List : PTC8, TRGMUX_INT_OUT55, PTC16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR660_PAD.List : PTA2, PTE15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR661_PAD.List : PTA3, PTE16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR664_PAD.List : PTD0, PTA10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR665_PAD.List : PTD1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR674_PAD.List : PTD15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR675_PAD.List : PTE7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR676_PAD.List : PTC8, PTE6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR677_PAD.List : PTC9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR678_PAD.List : PTB0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR679_PAD.List : PTC16, PTC11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR666_PAD.List : PTE15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR667_PAD.List : PTE16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR668_PAD.List : PTD2, PTA2, PTC5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR669_PAD.List : PTE11, PTD3, PTA3, PTC4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR670_PAD.List : PTD2, PTD15, PTA4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR671_PAD.List : PTD3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR672_PAD.List : PTB13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR673_PAD.List : PTA7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR855_PAD.List : PTB1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR883_PAD.List : PTC16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR696_PAD.List : PTC4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR697_PAD.List : PTC5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR698_PAD.List : PTA4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR723_PAD.List : PTB11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR724_PAD.List : PTC8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR725_PAD.List : PTB1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR726_PAD.List : PTC9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR727_PAD.List : PTB0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR728_PAD.List : PTC5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR729_PAD.List : PTC15, PTC4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR731_PAD.List : PTC16, PTA4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR732_PAD.List : PTC16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR733_PAD.List : PTB0, PTB5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR734_PAD.List : PTB5, PTA7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR735_PAD.List : PTE6, PTC2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR736_PAD.List : PTA15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR741_PAD.List : PTC8, PTD15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR742_PAD.List : PTC9, PTD16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR743_PAD.List : PTB4, PTB1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR744_PAD.List : PTD3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR745_PAD.List : PTA6, PTD4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR747_PAD.List : PTB17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR750_PAD.List : PTA3, PTB14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR751_PAD.List : PTB15, PTA2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR752_PAD.List : PTD2, PTB16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR753_PAD.List : PTE11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR754_PAD.List : PTC10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR756_PAD.List : PTA15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR757_PAD.List : PTE15, PTC15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR758_PAD.List : PTE16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR760_PAD.List : PTB17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR761_PAD.List : PTA6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR762_PAD.List : PTB13, PTC2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR763_PAD.List : PTB12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR764_PAD.List : PTD1, PTE7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR765_PAD.List : PTC16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR766_PAD.List : PTD0, PTA17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR872_PAD.List : PTC8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR886_PAD.List : PTA7, PTB12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR885_PAD.List : PTC10, PTB11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR887_PAD.List : PTA6, PTB13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR699_PAD.List : PTA2, PTB0, PTC2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR875_PAD.List : PTA3, PTB1, PTC3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR873_PAD.List : PTA6, PTE15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR700_PAD.List : PTC8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR876_PAD.List : PTC9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR874_PAD.List : PTD15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR701_PAD.List : PTC16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR877_PAD.List : PTC15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR702_PAD.List : PTE15, PTA6, PTD3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR878_PAD.List : PTA7, PTD2, PTE16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR538_PAD.List : PTD2, PTE11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR539_PAD.List : PTD3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR540_PAD.List : PTB4, PTD4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR541_PAD.List : PTB5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR542_PAD.List : PTE15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR543_PAD.List : PTE16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR544_PAD.List : PTC8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR545_PAD.List : PTC9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR546_PAD.List : PTA10, PTC10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR547_PAD.List : PTC11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR551_PAD.List : PTA15, PTC15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR552_PAD.List : PTB10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR553_PAD.List : PTB11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR554_PAD.List : PTB12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR555_PAD.List : PTB13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR556_PAD.List : PTB14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR557_PAD.List : PTB15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR530_PAD.List : PTA2, PTC2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR558_PAD.List : PTB16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR559_PAD.List : PTB17, PTD15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR531_PAD.List : PTA3, PTC3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR532_PAD.List : PTA4, PTC4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR533_PAD.List : PTA5, PTC5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR534_PAD.List : PTA6, PTE6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR535_PAD.List : PTA7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR536_PAD.List : PTB0, PTD0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR537_PAD.List : PTB1, PTD1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR856_PAD.List : PTB5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR857_PAD.List : PTB4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR866_PAD.List : PTC11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR867_PAD.List : PTC10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR860_PAD.List : PTD3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR861_PAD.List : PTD2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR862_PAD.List : PTD1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR863_PAD.List : PTD0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR864_PAD.List : PTC15, PTE11

Rm.VirtWrapper.Mscr.List: 2, 3, 4, 5, 6, 7, 10, 15, 17, 32, 33, 36, 37, 42, 43, 44, 45, 46, 47, 48, 49, 66, 67, 68, 69, 72, 73, 74, 75, 79, 80, 96, 97, 98, 99, 100, 111, 112, 134, 135, 139, 143, 144

Rm.VirtWrapper.MscrInstances.List: SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0

Rm.VirtWrapper.MscrNames.List: PTA2, PTA3, PTA4, PTA5, PTA6, PTA7, PTA10, PTA15, PTA17, PTB0, PTB1, PTB4, PTB5, PTB10, PTB11, PTB12, PTB13, PTB14, PTB15, PTB16, PTB17, PTC2, PTC3, PTC4, PTC5, PTC8, PTC9, PTC10, PTC11, PTC15, PTC16, PTD0, PTD1, PTD2, PTD3, PTD4, PTD15, PTD16, PTE6, PTE7, PTE11, PTE15, PTE16

Rm.VirtWrapper.Imcr.List: 0, 1, 2, 48, 58, 59, 60, 61, 62, 63, 64, 65, 49, 69, 70, 71, 50, 51, 52, 53, 54, 55, 56, 57, 80, 90, 91, 92, 93, 94, 95, 97, 98, 99, 81, 100, 101, 102, 103, 82, 83, 84, 85, 86, 87, 88, 89, 148, 149, 152, 153, 162, 163, 164, 165, 166, 167, 154, 155, 156, 157, 158, 159, 160, 161, 343, 371, 184, 185, 186, 211, 212, 213, 214, 215, 216, 217, 219, 220, 221, 222, 223, 224, 229, 230, 231, 232, 233, 235, 238, 239, 240, 241, 242, 244, 245, 246, 248, 249, 250, 251, 252, 253, 254, 360, 374, 373, 375, 187, 363, 361, 188, 364, 362, 189, 365, 190, 366, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 39, 40, 41, 42, 43, 44, 45, 18, 46, 47, 19, 20, 21, 22, 23, 24, 25, 344, 345, 354, 355, 348, 349, 350, 351, 352
Rm.VirtWrapper.ImcrInstances.List: SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0
Rm.VirtWrapper.ImcrNames.List: SIUL2_0_IMCR512, SIUL2_0_IMCR513, SIUL2_0_IMCR514, SIUL2_0_IMCR560, SIUL2_0_IMCR570, SIUL2_0_IMCR571, SIUL2_0_IMCR572, SIUL2_0_IMCR573, SIUL2_0_IMCR574, SIUL2_0_IMCR575, SIUL2_0_IMCR576, SIUL2_0_IMCR577, SIUL2_0_IMCR561, SIUL2_0_IMCR581, SIUL2_0_IMCR582, SIUL2_0_IMCR583, SIUL2_0_IMCR562, SIUL2_0_IMCR563, SIUL2_0_IMCR564, SIUL2_0_IMCR565, SIUL2_0_IMCR566, SIUL2_0_IMCR567, SIUL2_0_IMCR568, SIUL2_0_IMCR569, SIUL2_0_IMCR592, SIUL2_0_IMCR602, SIUL2_0_IMCR603, SIUL2_0_IMCR604, SIUL2_0_IMCR605, SIUL2_0_IMCR606, SIUL2_0_IMCR607, SIUL2_0_IMCR609, SIUL2_0_IMCR610, SIUL2_0_IMCR611, SIUL2_0_IMCR593, SIUL2_0_IMCR612, SIUL2_0_IMCR613, SIUL2_0_IMCR614, SIUL2_0_IMCR615, SIUL2_0_IMCR594, SIUL2_0_IMCR595, SIUL2_0_IMCR596, SIUL2_0_IMCR597, SIUL2_0_IMCR598, SIUL2_0_IMCR599, SIUL2_0_IMCR600, SIUL2_0_IMCR601, SIUL2_0_IMCR660, SIUL2_0_IMCR661, SIUL2_0_IMCR664, SIUL2_0_IMCR665, SIUL2_0_IMCR674, SIUL2_0_IMCR675, SIUL2_0_IMCR676, SIUL2_0_IMCR677, SIUL2_0_IMCR678, SIUL2_0_IMCR679, SIUL2_0_IMCR666, SIUL2_0_IMCR667, SIUL2_0_IMCR668, SIUL2_0_IMCR669, SIUL2_0_IMCR670, SIUL2_0_IMCR671, SIUL2_0_IMCR672, SIUL2_0_IMCR673, SIUL2_0_IMCR855, SIUL2_0_IMCR883, SIUL2_0_IMCR696, SIUL2_0_IMCR697, SIUL2_0_IMCR698, SIUL2_0_IMCR723, SIUL2_0_IMCR724, SIUL2_0_IMCR725, SIUL2_0_IMCR726, SIUL2_0_IMCR727, SIUL2_0_IMCR728, SIUL2_0_IMCR729, SIUL2_0_IMCR731, SIUL2_0_IMCR732, SIUL2_0_IMCR733, SIUL2_0_IMCR734, SIUL2_0_IMCR735, SIUL2_0_IMCR736, SIUL2_0_IMCR741, SIUL2_0_IMCR742, SIUL2_0_IMCR743, SIUL2_0_IMCR744, SIUL2_0_IMCR745, SIUL2_0_IMCR747, SIUL2_0_IMCR750, SIUL2_0_IMCR751, SIUL2_0_IMCR752, SIUL2_0_IMCR753, SIUL2_0_IMCR754, SIUL2_0_IMCR756, SIUL2_0_IMCR757, SIUL2_0_IMCR758, SIUL2_0_IMCR760, SIUL2_0_IMCR761, SIUL2_0_IMCR762, SIUL2_0_IMCR763, SIUL2_0_IMCR764, SIUL2_0_IMCR765, SIUL2_0_IMCR766, SIUL2_0_IMCR872, SIUL2_0_IMCR886, SIUL2_0_IMCR885, SIUL2_0_IMCR887, SIUL2_0_IMCR699, SIUL2_0_IMCR875, SIUL2_0_IMCR873, SIUL2_0_IMCR700, SIUL2_0_IMCR876, SIUL2_0_IMCR874, SIUL2_0_IMCR701, SIUL2_0_IMCR877, SIUL2_0_IMCR702, SIUL2_0_IMCR878, SIUL2_0_IMCR538, SIUL2_0_IMCR539, SIUL2_0_IMCR540, SIUL2_0_IMCR541, SIUL2_0_IMCR542, SIUL2_0_IMCR543, SIUL2_0_IMCR544, SIUL2_0_IMCR545, SIUL2_0_IMCR546, SIUL2_0_IMCR547, SIUL2_0_IMCR551, SIUL2_0_IMCR552, SIUL2_0_IMCR553, SIUL2_0_IMCR554, SIUL2_0_IMCR555, SIUL2_0_IMCR556, SIUL2_0_IMCR557, SIUL2_0_IMCR530, SIUL2_0_IMCR558, SIUL2_0_IMCR559, SIUL2_0_IMCR531, SIUL2_0_IMCR532, SIUL2_0_IMCR533, SIUL2_0_IMCR534, SIUL2_0_IMCR535, SIUL2_0_IMCR536, SIUL2_0_IMCR537, SIUL2_0_IMCR856, SIUL2_0_IMCR857, SIUL2_0_IMCR866, SIUL2_0_IMCR867, SIUL2_0_IMCR860, SIUL2_0_IMCR861, SIUL2_0_IMCR862, SIUL2_0_IMCR863, SIUL2_0_IMCR864

Rm.VirtWrapper.Others.List: 1
Rm.VirtWrapper.OthersInstances.List: SIUL2_0
Rm.VirtWrapper.OthersNames.List: Siul2_0_IntCtrl
Rm.VirtWrapper.OthersRegType.List: VIRT_WRAPPER_REG_TYPE_C

Rm.VirtWrapper.OthersMapping.Siul2_0_IntCtrl.List:InterruptRegisters

Rm.MSCM.targetCores.List      : M7_0_CORE, UNUSED_CORE, UNUSED_CORE, UNUSED_CORE
Rm.MSCM.targetCoresArray.List : True, False, False, False
Rm.MSCM.coreMask              : 1
Rm.MSCM.irqs.Name.List        : MSCM_DMA_TCD_0, MSCM_DMA_TCD_1, MSCM_DMA_TCD_2, MSCM_DMA_TCD_3, MSCM_DMA_TCD_4, MSCM_DMA_TCD_5, MSCM_DMA_TCD_6, MSCM_DMA_TCD_7, MSCM_DMA_TCD_8, MSCM_DMA_TCD_9, MSCM_DMA_TCD_10, MSCM_DMA_TCD_11, MSCM_ERROR_REPORTING_SINGLE_BIT_ECC, MSCM_ERROR_REPORTING_MULTI_BIT_ECC, MSCM_MCM, MSCM_SYSTEM_TIMER_MODULE_0, MSCM_WATCHDOG_0, MSCM_CTI_INTERRUPT_0, MSCM_FLASH_PROGRAM_OR_ERASE_COMPLETED, MSCM_FLASH_MAIN_WATCHDOG_TIMEOUT_INTERRUPT, MSCM_FLASH_ALTERNATE_WATCHDOG_TIMEOUT_INTERRUPT, MSCM_RESET_GENERATION_MODULE, MSCM_PMC, MSCM_SIUL_EXTERNAL_IRQ0, MSCM_SIUL_EXTERNAL_IRQ1, MSCM_SIUL_EXTERNAL_IRQ2, MSCM_SIUL_EXTERNAL_IRQ3, MSCM_EMIOS_0_INTERRUPT_REQUEST_20_23, MSCM_EMIOS_0_INTERRUPT_REQUEST_16_19, MSCM_EMIOS_0_INTERRUPT_REQUEST_12_15, MSCM_EMIOS_0_INTERRUPT_REQUEST_08_11, MSCM_EMIOS_0_INTERRUPT_REQUEST_04_07, MSCM_EMIOS_0_INTERRUPT_REQUEST_00_03, MSCM_EMIOS_1_INTERRUPT_REQUEST_20_23, MSCM_EMIOS_1_INTERRUPT_REQUEST_16_19, MSCM_EMIOS_1_INTERRUPT_REQUEST_12_15, MSCM_EMIOS_1_INTERRUPT_REQUEST_08_11, MSCM_EMIOS_1_INTERRUPT_REQUEST_04_07, MSCM_EMIOS_1_INTERRUPT_REQUEST_00_03, MSCM_WAKEUP_UNIT, MSCM_CMU_0, MSCM_CMU_1, MSCM_CMU_2, MSCM_BODY_CROSS_TRIGGERING_UNIT, MSCM_LOGIC_CONTROL_UNIT_0, MSCM_LOGIC_CONTROL_UNIT_1, MSCM_PIT_0, MSCM_PIT_1, MSCM_RTC, MSCM_FLEXCAN0_0, MSCM_FLEXCAN0_1, MSCM_FLEXCAN0_2, MSCM_FLEXCAN1_0, MSCM_FLEXCAN1_1, MSCM_FLEXCAN1_2, MSCM_FLEXCAN2_0, MSCM_FLEXCAN2_1, MSCM_FLEXCAN2_2, MSCM_FLEXIBLE_IO, MSCM_LPUART_0, MSCM_LPUART_1, MSCM_LPUART_2, MSCM_LPUART_3, MSCM_LPI2C_1, MSCM_LPSPI_0, MSCM_LPSPI_1, MSCM_LPSPI_3, MSCM_JDC_JTAG, MSCM_ADC_0, MSCM_ADC_1, MSCM_LOW_POWER_COMPARATOR_0, MSCM_FAULT_COLLECTION_CONTROL_UNIT_0, MSCM_FAULT_COLLECTION_CONTROL_UNIT_1, MSCM_MU_0_MUB_EXCEPTION_0, MSCM_MU_0_MUB_EXCEPTION_1, MSCM_MU_0_MUB_EXCEPTION_2, MSCM_MU_1_MUB_EXCEPTION_0, MSCM_MU_1_MUB_EXCEPTION_1, MSCM_MU_1_MUB_EXCEPTION_2, MSCM_SOC_PLL_LOL_INTERRUPT
Rm.MSCM.irqs.Number.List      : 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 36, 37, 38, 39, 42, 45, 48, 49, 50, 51, 52, 53, 54, 55, 56, 61, 62, 63, 64, 65, 66, 69, 70, 71, 72, 73, 74, 83, 84, 85, 86, 87, 92, 93, 96, 97, 102, 109, 110, 111, 113, 114, 115, 116, 117, 118, 139, 141, 142, 143, 144, 162, 165, 166, 168, 178, 180, 181, 183, 189, 190, 192, 193, 194, 195, 196, 197, 212
Rm.MSCM.spiNumber.List        : 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 36, 37, 38, 39, 42, 45, 48, 49, 50, 51, 52, 53, 54, 55, 56, 61, 62, 63, 64, 65, 66, 69, 70, 71, 72, 73, 74, 83, 84, 85, 86, 87, 92, 93, 96, 97, 102, 109, 110, 111, 113, 114, 115, 116, 117, 118, 139, 141, 142, 143, 144, 162, 165, 166, 168, 178, 180, 181, 183, 189, 190, 192, 193, 194, 195, 196, 197, 212

Rm.MSCM.RTUCluster.Count: UNUSED
Rm.MSCM.RTU0Core.List: UNUSED
Rm.MSCM.RTU1Core.List: UNUSED
Rm.MSCM.SPI.irqNumber.Start: UNUSED
Rm.MSCM.RTUCluster.ID: UNUSED

Rm.Dma_Mux.Instance.List: DMA_MUX_INSTANCE_0, DMA_MUX_INSTANCE_1
Rm.Dma_Mux.basePtr.List: IP_DMAMUX_0, IP_DMAMUX_1
Rm.Dma_Mux.DmaHwInstance.List: DMA_INSTANCE_0
Rm.Dma_Mux.ChannelOffset:3

Rm.Dma_Mux.DMA_INSTANCE_0.Channel.List:DMA_CHANNEL_0,DMA_CHANNEL_1,DMA_CHANNEL_2,DMA_CHANNEL_3,DMA_CHANNEL_4,DMA_CHANNEL_5,DMA_CHANNEL_6,DMA_CHANNEL_7,DMA_CHANNEL_8,DMA_CHANNEL_9,DMA_CHANNEL_10,DMA_CHANNEL_11,DMA_CHANNEL_12
Rm.Dma_Mux.DMA_INSTANCE_1.Channel.List: UNUSED

Rm.Dma_Mux.DMA_INSTANCE_0.SupportTrigger.List: DMA_CHANNEL_0,DMA_CHANNEL_1,DMA_CHANNEL_2,DMA_CHANNEL_3
Rm.Dma_Mux.DMA_INSTANCE_1.SupportTrigger.List: UNUSED

Rm.Dma_Mux.DMA_MUX_0.Source.List: DMA_MUX_0_REQ_DISABLED, DMA_MUX_0_SIUL2_DMA_REQUEST_0, DMA_MUX_0_SIUL2_DMA_REQUEST_1, DMA_MUX_0_SIUL2_DMA_REQUEST_2, DMA_MUX_0_SIUL2_DMA_REQUEST_3, DMA_MUX_0_SIUL2_DMA_REQUEST_4, DMA_MUX_0_SIUL2_DMA_REQUEST_5, DMA_MUX_0_SIUL2_DMA_REQUEST_6, DMA_MUX_0_SIUL2_DMA_REQUEST_7, DMA_MUX_0_BCTU_DMA_FIFO_1_REQUEST, DMA_MUX_0_BCTU_DMA_REQUEST_0, DMA_MUX_0_BCTU_DMA_REQUEST_1, DMA_MUX_0_EMIOS_0_DMA_REQUEST_0, DMA_MUX_0_EMIOS_0_DMA_REQUEST_1, DMA_MUX_0_EMIOS_0_DMA_REQUEST_9, DMA_MUX_0_EMIOS_0_DMA_REQUEST_10, DMA_MUX_0_EMIOS_1_DMA_REQUEST_0, DMA_MUX_0_EMIOS_1_DMA_REQUEST_1, DMA_MUX_0_EMIOS_1_DMA_REQUEST_9, DMA_MUX_0_EMIOS_1_DMA_REQUEST_10, DMA_MUX_0_LCU_0_DMA_REQUEST_0, DMA_MUX_0_LCU_1_DMA_REQUEST_0, DMA_MUX_0_FLEXCAN_0_DMA_REQUEST, DMA_MUX_0_FLEXCAN_1_DMA_REQUEST, DMA_MUX_0_FLEXCAN_2_DMA_REQUEST, DMA_MUX_0_FLEXIO_0_DMA_REQUEST, DMA_MUX_0_FLEXIO_1_DMA_REQUEST, DMA_MUX_0_FLEXIO_2_DMA_REQUEST, DMA_MUX_0_FLEXIO_3_DMA_REQUEST, DMA_MUX_0_LPUART_0_TRANSMIT_DMA_REQUEST, DMA_MUX_0_LPUART_0_RECEIVE_DMA_REQUEST, DMA_MUX_0_LPUART_1_TRANSMIT_DMA_REQUEST, DMA_MUX_0_LPUART_1_RECEIVE_DMA_REQUEST, DMA_MUX_0_LPSPI_0_DMA_TX_REQUEST, DMA_MUX_0_LPSPI_0_DMA_RX_REQUEST, DMA_MUX_0_LPSPI_1_DMA_TX_REQUEST, DMA_MUX_0_LPSPI_1_DMA_RX_REQUEST, DMA_MUX_0_LPSPI_3_DMA_TX_REQUEST, DMA_MUX_0_LPSPI_3_DMA_RX_REQUEST, DMA_MUX_0_ADC_0_DMA_REQUEST, DMA_MUX_0_ADC_1_DMA_REQUEST, DMA_MUX_0_LPCMP_0_DMA_COUT_REQUEST, DMA_MUX_0_REQ_ALWAYS_ON_0, DMA_MUX_0_REQ_ALWAYS_ON_1
Rm.Dma_Mux.DMA_MUX_1.Source.List: DMA_MUX_1_REQ_DISABLED, DMA_MUX_1_SIUL2_DMA_REQUEST_8, DMA_MUX_1_SIUL2_DMA_REQUEST_9, DMA_MUX_1_SIUL2_DMA_REQUEST_10, DMA_MUX_1_SIUL2_DMA_REQUEST_11, DMA_MUX_1_SIUL2_DMA_REQUEST_12, DMA_MUX_1_SIUL2_DMA_REQUEST_13, DMA_MUX_1_SIUL2_DMA_REQUEST_14, DMA_MUX_1_SIUL2_DMA_REQUEST_15, DMA_MUX_1_BCTU_DMA_FIFO2_REQUEST, DMA_MUX_1_EMIOS_0_DMA_REQUEST_16, DMA_MUX_1_EMIOS_0_DMA_REQUEST_17, DMA_MUX_1_EMIOS_0_DMA_REQUEST_18, DMA_MUX_1_EMIOS_0_DMA_REQUEST_19, DMA_MUX_1_EMIOS_1_DMA_REQUEST_16, DMA_MUX_1_EMIOS_1_DMA_REQUEST_17, DMA_MUX_1_EMIOS_1_DMA_REQUEST_18, DMA_MUX_1_EMIOS_1_DMA_REQUEST_19, DMA_MUX_1_LCU_0_DMA_REQUEST_1, DMA_MUX_1_LCU_0_DMA_REQUEST_2, DMA_MUX_1_LCU_1_DMA_REQUEST_1, DMA_MUX_1_LCU_1_DMA_REQUEST_2, DMA_MUX_1_FLEXIO_4_DMA_REQUEST, DMA_MUX_1_FLEXIO_5_DMA_REQUEST, DMA_MUX_1_FLEXIO_6_DMA_REQUEST, DMA_MUX_1_FLEXIO_7_DMA_REQUEST, DMA_MUX_1_LPUART_2_TRANSMIT_DMA_REQUEST, DMA_MUX_1_LPUART_2_RECEIVE_DMA_REQUEST, DMA_MUX_1_LPUART_3_TRANSMIT_DMA_REQUEST, DMA_MUX_1_LPUART_3_RECEIVE_DMA_REQUEST, DMA_MUX_1_LPI2C1_DMA_RX_REQUEST, DMA_MUX_1_LPI2C1_DMA_TX_REQUEST, DMA_MUX_1_ALWAYS_ON_0, DMA_MUX_1_ALWAYS_ON_1
Rm.Dma_Mux.DMA_MUX_2.Source.List: NOT_USED
Rm.Dma_Mux.DMA_MUX_3.Source.List: NOT_USED

Rm.Dma_Mux.DMA_MUX_0.SourceNumber.List: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 24, 25, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 43, 44, 45, 46, 49, 50, 58, 59, 61, 62, 63
Rm.Dma_Mux.DMA_MUX_1.SourceNumber.List: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 23, 24, 25, 26, 34, 35, 36, 37, 38, 39, 40, 41, 50, 51, 62, 63
Rm.Dma_Mux.DMA_MUX_2.SourceNumber.List: NOT_USED
Rm.Dma_Mux.DMA_MUX_3.SourceNumber.List: NOT_USED

Rm.Dma_Mux.DMA_MUX_0.DmaInstance:DMA_INSTANCE_0
Rm.Dma_Mux.DMA_MUX_1.DmaInstance:DMA_INSTANCE_0
Rm.Dma_Mux.DMA_MUX_2.DmaInstance:NOT_USED
Rm.Dma_Mux.DMA_MUX_3.DmaInstance:NOT_USED

Rm.Dma_Mux.DMA_MUX_0.DmaChannel.List:DMA_CHANNEL_0,DMA_CHANNEL_1,DMA_CHANNEL_2,DMA_CHANNEL_3,DMA_CHANNEL_4,DMA_CHANNEL_5
Rm.Dma_Mux.DMA_MUX_1.DmaChannel.List:DMA_CHANNEL_6,DMA_CHANNEL_7,DMA_CHANNEL_8,DMA_CHANNEL_9,DMA_CHANNEL_10,DMA_CHANNEL_11,DMA_CHANNEL_12
Rm.Dma_Mux.DMA_MUX_2.DmaChannel.List:NOT_USED
Rm.Dma_Mux.DMA_MUX_3.DmaChannel.List:NOT_USED

Rm.Pflash.IpvSupport: true
Rm.Pflash.MAP.List: PFLASH_M0AP, PFLASH_M2AP
Rm.Pflash.Master.List: Pflash_0_CM7_0, Pflash_0_eDMA
Rm.Pflash.AccessRight.List: PFLASH_READ_NOT_ALLOWED, PFLASH_READ_ALLOWED

######################## Rm_s32m276_lqfp64 Rm module: END  #####################################################  s32m276_lqfp64 Sent module  ##########################
#
#   
#   
################################################################################
Sent.SentConfigSet.SentControllerConfig:1
Sent.SentConfigSet.SupvAvailable:STD_ON
Sent.SentConfigSet.SentHwUnderRegProtList:SENT_FLEXIO_0
Sent.SentConfigSet.SentControllerConfig.SentChannelConfig:8
Sent.SentConfigSet.SentControllerConfig.SentHwController:FLEXIO_0
Sent.SentConfigSet.SentControllerConfig.SentHwChannel:CHANNEL_0,CHANNEL_1,CHANNEL_2,CHANNEL_3,CHANNEL_4,CHANNEL_5,CHANNEL_6,CHANNEL_7
Sent.SentConfigSet.SentControllerConfig.SentPinID:PIN_0,PIN_1,PIN_2,PIN_3,PIN_4,PIN_5,PIN_6,PIN_7,PIN_8,PIN_9,PIN_10,PIN_11,PIN_12,PIN_13,PIN_14,PIN_15,PIN_16,PIN_17,PIN_18,PIN_19,PIN_20,PIN_21,PIN_22,PIN_23,PIN_24,PIN_25,PIN_26,PIN_27,PIN_28,PIN_29,PIN_30,PIN_31
Sent.SentHeaderNameFLEXIO:S32M27x_FLEXIO
Sent.SentMulticoreSupport:FALSE
######################  s32m276_lqfp64 Sent module: END  ##########################################  Uart_s32m276_lqfp64 Uart module  ##############################
#
# Uart.UartGlobalConfig.UartChannel : Total Number of LPUART channels and FLEXIO channels
# Uart.UartGlobalConfig.UartLpuartChannel : Total Number of LPUART channels
# Uart.UartGlobalConfig.UartFlexioChannel : Total Number of FLEXIO channels
# Uart.UartGlobalConfig.UartChannel.LpuartHWChannelList : List of LPUART channels
# Uart.UartGlobalConfig.UartChannel.FlexioHWChannelList : List of FLEXIO channels
#
#
################################################################################

Uart.UartGlobalConfig.UartChannel:12
Uart.UartGlobalConfig.UartLpuartChannel:4
Uart.UartGlobalConfig.UartFlexioChannel:8
Uart.UartGlobalConfig.UartMultiCoreSupport:FALSE
Uart.UartGlobalConfig.UartChannel.LpuartHWChannelList:LPUART_0,LPUART_1, LPUART_2, LPUART_3
Uart.UartGlobalConfig.UartChannel.FlexioHWChannelList:FLEXIO_0,FLEXIO_1,FLEXIO_2,FLEXIO_3, FLEXIO_4, FLEXIO_5, FLEXIO_6, FLEXIO_7

######################  Uart_s32m276_lqfp64 Uart module: END  ########################
############################################################################
#################    CRC MODULE - Crc_s32m276_lqfp64     ###################
############################################################################

# Hardware support
Crc.Hardware.UserModeSupport                : true
Crc.Hardware.NumOfCoreSupport               : 1
Crc.Hardware.Instances.List                 : CRC_HW_INSTANCE_0
Crc.Hardware.Channels.List                  : CRC_HW_CHANNEL_0
Crc.Hardware.Dma.ChannelDefault             : DMA_LOGIC_CH_0

Crc.Hardware.IsAvailable                    : true
Crc.Hardware.Protocol.IsAvailable           : false
Crc.Hardware.Width.IsAvailable              : true
Crc.Hardware.Polynom.IsAvailable            : true
Crc.Hardware.InitialSeedValue.IsAvailable   : true
Crc.Hardware.Write.BitSwap.IsAvailable      : true
Crc.Hardware.Write.ByteSwap.IsAvailable     : true
Crc.Hardware.Read.BitSwap.IsAvailable       : true
Crc.Hardware.Read.ByteSwap.IsAvailable      : true
Crc.Hardware.InverseBit.IsAvailable         : true

Crc.Hardware.Support64HardwareCalculation   : false
Crc.Hardware.WriteBitSwapInverted           : false

# ---------------------------------------------------------------------------------------
# Autosar support
Crc.AutosarType.List                        : NON_AUTOSAR, AUTOSAR_CRC_8, AUTOSAR_CRC_8H2F, AUTOSAR_CRC_16, AUTOSAR_CRC_16ARC, AUTOSAR_CRC_32, AUTOSAR_CRC_32P4, AUTOSAR_CRC_64
# Calculation support
Crc.CalculationType.List                    : CRC_IP_TABLE_CALCULATION, CRC_IP_HARDWARE_CALCULATION, CRC_IP_RUNTIME_CALCULATION

# ---------------------------------------------------------------------------------------
# AUTOSAR Calculation Types support
Crc.Autosar.Crc8Mode.List                   : CRC_8_TABLE, CRC_8_HARDWARE, CRC_8_RUNTIME
Crc.Autosar.Crc8H2FMode.List                : CRC_8H2F_TABLE, CRC_8H2F_HARDWARE, CRC_8H2F_RUNTIME
Crc.Autosar.Crc16Mode.List                  : CRC_16_TABLE, CRC_16_HARDWARE, CRC_16_RUNTIME
Crc.Autosar.Crc16ARCMode.List               : CRC_16ARC_TABLE, CRC_16ARC_HARDWARE, CRC_16ARC_RUNTIME
Crc.Autosar.Crc32Mode.List                  : CRC_32_TABLE, CRC_32_HARDWARE, CRC_32_RUNTIME
Crc.Autosar.Crc32P4Mode.List                : CRC_32P4_TABLE, CRC_32P4_HARDWARE, CRC_32P4_RUNTIME
Crc.Autosar.Crc64Mode.List                  : CRC_64_TABLE, CRC_64_HARDWARE, CRC_64_RUNTIME

# ---------------------------------------------------------------------------------------
# Protocols Types support
Crc.Protocols.AllTypes.List                 : CRC_PROTOCOL_8BIT_SAE_J1850, CRC_PROTOCOL_8BIT_H2F, CRC_PROTOCOL_16BIT_CCITT_FALSE, CRC_PROTOCOL_16BIT_ARC, CRC_PROTOCOL_32BIT_ETHERNET, CRC_PROTOCOL_32BIT_E2E_P4, CRC_PROTOCOL_64BIT_ECMA, CRC_PROTOCOL_8BIT_CUSTOM, CRC_PROTOCOL_16BIT_CUSTOM, CRC_PROTOCOL_32BIT_CUSTOM, CRC_PROTOCOL_64BIT_CUSTOM
Crc.Protocols.AutosarSupport.List           : CRC_PROTOCOL_8BIT_SAE_J1850, CRC_PROTOCOL_8BIT_H2F, CRC_PROTOCOL_16BIT_CCITT_FALSE, CRC_PROTOCOL_16BIT_ARC, CRC_PROTOCOL_32BIT_ETHERNET, CRC_PROTOCOL_32BIT_E2E_P4, CRC_PROTOCOL_64BIT_ECMA
Crc.Protocols.HardwareSupport.List          : CRC_PROTOCOL_16BIT_CUSTOM, CRC_PROTOCOL_32BIT_CUSTOM, CRC_PROTOCOL_16BIT_CCITT_FALSE, CRC_PROTOCOL_16BIT_ARC, CRC_PROTOCOL_32BIT_ETHERNET, CRC_PROTOCOL_32BIT_E2E_P4
Crc.Protocols.SwapBitByte.List              : CRC_PROTOCOL_16BIT_ARC, CRC_PROTOCOL_32BIT, CRC_PROTOCOL_32BIT_ETHERNET, CRC_PROTOCOL_32BIT_E2E_P4, CRC_PROTOCOL_64BIT_ECMA
Crc.Protocols.CustomConfig.List             : CRC_PROTOCOL_8BIT_CUSTOM, CRC_PROTOCOL_16BIT_CUSTOM, CRC_PROTOCOL_32BIT_CUSTOM, CRC_PROTOCOL_64BIT_CUSTOM

##################  CRC MODULE: END  ##################
######################## Crypto_s32m276_lqfp64   Crypto module ####################################
#
# Crypto.MuInstances.List                          : List of MU instances on the current platform subderivative.
# Crypto.TcmSupport                                : Support for TCM (only for Cortex M7 cores)
#   Crypto.ItcmAddrStart                           : ITCM Start Address
#   Crypto.ItcmAddrEnd                             : ITCM End Address
#   Crypto.ItcmAddrOffset.List                     : List of address offsets for ITCM Backdoor depending on core
#   Crypto.DtcmAddrStart                           : DTCM Start Address
#   Crypto.DtcmAddrEnd                             : DTCM End Address
#   Crypto.DtcmAddrOffset.List                     : List of address offsets for DTCM Backdoor depending on core
# Crypto.HseKeyMask.List                           : List of mask values defining HSE key permission flags.
# Crypto.HseFwTypes.List                           : List of HSE Firmware Types the Crypto driver can run on.
# Crypto.SupportedPrimitives.<HSE FW TYPE>.List    : List of primitives supported by the Crypto driver.
# Crypto.Multicore                                 : Support for multicore.
# Crypto.HseSptShe.<HSE FW TYPE>                   : Support for SHE specification.
# Crypto.HseSptMP.<HSE FW TYPE>                    : Support for Miyaguchi-Preneel compression function (SHE spec support).
# Crypto.HseSptAes.<HSE FW TYPE>                   : Support for AES. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptAesKeys.<HSE FW TYPE>             : Support for AES keys in HSE key catalogs.
#   Crypto.HseSptAesCbc.<HSE FW TYPE>              : Support for AES CBC cipher mode.
#   Crypto.HseSptAesCfb.<HSE FW TYPE>              : Support for AES CFB cipher mode.
#   Crypto.HseSptAesCtr.<HSE FW TYPE>              : Support for AES CTR cipher mode.
#   Crypto.HseSptAesEcb.<HSE FW TYPE>              : Support for AES ECB cipher mode.
#   Crypto.HseSptAesOfb.<HSE FW TYPE>              : Support for AES OFB cipher mode.
# Crypto.HseSptXtsAes.<HSE FW TYPE>                : Support for XTS AES.
# Crypto.HseSptTdes.<HSE FW TYPE>                  : Support for TDES_(128, 192)_(ECB, CBC, CFB, OFB) as defined  in NIST SP 800-67 rev1.
# Crypto.HseSptAead.<HSE FW TYPE>                  : Support for AEAD AES GCM.
#   Crypto.HseSptAeadCcm.<HSE FW TYPE>             : Support for AEAD CCM Authenticated cipher mode.
#   Crypto.HseSptAeadGcm.<HSE FW TYPE>             : Support for AEAD GCM Authenticated cipher mode.
# Crypto.HseSptChacha.<HSE FW TYPE>                : Support for CHACHA symmetric cipher.
# Crypto.HseSptMac.<HSE FW TYPE>                   : Support for MAC. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptCmac.<HSE FW TYPE>                : Support for AES CMAC as defined in NIST SP 800-38B.
#   Crypto.HseSptFastCmac.<HSE FW TYPE>            : Support for AES fast CMAC (optimized).
#   Crypto.HseSptHmac.<HSE FW TYPE>                : Support for HMAC_SHA1 and HMAC_SHA2_(224, 256, 384, 512) as defined in FIPS PUB 198-1 and SP 800-107.
#   Crypto.HseSptGmac.<HSE FW TYPE>                : Support for AES GMAC as defined  in NIST SP 800-38D.
#   Crypto.HseSptXCbcmac.<HSE FW TYPE>             : Support for AES XCBC_MAC_96 as defined  in RFC-3566.
# Crypto.HseSptHash.<HSE FW TYPE>                  : Support for HASH. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptMd5.<HSE FW TYPE>                 : Support for MD5 as defined  in IETF RFC-1321.
#   Crypto.HseSptSha1.<HSE FW TYPE>                : Support for SHA-1 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha2_224.<HSE FW TYPE>            : Support for SHA2_224 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha2_256.<HSE FW TYPE>            : Support for SHA2_256 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha2_384.<HSE FW TYPE>            : Support for SHA2_384 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha2_512.<HSE FW TYPE>            : Support for SHA2_512 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha2_512_224.<HSE FW TYPE>        : Support for SHA2_512_224 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha2_512_256.<HSE FW TYPE>        : Support for SHA2_512_256 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha3.<HSE FW TYPE>                : Support for SHA3_(224, 256, 384, 512) as defined  in FIPS PUB 202.
#   Crypto.HseSptShake.<HSE FW TYPE>               : Support for SHAKE hash.
#   Crypto.HseSptRipemd.<HSE FW TYPE>              : Support for RIPEMD hash.
#   Crypto.HseSptBlake.<HSE FW TYPE>               : Support for BLAKE hash.
#   Crypto.HseSptSiphash.<HSE FW TYPE>             : Support for SIPHASH hash.
# Crypto.HseSptRsa.<HSE FW TYPE>                   : Support for RSA. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptRsaesNoPadding.<HSE FW TYPE>      : RSA modular exponentiation operations( RSAEP and RSADP).
#   Crypto.HseSptRsaesOaep.<HSE FW TYPE>           : Support for RSAES_OAEP as defined by RFC-8017.
#   Crypto.HseSptRsaesPkcs1V15.<HSE FW TYPE>       : Support for RSAES_PKCS1_V15 as defined  by PKCS#1 v2.2.
#   Crypto.HseSptRsassaPss.<HSE FW TYPE>           : Support for RSASSA_PSS as defined  by FIPS 186-4.
#   Crypto.HseSptRsassaPkcs1V15.<HSE FW TYPE>      : Support for RSA key-pair generation.
# Crypto.HseSptEcc.<HSE FW TYPE>                   : Support for ECC. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptEddsa.<HSE FW TYPE>               : Twisted Edwards EDDSA (e.g. ED25519) support.
#   Crypto.HseSptEcdsa.<HSE FW TYPE>               : Support for ECDSA.
#   Crypto.HseNumOfUserEccCurves.<HSE FW TYPE>     : The number of ECC curves the user can load into the HSE.
#   Crypto.HseSptEcSecSecp256R1.<HSE FW TYPE>      : Support Ecc SECP p256r1.
#   Crypto.HseSptEcSecSecp384R1.<HSE FW TYPE>      : Support Ecc SECP p384r1.
#   Crypto.HseSptEcSecSecp521R1.<HSE FW TYPE>      : Support Ecc SECP p521r1.
#   Crypto.HseSptEcBrainpoolP256R1.<HSE FW TYPE>   : Support Ecc BrainPool p256r1.
#   Crypto.HseSptEcBrainpoolP320R1.<HSE FW TYPE>   : Support Ecc BrainPool p320r1.
#   Crypto.HseSptEcBrainpoolP384R1.<HSE FW TYPE>   : Support Ecc BrainPool p384r1.
#   Crypto.HseSptEcBrainpoolP512R1.<HSE FW TYPE>   : Support Ecc BrainPool p521r1.
#   Crypto.HseSptEc25519Ed25519.<HSE FW TYPE>      : Twisted Edwards ED25519 curve support (used with EDDSA).
#   Crypto.HseSptEc25519Curve25519.<HSE FW TYPE>   : Montgomery X25519 curve support (used with MONTDH).
#   Crypto.HseSptEc448Ed448.<HSE FW TYPE>          : Twisted Edwards ED448 curve support (used with EDDSA).
#   Crypto.HseSptEc448Curve448.<HSE FW TYPE>       : Montgomery X448 curve support (used with MONTDH).
#   Crypto.HseSptEcies.<HSE FW TYPE>               : Support for ECIES asymmetric cipher.
# Crypto.HseSptKeyImport.<HSE FW TYPE>             : Support for Import Key service. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptSheKeyImport.<HSE FW TYPE>        : Support for importing SHE keys
#   Crypto.HseSptSymKeyImport.<HSE FW TYPE>        : Support for importing symmetric keys
#   Crypto.HseSptRsaKeyImport.<HSE FW TYPE>        : Support for importing RSA keys
#   Crypto.HseSptEccKeyImport.<HSE FW TYPE>        : Support for importing ECC keys
#   Crypto.HseSptEncAuthKeyImport.<HSE FW TYPE>    : Support for importing keys encrypted and/or authenticated
# Crypto.HseSptKeyExport.<HSE FW TYPE>             : Support for Export Key service. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptSheKeyExport.<HSE FW TYPE>        : Support for exporting SHE keys
#   Crypto.HseSptSymKeyExport.<HSE FW TYPE>        : Support for exporting symmetric keys
#   Crypto.HseSptRsaKeyExport.<HSE FW TYPE>        : Support for exporting RSA keys
#   Crypto.HseSptEccKeyExport.<HSE FW TYPE>        : Support for exporting ECC keys
#   Crypto.HseSptEncAuthKeyExport.<HSE FW TYPE>    : Support for exporting keys encrypted and/or authenticated
# Crypto.HseSptFormatKeyCatalogs.<HSE FW TYPE>     : Support Format Key Catalogs service.
# Crypto.HseSptGetKeyInfo.<HSE FW TYPE>            : Support Get Key Info service.
# Crypto.HseSptKeyGenerate.<HSE FW TYPE>           : Support for key generation. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptSymRndKeyGen.<HSE FW TYPE>        : Support for symmetric random key generation.
#   Crypto.HseSptRsaKeyPairGen.<HSE FW TYPE>       : Support for RSA key-pair generation.
#   Crypto.HseSptEccKeyPairGen.<HSE FW TYPE>       : Support for ECC key-pair generation.
#   Crypto.HseSptClassicDHKeyPairGen.<HSE FW TYPE> : Support for Classic DH key-pair generation.
# Crypto.HseSptKeyDerive.<HSE FW TYPE>             : Support for key derivation. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptKDFAnsX963.<HSE FW TYPE>          : Support for KDF as defined  by ANS X9.63.
#   Crypto.HseSptPBKDF2.<HSE FW TYPE>              : Support for PBKDF2 as defined as defined  by PKCS#5 v2.1 and RFC-8018.
#   Crypto.HseSptKdfTls12Prf.<HSE FW TYPE>         : KDF Support for TLS 1.2 as defined  by RFC-5246.
# Crypto.HseSptComputeDH.<HSE FW TYPE>             : Diffie-Hellman (DH) Compute Key (shared secret).
# Crypto.SptCertificates.<HSE FW TYPE>             : Support in Crypto driver for working with certificates
# Crypto.HseAesBlockModeMask.<HSE FW TYPE>         : Support for Cipher modes flags for AES keys.
# Crypto.HseEccKeyFormat.<HSE FW TYPE>             : Support for HSE ECC key format.
# Crypto.HseEccCompressedFormat.<HSE FW TYPE>      : Support for HSE ECC compressed key format.
# Crypto.HseMaxNumOfKeyGroups.<HSE FW TYPE>        : The maximum number of key groups that can be defined in both NVM and RAM key catalog.
# Crypto.HseMaxNvmStoreSize.<HSE FW TYPE>          : NVM key store size (in bytes).
# Crypto.HseMaxRamStoreSize.<HSE FW TYPE>          : RAM key store size (in bytes).
# Crypto.HseMaxRamKeys.<HSE FW TYPE>               : Maximum number of keys in RAM keystore.
# Crypto.HseMaxNvmSymKeys.<HSE FW TYPE>            : Maximum number of symmetric keys in NVM store.
# Crypto.HseMaxNvmAsymKeys.<HSE FW TYPE>           : Maximum number of asymmetric keys in NVM store.
# Crypto.HseTdesKeyBitsLen.<HSE FW TYPE>           : TDES key bit length.
# Crypto.HseMaxSharedSecretBitsLen.<HSE FW TYPE>   : Max shared secret bit length.
# Crypto.HseMaxHmacKeyBitsLen.<HSE FW TYPE>        : Max HMAC key bit length.
# Crypto.HseMinEccKeyBitsLen.<HSE FW TYPE>         : Min ECC key bit length.
# Crypto.HseMaxEccKeyBitsLen.<HSE FW TYPE>         : Max ECC key bit length.
# Crypto.HseMinRsaKeyBitsLen.<HSE FW TYPE>         : Min RSA key bit length.
# Crypto.HseMaxRsaKeyBitsLen.<HSE FW TYPE>         : Max RSA key bit length.
# Crypto.HseMaxRsaPubExpSize.<HSE FW TYPE>         : Max RSA public exponent size (in bytes).
# Crypto.HseMinClassicDhBitsLen.<HSE FW TYPE>      : Min Classic DH key bit length.
# Crypto.HseMaxClassicDhBitsLen.<HSE FW TYPE>      : Max Classic DH key bit length.
###############################################################################################

Crypto.MuInstances.List                     : MU_0,MU_1
Crypto.TcmSupport                           : STD_ON
    Crypto.ItcmAddrStart                    : 0x00000000
    Crypto.ItcmAddrEnd                      : 0x0000FFFF
    Crypto.ItcmAddrOffset.List              : 0x11000000,0x00,0x00,0x00
    Crypto.DtcmAddrStart                    : 0x20000000
    Crypto.DtcmAddrEnd                      : 0x2001FFFF
    Crypto.DtcmAddrOffset.List              : 0x01000000,0x00,0x00,0x00
Crypto.HseKeyMask.List                        : USAGE_ENCRYPT,USAGE_DECRYPT,USAGE_SIGN,USAGE_VERIFY,USAGE_EXCHANGE,USAGE_DERIVE,USAGE_KEY_PROVISION,USAGE_AUTHORIZATION,ACCESS_WRITE_PROT,ACCESS_DEBUG_PROT,ACCESS_EXPORTABLE,USAGE_XTS_TWEAK,USAGE_OTFAD_DECRYPT
Crypto.HseFwTypes.List                        : STANDARD
Crypto.SupportedPrimitives.STANDARD.List      : HASH_SHA1_NOT_SET_NOT_SET,HASH_SHA2_224_NOT_SET_NOT_SET,HASH_SHA2_256_NOT_SET_NOT_SET,HASH_SHA2_384_NOT_SET_NOT_SET,HASH_SHA2_512_NOT_SET_NOT_SET,HASH_SHA2_512_224_NOT_SET_NOT_SET,HASH_SHA2_512_256_NOT_SET_NOT_SET,MAC_GENERATE_AES_CMAC_NOT_SET,MAC_GENERATE_AES_CUSTOM_FAST_CMAC_NOT_SET,MAC_GENERATE_AES_GMAC_NOT_SET,MAC_GENERATE_SHA1_HMAC_NOT_SET,MAC_GENERATE_SHA2_224_HMAC_NOT_SET,MAC_GENERATE_SHA2_256_HMAC_NOT_SET,MAC_GENERATE_SHA2_384_HMAC_NOT_SET,MAC_GENERATE_SHA2_512_HMAC_NOT_SET,MAC_GENERATE_SHA2_512_224_HMAC_NOT_SET,MAC_GENERATE_SHA2_512_256_HMAC_NOT_SET,MAC_GENERATE_AES_CBC_NOT_SET,MAC_VERIFY_AES_CMAC_NOT_SET,MAC_VERIFY_AES_CUSTOM_FAST_CMAC_NOT_SET,MAC_VERIFY_AES_GMAC_NOT_SET,MAC_VERIFY_SHA1_HMAC_NOT_SET,MAC_VERIFY_SHA2_224_HMAC_NOT_SET,MAC_VERIFY_SHA2_256_HMAC_NOT_SET,MAC_VERIFY_SHA2_384_HMAC_NOT_SET,MAC_VERIFY_SHA2_512_HMAC_NOT_SET,MAC_VERIFY_SHA2_512_224_HMAC_NOT_SET,MAC_VERIFY_SHA2_512_256_HMAC_NOT_SET,MAC_VERIFY_AES_CBC_NOT_SET,ENCRYPT_AES_CBC_NOT_SET,ENCRYPT_AES_CFB_NOT_SET,ENCRYPT_AES_CTR_NOT_SET,ENCRYPT_AES_ECB_NOT_SET,ENCRYPT_AES_OFB_NOT_SET,ENCRYPT_RSA_RSAES_OAEP_SHA1,ENCRYPT_RSA_RSAES_OAEP_SHA2_224,ENCRYPT_RSA_RSAES_OAEP_SHA2_256,ENCRYPT_RSA_RSAES_OAEP_SHA2_384,ENCRYPT_RSA_RSAES_OAEP_SHA2_512,ENCRYPT_RSA_RSAES_OAEP_SHA2_512_224,ENCRYPT_RSA_RSAES_OAEP_SHA2_512_256,ENCRYPT_RSA_RSAES_PKCS1_v1_5_NOT_SET,DECRYPT_AES_CBC_NOT_SET,DECRYPT_AES_CFB_NOT_SET,DECRYPT_AES_CTR_NOT_SET,DECRYPT_AES_ECB_NOT_SET,DECRYPT_AES_OFB_NOT_SET,DECRYPT_RSA_RSAES_OAEP_SHA1,DECRYPT_RSA_RSAES_OAEP_SHA2_224,DECRYPT_RSA_RSAES_OAEP_SHA2_256,DECRYPT_RSA_RSAES_OAEP_SHA2_384,DECRYPT_RSA_RSAES_OAEP_SHA2_512,DECRYPT_RSA_RSAES_OAEP_SHA2_512_224,DECRYPT_RSA_RSAES_OAEP_SHA2_512_256,DECRYPT_RSA_RSAES_PKCS1_v1_5_NOT_SET,AEAD_ENCRYPT_AES_GCM_NOT_SET,AEAD_DECRYPT_AES_GCM_NOT_SET,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA1,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA2_224,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA2_256,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA2_384,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA2_512,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA2_512_224,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA2_512_256,SIGNATURE_GENERATE_ED25519_NOT_SET_NOT_SET,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA1,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA2_224,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA2_256,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA2_384,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA2_512,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA2_512_224,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA2_512_256,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA1,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA2_224,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA2_256,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA2_384,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA2_512,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA2_512_224,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA2_512_256,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA1,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA2_224,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA2_256,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA2_384,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA2_512,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA2_512_224,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA2_512_256,SIGNATURE_VERIFY_ED25519_NOT_SET_NOT_SET,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA1,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA2_224,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA2_256,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA2_384,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA2_512,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA2_512_224,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA2_512_256,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA1,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA2_224,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA2_256,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA2_384,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA2_512,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA2_512_224,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA2_512_256,RANDOM_RNG_CTRDRBG_NOT_SET,RANDOM_RNG_CUSTOM_DRBG_PR_NOT_SET,RANDOM_RNG_CUSTOM_DRBG_RS_NOT_SET
Crypto.Multicore                              : STD_OFF
Crypto.HseSptShe.STANDARD                     : STD_ON
Crypto.HseSptMP.STANDARD                      : STD_ON
Crypto.HseSptAes.STANDARD                     : STD_ON
    Crypto.HseSptAesKeys.STANDARD             : STD_ON
    Crypto.HseSptAesCbc.STANDARD              : STD_ON
    Crypto.HseSptAesCfb.STANDARD              : STD_ON
    Crypto.HseSptAesCtr.STANDARD              : STD_ON
    Crypto.HseSptAesEcb.STANDARD              : STD_ON
    Crypto.HseSptAesOfb.STANDARD              : STD_ON
Crypto.HseSptXtsAes.STANDARD                  : STD_OFF
Crypto.HseSptTdes.STANDARD                    : STD_OFF
Crypto.HseSptAead.STANDARD                    : STD_ON
    Crypto.HseSptAeadCcm.STANDARD             : STD_ON
    Crypto.HseSptAeadGcm.STANDARD             : STD_ON
Crypto.HseSptChacha.STANDARD                  : STD_OFF
Crypto.HseSptMac.STANDARD                     : STD_ON
    Crypto.HseSptCmac.STANDARD                : STD_ON
    Crypto.HseSptFastCmac.STANDARD            : STD_ON
    Crypto.HseSptHmac.STANDARD                : STD_ON
    Crypto.HseSptGmac.STANDARD                : STD_ON
    Crypto.HseSptXCbcmac.STANDARD             : STD_OFF
Crypto.HseSptHash.STANDARD                    : STD_ON
    Crypto.HseSptMd5.STANDARD                 : STD_OFF
    Crypto.HseSptSha1.STANDARD                : STD_ON
    Crypto.HseSptSha2_224.STANDARD            : STD_ON
    Crypto.HseSptSha2_256.STANDARD            : STD_ON
    Crypto.HseSptSha2_384.STANDARD            : STD_ON
    Crypto.HseSptSha2_512.STANDARD            : STD_ON
    Crypto.HseSptSha2_512_224.STANDARD        : STD_ON
    Crypto.HseSptSha2_512_256.STANDARD        : STD_ON
    Crypto.HseSptSha3.STANDARD                : STD_OFF
    Crypto.HseSptShake.STANDARD               : STD_OFF
    Crypto.HseSptRipemd.STANDARD              : STD_OFF
    Crypto.HseSptBlake.STANDARD               : STD_OFF
    Crypto.HseSptSiphash.STANDARD             : STD_OFF
Crypto.HseSptRsa.STANDARD                     : STD_ON
    Crypto.HseSptRsaesNoPadding.STANDARD      : STD_ON
    Crypto.HseSptRsaesOaep.STANDARD           : STD_ON
    Crypto.HseSptRsaesPkcs1V15.STANDARD       : STD_ON
    Crypto.HseSptRsassaPss.STANDARD           : STD_ON
    Crypto.HseSptRsassaPkcs1V15.STANDARD      : STD_ON
Crypto.HseSptEcc.STANDARD                     : STD_ON
    Crypto.HseSptEddsa.STANDARD               : STD_ON
    Crypto.HseSptEcdsa.STANDARD               : STD_ON
    Crypto.HseNumOfUserEccCurves.STANDARD     : 1
    Crypto.HseSptEcSecSecp256R1.STANDARD      : STD_ON
    Crypto.HseSptEcSecSecp384R1.STANDARD      : STD_ON
    Crypto.HseSptEcSecSecp521R1.STANDARD      : STD_ON
    Crypto.HseSptEcBrainpoolP256R1.STANDARD   : STD_ON
    Crypto.HseSptEcBrainpoolP320R1.STANDARD   : STD_ON
    Crypto.HseSptEcBrainpoolP384R1.STANDARD   : STD_ON
    Crypto.HseSptEcBrainpoolP512R1.STANDARD   : STD_ON
    Crypto.HseSptEc25519Ed25519.STANDARD      : STD_ON
    Crypto.HseSptEc25519Curve25519.STANDARD   : STD_ON
    Crypto.HseSptEc448Ed448.STANDARD          : STD_OFF
    Crypto.HseSptEc448Curve448.STANDARD       : STD_OFF
    Crypto.HseSptEcies.STANDARD               : STD_OFF
Crypto.HseSptKeyImport.STANDARD               : STD_ON
    Crypto.HseSptSheKeyImport.STANDARD        : STD_ON
    Crypto.HseSptSymKeyImport.STANDARD        : STD_ON
    Crypto.HseSptRsaKeyImport.STANDARD        : STD_ON
    Crypto.HseSptEccKeyImport.STANDARD        : STD_ON
    Crypto.HseSptEncAuthKeyImport.STANDARD    : STD_ON
Crypto.HseSptKeyExport.STANDARD               : STD_ON
    Crypto.HseSptSheKeyExport.STANDARD        : STD_ON
    Crypto.HseSptSymKeyExport.STANDARD        : STD_ON
    Crypto.HseSptRsaKeyExport.STANDARD        : STD_ON
    Crypto.HseSptEccKeyExport.STANDARD        : STD_ON
    Crypto.HseSptEncAuthKeyExport.STANDARD    : STD_ON
Crypto.HseSptFormatKeyCatalogs.STANDARD       : STD_ON
Crypto.HseSptGetKeyInfo.STANDARD              : STD_ON
Crypto.HseSptKeyDerive.STANDARD               : STD_ON
    Crypto.HseSptKDFAnsX963.STANDARD          : STD_ON
    Crypto.HseSptPBKDF2.STANDARD              : STD_ON
    Crypto.HseSptKdfTls12Prf.STANDARD         : STD_ON
Crypto.HseSptComputeDH.STANDARD               : STD_ON
Crypto.HseSptKeyGenerate.STANDARD             : STD_ON
    Crypto.HseSptSymRndKeyGen.STANDARD        : STD_ON
    Crypto.HseSptRsaKeyPairGen.STANDARD       : STD_ON
    Crypto.HseSptEccKeyPairGen.STANDARD       : STD_ON
    Crypto.HseSptClassicDHKeyPairGen.STANDARD : STD_OFF
Crypto.SptCertificates.STANDARD               : STD_OFF
Crypto.HseAesBlockModeMask.STANDARD           : STD_ON
Crypto.HseEccKeyFormat.STANDARD               : STD_ON
Crypto.HseEccCompressedFormat.STANDARD        : STD_ON
Crypto.HseMaxNumOfKeyGroups.STANDARD          : 32
Crypto.HseMaxNvmStoreSize.STANDARD            : 7768
Crypto.HseMaxRamStoreSize.STANDARD            : 6144
Crypto.HseMaxRamKeys.STANDARD                 : 10000
Crypto.HseMaxNvmSymKeys.STANDARD              : 10000
Crypto.HseMaxNvmAsymKeys.STANDARD             : 10000
Crypto.HseTdesKeyBitsLen.STANDARD             : 64,128,192
Crypto.HseMaxSharedSecretBitsLen.STANDARD     : 2048
Crypto.HseMaxHmacKeyBitsLen.STANDARD          : 1024
Crypto.HseMinEccKeyBitsLen.STANDARD           : 192
Crypto.HseMaxEccKeyBitsLen.STANDARD           : 521
Crypto.HseMinRsaKeyBitsLen.STANDARD           : 1024
Crypto.HseMaxRsaKeyBitsLen.STANDARD           : 4096
Crypto.HseMaxRsaPubExpSize.STANDARD           : 8
Crypto.HseMinClassicDhBitsLen.STANDARD        : 1024
Crypto.HseMaxClassicDhBitsLen.STANDARD        : 4096

######################## Crypto_s32m276_lqfp64  Crypto module: END  ###############################
#####################  s32m276_lqfp64 I2s module  ##############################
#
# I2s.Sai.NumberOfInstances : Number of Sai instances
# I2s.Sai.Instance0.NumberOfChannels: Number of channels for Sai Instance 0
# I2s.Sai.Instance1.NumberOfChannels: Number of channels for Sai Instance 1
# I2s.Support.Multicore: Support Multicore
# I2s.BitClkSwapSupport: Support Bit Clock Swap feature
# I2s.SaiMasterClkSrc: Master clock source
# I2s.Flexio.Resource.Max: The number of shifter/timer channel
# I2s.Flexio.NumberOfInstances : Number of flexio instances
################################################################################

I2s.Sai.NumberOfInstances: 0
I2s.Sai.Instance0.NumberOfChannels: 0
I2s.Sai.Instance1.NumberOfChannels: 0
I2s.Support.Multicore: 1
I2s.BitClkSwapSupport: false
I2s.SaiMasterClkSrc:UNSUPPORTED
I2s.Flexio.Resource.Max: 8
I2s.Flexio.NumberOfInstances: 1
######################  s32m276_lqfp64 I2s module: END  ########################
######################  Dpga_s32m276_lqfp64  Dpga module  ##########################
# 
# Dpga.DpgaHeaderName                   : Name of header file, NA means Not Available
#
################################################################################

Dpga.DpgaHeaderName        : S32M27x_DPGA_AE


######################  Dpga_s32m276_lqfp64  Dpga module: END  ############################################# Gdu_s32m276_lqfp64 Gdu module ####################################
#
###########################################################################################
Gdu.Divider.List: GDU_IP_DIVIDER_LOW, GDU_IP_DIVIDER_HIGH
Gdu.Voltage.List: GDU_IP_VOLTAGE_LOW, GDU_IP_VOLTAGE_HIGH
Gdu.Coil.List: GDU_ICOIL_0, GDU_ICOIL_1, GDU_ICOIL_2, GDU_ICOIL_3, GDU_ICOIL_4, GDU_ICOIL_5, GDU_ICOIL_6, GDU_ICOIL_7
Gdu.DutyCycle.List: GDU_DUTY_CYCLE_1_DIV_4, GDU_DUTY_CYCLE_1_DIV_2, GDU_DUTY_CYCLE_3_DIV_4
Gdu.Desaturation.Filter.List: GDU_DS_FILTER_200ns, GDU_DS_FILTER_600ns, GDU_DS_FILTER_1000ns, GDU_DS_FILTER_1400ns
Gdu.Desaturation.Level.List: GDU_DS_LEVEL_150mV, GDU_DS_LEVEL_250mV, GDU_DS_LEVEL_350mV, GDU_DS_LEVEL_450mV ,GDU_DS_LEVEL_700mV, GDU_DS_LEVEL_950mV, GDU_DS_LEVEL_1200mV, GDU_DS_LEVEL_1450mV
Gdu.Charge.Pump.Discharge.List: GDU_CP_DISCHARGE_250ns, GDU_CP_DISCHARGE_500ns, GDU_CP_DISCHARGE_750ns, GDU_DS_FILTER_1000ns
Gdu.Iref.Trimming.List: GDU_IP_IREF_TRIM_000, GDU_IP_IREF_TRIM_001, GDU_IP_IREF_TRIM_010, GDU_IP_IREF_TRIM_011, GDU_IP_IREF_TRIM_100, GDU_IP_IREF_TRIM_101, GDU_IP_IREF_TRIM_110, GDU_IP_IREF_TRIM_111
######################## Gdu_s32m276_lqfp64 Gdu module: END  ##############################
######################  Ae_s32m276_lqfp64  Ae module  ##########################
# 
# Ae.intCountList                   : Number of events faults supported in AE block
# Ae.intList                        : List of events faults supported in AE block
# Ae.intReasonList                  : Position of event or fault resided in AE block
# Ae.HVIInstanceList                : Number of HVI instances
#
################################################################################

Ae.intCountList        : 25
Ae.intList             : LIN_INT, OCD_VDDE, TEMP_WDG_PMC, TEMP_WDG_PHY, CAN_INT, LVD_VDDC, WAKEUP, HVI_ACTIVE, HVI_AE_SUPPLY, STATERESET, FRAMEWIDTH, GDU_FAULT_PROT, GDU_INT, DPGA_OC_NEG, DPGA_OC_POS, PMC_VLS, RAW_FAILED, CHKSUM_ERR, OBSCHK_ERR, XFER_ERR, EVENT_EXPIRED, MCU_SUPPLY, HVD_AE_INTERN, ILL_TEST, ALIVE_WDG
Ae.intReasonList       : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
Ae.HVIInstanceList     : 2

######################  Ae_s32m276_lqfp64  Ae module: END  ###########################################  CanTrcv_s32m276_lqfp64  CanTrcv module  ##########################
# CanTrcv.WakeUpPatternSupport: Wake Up Pattern support or not.
# CanTrcv.SelectiveWakeSupport: Selective Wake Up support or not (PN wakeup).
# CanTrcv.MultiCoreSuport: Multicore support or not.
# CanTrcv.PORFlagSupport: Power On Reset wakeup support or not.
# CanTrcv.SYSERRFlagSupport: System errors wakeup support or not.
# CanTrcv.MaxBaudrate: Max baudrate supported by the Transceiver.
# CanTrcv.ControlsPowerSupplySupport: Control Power supply of external device or not.
# CanTrcv.AccessType:Access type of the Transceiver(DIO or SPI)
################################################################################
CanTrcv.NumberTrcvSupport:1
CanTrcv.WakeUpPatternSupport:STD_ON
CanTrcv.SelectiveWakeSupport:STD_OFF
CanTrcv.MultiCoreSuport:STD_OFF
CanTrcv.PORFlagSupport:STD_OFF
CanTrcv.SYSERRFlagSupport:STD_OFF
CanTrcv.MaxBaudrate:5000
CanTrcv.ControlsPowerSupplySupport:STD_OFF
CanTrcv.AccessType:SPI
######################  CanTrcv_s32m276_lqfp64  CanTrcv module: END  #####################
#####################  LinTrcv_s32m276_lqfp64 Lin module  ########################
#
# LinTrcv.LinTrcvChannel : Total Number of LINTRCV Channels
# LinTrcv.LinTrcvChannel.LinTrcvAePhyChannels.List : List of LINTRCV channels
# LinTrcv.LinTrcvMulticoreSupport: Multicore support
#
################################################################################

LinTrcv.LinTrcvChannel:1
LinTrcv.LinTrcvChannel.LinTrcvAePhyChannels.List:AELINPHY_0
LinTrcv.LinTrcvMulticoreSupport:FALSE

######################  LinTrcv_s32m276_lqfp64 Lin module: END  ########################

###################### s32m276_lqfp64 Mem_InFls module ###########################

Mem.InFls.Header          : S32M27x
Mem.InFls.HwUnit          : C40
Mem.InFls.WriteSize       : 128

# Maximum index of each type of sector, used to check constraints
# 1M Program flash (Sector Size : 8k) => number of sectors = 1M/8k  = 128 sector.
# 64k Data flash   (Sector Size : 8k) => number of sectors = 64k/8k = 8 sectors.
Mem.InFls.NumberOfSectorCode : 128
Mem.InFls.NumberOfSectorData : 8

# List of available Flash physical sectors
# There are 3 block: Block 0: 512K ; Block 1: 512K ; Block 2 (Data Flash): 64K
# 1 sector UTest: 8k
Mem.InFls.Sector.Physical.List: 2000_FLS_DATA_ARRAY_0_BLOCK_2_S000,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_2_S001,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_2_S002,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_2_S003,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_2_S004,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_2_S005,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_2_S006,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_2_S007,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S000,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S001,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S002,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S003,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S004,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S005,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S006,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S007,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S008,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S009,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S010,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S011,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S012,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S013,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S014,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S015,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S016,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S017,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S018,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S019,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S020,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S021,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S022,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S023,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S024,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S025,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S026,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S027,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S028,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S029,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S030,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S031,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S032,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S033,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S034,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S035,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S036,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S037,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S038,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S039,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S040,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S041,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S042,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S043,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S044,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S045,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S046,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S047,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S048,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S049,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S050,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S051,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S052,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S053,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S054,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S055,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S056,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S057,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S058,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S059,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S060,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S061,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S062,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S063,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S064,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S065,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S066,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S067,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S068,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S069,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S070,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S071,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S072,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S073,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S074,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S075,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S076,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S077,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S078,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S079,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S080,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S081,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S082,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S083,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S084,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S085,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S086,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S087,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S088,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S089,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S090,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S091,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S092,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S093,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S094,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S095,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S096,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S097,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S098,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S099,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S100,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S101,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S102,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S103,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S104,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S105,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S106,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S107,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S108,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S109,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S110,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S111,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S112,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S113,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S114,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S115,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S116,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S117,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S118,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S119,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S120,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S121,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S122,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S123,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S124,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S125,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S126,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S127,\
                                2000_FLS_UTEST_ARRAY_0_S000

# int_sram_fls_rsv from linker file
Mem.InFls.LoadAcErase.Default : 0x2042DF00
Mem.InFls.LoadAcWrite.Default : 0x2042DF00

Mem.InFls.DataFlashExists  : true
Mem.InFls.ECCSyndrome      : 0x00008200
Mem.InFls.ECCSyndromeCache : 0x00008200

# Mem.InFls.UserModeSupport : Parameter to determine platform support run FLS driver in User Mode or not
#       - true  : Support running FLS driver in User Mode
#       - false : Not support running FLS driver in User Mode
#
Mem.InFls.UserModeSupport : true

# This parameter to check the availability of the register protection in user mode (FLS_FLASH_REG_PROT_AVAILABLE)
Mem.InFls.C55fmcOrC40asfRegisterProtectionAvailable : true
Mem.InFls.SupportSynchronizeCacheFeature            : true
Mem.InFls.SupportMultiCoreFeature                   : true
Mem.InFls.SupportInterrupts                         : false

# Returns all the sector information which are configured (sectorStartAddressPtr, AddrSpaceBloSelValue ...).
Mem.InFls.C40asfPhysicalSectorAvailable : true

# Internal flash memory characteristics
Mem.InFls.PFlashBaseAddr : 0x00400000
Mem.InFls.DFlashBaseAddr : 0x10000000

# Program Flash total size is 1M (Block0 + Block1)
Mem.InFls.PFlashSize : 0x100000

# Data Flash total size is 64Kb (Block2)
Mem.InFls.DFlashSize : 0x10000

# Program Sector Size is 8KB
Mem.InFls.PFlashSectorSize : 0x2000

# Data Sector Size is 8KB
Mem.InFls.DFlashSectorSize : 0x2000

# Code block size (flash read partition size) is 512K
Mem.InFls.BlockSize : 0x80000

# Number Of Sector Per Block = BlockSize/SectorSize = 512K/8k = 64 (Sector)
Mem.InFls.NumOfSectorPerBlock : 64

# SuperSectorPerBlock
#   - Super Sector Size is always 64 KB
#   - For 256 KB blocks, this register is not applicable.
#   - For 512 KB blocks, the first half of the block (256KB) is protected with super sector granularity.
#   - For 1 MB blocks, the first 768 KB is protected with super sector granularity.
#   - For 2 MB blocks, the first 1792 KB is protected with super sector granularity.
#   => BlockSize = 512K => SuperSectorPerBlock = 256k/64k = 4 (Sector)
Mem.InFls.NumOfSuperSectorPerBlock : 4


# Code & Data & UTest addresses:
Mem.InFls.Code.Block0.Base  : 0x00400000
Mem.InFls.Code.Block0.End   : 0x0047FFFF

Mem.InFls.Code.Block1.Base  : 0x00480000
Mem.InFls.Code.Block1.End   : 0x004FFFFF

Mem.InFls.Data.Block0.Base  : 0x10000000
Mem.InFls.Data.Block0.End   : 0x1000FFFF

Mem.InFls.UTest.Block0.Base : 0x1B000000
Mem.InFls.UTest.Block0.End  : 0x1B001FFF


# Address region number for the main array space
Mem.InFls.Region0.Addr : FLS_CODE_BLOCK_0_BASE_ADDR
Mem.InFls.Region1.Addr : FLS_CODE_BLOCK_1_BASE_ADDR
Mem.InFls.Region2.Addr : FLS_DATA_BLOCK_BASE_ADDR
Mem.InFls.Region3.Addr : FLS_INVALID_ADDR
Mem.InFls.Region4.Addr : FLS_INVALID_ADDR
Mem.InFls.Region5.Addr : FLS_INVALID_ADDR

Mem.InFls.SupportBlock4PipeSelect  : STD_OFF

###################### s32m276_lqfp64 Mem_InFls module: END  ######################
###################### s32m276_lqfp64 MemAcc module ###########################

# The available hardware resources provided by all Mem drivers
MemAcc.Mem.Hw.Resource.List: MEMACC_MEM_HW_INTERNAL

###################### s32m276_lqfp64 MemAcc module: END  ######################

###################### s32m276_lqfp64 Mem_43_Eep module  ##########################
#Mem_43_Eep.External.HwUnit.List: List of hardware unit
#Mem_43_Eep.UsdhcCfg.ackTimeout: List of ack timeout values
#Mem_43_Eep.Sd.PageSize: List of page size selections
#
###############################################################################################
Mem_43_Eep.UsdhcSupport: false

Mem_43_Eep.External.HwUnit.List:MEM_43_EEP_USDHC_0

Mem_43_Eep.Usdhc.Header: S32K358_USDHC.h

Mem_43_Eep.UsdhcCfg.ackTimeout:0,\
                        1,\
                        2,\
                        3,\
                        4,\
                        5,\
                        6,\
                        7,\
                        8,\
                        9,\
                        10,\
                        11,\
                        12,\
                        13,\
                        14,\
                        15

Mem_43_Eep.Sd.PageSize: 4

# Hardware supports HS200, HS400 modes with tuning feature
Mem_43_Eep.HighSpeedTuning.Available: STD_OFF

###################### s32m276_lqfp64 Mem_43_Eep module: END  ########################################### s32m276_lqfp64 Mem_ExFls module ###########################

#
# Mem.ExMem.ExFls.Sector.Physical.List    :list of available Flash physical sectors
#
################################################################################

Mem.ExFls.Sector.Physical.List: 1000_FLS_EXT_SECTOR

#Maximum index of each type of sector, used to check constraints
Mem.ExFls.NumberOfSectorData: 0
Mem.ExFls.NumberOfSectorCode: 0

# Internal Flash does not exist
Mem.ExFls.FlsAcErase.Default: 0x00000000
Mem.ExFls.FlsAcWrite.Default: 0x00000000

Mem.ExFls.DataFlashExists: false
Mem.ExFls.ECCSyndrome: 0
Mem.ExFls.ECCSyndromeCache: 0

#Mem.ExFls.UserModeSupport : Paramater to determine platform support run FLS driver in User Mode or not
#       - true : Support running FLS driver in User Mode
#       - false: Not support running FLS driver in User Mode
#
Mem.ExFls.UserModeSupport: true
Mem.ExFls.SupportSynchronizeCacheFeature: true
Mem.ExFls.SupportMultiCoreFeature: true
Mem.ExFls.FlsUseInterrupts: false

Mem.ExFls.External.Qspi.Header:

Mem.ExFls.External.Qspi.Available: STD_OFF

Mem.ExFls.External.HwUnit.List: QSPI_IP_INSTANCE_0

#List of QSPI hardware instances that support side B
Mem.ExFls.External.HwUnitSupportSideB.List:

# AHB master ID max.
Mem.ExFls.External.Qspi.Ahb.MasterID.Size: 15

# Maximum size of AHB Buffer in bytes of QSPI
Mem.ExFls.External.Qspi.Ahb.Buffer.Size: 256

# Minimum entries of 4 bytes fill needed to allow Tx operation to start.
Mem.ExFls.External.Qspi.Tx.Buffer.Fill: 1

# Maximum size of TX Buffer in bytes of QSPI
Mem.ExFls.External.Qspi.Tx.Buffer.Size: 128

# Maximum size of RX Buffer in bytes of QSPI
Mem.ExFls.External.Qspi.Rx.Buffer.Size: 128

# Number of LUT registers that make up a LUT sequence
Mem.ExFls.External.Qspi.LutSequence.Size: 5

# Listed in QuadSPI chapter, each one has a QSPI_BUFxCR register associated. Used to store read data when using AHB read mode.
Mem.ExFls.External.HwUnit.Ahb.Buffers: AHB_BUFFER_0,AHB_BUFFER_1,AHB_BUFFER_2,AHB_BUFFER_3

#The instruction type used to identify the command used by the QSPI IP when sending the command to the memory.
Mem.ExFls.External.LUT.Instruction.List: QSPI_IP_LUT_INSTR_CMD,\
                                        QSPI_IP_LUT_INSTR_ADDR,\
                                        QSPI_IP_LUT_INSTR_DUMMY,\
                                        QSPI_IP_LUT_INSTR_MODE,\
                                        QSPI_IP_LUT_INSTR_MODE2,\
                                        QSPI_IP_LUT_INSTR_MODE4,\
                                        QSPI_IP_LUT_INSTR_READ,\
                                        QSPI_IP_LUT_INSTR_WRITE,\
                                        QSPI_IP_LUT_INSTR_JMP_ON_CS,\
                                        QSPI_IP_LUT_INSTR_STOP

# Number of pads/pins used for the current command.
Mem.ExFls.External.LUT.Pad.List:   QSPI_IP_LUT_PADS_1, \
                                    QSPI_IP_LUT_PADS_2, \
                                    QSPI_IP_LUT_PADS_4

#
Mem.ExFls.HwUnit.Channel.List:      FLS_CH_QSPI

# The hardware unit read mode: single data rate or double data rate
Mem.ExFls.HwUnit.ReadMode.List:   QSPI_IP_DATA_RATE_SDR

# If default value is true then it's fixed
Mem.ExFls.HwUnit.DqsMode.Default:   true

# DQS clocks for sampling read data at Flash A QuadSPI port
Mem.ExFls.HwUnit.Sampling.ModeA.List: QSPI_IP_READ_MODE_LOOPBACK

# Choose the mode of DLL feature for flash A
Mem.ExFls.HwUnit.Dll.ModeA.List: QSPI_IP_DLL_BYPASSED

Mem.ExFls.Qspi.Channel.List: NOT_QSPI_CHANNEL

# Supports hyperflash
Mem.ExFls.Qspi.Hyperflash.Available: 0

# Supports secure flash protection feature
Mem.ExFls.Qspi.Has.Sfp: 0

# Minimum delay, in CPU cycles, between Tx FIFO reset and Tx FIFO push
Mem.ExFls.Qspi.TxDelay: 0

# Minimum delay, in CPU cycles, after changing the value of the software reset bits
Mem.ExFls.Qspi.SwResetDelay: 11

###################### s32m276_lqfp64 Mem_ExFls module: END  ######################
###################### s32m276_lqfp64 Ocotp module ###########################
#
# Ocotp.FuseMap    :eFuse map
#
################################################################################

Ocotp.NumberSupportedEFuses: 53

Ocotp.FuseMap:   00_SEC0_PMC_IREF_TRIM, \
                 01_SEC0_PMC_VREF_TRIM, \
                 02_SEC0_PMC_VDD_VDDC_VDIG15_TRIM, \
                 03_SEC0_OSC42M, \
                 04_SEC0_CAN_WUOSC_TRIM, \
                 05_SEC0_CAN_OSC_TRIM, \
                 06_SEC0_CAN_EMETRIM, \
                 07_SEC0_LIN_DPIMASK_LIW, \
                 08_SEC0_LIN_SETDISSCP_LIW, \
                 09_SEC0_LIN_CXPI_0, \
                 0A_SEC0_LIN_CXPI_1, \
                 0B_SEC0_CRC0_0, \
                 0C_SEC0_CRC0_1, \
                 0D_SEC1_PMC_IREF_TRIM, \
                 0E_SEC1_PMC_VREF_TRIM, \
                 0F_SEC1_PMC_VDD_VDDC_VDIG15_TRIM, \
                 10_SEC1_OSC42M, \
                 11_SEC1_LIN_DPIMASK_LIW, \
                 12_SEC1_LIN_SETDISSCP_LIW, \
                 13_SEC1_LIN_CXPI_0, \
                 14_SEC1_LIN_CXPI_1, \
                 15_SEC1_CRC1_0, \
                 16_SEC1_CRC1_1, \
                 17_SEC2_CAN_RX_TRIM, \
                 18_SEC2_CAN_IREF_TRIM, \
                 19_SEC2_CAN_WUOSC_TRIM, \
                 1A_SEC2_CAN_OSC_TRIM, \
                 1B_SEC2_CAN_TXD_ADJUST, \
                 1C_SEC2_CAN_RXD_ADJUST, \
                 1D_SEC2_CAN_EMETRIM, \
                 1E_SEC2_CRC2_0, \
                 1F_SEC2_CRC2_1, \
                 20_SEC3_GDU_IRT1P0, \
                 21_SEC3_GDU_IRT1P1, \
                 22_SEC3_GDU_IRT1P2, \
                 23_SEC3_CRC3_0, \
                 24_SEC3_CRC3_1, \
                 40_ECID_0, \
                 41_ECID_1, \
                 42_ECID_2, \
                 43_ECID_3, \
                 44_ECID_4, \
                 45_ECID_5, \
                 46_ECID_6, \
                 47_ECID_7, \
                 48_ECID_8, \
                 49_ECID_9, \
                 4A_ECID_10, \
                 4B_ECID_11, \
                 60_TEMP_SENSOR_0, \
                 61_TEMP_SENSOR_1, \
                 62_TEMP_SENSOR_2, \
                 63_TEMP_SENSOR_3

Ocotp.Header: S32M27x_MEM_OTP_AE.h

###################### s32m276_lqfp64 Ocotp module: END  ######################
