Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct 17 02:56:33 2024
| Host         : DESKTOP-922FQ13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriver_timing_summary_routed.rpt -pb FourDigitLEDdriver_timing_summary_routed.pb -rpx FourDigitLEDdriver_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.929        0.000                      0                   51        0.171        0.000                      0                   51        3.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
sys_clk     {0.000 5.000}        10.000          100.000         
  feedback  {0.000 5.000}        10.000          100.000         
  new_clk   {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  feedback                                                                                                                                                      8.751        0.000                       0                     2  
  new_clk         196.929        0.000                      0                   42        0.171        0.000                      0                   42       13.360        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  new_clk            new_clk                198.226        0.000                      0                    9        0.487        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      196.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.929ns  (required time - arrival time)
  Source:                 reset_debounce_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset_debounce_inst/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 1.072ns (35.847%)  route 1.918ns (64.153%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.876     6.495    reset_debounce_inst/CLK
    SLICE_X3Y172         FDRE                                         r  reset_debounce_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDRE (Prop_fdre_C_Q)         0.419     6.914 r  reset_debounce_inst/counter_reg[1]/Q
                         net (fo=5, routed)           1.274     8.188    reset_debounce_inst/counter_reg__0[1]
    SLICE_X3Y171         LUT5 (Prop_lut5_I1_O)        0.327     8.515 r  reset_debounce_inst/button_debounced_i_2/O
                         net (fo=1, routed)           0.645     9.159    reset_debounce_inst/button_debounced_i_2_n_0
    SLICE_X2Y171         LUT3 (Prop_lut3_I1_O)        0.326     9.485 r  reset_debounce_inst/button_debounced_i_1/O
                         net (fo=1, routed)           0.000     9.485    reset_debounce_inst/button_debounced_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
                         clock pessimism              0.336   206.475    
                         clock uncertainty           -0.138   206.337    
    SLICE_X2Y171         FDRE (Setup_fdre_C_D)        0.077   206.414    reset_debounce_inst/button_debounced_reg
  -------------------------------------------------------------------
                         required time                        206.414    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                196.929    

Slack (MET) :             197.093ns  (required time - arrival time)
  Source:                 incrementer_inst/FF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.773ns (30.408%)  route 1.769ns (69.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 206.136 - 200.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.876     6.495    incrementer_inst/CLK
    SLICE_X2Y172         FDRE                                         r  incrementer_inst/FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_fdre_C_Q)         0.478     6.973 f  incrementer_inst/FF_reg[0]/Q
                         net (fo=2, routed)           1.053     8.026    incrementer_inst/p_0_in[1]
    SLICE_X2Y171         LUT2 (Prop_lut2_I1_O)        0.295     8.321 r  incrementer_inst/button_presses[4]_i_1/O
                         net (fo=5, routed)           0.716     9.037    incrementer_inst/sel
    SLICE_X1Y172         FDCE                                         r  incrementer_inst/button_presses_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.750   206.136    incrementer_inst/CLK
    SLICE_X1Y172         FDCE                                         r  incrementer_inst/button_presses_reg[3]/C
                         clock pessimism              0.336   206.473    
                         clock uncertainty           -0.138   206.335    
    SLICE_X1Y172         FDCE (Setup_fdce_C_CE)      -0.205   206.130    incrementer_inst/button_presses_reg[3]
  -------------------------------------------------------------------
                         required time                        206.130    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                197.093    

Slack (MET) :             197.093ns  (required time - arrival time)
  Source:                 incrementer_inst/FF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.773ns (30.408%)  route 1.769ns (69.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 206.136 - 200.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.876     6.495    incrementer_inst/CLK
    SLICE_X2Y172         FDRE                                         r  incrementer_inst/FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_fdre_C_Q)         0.478     6.973 f  incrementer_inst/FF_reg[0]/Q
                         net (fo=2, routed)           1.053     8.026    incrementer_inst/p_0_in[1]
    SLICE_X2Y171         LUT2 (Prop_lut2_I1_O)        0.295     8.321 r  incrementer_inst/button_presses[4]_i_1/O
                         net (fo=5, routed)           0.716     9.037    incrementer_inst/sel
    SLICE_X1Y172         FDCE                                         r  incrementer_inst/button_presses_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.750   206.136    incrementer_inst/CLK
    SLICE_X1Y172         FDCE                                         r  incrementer_inst/button_presses_reg[4]/C
                         clock pessimism              0.336   206.473    
                         clock uncertainty           -0.138   206.335    
    SLICE_X1Y172         FDCE (Setup_fdce_C_CE)      -0.205   206.130    incrementer_inst/button_presses_reg[4]
  -------------------------------------------------------------------
                         required time                        206.130    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                197.093    

Slack (MET) :             197.131ns  (required time - arrival time)
  Source:                 reset_debounce_inst_2/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset_debounce_inst_2/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.642ns (28.258%)  route 1.630ns (71.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.886     6.505    reset_debounce_inst_2/CLK
    SLICE_X2Y165         FDRE                                         r  reset_debounce_inst_2/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165         FDRE (Prop_fdre_C_Q)         0.518     7.023 r  reset_debounce_inst_2/FF_wire_reg[1]/Q
                         net (fo=2, routed)           1.053     8.076    reset_debounce_inst_2/p_1_in
    SLICE_X2Y171         LUT2 (Prop_lut2_I1_O)        0.124     8.200 r  reset_debounce_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.577     8.777    reset_debounce_inst_2/counter[4]_i_1__0_n_0
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    reset_debounce_inst_2/CLK
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[0]/C
                         clock pessimism              0.336   206.475    
                         clock uncertainty           -0.138   206.337    
    SLICE_X3Y171         FDRE (Setup_fdre_C_R)       -0.429   205.908    reset_debounce_inst_2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.908    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                197.131    

Slack (MET) :             197.131ns  (required time - arrival time)
  Source:                 reset_debounce_inst_2/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset_debounce_inst_2/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.642ns (28.258%)  route 1.630ns (71.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.886     6.505    reset_debounce_inst_2/CLK
    SLICE_X2Y165         FDRE                                         r  reset_debounce_inst_2/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165         FDRE (Prop_fdre_C_Q)         0.518     7.023 r  reset_debounce_inst_2/FF_wire_reg[1]/Q
                         net (fo=2, routed)           1.053     8.076    reset_debounce_inst_2/p_1_in
    SLICE_X2Y171         LUT2 (Prop_lut2_I1_O)        0.124     8.200 r  reset_debounce_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.577     8.777    reset_debounce_inst_2/counter[4]_i_1__0_n_0
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    reset_debounce_inst_2/CLK
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[1]/C
                         clock pessimism              0.336   206.475    
                         clock uncertainty           -0.138   206.337    
    SLICE_X3Y171         FDRE (Setup_fdre_C_R)       -0.429   205.908    reset_debounce_inst_2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.908    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                197.131    

Slack (MET) :             197.131ns  (required time - arrival time)
  Source:                 reset_debounce_inst_2/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset_debounce_inst_2/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.642ns (28.258%)  route 1.630ns (71.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.886     6.505    reset_debounce_inst_2/CLK
    SLICE_X2Y165         FDRE                                         r  reset_debounce_inst_2/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165         FDRE (Prop_fdre_C_Q)         0.518     7.023 r  reset_debounce_inst_2/FF_wire_reg[1]/Q
                         net (fo=2, routed)           1.053     8.076    reset_debounce_inst_2/p_1_in
    SLICE_X2Y171         LUT2 (Prop_lut2_I1_O)        0.124     8.200 r  reset_debounce_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.577     8.777    reset_debounce_inst_2/counter[4]_i_1__0_n_0
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    reset_debounce_inst_2/CLK
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[2]/C
                         clock pessimism              0.336   206.475    
                         clock uncertainty           -0.138   206.337    
    SLICE_X3Y171         FDRE (Setup_fdre_C_R)       -0.429   205.908    reset_debounce_inst_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.908    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                197.131    

Slack (MET) :             197.131ns  (required time - arrival time)
  Source:                 reset_debounce_inst_2/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset_debounce_inst_2/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.642ns (28.258%)  route 1.630ns (71.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.886     6.505    reset_debounce_inst_2/CLK
    SLICE_X2Y165         FDRE                                         r  reset_debounce_inst_2/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165         FDRE (Prop_fdre_C_Q)         0.518     7.023 r  reset_debounce_inst_2/FF_wire_reg[1]/Q
                         net (fo=2, routed)           1.053     8.076    reset_debounce_inst_2/p_1_in
    SLICE_X2Y171         LUT2 (Prop_lut2_I1_O)        0.124     8.200 r  reset_debounce_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.577     8.777    reset_debounce_inst_2/counter[4]_i_1__0_n_0
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    reset_debounce_inst_2/CLK
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[3]/C
                         clock pessimism              0.336   206.475    
                         clock uncertainty           -0.138   206.337    
    SLICE_X3Y171         FDRE (Setup_fdre_C_R)       -0.429   205.908    reset_debounce_inst_2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.908    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                197.131    

Slack (MET) :             197.131ns  (required time - arrival time)
  Source:                 reset_debounce_inst_2/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset_debounce_inst_2/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.642ns (28.258%)  route 1.630ns (71.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.886     6.505    reset_debounce_inst_2/CLK
    SLICE_X2Y165         FDRE                                         r  reset_debounce_inst_2/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165         FDRE (Prop_fdre_C_Q)         0.518     7.023 r  reset_debounce_inst_2/FF_wire_reg[1]/Q
                         net (fo=2, routed)           1.053     8.076    reset_debounce_inst_2/p_1_in
    SLICE_X2Y171         LUT2 (Prop_lut2_I1_O)        0.124     8.200 r  reset_debounce_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.577     8.777    reset_debounce_inst_2/counter[4]_i_1__0_n_0
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    reset_debounce_inst_2/CLK
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[4]/C
                         clock pessimism              0.336   206.475    
                         clock uncertainty           -0.138   206.337    
    SLICE_X3Y171         FDRE (Setup_fdre_C_R)       -0.429   205.908    reset_debounce_inst_2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        205.908    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                197.131    

Slack (MET) :             197.282ns  (required time - arrival time)
  Source:                 incrementer_inst/FF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.773ns (32.854%)  route 1.580ns (67.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 206.136 - 200.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.876     6.495    incrementer_inst/CLK
    SLICE_X2Y172         FDRE                                         r  incrementer_inst/FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_fdre_C_Q)         0.478     6.973 f  incrementer_inst/FF_reg[0]/Q
                         net (fo=2, routed)           1.053     8.026    incrementer_inst/p_0_in[1]
    SLICE_X2Y171         LUT2 (Prop_lut2_I1_O)        0.295     8.321 r  incrementer_inst/button_presses[4]_i_1/O
                         net (fo=5, routed)           0.526     8.848    incrementer_inst/sel
    SLICE_X0Y172         FDCE                                         r  incrementer_inst/button_presses_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.750   206.136    incrementer_inst/CLK
    SLICE_X0Y172         FDCE                                         r  incrementer_inst/button_presses_reg[0]/C
                         clock pessimism              0.336   206.473    
                         clock uncertainty           -0.138   206.335    
    SLICE_X0Y172         FDCE (Setup_fdce_C_CE)      -0.205   206.130    incrementer_inst/button_presses_reg[0]
  -------------------------------------------------------------------
                         required time                        206.130    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                197.282    

Slack (MET) :             197.282ns  (required time - arrival time)
  Source:                 incrementer_inst/FF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.773ns (32.854%)  route 1.580ns (67.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 206.136 - 200.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.876     6.495    incrementer_inst/CLK
    SLICE_X2Y172         FDRE                                         r  incrementer_inst/FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_fdre_C_Q)         0.478     6.973 f  incrementer_inst/FF_reg[0]/Q
                         net (fo=2, routed)           1.053     8.026    incrementer_inst/p_0_in[1]
    SLICE_X2Y171         LUT2 (Prop_lut2_I1_O)        0.295     8.321 r  incrementer_inst/button_presses[4]_i_1/O
                         net (fo=5, routed)           0.526     8.848    incrementer_inst/sel
    SLICE_X0Y172         FDCE                                         r  incrementer_inst/button_presses_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.750   206.136    incrementer_inst/CLK
    SLICE_X0Y172         FDCE                                         r  incrementer_inst/button_presses_reg[1]/C
                         clock pessimism              0.336   206.473    
                         clock uncertainty           -0.138   206.335    
    SLICE_X0Y172         FDCE (Setup_fdce_C_CE)      -0.205   206.130    incrementer_inst/button_presses_reg[1]
  -------------------------------------------------------------------
                         required time                        206.130    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                197.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 reset_debounce_inst_2/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/FF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst_2/CLK
    SLICE_X2Y172         FDRE                                         r  reset_debounce_inst_2/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_fdre_C_Q)         0.164     2.099 r  reset_debounce_inst_2/button_debounced_reg/Q
                         net (fo=2, routed)           0.067     2.166    incrementer_inst/D[0]
    SLICE_X2Y172         FDRE                                         r  incrementer_inst/FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    incrementer_inst/CLK
    SLICE_X2Y172         FDRE                                         r  incrementer_inst/FF_reg[0]/C
                         clock pessimism             -0.552     1.935    
    SLICE_X2Y172         FDRE (Hold_fdre_C_D)         0.060     1.995    incrementer_inst/FF_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 incrementer_inst/button_presses_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.945%)  route 0.121ns (39.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    incrementer_inst/CLK
    SLICE_X0Y172         FDCE                                         r  incrementer_inst/button_presses_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  incrementer_inst/button_presses_reg[1]/Q
                         net (fo=20, routed)          0.121     2.197    incrementer_inst/button_presses_reg__0[1]
    SLICE_X1Y172         LUT5 (Prop_lut5_I2_O)        0.048     2.245 r  incrementer_inst/button_presses[4]_i_2/O
                         net (fo=1, routed)           0.000     2.245    incrementer_inst/p_0_in__0[4]
    SLICE_X1Y172         FDCE                                         r  incrementer_inst/button_presses_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    incrementer_inst/CLK
    SLICE_X1Y172         FDCE                                         r  incrementer_inst/button_presses_reg[4]/C
                         clock pessimism             -0.539     1.948    
    SLICE_X1Y172         FDCE (Hold_fdce_C_D)         0.107     2.055    incrementer_inst/button_presses_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 incrementer_inst/button_presses_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    incrementer_inst/CLK
    SLICE_X0Y172         FDCE                                         r  incrementer_inst/button_presses_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  incrementer_inst/button_presses_reg[1]/Q
                         net (fo=20, routed)          0.121     2.197    incrementer_inst/button_presses_reg__0[1]
    SLICE_X1Y172         LUT4 (Prop_lut4_I0_O)        0.045     2.242 r  incrementer_inst/button_presses[3]_i_1/O
                         net (fo=1, routed)           0.000     2.242    incrementer_inst/p_0_in__0[3]
    SLICE_X1Y172         FDCE                                         r  incrementer_inst/button_presses_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    incrementer_inst/CLK
    SLICE_X1Y172         FDCE                                         r  incrementer_inst/button_presses_reg[3]/C
                         clock pessimism             -0.539     1.948    
    SLICE_X1Y172         FDCE (Hold_fdce_C_D)         0.091     2.039    incrementer_inst/button_presses_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 reset_debounce_inst_2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset_debounce_inst_2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.797%)  route 0.170ns (48.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst_2/CLK
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_fdre_C_Q)         0.141     2.076 r  reset_debounce_inst_2/counter_reg[2]/Q
                         net (fo=4, routed)           0.170     2.246    reset_debounce_inst_2/counter_reg__0[2]
    SLICE_X3Y171         LUT4 (Prop_lut4_I2_O)        0.042     2.288 r  reset_debounce_inst_2/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.288    reset_debounce_inst_2/p_0_in[3]
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    reset_debounce_inst_2/CLK
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[3]/C
                         clock pessimism             -0.553     1.935    
    SLICE_X3Y171         FDRE (Hold_fdre_C_D)         0.107     2.042    reset_debounce_inst_2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_debounce_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset_debounce_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst/CLK
    SLICE_X3Y172         FDRE                                         r  reset_debounce_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDRE (Prop_fdre_C_Q)         0.141     2.076 r  reset_debounce_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.255    reset_debounce_inst/counter_reg__0[0]
    SLICE_X3Y172         LUT2 (Prop_lut2_I0_O)        0.042     2.297 r  reset_debounce_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.297    reset_debounce_inst/p_0_in[1]
    SLICE_X3Y172         FDRE                                         r  reset_debounce_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    reset_debounce_inst/CLK
    SLICE_X3Y172         FDRE                                         r  reset_debounce_inst/counter_reg[1]/C
                         clock pessimism             -0.552     1.935    
    SLICE_X3Y172         FDRE (Hold_fdre_C_D)         0.107     2.042    reset_debounce_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 reset_debounce_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset_debounce_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst/CLK
    SLICE_X3Y172         FDRE                                         r  reset_debounce_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDRE (Prop_fdre_C_Q)         0.141     2.076 r  reset_debounce_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.257    reset_debounce_inst/counter_reg__0[0]
    SLICE_X3Y172         LUT4 (Prop_lut4_I1_O)        0.043     2.300 r  reset_debounce_inst/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.300    reset_debounce_inst/p_0_in[3]
    SLICE_X3Y172         FDRE                                         r  reset_debounce_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    reset_debounce_inst/CLK
    SLICE_X3Y172         FDRE                                         r  reset_debounce_inst/counter_reg[3]/C
                         clock pessimism             -0.552     1.935    
    SLICE_X3Y172         FDRE (Hold_fdre_C_D)         0.107     2.042    reset_debounce_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 reset_debounce_inst_2/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset_debounce_inst_2/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst_2/CLK
    SLICE_X2Y172         FDRE                                         r  reset_debounce_inst_2/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_fdre_C_Q)         0.164     2.099 r  reset_debounce_inst_2/button_debounced_reg/Q
                         net (fo=2, routed)           0.174     2.273    reset_debounce_inst_2/D[0]
    SLICE_X2Y172         LUT3 (Prop_lut3_I2_O)        0.045     2.318 r  reset_debounce_inst_2/button_debounced_i_1__0/O
                         net (fo=1, routed)           0.000     2.318    reset_debounce_inst_2/button_debounced_i_1__0_n_0
    SLICE_X2Y172         FDRE                                         r  reset_debounce_inst_2/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    reset_debounce_inst_2/CLK
    SLICE_X2Y172         FDRE                                         r  reset_debounce_inst_2/button_debounced_reg/C
                         clock pessimism             -0.552     1.935    
    SLICE_X2Y172         FDRE (Hold_fdre_C_D)         0.120     2.055    reset_debounce_inst_2/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reset_debounce_inst_2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset_debounce_inst_2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst_2/CLK
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_fdre_C_Q)         0.141     2.076 r  reset_debounce_inst_2/counter_reg[2]/Q
                         net (fo=4, routed)           0.170     2.246    reset_debounce_inst_2/counter_reg__0[2]
    SLICE_X3Y171         LUT3 (Prop_lut3_I2_O)        0.045     2.291 r  reset_debounce_inst_2/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.291    reset_debounce_inst_2/p_0_in[2]
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    reset_debounce_inst_2/CLK
    SLICE_X3Y171         FDRE                                         r  reset_debounce_inst_2/counter_reg[2]/C
                         clock pessimism             -0.553     1.935    
    SLICE_X3Y171         FDRE (Hold_fdre_C_D)         0.092     2.027    reset_debounce_inst_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 reset_debounce_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset_debounce_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst/CLK
    SLICE_X3Y172         FDRE                                         r  reset_debounce_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDRE (Prop_fdre_C_Q)         0.141     2.076 f  reset_debounce_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.255    reset_debounce_inst/counter_reg__0[0]
    SLICE_X3Y172         LUT1 (Prop_lut1_I0_O)        0.045     2.300 r  reset_debounce_inst/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.300    reset_debounce_inst/p_0_in[0]
    SLICE_X3Y172         FDRE                                         r  reset_debounce_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    reset_debounce_inst/CLK
    SLICE_X3Y172         FDRE                                         r  reset_debounce_inst/counter_reg[0]/C
                         clock pessimism             -0.552     1.935    
    SLICE_X3Y172         FDRE (Hold_fdre_C_D)         0.091     2.026    reset_debounce_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 reset_debounce_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset_debounce_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst/CLK
    SLICE_X3Y172         FDRE                                         r  reset_debounce_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDRE (Prop_fdre_C_Q)         0.141     2.076 r  reset_debounce_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.257    reset_debounce_inst/counter_reg__0[0]
    SLICE_X3Y172         LUT3 (Prop_lut3_I0_O)        0.045     2.302 r  reset_debounce_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.302    reset_debounce_inst/p_0_in[2]
    SLICE_X3Y172         FDRE                                         r  reset_debounce_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    reset_debounce_inst/CLK
    SLICE_X3Y172         FDRE                                         r  reset_debounce_inst/counter_reg[2]/C
                         clock pessimism             -0.552     1.935    
    SLICE_X3Y172         FDRE (Hold_fdre_C_D)         0.092     2.027    reset_debounce_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         new_clk
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   new_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y171     counter_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y171     counter_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y171     counter_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y171     counter_inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y172     incrementer_inst/FF_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y171     incrementer_inst/FF_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y172     incrementer_inst/button_presses_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y172     incrementer_inst/button_presses_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y171     counter_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y171     counter_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y171     counter_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y171     counter_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y171     incrementer_inst/FF_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y171     reset_debounce_inst/FF_wire_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y171     reset_debounce_inst/button_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y171     reset_debounce_inst_2/FF_wire_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y171     reset_debounce_inst_2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y171     reset_debounce_inst_2/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y171     counter_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y171     counter_inst/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y171     counter_inst/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y171     counter_inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y172     incrementer_inst/FF_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y171     incrementer_inst/FF_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y172     incrementer_inst/button_presses_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y172     incrementer_inst/button_presses_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y172     incrementer_inst/button_presses_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y172     incrementer_inst/button_presses_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      198.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.226ns  (required time - arrival time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.518ns (42.883%)  route 0.690ns (57.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.690     7.706    counter_inst/AR[0]
    SLICE_X0Y171         FDCE                                         f  counter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    counter_inst/CLK
    SLICE_X0Y171         FDCE                                         r  counter_inst/counter_reg[0]/C
                         clock pessimism              0.336   206.475    
                         clock uncertainty           -0.138   206.337    
    SLICE_X0Y171         FDCE (Recov_fdce_C_CLR)     -0.405   205.932    counter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.932    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                198.226    

Slack (MET) :             198.226ns  (required time - arrival time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.518ns (42.883%)  route 0.690ns (57.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.690     7.706    counter_inst/AR[0]
    SLICE_X0Y171         FDCE                                         f  counter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    counter_inst/CLK
    SLICE_X0Y171         FDCE                                         r  counter_inst/counter_reg[1]/C
                         clock pessimism              0.336   206.475    
                         clock uncertainty           -0.138   206.337    
    SLICE_X0Y171         FDCE (Recov_fdce_C_CLR)     -0.405   205.932    counter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.932    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                198.226    

Slack (MET) :             198.226ns  (required time - arrival time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.518ns (42.883%)  route 0.690ns (57.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.690     7.706    counter_inst/AR[0]
    SLICE_X0Y171         FDCE                                         f  counter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    counter_inst/CLK
    SLICE_X0Y171         FDCE                                         r  counter_inst/counter_reg[2]/C
                         clock pessimism              0.336   206.475    
                         clock uncertainty           -0.138   206.337    
    SLICE_X0Y171         FDCE (Recov_fdce_C_CLR)     -0.405   205.932    counter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.932    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                198.226    

Slack (MET) :             198.226ns  (required time - arrival time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.518ns (42.883%)  route 0.690ns (57.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.690     7.706    counter_inst/AR[0]
    SLICE_X0Y171         FDCE                                         f  counter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    counter_inst/CLK
    SLICE_X0Y171         FDCE                                         r  counter_inst/counter_reg[3]/C
                         clock pessimism              0.336   206.475    
                         clock uncertainty           -0.138   206.337    
    SLICE_X0Y171         FDCE (Recov_fdce_C_CLR)     -0.405   205.932    counter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.932    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                198.226    

Slack (MET) :             198.239ns  (required time - arrival time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[0]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.518ns (43.417%)  route 0.675ns (56.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 206.136 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.675     7.691    incrementer_inst/AR[0]
    SLICE_X0Y172         FDCE                                         f  incrementer_inst/button_presses_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.750   206.136    incrementer_inst/CLK
    SLICE_X0Y172         FDCE                                         r  incrementer_inst/button_presses_reg[0]/C
                         clock pessimism              0.336   206.473    
                         clock uncertainty           -0.138   206.335    
    SLICE_X0Y172         FDCE (Recov_fdce_C_CLR)     -0.405   205.930    incrementer_inst/button_presses_reg[0]
  -------------------------------------------------------------------
                         required time                        205.930    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                198.239    

Slack (MET) :             198.239ns  (required time - arrival time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[1]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.518ns (43.417%)  route 0.675ns (56.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 206.136 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.675     7.691    incrementer_inst/AR[0]
    SLICE_X0Y172         FDCE                                         f  incrementer_inst/button_presses_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.750   206.136    incrementer_inst/CLK
    SLICE_X0Y172         FDCE                                         r  incrementer_inst/button_presses_reg[1]/C
                         clock pessimism              0.336   206.473    
                         clock uncertainty           -0.138   206.335    
    SLICE_X0Y172         FDCE (Recov_fdce_C_CLR)     -0.405   205.930    incrementer_inst/button_presses_reg[1]
  -------------------------------------------------------------------
                         required time                        205.930    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                198.239    

Slack (MET) :             198.239ns  (required time - arrival time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[2]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.518ns (43.417%)  route 0.675ns (56.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 206.136 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.675     7.691    incrementer_inst/AR[0]
    SLICE_X0Y172         FDCE                                         f  incrementer_inst/button_presses_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.750   206.136    incrementer_inst/CLK
    SLICE_X0Y172         FDCE                                         r  incrementer_inst/button_presses_reg[2]/C
                         clock pessimism              0.336   206.473    
                         clock uncertainty           -0.138   206.335    
    SLICE_X0Y172         FDCE (Recov_fdce_C_CLR)     -0.405   205.930    incrementer_inst/button_presses_reg[2]
  -------------------------------------------------------------------
                         required time                        205.930    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                198.239    

Slack (MET) :             198.243ns  (required time - arrival time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[3]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.518ns (43.576%)  route 0.671ns (56.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 206.136 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.671     7.686    incrementer_inst/AR[0]
    SLICE_X1Y172         FDCE                                         f  incrementer_inst/button_presses_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.750   206.136    incrementer_inst/CLK
    SLICE_X1Y172         FDCE                                         r  incrementer_inst/button_presses_reg[3]/C
                         clock pessimism              0.336   206.473    
                         clock uncertainty           -0.138   206.335    
    SLICE_X1Y172         FDCE (Recov_fdce_C_CLR)     -0.405   205.930    incrementer_inst/button_presses_reg[3]
  -------------------------------------------------------------------
                         required time                        205.930    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                198.243    

Slack (MET) :             198.243ns  (required time - arrival time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[4]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.518ns (43.576%)  route 0.671ns (56.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 206.136 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.671     7.686    incrementer_inst/AR[0]
    SLICE_X1Y172         FDCE                                         f  incrementer_inst/button_presses_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.750   206.136    incrementer_inst/CLK
    SLICE_X1Y172         FDCE                                         r  incrementer_inst/button_presses_reg[4]/C
                         clock pessimism              0.336   206.473    
                         clock uncertainty           -0.138   206.335    
    SLICE_X1Y172         FDCE (Recov_fdce_C_CLR)     -0.405   205.930    incrementer_inst/button_presses_reg[4]
  -------------------------------------------------------------------
                         required time                        205.930    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                198.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.103%)  route 0.245ns (59.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.245     2.344    counter_inst/AR[0]
    SLICE_X0Y171         FDCE                                         f  counter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    counter_inst/CLK
    SLICE_X0Y171         FDCE                                         r  counter_inst/counter_reg[0]/C
                         clock pessimism             -0.539     1.949    
    SLICE_X0Y171         FDCE (Remov_fdce_C_CLR)     -0.092     1.857    counter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.103%)  route 0.245ns (59.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.245     2.344    counter_inst/AR[0]
    SLICE_X0Y171         FDCE                                         f  counter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    counter_inst/CLK
    SLICE_X0Y171         FDCE                                         r  counter_inst/counter_reg[1]/C
                         clock pessimism             -0.539     1.949    
    SLICE_X0Y171         FDCE (Remov_fdce_C_CLR)     -0.092     1.857    counter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.103%)  route 0.245ns (59.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.245     2.344    counter_inst/AR[0]
    SLICE_X0Y171         FDCE                                         f  counter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    counter_inst/CLK
    SLICE_X0Y171         FDCE                                         r  counter_inst/counter_reg[2]/C
                         clock pessimism             -0.539     1.949    
    SLICE_X0Y171         FDCE (Remov_fdce_C_CLR)     -0.092     1.857    counter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.103%)  route 0.245ns (59.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.245     2.344    counter_inst/AR[0]
    SLICE_X0Y171         FDCE                                         f  counter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    counter_inst/CLK
    SLICE_X0Y171         FDCE                                         r  counter_inst/counter_reg[3]/C
                         clock pessimism             -0.539     1.949    
    SLICE_X0Y171         FDCE (Remov_fdce_C_CLR)     -0.092     1.857    counter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[3]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.261%)  route 0.254ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.254     2.353    incrementer_inst/AR[0]
    SLICE_X1Y172         FDCE                                         f  incrementer_inst/button_presses_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    incrementer_inst/CLK
    SLICE_X1Y172         FDCE                                         r  incrementer_inst/button_presses_reg[3]/C
                         clock pessimism             -0.539     1.948    
    SLICE_X1Y172         FDCE (Remov_fdce_C_CLR)     -0.092     1.856    incrementer_inst/button_presses_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[4]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.261%)  route 0.254ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.254     2.353    incrementer_inst/AR[0]
    SLICE_X1Y172         FDCE                                         f  incrementer_inst/button_presses_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    incrementer_inst/CLK
    SLICE_X1Y172         FDCE                                         r  incrementer_inst/button_presses_reg[4]/C
                         clock pessimism             -0.539     1.948    
    SLICE_X1Y172         FDCE (Remov_fdce_C_CLR)     -0.092     1.856    incrementer_inst/button_presses_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[0]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.856%)  route 0.258ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.258     2.357    incrementer_inst/AR[0]
    SLICE_X0Y172         FDCE                                         f  incrementer_inst/button_presses_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    incrementer_inst/CLK
    SLICE_X0Y172         FDCE                                         r  incrementer_inst/button_presses_reg[0]/C
                         clock pessimism             -0.539     1.948    
    SLICE_X0Y172         FDCE (Remov_fdce_C_CLR)     -0.092     1.856    incrementer_inst/button_presses_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[1]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.856%)  route 0.258ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.258     2.357    incrementer_inst/AR[0]
    SLICE_X0Y172         FDCE                                         f  incrementer_inst/button_presses_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    incrementer_inst/CLK
    SLICE_X0Y172         FDCE                                         r  incrementer_inst/button_presses_reg[1]/C
                         clock pessimism             -0.539     1.948    
    SLICE_X0Y172         FDCE (Remov_fdce_C_CLR)     -0.092     1.856    incrementer_inst/button_presses_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 reset_debounce_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementer_inst/button_presses_reg[2]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.856%)  route 0.258ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    reset_debounce_inst/CLK
    SLICE_X2Y171         FDRE                                         r  reset_debounce_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  reset_debounce_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.258     2.357    incrementer_inst/AR[0]
    SLICE_X0Y172         FDCE                                         f  incrementer_inst/button_presses_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    incrementer_inst/CLK
    SLICE_X0Y172         FDCE                                         r  incrementer_inst/button_presses_reg[2]/C
                         clock pessimism             -0.539     1.948    
    SLICE_X0Y172         FDCE (Remov_fdce_C_CLR)     -0.092     1.856    incrementer_inst/button_presses_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.501    





