  logic [3:0] _000_;
  logic [3:0] _000__T ;
  logic [3:0] _000__R ;
  logic [13:0] _000__S ;
  logic [3:0] _001_;
  logic [3:0] _001__T ;
  logic [3:0] _001__R ;
  logic [13:0] _001__S ;
  logic [3:0] _002_;
  logic [3:0] _002__T ;
  logic [3:0] _002__R ;
  logic [13:0] _002__S ;
  logic [3:0] _003_;
  logic [3:0] _003__T ;
  logic [3:0] _003__R ;
  logic [13:0] _003__S ;
  logic [3:0] _004_;
  logic [3:0] _004__T ;
  logic [3:0] _004__R ;
  logic [13:0] _004__S ;
  logic [3:0] _005_;
  logic [3:0] _005__T ;
  logic [3:0] _005__R ;
  logic [13:0] _005__S ;
  logic [3:0] _006_;
  logic [3:0] _006__T ;
  logic [3:0] _006__R ;
  logic [13:0] _006__S ;
  logic [3:0] _007_;
  logic [3:0] _007__T ;
  logic [3:0] _007__R ;
  logic [13:0] _007__S ;
  logic [3:0] _008_;
  logic [3:0] _008__T ;
  logic [3:0] _008__R ;
  logic [13:0] _008__S ;
  logic [3:0] _009_;
  logic [3:0] _009__T ;
  logic [3:0] _009__R ;
  logic [13:0] _009__S ;
  logic [3:0] _010_;
  logic [3:0] _010__T ;
  logic [3:0] _010__R ;
  logic [13:0] _010__S ;
  logic [3:0] _011_;
  logic [3:0] _011__T ;
  logic [3:0] _011__R ;
  logic [13:0] _011__S ;
  logic [3:0] _012_;
  logic [3:0] _012__T ;
  logic [3:0] _012__R ;
  logic [13:0] _012__S ;
  logic [3:0] _013_;
  logic [3:0] _013__T ;
  logic [3:0] _013__R ;
  logic [13:0] _013__S ;
  logic [3:0] _014_;
  logic [3:0] _014__T ;
  logic [3:0] _014__R ;
  logic [13:0] _014__S ;
  logic [3:0] _015_;
  logic [3:0] _015__T ;
  logic [3:0] _015__R ;
  logic [13:0] _015__S ;
  logic [3:0] _016_;
  logic [3:0] _016__T ;
  logic [3:0] _016__R ;
  logic [13:0] _016__S ;
  logic [3:0] _017_;
  logic [3:0] _017__T ;
  logic [3:0] _017__R ;
  logic [13:0] _017__S ;
  logic [3:0] _018_;
  logic [3:0] _018__T ;
  logic [3:0] _018__R ;
  logic [13:0] _018__S ;
  logic [3:0] _019_;
  logic [3:0] _019__T ;
  logic [3:0] _019__R ;
  logic [13:0] _019__S ;
  logic [3:0] _020_;
  logic [3:0] _020__T ;
  logic [3:0] _020__R ;
  logic [13:0] _020__S ;
  logic [3:0] _021_;
  logic [3:0] _021__T ;
  logic [3:0] _021__R ;
  logic [13:0] _021__S ;
  logic [3:0] _022_;
  logic [3:0] _022__T ;
  logic [3:0] _022__R ;
  logic [13:0] _022__S ;
  logic [3:0] _023_;
  logic [3:0] _023__T ;
  logic [3:0] _023__R ;
  logic [13:0] _023__S ;
  logic [3:0] _024_;
  logic [3:0] _024__T ;
  logic [3:0] _024__R ;
  logic [13:0] _024__S ;
  logic [3:0] _025_;
  logic [3:0] _025__T ;
  logic [3:0] _025__R ;
  logic [13:0] _025__S ;
  logic [3:0] _026_;
  logic [3:0] _026__T ;
  logic [3:0] _026__R ;
  logic [13:0] _026__S ;
  logic [3:0] _027_;
  logic [3:0] _027__T ;
  logic [3:0] _027__R ;
  logic [13:0] _027__S ;
  logic [3:0] _028_;
  logic [3:0] _028__T ;
  logic [3:0] _028__R ;
  logic [13:0] _028__S ;
  logic [3:0] _029_;
  logic [3:0] _029__T ;
  logic [3:0] _029__R ;
  logic [13:0] _029__S ;
  logic [3:0] _030_;
  logic [3:0] _030__T ;
  logic [3:0] _030__R ;
  logic [13:0] _030__S ;
  logic [3:0] _031_;
  logic [3:0] _031__T ;
  logic [3:0] _031__R ;
  logic [13:0] _031__S ;
  logic [3:0] _032_;
  logic [3:0] _032__T ;
  logic [3:0] _032__R ;
  logic [13:0] _032__S ;
  logic [3:0] _033_;
  logic [3:0] _033__T ;
  logic [3:0] _033__R ;
  logic [13:0] _033__S ;
  logic _034_;
  logic _034__T ;
  logic _034__R ;
  logic [13:0] _034__S ;
  logic [3:0] _035_;
  logic [3:0] _035__T ;
  logic [3:0] _035__R ;
  logic [13:0] _035__S ;
  logic _036_;
  logic _036__T ;
  logic _036__R ;
  logic [13:0] _036__S ;
  logic [3:0] _037_;
  logic [3:0] _037__T ;
  logic [3:0] _037__R ;
  logic [13:0] _037__S ;
  logic [3:0] _038_;
  logic [3:0] _038__T ;
  logic [3:0] _038__R ;
  logic [13:0] _038__S ;
  logic [3:0] _039_;
  logic [3:0] _039__T ;
  logic [3:0] _039__R ;
  logic [13:0] _039__S ;
  logic [3:0] _040_;
  logic [3:0] _040__T ;
  logic [3:0] _040__R ;
  logic [13:0] _040__S ;
  logic [3:0] _041_;
  logic [3:0] _041__T ;
  logic [3:0] _041__R ;
  logic [13:0] _041__S ;
  logic [3:0] _042_;
  logic [3:0] _042__T ;
  logic [3:0] _042__R ;
  logic [13:0] _042__S ;
  logic [3:0] _043_;
  logic [3:0] _043__T ;
  logic [3:0] _043__R ;
  logic [13:0] _043__S ;
  logic [3:0] _044_;
  logic [3:0] _044__T ;
  logic [3:0] _044__R ;
  logic [13:0] _044__S ;
  logic [3:0] _045_;
  logic [3:0] _045__T ;
  logic [3:0] _045__R ;
  logic [13:0] _045__S ;
  logic [3:0] _046_;
  logic [3:0] _046__T ;
  logic [3:0] _046__R ;
  logic [13:0] _046__S ;
  logic [3:0] _047_;
  logic [3:0] _047__T ;
  logic [3:0] _047__R ;
  logic [13:0] _047__S ;
  logic [3:0] _048_;
  logic [3:0] _048__T ;
  logic [3:0] _048__R ;
  logic [13:0] _048__S ;
  logic [3:0] _049_;
  logic [3:0] _049__T ;
  logic [3:0] _049__R ;
  logic [13:0] _049__S ;
  logic [3:0] _050_;
  logic [3:0] _050__T ;
  logic [3:0] _050__R ;
  logic [13:0] _050__S ;
  logic [3:0] _051_;
  logic [3:0] _051__T ;
  logic [3:0] _051__R ;
  logic [13:0] _051__S ;
  logic [3:0] _052_;
  logic [3:0] _052__T ;
  logic [3:0] _052__R ;
  logic [13:0] _052__S ;
  logic [3:0] _053_;
  logic [3:0] _053__T ;
  logic [3:0] _053__R ;
  logic [13:0] _053__S ;
  logic [3:0] _054_;
  logic [3:0] _054__T ;
  logic [3:0] _054__R ;
  logic [13:0] _054__S ;
  logic [3:0] _055_;
  logic [3:0] _055__T ;
  logic [3:0] _055__R ;
  logic [13:0] _055__S ;
  logic [3:0] _056_;
  logic [3:0] _056__T ;
  logic [3:0] _056__R ;
  logic [13:0] _056__S ;
  logic [3:0] _057_;
  logic [3:0] _057__T ;
  logic [3:0] _057__R ;
  logic [13:0] _057__S ;
  logic [3:0] _058_;
  logic [3:0] _058__T ;
  logic [3:0] _058__R ;
  logic [13:0] _058__S ;
  logic [3:0] _059_;
  logic [3:0] _059__T ;
  logic [3:0] _059__R ;
  logic [13:0] _059__S ;
  logic [3:0] _060_;
  logic [3:0] _060__T ;
  logic [3:0] _060__R ;
  logic [13:0] _060__S ;
  logic [3:0] _061_;
  logic [3:0] _061__T ;
  logic [3:0] _061__R ;
  logic [13:0] _061__S ;
  logic _062_;
  logic _062__T ;
  logic _062__R ;
  logic [13:0] _062__S ;
  logic _063_;
  logic _063__T ;
  logic _063__R ;
  logic [13:0] _063__S ;
  logic _064_;
  logic _064__T ;
  logic _064__R ;
  logic [13:0] _064__S ;
  logic _065_;
  logic _065__T ;
  logic _065__R ;
  logic [13:0] _065__S ;
  logic _066_;
  logic _066__T ;
  logic _066__R ;
  logic [13:0] _066__S ;
  logic _067_;
  logic _067__T ;
  logic _067__R ;
  logic [13:0] _067__S ;
  logic _068_;
  logic _068__T ;
  logic _068__R ;
  logic [13:0] _068__S ;
  logic _069_;
  logic _069__T ;
  logic _069__R ;
  logic [13:0] _069__S ;
  logic _070_;
  logic _070__T ;
  logic _070__R ;
  logic [13:0] _070__S ;
  logic _071_;
  logic _071__T ;
  logic _071__R ;
  logic [13:0] _071__S ;
  logic _072_;
  logic _072__T ;
  logic _072__R ;
  logic [13:0] _072__S ;
  logic _073_;
  logic _073__T ;
  logic _073__R ;
  logic [13:0] _073__S ;
  logic _074_;
  logic _074__T ;
  logic _074__R ;
  logic [13:0] _074__S ;
  logic _075_;
  logic _075__T ;
  logic _075__R ;
  logic [13:0] _075__S ;
  logic _076_;
  logic _076__T ;
  logic _076__R ;
  logic [13:0] _076__S ;
  logic _077_;
  logic _077__T ;
  logic _077__R ;
  logic [13:0] _077__S ;
  logic _078_;
  logic _078__T ;
  logic _078__R ;
  logic [13:0] _078__S ;
  logic _079_;
  logic _079__T ;
  logic _079__R ;
  logic [13:0] _079__S ;
  logic _080_;
  logic _080__T ;
  logic _080__R ;
  logic [13:0] _080__S ;
  logic _081_;
  logic _081__T ;
  logic _081__R ;
  logic [13:0] _081__S ;
  logic _082_;
  logic _082__T ;
  logic _082__R ;
  logic [13:0] _082__S ;
  logic _083_;
  logic _083__T ;
  logic _083__R ;
  logic [13:0] _083__S ;
  logic _084_;
  logic _084__T ;
  logic _084__R ;
  logic [13:0] _084__S ;
  logic _085_;
  logic _085__T ;
  logic _085__R ;
  logic [13:0] _085__S ;
  logic _086_;
  logic _086__T ;
  logic _086__R ;
  logic [13:0] _086__S ;
  logic _087_;
  logic _087__T ;
  logic _087__R ;
  logic [13:0] _087__S ;
  logic _088_;
  logic _088__T ;
  logic _088__R ;
  logic [13:0] _088__S ;
  logic _089_;
  logic _089__T ;
  logic _089__R ;
  logic [13:0] _089__S ;
  logic _090_;
  logic _090__T ;
  logic _090__R ;
  logic [13:0] _090__S ;
  logic _091_;
  logic _091__T ;
  logic _091__R ;
  logic [13:0] _091__S ;
  input [63:0] a;
  input [63:0] a_T ;
  output [63:0] a_R ;
  input [13:0] a_S ;
  output [3:0] index;
  logic [3:0] index ;
  output [3:0] index_T ;
  logic [3:0] index_T ;
  logic [3:0] index_R ;
  logic [13:0] index_S ;
  input [3:0] index_R0 ;
  output [13:0] index_S ;
  input min_max;
  input min_max_T ;
  output min_max_R ;
  input [13:0] min_max_S ;
  input tc;
  input tc_T ;
  output tc_R ;
  input [13:0] tc_S ;
  logic tc_NC;
  logic tc_NC_T ;
  logic tc_NC_R ;
  logic [13:0] tc_NC_S ;
  output [3:0] value;
  logic [3:0] value ;
  output [3:0] value_T ;
  logic [3:0] value_T ;
  logic [3:0] value_R ;
  logic [13:0] value_S ;
  input [3:0] value_R0 ;
  output [13:0] value_S ;
  assign _062_ = a[3:0] >= 1'b0;
  assign _062__S = 0 ;
  logic [63:0] a_R0 ;
  assign _062__T = | a_T [3:0] ;
  assign a_R0 [3:0] = { 4{ _062__R }} ;
  assign _034_ = a[7:4] >= _032_;
  assign _034__S = 0 ;
  logic [3:0] _032__R0 ;
  assign _034__T = (| a_T [7:4] ) | (|_032__T ) ;
  assign a_R0 [7:4] = { 4{ _034__R }} ;
  assign _032__R0 = { 4{ _034__R }} ;
  assign _063_ = a[11:8] >= _035_;
  assign _063__S = 0 ;
  logic [3:0] _035__R0 ;
  assign _063__T = (| a_T [11:8] ) | (|_035__T ) ;
  assign a_R0 [11:8] = { 4{ _063__R }} ;
  assign _035__R0 = { 4{ _063__R }} ;
  assign _064_ = a[15:12] >= _039_;
  assign _064__S = 0 ;
  logic [3:0] _039__R0 ;
  assign _064__T = (| a_T [15:12] ) | (|_039__T ) ;
  assign a_R0 [15:12] = { 4{ _064__R }} ;
  assign _039__R0 = { 4{ _064__R }} ;
  assign _065_ = a[19:16] >= _043_;
  assign _065__S = 0 ;
  logic [3:0] _043__R0 ;
  assign _065__T = (| a_T [19:16] ) | (|_043__T ) ;
  assign a_R0 [19:16] = { 4{ _065__R }} ;
  assign _043__R0 = { 4{ _065__R }} ;
  assign _066_ = a[23:20] >= _047_;
  assign _066__S = 0 ;
  logic [3:0] _047__R0 ;
  assign _066__T = (| a_T [23:20] ) | (|_047__T ) ;
  assign a_R0 [23:20] = { 4{ _066__R }} ;
  assign _047__R0 = { 4{ _066__R }} ;
  assign _070_ = a[39:36] >= _001_;
  assign _070__S = 0 ;
  logic [3:0] _001__R0 ;
  assign _070__T = (| a_T [39:36] ) | (|_001__T ) ;
  assign a_R0 [39:36] = { 4{ _070__R }} ;
  assign _001__R0 = { 4{ _070__R }} ;
  assign _071_ = a[43:40] >= _005_;
  assign _071__S = 0 ;
  logic [3:0] _005__R0 ;
  assign _071__T = (| a_T [43:40] ) | (|_005__T ) ;
  assign a_R0 [43:40] = { 4{ _071__R }} ;
  assign _005__R0 = { 4{ _071__R }} ;
  assign _067_ = a[27:24] >= _051_;
  assign _067__S = 0 ;
  logic [3:0] _051__R0 ;
  assign _067__T = (| a_T [27:24] ) | (|_051__T ) ;
  assign a_R0 [27:24] = { 4{ _067__R }} ;
  assign _051__R0 = { 4{ _067__R }} ;
  assign _068_ = a[31:28] >= _055_;
  assign _068__S = 0 ;
  logic [3:0] _055__R0 ;
  assign _068__T = (| a_T [31:28] ) | (|_055__T ) ;
  assign a_R0 [31:28] = { 4{ _068__R }} ;
  assign _055__R0 = { 4{ _068__R }} ;
  assign _069_ = a[35:32] >= _059_;
  assign _069__S = 0 ;
  logic [3:0] _059__R0 ;
  assign _069__T = (| a_T [35:32] ) | (|_059__T ) ;
  assign a_R0 [35:32] = { 4{ _069__R }} ;
  assign _059__R0 = { 4{ _069__R }} ;
  assign _072_ = a[47:44] >= _009_;
  assign _072__S = 0 ;
  logic [3:0] _009__R0 ;
  assign _072__T = (| a_T [47:44] ) | (|_009__T ) ;
  assign a_R0 [47:44] = { 4{ _072__R }} ;
  assign _009__R0 = { 4{ _072__R }} ;
  assign _073_ = a[51:48] >= _013_;
  assign _073__S = 0 ;
  logic [3:0] _013__R0 ;
  assign _073__T = (| a_T [51:48] ) | (|_013__T ) ;
  assign a_R0 [51:48] = { 4{ _073__R }} ;
  assign _013__R0 = { 4{ _073__R }} ;
  assign _074_ = a[55:52] >= _017_;
  assign _074__S = 0 ;
  logic [3:0] _017__R0 ;
  assign _074__T = (| a_T [55:52] ) | (|_017__T ) ;
  assign a_R0 [55:52] = { 4{ _074__R }} ;
  assign _017__R0 = { 4{ _074__R }} ;
  assign _075_ = a[59:56] >= _021_;
  assign _075__S = 0 ;
  logic [3:0] _021__R0 ;
  assign _075__T = (| a_T [59:56] ) | (|_021__T ) ;
  assign a_R0 [59:56] = { 4{ _075__R }} ;
  assign _021__R0 = { 4{ _075__R }} ;
  assign _076_ = a[63:60] >= _025_;
  assign _076__S = 0 ;
  logic [3:0] _025__R0 ;
  assign _076__T = (| a_T [63:60] ) | (|_025__T ) ;
  assign a_R0 [63:60] = { 4{ _076__R }} ;
  assign _025__R0 = { 4{ _076__R }} ;
  assign _077_ = a[3:0] < 4'b1111;
  assign _077__S = 0 ;
  logic [63:0] a_R1 ;
  assign _077__T = | a_T [3:0] ;
  assign a_R1 [3:0] = { 4{ _077__R }} ;
  assign _080_ = a[19:16] < _045_;
  assign _080__S = 0 ;
  logic [3:0] _045__R0 ;
  assign _080__T = (| a_T [19:16] ) | (|_045__T ) ;
  assign a_R1 [19:16] = { 4{ _080__R }} ;
  assign _045__R0 = { 4{ _080__R }} ;
  assign _084_ = a[35:32] < _061_;
  assign _084__S = 0 ;
  logic [3:0] _061__R0 ;
  assign _084__T = (| a_T [35:32] ) | (|_061__T ) ;
  assign a_R1 [35:32] = { 4{ _084__R }} ;
  assign _061__R0 = { 4{ _084__R }} ;
  assign _085_ = a[39:36] < _003_;
  assign _085__S = 0 ;
  logic [3:0] _003__R0 ;
  assign _085__T = (| a_T [39:36] ) | (|_003__T ) ;
  assign a_R1 [39:36] = { 4{ _085__R }} ;
  assign _003__R0 = { 4{ _085__R }} ;
  assign _089_ = a[55:52] < _019_;
  assign _089__S = 0 ;
  logic [3:0] _019__R0 ;
  assign _089__T = (| a_T [55:52] ) | (|_019__T ) ;
  assign a_R1 [55:52] = { 4{ _089__R }} ;
  assign _019__R0 = { 4{ _089__R }} ;
  assign _090_ = a[59:56] < _023_;
  assign _090__S = 0 ;
  logic [3:0] _023__R0 ;
  assign _090__T = (| a_T [59:56] ) | (|_023__T ) ;
  assign a_R1 [59:56] = { 4{ _090__R }} ;
  assign _023__R0 = { 4{ _090__R }} ;
  assign _036_ = a[7:4] < _033_;
  assign _036__S = 0 ;
  logic [3:0] _033__R0 ;
  assign _036__T = (| a_T [7:4] ) | (|_033__T ) ;
  assign a_R1 [7:4] = { 4{ _036__R }} ;
  assign _033__R0 = { 4{ _036__R }} ;
  assign _078_ = a[11:8] < _037_;
  assign _078__S = 0 ;
  logic [3:0] _037__R0 ;
  assign _078__T = (| a_T [11:8] ) | (|_037__T ) ;
  assign a_R1 [11:8] = { 4{ _078__R }} ;
  assign _037__R0 = { 4{ _078__R }} ;
  assign _079_ = a[15:12] < _041_;
  assign _079__S = 0 ;
  logic [3:0] _041__R0 ;
  assign _079__T = (| a_T [15:12] ) | (|_041__T ) ;
  assign a_R1 [15:12] = { 4{ _079__R }} ;
  assign _041__R0 = { 4{ _079__R }} ;
  assign _081_ = a[23:20] < _049_;
  assign _081__S = 0 ;
  logic [3:0] _049__R0 ;
  assign _081__T = (| a_T [23:20] ) | (|_049__T ) ;
  assign a_R1 [23:20] = { 4{ _081__R }} ;
  assign _049__R0 = { 4{ _081__R }} ;
  assign _082_ = a[27:24] < _053_;
  assign _082__S = 0 ;
  logic [3:0] _053__R0 ;
  assign _082__T = (| a_T [27:24] ) | (|_053__T ) ;
  assign a_R1 [27:24] = { 4{ _082__R }} ;
  assign _053__R0 = { 4{ _082__R }} ;
  assign _083_ = a[31:28] < _057_;
  assign _083__S = 0 ;
  logic [3:0] _057__R0 ;
  assign _083__T = (| a_T [31:28] ) | (|_057__T ) ;
  assign a_R1 [31:28] = { 4{ _083__R }} ;
  assign _057__R0 = { 4{ _083__R }} ;
  assign _086_ = a[43:40] < _007_;
  assign _086__S = 0 ;
  logic [3:0] _007__R0 ;
  assign _086__T = (| a_T [43:40] ) | (|_007__T ) ;
  assign a_R1 [43:40] = { 4{ _086__R }} ;
  assign _007__R0 = { 4{ _086__R }} ;
  assign _087_ = a[47:44] < _011_;
  assign _087__S = 0 ;
  logic [3:0] _011__R0 ;
  assign _087__T = (| a_T [47:44] ) | (|_011__T ) ;
  assign a_R1 [47:44] = { 4{ _087__R }} ;
  assign _011__R0 = { 4{ _087__R }} ;
  assign _088_ = a[51:48] < _015_;
  assign _088__S = 0 ;
  logic [3:0] _015__R0 ;
  assign _088__T = (| a_T [51:48] ) | (|_015__T ) ;
  assign a_R1 [51:48] = { 4{ _088__R }} ;
  assign _015__R0 = { 4{ _088__R }} ;
  assign _091_ = a[63:60] < _027_;
  assign _091__S = 0 ;
  logic [3:0] _027__R0 ;
  assign _091__T = (| a_T [63:60] ) | (|_027__T ) ;
  assign a_R1 [63:60] = { 4{ _091__R }} ;
  assign _027__R0 = { 4{ _091__R }} ;
  assign _028_ = _076_ ? 4'b1111 : _024_;
  logic [0:0] _076__R0 ;
  assign _076__R0 = ( | _028__R ) && 4'b1111 != _024_ ;
  logic [3:0] _024__R0 ;
  assign _024__R0 = { 4{ !_076_ }} & ( _028__R );
  assign _028__T = _076_ ? { 4{ | _076__T  }} : ( { 4{ | _076__T  }} | _024__T );
  assign _028__S = _076_ ? 0 : _024__S ;
  assign _024_ = _075_ ? 4'b1110 : _020_;
  logic [0:0] _075__R0 ;
  assign _075__R0 = ( | _024__R ) && 4'b1110 != _020_ ;
  logic [3:0] _020__R0 ;
  assign _020__R0 = { 4{ !_075_ }} & ( _024__R );
  assign _024__T = _075_ ? { 4{ | _075__T  }} : ( { 4{ | _075__T  }} | _020__T );
  assign _024__S = _075_ ? 0 : _020__S ;
  assign _020_ = _074_ ? 4'b1101 : _016_;
  logic [0:0] _074__R0 ;
  assign _074__R0 = ( | _020__R ) && 4'b1101 != _016_ ;
  logic [3:0] _016__R0 ;
  assign _016__R0 = { 4{ !_074_ }} & ( _020__R );
  assign _020__T = _074_ ? { 4{ | _074__T  }} : ( { 4{ | _074__T  }} | _016__T );
  assign _020__S = _074_ ? 0 : _016__S ;
  assign _016_ = _073_ ? 4'b1100 : _012_;
  logic [0:0] _073__R0 ;
  assign _073__R0 = ( | _016__R ) && 4'b1100 != _012_ ;
  logic [3:0] _012__R0 ;
  assign _012__R0 = { 4{ !_073_ }} & ( _016__R );
  assign _016__T = _073_ ? { 4{ | _073__T  }} : ( { 4{ | _073__T  }} | _012__T );
  assign _016__S = _073_ ? 0 : _012__S ;
  assign _012_ = _072_ ? 4'b1011 : _008_;
  logic [0:0] _072__R0 ;
  assign _072__R0 = ( | _012__R ) && 4'b1011 != _008_ ;
  logic [3:0] _008__R0 ;
  assign _008__R0 = { 4{ !_072_ }} & ( _012__R );
  assign _012__T = _072_ ? { 4{ | _072__T  }} : ( { 4{ | _072__T  }} | _008__T );
  assign _012__S = _072_ ? 0 : _008__S ;
  assign _008_ = _071_ ? 4'b1010 : _004_;
  logic [0:0] _071__R0 ;
  assign _071__R0 = ( | _008__R ) && 4'b1010 != _004_ ;
  logic [3:0] _004__R0 ;
  assign _004__R0 = { 4{ !_071_ }} & ( _008__R );
  assign _008__T = _071_ ? { 4{ | _071__T  }} : ( { 4{ | _071__T  }} | _004__T );
  assign _008__S = _071_ ? 0 : _004__S ;
  assign _004_ = _070_ ? 4'b1001 : _000_;
  logic [0:0] _070__R0 ;
  assign _070__R0 = ( | _004__R ) && 4'b1001 != _000_ ;
  logic [3:0] _000__R0 ;
  assign _000__R0 = { 4{ !_070_ }} & ( _004__R );
  assign _004__T = _070_ ? { 4{ | _070__T  }} : ( { 4{ | _070__T  }} | _000__T );
  assign _004__S = _070_ ? 0 : _000__S ;
  assign _000_ = _069_ ? 4'b1000 : _058_;
  logic [0:0] _069__R0 ;
  assign _069__R0 = ( | _000__R ) && 4'b1000 != _058_ ;
  logic [3:0] _058__R0 ;
  assign _058__R0 = { 4{ !_069_ }} & ( _000__R );
  assign _000__T = _069_ ? { 4{ | _069__T  }} : ( { 4{ | _069__T  }} | _058__T );
  assign _000__S = _069_ ? 0 : _058__S ;
  assign _058_ = _068_ ? 4'b0111 : _054_;
  logic [0:0] _068__R0 ;
  assign _068__R0 = ( | _058__R ) && 4'b0111 != _054_ ;
  logic [3:0] _054__R0 ;
  assign _054__R0 = { 4{ !_068_ }} & ( _058__R );
  assign _058__T = _068_ ? { 4{ | _068__T  }} : ( { 4{ | _068__T  }} | _054__T );
  assign _058__S = _068_ ? 0 : _054__S ;
  assign _059_ = _068_ ? a[31:28] : _055_;
  logic [0:0] _068__R1 ;
  assign _068__R1 = ( | _059__R ) && a[31:28] != _055_ ;
  assign _059__T = _068_ ? ( { 4{ _068__T  }} | a_T [31:28] ) : ( { 4{ _068__T  }} | _055__T );
  assign _059__S = _068_ ? a_S : _055__S ;
  logic [63:0] a_R2 ;
  assign a_R2 [31:28] = { 4{ _068_ }} & ( _059__R );
  logic [3:0] _055__R1 ;
  assign _055__R1 = { 4{ !_068_ }} & ( _059__R );
  assign _054_ = _067_ ? 4'b0110 : _050_;
  logic [0:0] _067__R0 ;
  assign _067__R0 = ( | _054__R ) && 4'b0110 != _050_ ;
  logic [3:0] _050__R0 ;
  assign _050__R0 = { 4{ !_067_ }} & ( _054__R );
  assign _054__T = _067_ ? { 4{ | _067__T  }} : ( { 4{ | _067__T  }} | _050__T );
  assign _054__S = _067_ ? 0 : _050__S ;
  assign _055_ = _067_ ? a[27:24] : _051_;
  logic [0:0] _067__R1 ;
  assign _067__R1 = ( | _055__R ) && a[27:24] != _051_ ;
  assign _055__T = _067_ ? ( { 4{ _067__T  }} | a_T [27:24] ) : ( { 4{ _067__T  }} | _051__T );
  assign _055__S = _067_ ? a_S : _051__S ;
  assign a_R2 [27:24] = { 4{ _067_ }} & ( _055__R );
  logic [3:0] _051__R1 ;
  assign _051__R1 = { 4{ !_067_ }} & ( _055__R );
  assign _050_ = _066_ ? 4'b0101 : _046_;
  logic [0:0] _066__R0 ;
  assign _066__R0 = ( | _050__R ) && 4'b0101 != _046_ ;
  logic [3:0] _046__R0 ;
  assign _046__R0 = { 4{ !_066_ }} & ( _050__R );
  assign _050__T = _066_ ? { 4{ | _066__T  }} : ( { 4{ | _066__T  }} | _046__T );
  assign _050__S = _066_ ? 0 : _046__S ;
  assign _051_ = _066_ ? a[23:20] : _047_;
  logic [0:0] _066__R1 ;
  assign _066__R1 = ( | _051__R ) && a[23:20] != _047_ ;
  assign _051__T = _066_ ? ( { 4{ _066__T  }} | a_T [23:20] ) : ( { 4{ _066__T  }} | _047__T );
  assign _051__S = _066_ ? a_S : _047__S ;
  assign a_R2 [23:20] = { 4{ _066_ }} & ( _051__R );
  logic [3:0] _047__R1 ;
  assign _047__R1 = { 4{ !_066_ }} & ( _051__R );
  assign _046_ = _065_ ? 4'b0100 : _042_;
  logic [0:0] _065__R0 ;
  assign _065__R0 = ( | _046__R ) && 4'b0100 != _042_ ;
  logic [3:0] _042__R0 ;
  assign _042__R0 = { 4{ !_065_ }} & ( _046__R );
  assign _046__T = _065_ ? { 4{ | _065__T  }} : ( { 4{ | _065__T  }} | _042__T );
  assign _046__S = _065_ ? 0 : _042__S ;
  assign _047_ = _065_ ? a[19:16] : _043_;
  logic [0:0] _065__R1 ;
  assign _065__R1 = ( | _047__R ) && a[19:16] != _043_ ;
  assign _047__T = _065_ ? ( { 4{ _065__T  }} | a_T [19:16] ) : ( { 4{ _065__T  }} | _043__T );
  assign _047__S = _065_ ? a_S : _043__S ;
  assign a_R2 [19:16] = { 4{ _065_ }} & ( _047__R );
  logic [3:0] _043__R1 ;
  assign _043__R1 = { 4{ !_065_ }} & ( _047__R );
  assign _042_ = _064_ ? 4'b0011 : _038_;
  logic [0:0] _064__R0 ;
  assign _064__R0 = ( | _042__R ) && 4'b0011 != _038_ ;
  logic [3:0] _038__R0 ;
  assign _038__R0 = { 4{ !_064_ }} & ( _042__R );
  assign _042__T = _064_ ? { 4{ | _064__T  }} : ( { 4{ | _064__T  }} | _038__T );
  assign _042__S = _064_ ? 0 : _038__S ;
  assign _043_ = _064_ ? a[15:12] : _039_;
  logic [0:0] _064__R1 ;
  assign _064__R1 = ( | _043__R ) && a[15:12] != _039_ ;
  assign _043__T = _064_ ? ( { 4{ _064__T  }} | a_T [15:12] ) : ( { 4{ _064__T  }} | _039__T );
  assign _043__S = _064_ ? a_S : _039__S ;
  assign a_R2 [15:12] = { 4{ _064_ }} & ( _043__R );
  logic [3:0] _039__R1 ;
  assign _039__R1 = { 4{ !_064_ }} & ( _043__R );
  logic [3:0] fangyuan0;
  logic [3:0] fangyuan0_T ;
  logic [3:0] fangyuan0_R ;
  assign fangyuan0 = { 3'b000, _034_ };
  assign fangyuan0_T = {  3'h0 , _034__T  };
  logic [13:0] fangyuan0_S ;
  assign fangyuan0_S = 0 ;
  logic [0:0] _034__R0 ;
  assign _034__R0 = fangyuan0_R [0:0] ;
  assign _038_ = _063_ ? 4'b0010 : fangyuan0;
  logic [0:0] _063__R0 ;
  assign _063__R0 = ( | _038__R ) && 4'b0010 != fangyuan0 ;
  logic [3:0] fangyuan0_R0 ;
  assign fangyuan0_R0 = { 4{ !_063_ }} & ( _038__R );
  assign _038__T = _063_ ? { 4{ | _063__T  }} : ( { 4{ | _063__T  }} | fangyuan0_T );
  assign _038__S = _063_ ? 0 : fangyuan0_S ;
  assign _039_ = _063_ ? a[11:8] : _035_;
  logic [0:0] _063__R1 ;
  assign _063__R1 = ( | _039__R ) && a[11:8] != _035_ ;
  assign _039__T = _063_ ? ( { 4{ _063__T  }} | a_T [11:8] ) : ( { 4{ _063__T  }} | _035__T );
  assign _039__S = _063_ ? a_S : _035__S ;
  assign a_R2 [11:8] = { 4{ _063_ }} & ( _039__R );
  logic [3:0] _035__R1 ;
  assign _035__R1 = { 4{ !_063_ }} & ( _039__R );
  assign _035_ = _034_ ? a[7:4] : _032_;
  logic [0:0] _034__R1 ;
  assign _034__R1 = ( | _035__R ) && a[7:4] != _032_ ;
  assign _035__T = _034_ ? ( { 4{ _034__T  }} | a_T [7:4] ) : ( { 4{ _034__T  }} | _032__T );
  assign _035__S = _034_ ? a_S : _032__S ;
  assign a_R2 [7:4] = { 4{ _034_ }} & ( _035__R );
  logic [3:0] _032__R1 ;
  assign _032__R1 = { 4{ !_034_ }} & ( _035__R );
  assign _032_ = _062_ ? a[3:0] : 4'b0000;
  logic [0:0] _062__R0 ;
  assign _062__R0 = ( | _032__R ) && a[3:0] != 4'b0000 ;
  assign a_R2 [3:0] = { 4{ _062_ }} & ( _032__R );
  assign _032__T = _062_ ? ( { 4{ | _062__T  }} | a_T [3:0] ) : { 4{ | _062__T  }};
  assign _032__S = _062_ ? a_S : 0 ;
  assign _029_ = _076_ ? a[63:60] : _025_;
  logic [0:0] _076__R1 ;
  assign _076__R1 = ( | _029__R ) && a[63:60] != _025_ ;
  assign _029__T = _076_ ? ( { 4{ _076__T  }} | a_T [63:60] ) : ( { 4{ _076__T  }} | _025__T );
  assign _029__S = _076_ ? a_S : _025__S ;
  assign a_R2 [63:60] = { 4{ _076_ }} & ( _029__R );
  logic [3:0] _025__R1 ;
  assign _025__R1 = { 4{ !_076_ }} & ( _029__R );
  assign _025_ = _075_ ? a[59:56] : _021_;
  logic [0:0] _075__R1 ;
  assign _075__R1 = ( | _025__R ) && a[59:56] != _021_ ;
  assign _025__T = _075_ ? ( { 4{ _075__T  }} | a_T [59:56] ) : ( { 4{ _075__T  }} | _021__T );
  assign _025__S = _075_ ? a_S : _021__S ;
  assign a_R2 [59:56] = { 4{ _075_ }} & ( _025__R );
  logic [3:0] _021__R1 ;
  assign _021__R1 = { 4{ !_075_ }} & ( _025__R );
  assign _021_ = _074_ ? a[55:52] : _017_;
  logic [0:0] _074__R1 ;
  assign _074__R1 = ( | _021__R ) && a[55:52] != _017_ ;
  assign _021__T = _074_ ? ( { 4{ _074__T  }} | a_T [55:52] ) : ( { 4{ _074__T  }} | _017__T );
  assign _021__S = _074_ ? a_S : _017__S ;
  assign a_R2 [55:52] = { 4{ _074_ }} & ( _021__R );
  logic [3:0] _017__R1 ;
  assign _017__R1 = { 4{ !_074_ }} & ( _021__R );
  assign _017_ = _073_ ? a[51:48] : _013_;
  logic [0:0] _073__R1 ;
  assign _073__R1 = ( | _017__R ) && a[51:48] != _013_ ;
  assign _017__T = _073_ ? ( { 4{ _073__T  }} | a_T [51:48] ) : ( { 4{ _073__T  }} | _013__T );
  assign _017__S = _073_ ? a_S : _013__S ;
  assign a_R2 [51:48] = { 4{ _073_ }} & ( _017__R );
  logic [3:0] _013__R1 ;
  assign _013__R1 = { 4{ !_073_ }} & ( _017__R );
  assign _013_ = _072_ ? a[47:44] : _009_;
  logic [0:0] _072__R1 ;
  assign _072__R1 = ( | _013__R ) && a[47:44] != _009_ ;
  assign _013__T = _072_ ? ( { 4{ _072__T  }} | a_T [47:44] ) : ( { 4{ _072__T  }} | _009__T );
  assign _013__S = _072_ ? a_S : _009__S ;
  assign a_R2 [47:44] = { 4{ _072_ }} & ( _013__R );
  logic [3:0] _009__R1 ;
  assign _009__R1 = { 4{ !_072_ }} & ( _013__R );
  assign _009_ = _071_ ? a[43:40] : _005_;
  logic [0:0] _071__R1 ;
  assign _071__R1 = ( | _009__R ) && a[43:40] != _005_ ;
  assign _009__T = _071_ ? ( { 4{ _071__T  }} | a_T [43:40] ) : ( { 4{ _071__T  }} | _005__T );
  assign _009__S = _071_ ? a_S : _005__S ;
  assign a_R2 [43:40] = { 4{ _071_ }} & ( _009__R );
  logic [3:0] _005__R1 ;
  assign _005__R1 = { 4{ !_071_ }} & ( _009__R );
  assign _005_ = _070_ ? a[39:36] : _001_;
  logic [0:0] _070__R1 ;
  assign _070__R1 = ( | _005__R ) && a[39:36] != _001_ ;
  assign _005__T = _070_ ? ( { 4{ _070__T  }} | a_T [39:36] ) : ( { 4{ _070__T  }} | _001__T );
  assign _005__S = _070_ ? a_S : _001__S ;
  assign a_R2 [39:36] = { 4{ _070_ }} & ( _005__R );
  logic [3:0] _001__R1 ;
  assign _001__R1 = { 4{ !_070_ }} & ( _005__R );
  assign _001_ = _069_ ? a[35:32] : _059_;
  logic [0:0] _069__R1 ;
  assign _069__R1 = ( | _001__R ) && a[35:32] != _059_ ;
  assign _001__T = _069_ ? ( { 4{ _069__T  }} | a_T [35:32] ) : ( { 4{ _069__T  }} | _059__T );
  assign _001__S = _069_ ? a_S : _059__S ;
  assign a_R2 [35:32] = { 4{ _069_ }} & ( _001__R );
  logic [3:0] _059__R1 ;
  assign _059__R1 = { 4{ !_069_ }} & ( _001__R );
  assign _030_ = _091_ ? 4'b1111 : _026_;
  logic [0:0] _091__R0 ;
  assign _091__R0 = ( | _030__R ) && 4'b1111 != _026_ ;
  logic [3:0] _026__R0 ;
  assign _026__R0 = { 4{ !_091_ }} & ( _030__R );
  assign _030__T = _091_ ? { 4{ | _091__T  }} : ( { 4{ | _091__T  }} | _026__T );
  assign _030__S = _091_ ? 0 : _026__S ;
  assign _026_ = _090_ ? 4'b1110 : _022_;
  logic [0:0] _090__R0 ;
  assign _090__R0 = ( | _026__R ) && 4'b1110 != _022_ ;
  logic [3:0] _022__R0 ;
  assign _022__R0 = { 4{ !_090_ }} & ( _026__R );
  assign _026__T = _090_ ? { 4{ | _090__T  }} : ( { 4{ | _090__T  }} | _022__T );
  assign _026__S = _090_ ? 0 : _022__S ;
  assign _027_ = _090_ ? a[59:56] : _023_;
  logic [0:0] _090__R1 ;
  assign _090__R1 = ( | _027__R ) && a[59:56] != _023_ ;
  assign _027__T = _090_ ? ( { 4{ _090__T  }} | a_T [59:56] ) : ( { 4{ _090__T  }} | _023__T );
  assign _027__S = _090_ ? a_S : _023__S ;
  logic [63:0] a_R3 ;
  assign a_R3 [59:56] = { 4{ _090_ }} & ( _027__R );
  logic [3:0] _023__R1 ;
  assign _023__R1 = { 4{ !_090_ }} & ( _027__R );
  assign _022_ = _089_ ? 4'b1101 : _018_;
  logic [0:0] _089__R0 ;
  assign _089__R0 = ( | _022__R ) && 4'b1101 != _018_ ;
  logic [3:0] _018__R0 ;
  assign _018__R0 = { 4{ !_089_ }} & ( _022__R );
  assign _022__T = _089_ ? { 4{ | _089__T  }} : ( { 4{ | _089__T  }} | _018__T );
  assign _022__S = _089_ ? 0 : _018__S ;
  assign _023_ = _089_ ? a[55:52] : _019_;
  logic [0:0] _089__R1 ;
  assign _089__R1 = ( | _023__R ) && a[55:52] != _019_ ;
  assign _023__T = _089_ ? ( { 4{ _089__T  }} | a_T [55:52] ) : ( { 4{ _089__T  }} | _019__T );
  assign _023__S = _089_ ? a_S : _019__S ;
  assign a_R3 [55:52] = { 4{ _089_ }} & ( _023__R );
  logic [3:0] _019__R1 ;
  assign _019__R1 = { 4{ !_089_ }} & ( _023__R );
  assign _018_ = _088_ ? 4'b1100 : _014_;
  logic [0:0] _088__R0 ;
  assign _088__R0 = ( | _018__R ) && 4'b1100 != _014_ ;
  logic [3:0] _014__R0 ;
  assign _014__R0 = { 4{ !_088_ }} & ( _018__R );
  assign _018__T = _088_ ? { 4{ | _088__T  }} : ( { 4{ | _088__T  }} | _014__T );
  assign _018__S = _088_ ? 0 : _014__S ;
  assign _019_ = _088_ ? a[51:48] : _015_;
  logic [0:0] _088__R1 ;
  assign _088__R1 = ( | _019__R ) && a[51:48] != _015_ ;
  assign _019__T = _088_ ? ( { 4{ _088__T  }} | a_T [51:48] ) : ( { 4{ _088__T  }} | _015__T );
  assign _019__S = _088_ ? a_S : _015__S ;
  assign a_R3 [51:48] = { 4{ _088_ }} & ( _019__R );
  logic [3:0] _015__R1 ;
  assign _015__R1 = { 4{ !_088_ }} & ( _019__R );
  assign _014_ = _087_ ? 4'b1011 : _010_;
  logic [0:0] _087__R0 ;
  assign _087__R0 = ( | _014__R ) && 4'b1011 != _010_ ;
  logic [3:0] _010__R0 ;
  assign _010__R0 = { 4{ !_087_ }} & ( _014__R );
  assign _014__T = _087_ ? { 4{ | _087__T  }} : ( { 4{ | _087__T  }} | _010__T );
  assign _014__S = _087_ ? 0 : _010__S ;
  assign _015_ = _087_ ? a[47:44] : _011_;
  logic [0:0] _087__R1 ;
  assign _087__R1 = ( | _015__R ) && a[47:44] != _011_ ;
  assign _015__T = _087_ ? ( { 4{ _087__T  }} | a_T [47:44] ) : ( { 4{ _087__T  }} | _011__T );
  assign _015__S = _087_ ? a_S : _011__S ;
  assign a_R3 [47:44] = { 4{ _087_ }} & ( _015__R );
  logic [3:0] _011__R1 ;
  assign _011__R1 = { 4{ !_087_ }} & ( _015__R );
  assign _010_ = _086_ ? 4'b1010 : _006_;
  logic [0:0] _086__R0 ;
  assign _086__R0 = ( | _010__R ) && 4'b1010 != _006_ ;
  logic [3:0] _006__R0 ;
  assign _006__R0 = { 4{ !_086_ }} & ( _010__R );
  assign _010__T = _086_ ? { 4{ | _086__T  }} : ( { 4{ | _086__T  }} | _006__T );
  assign _010__S = _086_ ? 0 : _006__S ;
  assign _011_ = _086_ ? a[43:40] : _007_;
  logic [0:0] _086__R1 ;
  assign _086__R1 = ( | _011__R ) && a[43:40] != _007_ ;
  assign _011__T = _086_ ? ( { 4{ _086__T  }} | a_T [43:40] ) : ( { 4{ _086__T  }} | _007__T );
  assign _011__S = _086_ ? a_S : _007__S ;
  assign a_R3 [43:40] = { 4{ _086_ }} & ( _011__R );
  logic [3:0] _007__R1 ;
  assign _007__R1 = { 4{ !_086_ }} & ( _011__R );
  assign _006_ = _085_ ? 4'b1001 : _002_;
  logic [0:0] _085__R0 ;
  assign _085__R0 = ( | _006__R ) && 4'b1001 != _002_ ;
  logic [3:0] _002__R0 ;
  assign _002__R0 = { 4{ !_085_ }} & ( _006__R );
  assign _006__T = _085_ ? { 4{ | _085__T  }} : ( { 4{ | _085__T  }} | _002__T );
  assign _006__S = _085_ ? 0 : _002__S ;
  assign _007_ = _085_ ? a[39:36] : _003_;
  logic [0:0] _085__R1 ;
  assign _085__R1 = ( | _007__R ) && a[39:36] != _003_ ;
  assign _007__T = _085_ ? ( { 4{ _085__T  }} | a_T [39:36] ) : ( { 4{ _085__T  }} | _003__T );
  assign _007__S = _085_ ? a_S : _003__S ;
  assign a_R3 [39:36] = { 4{ _085_ }} & ( _007__R );
  logic [3:0] _003__R1 ;
  assign _003__R1 = { 4{ !_085_ }} & ( _007__R );
  assign _002_ = _084_ ? 4'b1000 : _060_;
  logic [0:0] _084__R0 ;
  assign _084__R0 = ( | _002__R ) && 4'b1000 != _060_ ;
  logic [3:0] _060__R0 ;
  assign _060__R0 = { 4{ !_084_ }} & ( _002__R );
  assign _002__T = _084_ ? { 4{ | _084__T  }} : ( { 4{ | _084__T  }} | _060__T );
  assign _002__S = _084_ ? 0 : _060__S ;
  assign _003_ = _084_ ? a[35:32] : _061_;
  logic [0:0] _084__R1 ;
  assign _084__R1 = ( | _003__R ) && a[35:32] != _061_ ;
  assign _003__T = _084_ ? ( { 4{ _084__T  }} | a_T [35:32] ) : ( { 4{ _084__T  }} | _061__T );
  assign _003__S = _084_ ? a_S : _061__S ;
  assign a_R3 [35:32] = { 4{ _084_ }} & ( _003__R );
  logic [3:0] _061__R1 ;
  assign _061__R1 = { 4{ !_084_ }} & ( _003__R );
  assign _060_ = _083_ ? 4'b0111 : _056_;
  logic [0:0] _083__R0 ;
  assign _083__R0 = ( | _060__R ) && 4'b0111 != _056_ ;
  logic [3:0] _056__R0 ;
  assign _056__R0 = { 4{ !_083_ }} & ( _060__R );
  assign _060__T = _083_ ? { 4{ | _083__T  }} : ( { 4{ | _083__T  }} | _056__T );
  assign _060__S = _083_ ? 0 : _056__S ;
  assign _061_ = _083_ ? a[31:28] : _057_;
  logic [0:0] _083__R1 ;
  assign _083__R1 = ( | _061__R ) && a[31:28] != _057_ ;
  assign _061__T = _083_ ? ( { 4{ _083__T  }} | a_T [31:28] ) : ( { 4{ _083__T  }} | _057__T );
  assign _061__S = _083_ ? a_S : _057__S ;
  assign a_R3 [31:28] = { 4{ _083_ }} & ( _061__R );
  logic [3:0] _057__R1 ;
  assign _057__R1 = { 4{ !_083_ }} & ( _061__R );
  assign _056_ = _082_ ? 4'b0110 : _052_;
  logic [0:0] _082__R0 ;
  assign _082__R0 = ( | _056__R ) && 4'b0110 != _052_ ;
  logic [3:0] _052__R0 ;
  assign _052__R0 = { 4{ !_082_ }} & ( _056__R );
  assign _056__T = _082_ ? { 4{ | _082__T  }} : ( { 4{ | _082__T  }} | _052__T );
  assign _056__S = _082_ ? 0 : _052__S ;
  assign _057_ = _082_ ? a[27:24] : _053_;
  logic [0:0] _082__R1 ;
  assign _082__R1 = ( | _057__R ) && a[27:24] != _053_ ;
  assign _057__T = _082_ ? ( { 4{ _082__T  }} | a_T [27:24] ) : ( { 4{ _082__T  }} | _053__T );
  assign _057__S = _082_ ? a_S : _053__S ;
  assign a_R3 [27:24] = { 4{ _082_ }} & ( _057__R );
  logic [3:0] _053__R1 ;
  assign _053__R1 = { 4{ !_082_ }} & ( _057__R );
  assign _052_ = _081_ ? 4'b0101 : _048_;
  logic [0:0] _081__R0 ;
  assign _081__R0 = ( | _052__R ) && 4'b0101 != _048_ ;
  logic [3:0] _048__R0 ;
  assign _048__R0 = { 4{ !_081_ }} & ( _052__R );
  assign _052__T = _081_ ? { 4{ | _081__T  }} : ( { 4{ | _081__T  }} | _048__T );
  assign _052__S = _081_ ? 0 : _048__S ;
  assign _053_ = _081_ ? a[23:20] : _049_;
  logic [0:0] _081__R1 ;
  assign _081__R1 = ( | _053__R ) && a[23:20] != _049_ ;
  assign _053__T = _081_ ? ( { 4{ _081__T  }} | a_T [23:20] ) : ( { 4{ _081__T  }} | _049__T );
  assign _053__S = _081_ ? a_S : _049__S ;
  assign a_R3 [23:20] = { 4{ _081_ }} & ( _053__R );
  logic [3:0] _049__R1 ;
  assign _049__R1 = { 4{ !_081_ }} & ( _053__R );
  assign _048_ = _080_ ? 4'b0100 : _044_;
  logic [0:0] _080__R0 ;
  assign _080__R0 = ( | _048__R ) && 4'b0100 != _044_ ;
  logic [3:0] _044__R0 ;
  assign _044__R0 = { 4{ !_080_ }} & ( _048__R );
  assign _048__T = _080_ ? { 4{ | _080__T  }} : ( { 4{ | _080__T  }} | _044__T );
  assign _048__S = _080_ ? 0 : _044__S ;
  assign _049_ = _080_ ? a[19:16] : _045_;
  logic [0:0] _080__R1 ;
  assign _080__R1 = ( | _049__R ) && a[19:16] != _045_ ;
  assign _049__T = _080_ ? ( { 4{ _080__T  }} | a_T [19:16] ) : ( { 4{ _080__T  }} | _045__T );
  assign _049__S = _080_ ? a_S : _045__S ;
  assign a_R3 [19:16] = { 4{ _080_ }} & ( _049__R );
  logic [3:0] _045__R1 ;
  assign _045__R1 = { 4{ !_080_ }} & ( _049__R );
  assign _044_ = _079_ ? 4'b0011 : _040_;
  logic [0:0] _079__R0 ;
  assign _079__R0 = ( | _044__R ) && 4'b0011 != _040_ ;
  logic [3:0] _040__R0 ;
  assign _040__R0 = { 4{ !_079_ }} & ( _044__R );
  assign _044__T = _079_ ? { 4{ | _079__T  }} : ( { 4{ | _079__T  }} | _040__T );
  assign _044__S = _079_ ? 0 : _040__S ;
  assign _045_ = _079_ ? a[15:12] : _041_;
  logic [0:0] _079__R1 ;
  assign _079__R1 = ( | _045__R ) && a[15:12] != _041_ ;
  assign _045__T = _079_ ? ( { 4{ _079__T  }} | a_T [15:12] ) : ( { 4{ _079__T  }} | _041__T );
  assign _045__S = _079_ ? a_S : _041__S ;
  assign a_R3 [15:12] = { 4{ _079_ }} & ( _045__R );
  logic [3:0] _041__R1 ;
  assign _041__R1 = { 4{ !_079_ }} & ( _045__R );
  logic [3:0] fangyuan1;
  logic [3:0] fangyuan1_T ;
  logic [3:0] fangyuan1_R ;
  assign fangyuan1 = { 3'b000, _036_ };
  assign fangyuan1_T = {  3'h0 , _036__T  };
  logic [13:0] fangyuan1_S ;
  assign fangyuan1_S = 0 ;
  logic [0:0] _036__R0 ;
  assign _036__R0 = fangyuan1_R [0:0] ;
  assign _040_ = _078_ ? 4'b0010 : fangyuan1;
  logic [0:0] _078__R0 ;
  assign _078__R0 = ( | _040__R ) && 4'b0010 != fangyuan1 ;
  logic [3:0] fangyuan1_R0 ;
  assign fangyuan1_R0 = { 4{ !_078_ }} & ( _040__R );
  assign _040__T = _078_ ? { 4{ | _078__T  }} : ( { 4{ | _078__T  }} | fangyuan1_T );
  assign _040__S = _078_ ? 0 : fangyuan1_S ;
  assign _041_ = _078_ ? a[11:8] : _037_;
  logic [0:0] _078__R1 ;
  assign _078__R1 = ( | _041__R ) && a[11:8] != _037_ ;
  assign _041__T = _078_ ? ( { 4{ _078__T  }} | a_T [11:8] ) : ( { 4{ _078__T  }} | _037__T );
  assign _041__S = _078_ ? a_S : _037__S ;
  assign a_R3 [11:8] = { 4{ _078_ }} & ( _041__R );
  logic [3:0] _037__R1 ;
  assign _037__R1 = { 4{ !_078_ }} & ( _041__R );
  assign _037_ = _036_ ? a[7:4] : _033_;
  logic [0:0] _036__R1 ;
  assign _036__R1 = ( | _037__R ) && a[7:4] != _033_ ;
  assign _037__T = _036_ ? ( { 4{ _036__T  }} | a_T [7:4] ) : ( { 4{ _036__T  }} | _033__T );
  assign _037__S = _036_ ? a_S : _033__S ;
  assign a_R3 [7:4] = { 4{ _036_ }} & ( _037__R );
  logic [3:0] _033__R1 ;
  assign _033__R1 = { 4{ !_036_ }} & ( _037__R );
  assign _033_ = _077_ ? a[3:0] : 4'b1111;
  logic [0:0] _077__R0 ;
  assign _077__R0 = ( | _033__R ) && a[3:0] != 4'b1111 ;
  assign a_R3 [3:0] = { 4{ _077_ }} & ( _033__R );
  assign _033__T = _077_ ? ( { 4{ | _077__T  }} | a_T [3:0] ) : { 4{ | _077__T  }};
  assign _033__S = _077_ ? a_S : 0 ;
  assign _031_ = _091_ ? a[63:60] : _027_;
  logic [0:0] _091__R1 ;
  assign _091__R1 = ( | _031__R ) && a[63:60] != _027_ ;
  assign _031__T = _091_ ? ( { 4{ _091__T  }} | a_T [63:60] ) : ( { 4{ _091__T  }} | _027__T );
  assign _031__S = _091_ ? a_S : _027__S ;
  assign a_R3 [63:60] = { 4{ _091_ }} & ( _031__R );
  logic [3:0] _027__R1 ;
  assign _027__R1 = { 4{ !_091_ }} & ( _031__R );
  assign index = min_max ? _028_ : _030_;
  logic [0:0] min_max_R0 ;
  assign min_max_R0 = ( | index_R ) && _028_ != _030_ ;
  assign index_T = min_max ? ( { 4{ min_max_T  }} | _028__T ) : ( { 4{ min_max_T  }} | _030__T );
  assign index_S = min_max ? _028__S : _030__S ;
  logic [3:0] _028__R0 ;
  assign _028__R0 = { 4{ min_max }} & ( index_R );
  logic [3:0] _030__R0 ;
  assign _030__R0 = { 4{ !min_max }} & ( index_R );
  assign value = min_max ? _029_ : _031_;
  logic [0:0] min_max_R1 ;
  assign min_max_R1 = ( | value_R ) && _029_ != _031_ ;
  assign value_T = min_max ? ( { 4{ min_max_T  }} | _029__T ) : ( { 4{ min_max_T  }} | _031__T );
  assign value_S = min_max ? _029__S : _031__S ;
  logic [3:0] _029__R0 ;
  assign _029__R0 = { 4{ min_max }} & ( value_R );
  logic [3:0] _031__R0 ;
  assign _031__R0 = { 4{ !min_max }} & ( value_R );
  assign tc_NC = tc;
  logic [0:0] tc_R0 ;
  assign tc_NC_T = tc_T ;
  assign tc_R0 = tc_NC_R ;
  assign tc_NC_S = tc_S ;
  assign tc_R = ( tc_R0 );
  assign _031__R = ( _031__R0 );
  assign index_R = ( index_R0 );
  assign value_R = ( value_R0 );
  assign _060__R = ( _060__R0 );
  assign _035__R = ( _035__R0 ) | ( _035__R1 );
  assign _043__R = ( _043__R0 ) | ( _043__R1 );
  assign _005__R = ( _005__R0 ) | ( _005__R1 );
  assign _021__R = ( _021__R0 ) | ( _021__R1 );
  assign _047__R = ( _047__R0 ) | ( _047__R1 );
  assign _049__R = ( _049__R0 ) | ( _049__R1 );
  assign _001__R = ( _001__R0 ) | ( _001__R1 );
  assign _072__R = ( _072__R0 ) | ( _072__R1 );
  assign _051__R = ( _051__R0 ) | ( _051__R1 );
  assign _055__R = ( _055__R0 ) | ( _055__R1 );
  assign _059__R = ( _059__R0 ) | ( _059__R1 );
  assign _030__R = ( _030__R0 );
  assign _009__R = ( _009__R0 ) | ( _009__R1 );
  assign _015__R = ( _015__R0 ) | ( _015__R1 );
  assign _017__R = ( _017__R0 ) | ( _017__R1 );
  assign _023__R = ( _023__R0 ) | ( _023__R1 );
  assign _004__R = ( _004__R0 );
  assign _070__R = ( _070__R0 ) | ( _070__R1 );
  assign _045__R = ( _045__R0 ) | ( _045__R1 );
  assign _026__R = ( _026__R0 );
  assign _025__R = ( _025__R0 ) | ( _025__R1 );
  assign _061__R = ( _061__R0 ) | ( _061__R1 );
  assign _016__R = ( _016__R0 );
  assign _029__R = ( _029__R0 );
  assign _086__R = ( _086__R0 ) | ( _086__R1 );
  assign _037__R = ( _037__R0 ) | ( _037__R1 );
  assign _020__R = ( _020__R0 );
  assign _041__R = ( _041__R0 ) | ( _041__R1 );
  assign _053__R = ( _053__R0 ) | ( _053__R1 );
  assign _091__R = ( _091__R0 ) | ( _091__R1 );
  assign _012__R = ( _012__R0 );
  assign _027__R = ( _027__R0 ) | ( _027__R1 );
  assign _076__R = ( _076__R0 ) | ( _076__R1 );
  assign _013__R = ( _013__R0 ) | ( _013__R1 );
  assign _068__R = ( _068__R0 ) | ( _068__R1 );
  assign _064__R = ( _064__R0 ) | ( _064__R1 );
  assign _024__R = ( _024__R0 );
  assign _073__R = ( _073__R0 ) | ( _073__R1 );
  assign _008__R = ( _008__R0 );
  assign a_R = ( a_R0 ) | ( a_R1 ) | ( a_R2 ) | ( a_R3 );
  assign _063__R = ( _063__R0 ) | ( _063__R1 );
  assign _071__R = ( _071__R0 ) | ( _071__R1 );
  assign _052__R = ( _052__R0 );
  assign _000__R = ( _000__R0 );
  assign _028__R = ( _028__R0 );
  assign _069__R = ( _069__R0 ) | ( _069__R1 );
  assign _062__R = ( _062__R0 );
  assign _002__R = ( _002__R0 );
  assign _067__R = ( _067__R0 ) | ( _067__R1 );
  assign _011__R = ( _011__R0 ) | ( _011__R1 );
  assign _046__R = ( _046__R0 );
  assign fangyuan0_R = ( fangyuan0_R0 );
  assign _088__R = ( _088__R0 ) | ( _088__R1 );
  assign _050__R = ( _050__R0 );
  assign _078__R = ( _078__R0 ) | ( _078__R1 );
  assign _042__R = ( _042__R0 );
  assign _038__R = ( _038__R0 );
  assign _057__R = ( _057__R0 ) | ( _057__R1 );
  assign _034__R = ( _034__R0 ) | ( _034__R1 );
  assign _065__R = ( _065__R0 ) | ( _065__R1 );
  assign _022__R = ( _022__R0 );
  assign _090__R = ( _090__R0 ) | ( _090__R1 );
  assign _089__R = ( _089__R0 ) | ( _089__R1 );
  assign _048__R = ( _048__R0 );
  assign _039__R = ( _039__R0 ) | ( _039__R1 );
  assign _019__R = ( _019__R0 ) | ( _019__R1 );
  assign _018__R = ( _018__R0 );
  assign _056__R = ( _056__R0 );
  assign _080__R = ( _080__R0 ) | ( _080__R1 );
  assign _087__R = ( _087__R0 ) | ( _087__R1 );
  assign _058__R = ( _058__R0 );
  assign _054__R = ( _054__R0 );
  assign _014__R = ( _014__R0 );
  assign _010__R = ( _010__R0 );
  assign _040__R = ( _040__R0 );
  assign _006__R = ( _006__R0 );
  assign _066__R = ( _066__R0 ) | ( _066__R1 );
  assign _085__R = ( _085__R0 ) | ( _085__R1 );
  assign _003__R = ( _003__R0 ) | ( _003__R1 );
  assign _044__R = ( _044__R0 );
  assign _084__R = ( _084__R0 ) | ( _084__R1 );
  assign _033__R = ( _033__R0 ) | ( _033__R1 );
  assign _032__R = ( _032__R0 ) | ( _032__R1 );
  assign _083__R = ( _083__R0 ) | ( _083__R1 );
  assign _082__R = ( _082__R0 ) | ( _082__R1 );
  assign _081__R = ( _081__R0 ) | ( _081__R1 );
  assign _007__R = ( _007__R0 ) | ( _007__R1 );
  assign _075__R = ( _075__R0 ) | ( _075__R1 );
  assign _079__R = ( _079__R0 ) | ( _079__R1 );
  assign _074__R = ( _074__R0 ) | ( _074__R1 );
  assign _036__R = ( _036__R0 ) | ( _036__R1 );
  assign fangyuan1_R = ( fangyuan1_R0 );
  assign _077__R = ( _077__R0 );
  assign min_max_R = ( min_max_R0 ) | ( min_max_R1 );
 // ground taints for floating regs
 // ground taints for unused wires
  assign { tc_NC_R  } = 0;
 // ground taints for unused wire slices
endmodule
