// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dct_dct,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.157000,HLS_SYN_LAT=372,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=3699,HLS_SYN_LUT=3744,HLS_VERSION=2024_2}" *)

module dct (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 9;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [15:0] input_r_q0;
reg   [5:0] row_outbuf_address0;
reg    row_outbuf_ce0;
reg    row_outbuf_we0;
wire   [15:0] row_outbuf_q0;
reg    row_outbuf_ce1;
reg    row_outbuf_we1;
reg   [5:0] col_outbuf_address0;
reg    col_outbuf_ce0;
reg    col_outbuf_we0;
wire   [15:0] col_outbuf_q0;
reg    col_outbuf_ce1;
reg    col_outbuf_we1;
reg   [5:0] col_inbuf_address0;
reg    col_inbuf_ce0;
reg    col_inbuf_we0;
wire   [15:0] col_inbuf_q0;
reg    col_inbuf_ce1;
wire   [15:0] col_inbuf_q1;
reg   [2:0] buf_2d_in_address0;
reg    buf_2d_in_ce0;
reg    buf_2d_in_we0;
wire   [15:0] buf_2d_in_q0;
reg   [2:0] buf_2d_in_1_address0;
reg    buf_2d_in_1_ce0;
reg    buf_2d_in_1_we0;
wire   [15:0] buf_2d_in_1_q0;
reg   [2:0] buf_2d_in_2_address0;
reg    buf_2d_in_2_ce0;
reg    buf_2d_in_2_we0;
wire   [15:0] buf_2d_in_2_q0;
reg   [2:0] buf_2d_in_3_address0;
reg    buf_2d_in_3_ce0;
reg    buf_2d_in_3_we0;
wire   [15:0] buf_2d_in_3_q0;
reg   [2:0] buf_2d_in_4_address0;
reg    buf_2d_in_4_ce0;
reg    buf_2d_in_4_we0;
wire   [15:0] buf_2d_in_4_q0;
reg   [2:0] buf_2d_in_5_address0;
reg    buf_2d_in_5_ce0;
reg    buf_2d_in_5_we0;
wire   [15:0] buf_2d_in_5_q0;
reg   [2:0] buf_2d_in_6_address0;
reg    buf_2d_in_6_ce0;
reg    buf_2d_in_6_we0;
wire   [15:0] buf_2d_in_6_q0;
reg   [2:0] buf_2d_in_7_address0;
reg    buf_2d_in_7_ce0;
reg    buf_2d_in_7_we0;
wire   [15:0] buf_2d_in_7_q0;
reg   [5:0] buf_2d_out_address0;
reg    buf_2d_out_ce0;
reg    buf_2d_out_we0;
wire   [15:0] buf_2d_out_q0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_done;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_idle;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_ready;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_d0;
wire   [5:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_input_r_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_input_r_ce0;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_done;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_idle;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_ready;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_ce0;
wire   [5:0] grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce0;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we0;
wire   [15:0] grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_d0;
wire   [5:0] grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_address1;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce1;
wire    grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we1;
wire   [15:0] grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_d1;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_done;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_idle;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_ready;
wire   [5:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_ce0;
wire   [5:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_d0;
wire    grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start;
wire    grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_done;
wire    grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_idle;
wire    grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_ready;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce0;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_address1;
wire    grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce1;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce0;
wire    grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we0;
wire   [15:0] grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_d0;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_address1;
wire    grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce1;
wire    grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we1;
wire   [15:0] grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_d1;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_done;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_idle;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_ready;
wire   [5:0] grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_address0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_ce0;
wire   [5:0] grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_address0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_ce0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_d0;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_idle;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_ready;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_address0;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_ce0;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_address0;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_ce0;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_we0;
wire   [15:0] grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_d0;
reg    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg = 1'b0;
end

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
row_outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_outbuf_address0),
    .ce0(row_outbuf_ce0),
    .we0(row_outbuf_we0),
    .d0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_d0),
    .q0(row_outbuf_q0),
    .address1(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_address1),
    .ce1(row_outbuf_ce1),
    .we1(row_outbuf_we1),
    .d1(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_d1)
);

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(col_outbuf_address0),
    .ce0(col_outbuf_ce0),
    .we0(col_outbuf_we0),
    .d0(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_d0),
    .q0(col_outbuf_q0),
    .address1(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_address1),
    .ce1(col_outbuf_ce1),
    .we1(col_outbuf_we1),
    .d1(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_d1)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_inbuf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(col_inbuf_address0),
    .ce0(col_inbuf_ce0),
    .we0(col_inbuf_we0),
    .d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_d0),
    .q0(col_inbuf_q0),
    .address1(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_address1),
    .ce1(col_inbuf_ce1),
    .q1(col_inbuf_q1)
);

dct_buf_2d_in_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_address0),
    .ce0(buf_2d_in_ce0),
    .we0(buf_2d_in_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_d0),
    .q0(buf_2d_in_q0)
);

dct_buf_2d_in_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_1_address0),
    .ce0(buf_2d_in_1_ce0),
    .we0(buf_2d_in_1_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_d0),
    .q0(buf_2d_in_1_q0)
);

dct_buf_2d_in_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_2_address0),
    .ce0(buf_2d_in_2_ce0),
    .we0(buf_2d_in_2_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_d0),
    .q0(buf_2d_in_2_q0)
);

dct_buf_2d_in_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_3_address0),
    .ce0(buf_2d_in_3_ce0),
    .we0(buf_2d_in_3_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_d0),
    .q0(buf_2d_in_3_q0)
);

dct_buf_2d_in_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_4_address0),
    .ce0(buf_2d_in_4_ce0),
    .we0(buf_2d_in_4_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_d0),
    .q0(buf_2d_in_4_q0)
);

dct_buf_2d_in_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_5_address0),
    .ce0(buf_2d_in_5_ce0),
    .we0(buf_2d_in_5_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_d0),
    .q0(buf_2d_in_5_q0)
);

dct_buf_2d_in_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_6_address0),
    .ce0(buf_2d_in_6_ce0),
    .we0(buf_2d_in_6_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_d0),
    .q0(buf_2d_in_6_q0)
);

dct_buf_2d_in_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_7_address0),
    .ce0(buf_2d_in_7_ce0),
    .we0(buf_2d_in_7_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_d0),
    .q0(buf_2d_in_7_q0)
);

dct_buf_2d_out_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2d_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_out_address0),
    .ce0(buf_2d_out_ce0),
    .we0(buf_2d_out_we0),
    .d0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_d0),
    .q0(buf_2d_out_q0)
);

dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start),
    .ap_done(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_done),
    .ap_idle(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_idle),
    .ap_ready(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_ready),
    .buf_2d_in_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_address0),
    .buf_2d_in_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_ce0),
    .buf_2d_in_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_we0),
    .buf_2d_in_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_d0),
    .buf_2d_in_1_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_address0),
    .buf_2d_in_1_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_ce0),
    .buf_2d_in_1_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_we0),
    .buf_2d_in_1_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_d0),
    .buf_2d_in_2_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_address0),
    .buf_2d_in_2_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_ce0),
    .buf_2d_in_2_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_we0),
    .buf_2d_in_2_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_d0),
    .buf_2d_in_3_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_address0),
    .buf_2d_in_3_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_ce0),
    .buf_2d_in_3_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_we0),
    .buf_2d_in_3_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_d0),
    .buf_2d_in_4_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_address0),
    .buf_2d_in_4_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_ce0),
    .buf_2d_in_4_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_we0),
    .buf_2d_in_4_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_d0),
    .buf_2d_in_5_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_address0),
    .buf_2d_in_5_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_ce0),
    .buf_2d_in_5_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_we0),
    .buf_2d_in_5_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_d0),
    .buf_2d_in_6_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_address0),
    .buf_2d_in_6_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_ce0),
    .buf_2d_in_6_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_we0),
    .buf_2d_in_6_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_d0),
    .buf_2d_in_7_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_address0),
    .buf_2d_in_7_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_ce0),
    .buf_2d_in_7_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_we0),
    .buf_2d_in_7_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_d0),
    .input_r_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_input_r_address0),
    .input_r_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_input_r_ce0),
    .input_r_q0(input_r_q0)
);

dct_dct_Pipeline_Row_DCT_Loop grp_dct_Pipeline_Row_DCT_Loop_fu_120(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start),
    .ap_done(grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_done),
    .ap_idle(grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_idle),
    .ap_ready(grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_ready),
    .buf_2d_in_address0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_address0),
    .buf_2d_in_ce0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_ce0),
    .buf_2d_in_q0(buf_2d_in_q0),
    .buf_2d_in_1_address0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_address0),
    .buf_2d_in_1_ce0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_ce0),
    .buf_2d_in_1_q0(buf_2d_in_1_q0),
    .buf_2d_in_2_address0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_address0),
    .buf_2d_in_2_ce0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_ce0),
    .buf_2d_in_2_q0(buf_2d_in_2_q0),
    .buf_2d_in_3_address0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_address0),
    .buf_2d_in_3_ce0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_ce0),
    .buf_2d_in_3_q0(buf_2d_in_3_q0),
    .buf_2d_in_4_address0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_address0),
    .buf_2d_in_4_ce0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_ce0),
    .buf_2d_in_4_q0(buf_2d_in_4_q0),
    .buf_2d_in_5_address0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_address0),
    .buf_2d_in_5_ce0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_ce0),
    .buf_2d_in_5_q0(buf_2d_in_5_q0),
    .buf_2d_in_6_address0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_address0),
    .buf_2d_in_6_ce0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_ce0),
    .buf_2d_in_6_q0(buf_2d_in_6_q0),
    .buf_2d_in_7_address0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_address0),
    .buf_2d_in_7_ce0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_ce0),
    .buf_2d_in_7_q0(buf_2d_in_7_q0),
    .row_outbuf_address0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_address0),
    .row_outbuf_ce0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce0),
    .row_outbuf_we0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we0),
    .row_outbuf_d0(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_d0),
    .row_outbuf_address1(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_address1),
    .row_outbuf_ce1(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce1),
    .row_outbuf_we1(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we1),
    .row_outbuf_d1(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_d1)
);

dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start),
    .ap_done(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_done),
    .ap_idle(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_idle),
    .ap_ready(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_ready),
    .row_outbuf_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_address0),
    .row_outbuf_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_ce0),
    .row_outbuf_q0(row_outbuf_q0),
    .col_inbuf_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_address0),
    .col_inbuf_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_ce0),
    .col_inbuf_we0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_we0),
    .col_inbuf_d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_d0)
);

dct_dct_Pipeline_Col_DCT_Loop grp_dct_Pipeline_Col_DCT_Loop_fu_139(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start),
    .ap_done(grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_done),
    .ap_idle(grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_idle),
    .ap_ready(grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_ready),
    .col_inbuf_address0(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_address0),
    .col_inbuf_ce0(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce0),
    .col_inbuf_q0(col_inbuf_q0),
    .col_inbuf_address1(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_address1),
    .col_inbuf_ce1(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce1),
    .col_inbuf_q1(col_inbuf_q1),
    .col_outbuf_address0(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_address0),
    .col_outbuf_ce0(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce0),
    .col_outbuf_we0(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we0),
    .col_outbuf_d0(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_d0),
    .col_outbuf_address1(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_address1),
    .col_outbuf_ce1(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce1),
    .col_outbuf_we1(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we1),
    .col_outbuf_d1(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_d1)
);

dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start),
    .ap_done(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_done),
    .ap_idle(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_idle),
    .ap_ready(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_ready),
    .col_outbuf_address0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_address0),
    .col_outbuf_ce0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_ce0),
    .col_outbuf_q0(col_outbuf_q0),
    .buf_2d_out_address0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_address0),
    .buf_2d_out_ce0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_ce0),
    .buf_2d_out_we0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_we0),
    .buf_2d_out_d0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_d0)
);

dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start),
    .ap_done(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done),
    .ap_idle(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_idle),
    .ap_ready(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_ready),
    .buf_2d_out_address0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_address0),
    .buf_2d_out_ce0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_ce0),
    .buf_2d_out_q0(buf_2d_out_q0),
    .output_r_address0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_address0),
    .output_r_ce0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_ce0),
    .output_r_we0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_we0),
    .output_r_d0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_d0)
);

dct_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_r_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_input_r_address0),
    .input_r_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_input_r_ce0),
    .input_r_q0(input_r_q0),
    .output_r_address0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_address0),
    .output_r_ce0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_ce0),
    .output_r_we0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_we0),
    .output_r_d0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_d0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_1_address0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_1_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_address0;
    end else begin
        buf_2d_in_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_1_ce0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_1_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_ce0;
    end else begin
        buf_2d_in_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_1_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_we0;
    end else begin
        buf_2d_in_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_2_address0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_2_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_address0;
    end else begin
        buf_2d_in_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_2_ce0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_2_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_ce0;
    end else begin
        buf_2d_in_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_2_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_we0;
    end else begin
        buf_2d_in_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_3_address0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_3_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_address0;
    end else begin
        buf_2d_in_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_3_ce0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_3_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_ce0;
    end else begin
        buf_2d_in_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_3_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_we0;
    end else begin
        buf_2d_in_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_4_address0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_4_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_address0;
    end else begin
        buf_2d_in_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_4_ce0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_4_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_ce0;
    end else begin
        buf_2d_in_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_4_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_we0;
    end else begin
        buf_2d_in_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_5_address0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_5_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_address0;
    end else begin
        buf_2d_in_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_5_ce0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_5_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_ce0;
    end else begin
        buf_2d_in_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_5_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_we0;
    end else begin
        buf_2d_in_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_6_address0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_6_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_address0;
    end else begin
        buf_2d_in_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_6_ce0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_6_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_ce0;
    end else begin
        buf_2d_in_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_6_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_we0;
    end else begin
        buf_2d_in_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_7_address0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_7_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_address0;
    end else begin
        buf_2d_in_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_7_ce0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_7_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_ce0;
    end else begin
        buf_2d_in_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_7_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_we0;
    end else begin
        buf_2d_in_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_address0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_address0;
    end else begin
        buf_2d_in_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_ce0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_ce0;
    end else begin
        buf_2d_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_we0;
    end else begin
        buf_2d_in_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_2d_out_address0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2d_out_address0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_address0;
    end else begin
        buf_2d_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_2d_out_ce0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2d_out_ce0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_ce0;
    end else begin
        buf_2d_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2d_out_we0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_we0;
    end else begin
        buf_2d_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_inbuf_address0 = grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_address0;
    end else begin
        col_inbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_inbuf_ce0 = grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_ce0;
    end else begin
        col_inbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_inbuf_ce1 = grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce1;
    end else begin
        col_inbuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_we0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_we0;
    end else begin
        col_inbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        col_outbuf_address0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        col_outbuf_address0 = grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_address0;
    end else begin
        col_outbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        col_outbuf_ce0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        col_outbuf_ce0 = grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce0;
    end else begin
        col_outbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_outbuf_ce1 = grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce1;
    end else begin
        col_outbuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_outbuf_we0 = grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we0;
    end else begin
        col_outbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_outbuf_we1 = grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we1;
    end else begin
        col_outbuf_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        row_outbuf_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        row_outbuf_address0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_address0;
    end else begin
        row_outbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        row_outbuf_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        row_outbuf_ce0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce0;
    end else begin
        row_outbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        row_outbuf_ce1 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce1;
    end else begin
        row_outbuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        row_outbuf_we0 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we0;
    end else begin
        row_outbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        row_outbuf_we1 = grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we1;
    end else begin
        row_outbuf_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start = grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg;

assign grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg;

assign grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start = grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg;

assign grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg;

assign grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg;

assign grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg;

endmodule //dct
