

================================================================
== Vivado HLS Report for 'processVECT'
================================================================
* Date:           Sat Apr 14 18:02:00 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        hipacc_project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.11|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  261641|  261641|  261641|  261641|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- IMG_ROWS_IMG_COLS  |  261639|  261639|         9|          1|          1|  261632|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    3396|   3397|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     96|    3960|   1200|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     93|
|Register         |        -|      -|    5303|     64|
+-----------------+---------+-------+--------+-------+
|Total            |       16|     96|   12659|   4754|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|     43|      11|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |hipaccRun_mul_32sfYi_U1   |hipaccRun_mul_32sfYi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sfYi_U7   |hipaccRun_mul_32sfYi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sfYi_U13  |hipaccRun_mul_32sfYi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sfYi_U19  |hipaccRun_mul_32sfYi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U2   |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U5   |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U8   |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U11  |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U14  |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U17  |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U20  |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U23  |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U3   |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U4   |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U9   |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U10  |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U15  |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U16  |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U21  |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U22  |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sibs_U6   |hipaccRun_mul_32sibs  |        0|      4|  165|  50|
    |hipaccRun_mul_32sibs_U12  |hipaccRun_mul_32sibs  |        0|      4|  165|  50|
    |hipaccRun_mul_32sibs_U18  |hipaccRun_mul_32sibs  |        0|      4|  165|  50|
    |hipaccRun_mul_32sibs_U24  |hipaccRun_mul_32sibs  |        0|      4|  165|  50|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|     96| 3960|1200|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuff_0_V_U  |processVECT_lineBbkb  |        4|  0|   0|   255|  128|     1|        32640|
    |lineBuff_1_V_U  |processVECT_lineBbkb  |        4|  0|   0|   255|  128|     1|        32640|
    |lineBuff_2_V_U  |processVECT_lineBbkb  |        4|  0|   0|   255|  128|     1|        32640|
    |lineBuff_3_V_U  |processVECT_lineBbkb  |        4|  0|   0|   255|  128|     1|        32640|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |       16|  0|   0|  1020|  512|     4|       130560|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |col_fu_588_p2                      |     +    |      0|   38|  16|          11|           3|
    |colv_1_fu_594_p2                   |     +    |      0|   32|  14|           9|           1|
    |indvar_flatten_next_fu_500_p2      |     +    |      0|   59|  23|          18|           1|
    |p_tmp0_1_fu_2098_p2                |     +    |      0|    0|  32|          32|          32|
    |p_tmp0_2_fu_2132_p2                |     +    |      0|    0|  32|          32|          32|
    |p_tmp0_3_fu_2166_p2                |     +    |      0|    0|  32|          32|          32|
    |p_tmp0_fu_2064_p2                  |     +    |      0|    0|  32|          32|          32|
    |row_fu_472_p2                      |     +    |      0|   35|  15|          10|           1|
    |tmp10_fu_1548_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp10_i_1_fu_1638_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp10_i_2_fu_1752_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp10_i_3_fu_1866_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp10_i_fu_1524_p2                 |     +    |      0|    0|  32|          32|          32|
    |tmp11_fu_1554_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp12_fu_1566_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp13_fu_1572_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp14_fu_2046_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp14_i_1_fu_1656_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp14_i_2_fu_1770_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp14_i_3_fu_1884_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp14_i_fu_1542_p2                 |     +    |      0|    0|  32|          32|          32|
    |tmp15_fu_2050_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp16_fu_2055_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp17_fu_2059_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp18_fu_1584_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp18_i_1_fu_1674_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp18_i_2_fu_1788_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp18_i_3_fu_1902_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp18_i_fu_1560_p2                 |     +    |      0|    0|  32|          32|          32|
    |tmp19_fu_1596_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp1_fu_1482_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp20_fu_1590_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp21_fu_1602_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp22_fu_1614_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_1_fu_1692_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_2_fu_1806_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_3_fu_1920_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_fu_1578_p2                 |     +    |      0|    0|  32|          32|          32|
    |tmp23_fu_1608_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp24_fu_1626_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp25_fu_1632_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp26_fu_1644_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp27_fu_1650_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp28_fu_1662_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp29_fu_1668_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp2_fu_1470_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp30_fu_1680_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp31_fu_1686_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp32_fu_2080_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp33_fu_2084_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp34_fu_2089_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp35_fu_2093_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp36_fu_1698_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp37_fu_1710_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp38_fu_1704_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp39_fu_1716_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp3_fu_1476_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp40_fu_1728_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp41_fu_1722_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp42_fu_1740_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp43_fu_1746_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp44_fu_1758_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp45_fu_1764_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp46_fu_1776_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp47_fu_1782_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp48_fu_1794_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp49_fu_1800_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp4_fu_1500_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp50_fu_2114_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp51_fu_2118_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp52_fu_2123_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp53_fu_2127_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp54_fu_1812_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp55_fu_1824_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp56_fu_1818_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp57_fu_1830_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp58_fu_1842_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp59_fu_1836_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp5_fu_1488_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp60_fu_1854_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp61_fu_1860_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp62_fu_1872_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp63_fu_1878_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp64_fu_1890_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp65_fu_1896_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp66_fu_1908_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp67_fu_1914_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp68_fu_2148_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp69_fu_2152_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp6_fu_1494_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp6_i_1_fu_1620_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp6_i_2_fu_1734_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp6_i_3_fu_1848_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp6_i_fu_1506_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp70_fu_2157_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp71_fu_2161_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp7_fu_1512_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp8_fu_1518_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp9_fu_1530_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp_fu_1536_p2                     |     +    |      0|  101|  37|          32|          32|
    |ap_block_state10_pp0_stage0_iter8  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2   |    and   |      0|    0|   2|           1|           1|
    |or_cond_fu_605_p2                  |    and   |      0|    0|   2|           1|           1|
    |tmp_6_fu_610_p2                    |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten_fu_466_p2         |   icmp   |      0|    0|  13|          18|          11|
    |exitcond_fu_516_p2                 |   icmp   |      0|    0|   5|           9|          10|
    |icmp1_fu_478_p2                    |   icmp   |      0|    0|   5|           9|           1|
    |icmp2_fu_532_p2                    |   icmp   |      0|    0|   5|           9|           1|
    |icmp_fu_582_p2                     |   icmp   |      0|    0|   5|          10|           1|
    |tmp_4_fu_566_p2                    |   icmp   |      0|    0|   6|          11|          10|
    |tmp_5_mid1_fu_546_p2               |   icmp   |      0|    0|   5|          10|           4|
    |tmp_s_fu_552_p2                    |   icmp   |      0|    0|   5|          10|           4|
    |ap_block_pp0_stage0_flag00001001   |    or    |      0|    0|   2|           1|           1|
    |col_assign_1_mid2_fu_558_p3        |  select  |      0|    0|  10|           1|          10|
    |col_assign_mid2_fu_492_p3          |  select  |      0|    0|  11|           1|           1|
    |colv_mid2_fu_484_p3                |  select  |      0|    0|   9|           1|           1|
    |tmp_2_mid2_fu_538_p3               |  select  |      0|    0|   2|           1|           1|
    |tmp_5_mid2_fu_600_p3               |  select  |      0|    0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|    0|   2|           1|           2|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                              |          |      0| 3396|3397|        3218|        3143|
    +-----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8  |   9|          2|    1|          2|
    |col_assign_1_reg_433     |   9|          2|   10|         20|
    |col_assign_reg_444       |   9|          2|   11|         22|
    |colv_reg_455             |   9|          2|    9|         18|
    |in_s_V_V_blk_n           |   9|          2|    1|          2|
    |indvar_flatten_reg_422   |   9|          2|   18|         36|
    |out_s_V_V_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   53|        108|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_reg_pp0_iter1_colv_mid2_reg_2622  |    9|   0|    9|          0|
    |col_assign_1_reg_433                 |   10|   0|   10|          0|
    |col_assign_reg_444                   |   11|   0|   11|          0|
    |colv_mid2_reg_2622                   |    9|   0|    9|          0|
    |colv_reg_455                         |    9|   0|    9|          0|
    |exitcond_flatten_reg_2575            |    1|   0|    1|          0|
    |exitcond_reg_2587                    |    1|   0|    1|          0|
    |icmp_reg_2652                        |    1|   0|    1|          0|
    |indvar_flatten_reg_422               |   18|   0|   18|          0|
    |lineBuff_0_V_addr_reg_2647           |    8|   0|    8|          0|
    |lineBuff_1_V_addr_reg_2684           |    8|   0|    8|          0|
    |lineBuff_2_V_addr_reg_2656           |    8|   0|    8|          0|
    |lineBuff_3_V_addr_reg_2694           |    8|   0|    8|          0|
    |or_cond_reg_2672                     |    1|   0|    1|          0|
    |tmp10_i_1_reg_2719                   |   32|   0|   32|          0|
    |tmp10_i_2_reg_2774                   |   32|   0|   32|          0|
    |tmp10_i_3_reg_2769                   |   32|   0|   32|          0|
    |tmp10_i_reg_2724                     |   32|   0|   32|          0|
    |tmp11_i_1_reg_2829                   |   32|   0|   32|          0|
    |tmp11_i_2_reg_2859                   |   32|   0|   32|          0|
    |tmp11_i_3_reg_2889                   |   32|   0|   32|          0|
    |tmp11_i_reg_2799                     |   32|   0|   32|          0|
    |tmp14_i_1_reg_2754                   |   32|   0|   32|          0|
    |tmp14_i_2_reg_2749                   |   32|   0|   32|          0|
    |tmp14_i_3_reg_2804                   |   32|   0|   32|          0|
    |tmp14_i_reg_2699                     |   32|   0|   32|          0|
    |tmp15_i_1_reg_2864                   |   32|   0|   32|          0|
    |tmp15_i_2_reg_2894                   |   32|   0|   32|          0|
    |tmp15_i_3_reg_2924                   |   32|   0|   32|          0|
    |tmp15_i_reg_2834                     |   32|   0|   32|          0|
    |tmp18_i_1_reg_2729                   |   32|   0|   32|          0|
    |tmp18_i_2_reg_2784                   |   32|   0|   32|          0|
    |tmp18_i_3_reg_2779                   |   32|   0|   32|          0|
    |tmp18_i_reg_2734                     |   32|   0|   32|          0|
    |tmp19_i_1_reg_2839                   |   32|   0|   32|          0|
    |tmp19_i_2_reg_2869                   |   32|   0|   32|          0|
    |tmp19_i_3_reg_2899                   |   32|   0|   32|          0|
    |tmp19_i_reg_2809                     |   32|   0|   32|          0|
    |tmp22_i_1_reg_2764                   |   32|   0|   32|          0|
    |tmp22_i_2_reg_2759                   |   32|   0|   32|          0|
    |tmp22_i_3_reg_2814                   |   32|   0|   32|          0|
    |tmp22_i_reg_2709                     |   32|   0|   32|          0|
    |tmp23_i_1_reg_2874                   |   32|   0|   32|          0|
    |tmp23_i_2_reg_2904                   |   32|   0|   32|          0|
    |tmp23_i_3_reg_2934                   |   32|   0|   32|          0|
    |tmp23_i_reg_2844                     |   32|   0|   32|          0|
    |tmp6_i_1_reg_2744                    |   32|   0|   32|          0|
    |tmp6_i_2_reg_2739                    |   32|   0|   32|          0|
    |tmp6_i_3_reg_2794                    |   32|   0|   32|          0|
    |tmp6_i_reg_2689                      |   32|   0|   32|          0|
    |tmp7_i_1_reg_2854                    |   32|   0|   32|          0|
    |tmp7_i_2_reg_2884                    |   32|   0|   32|          0|
    |tmp7_i_3_reg_2914                    |   32|   0|   32|          0|
    |tmp7_i_reg_2824                      |   32|   0|   32|          0|
    |tmp_10_reg_2919                      |   16|   0|   16|          0|
    |tmp_11_reg_2929                      |   16|   0|   16|          0|
    |tmp_2_mid2_reg_2597                  |    1|   0|    1|          0|
    |tmp_3_reg_2789                       |   32|   0|   32|          0|
    |tmp_4_reg_2617                       |    1|   0|    1|          0|
    |tmp_5_mid1_reg_2632                  |    1|   0|    1|          0|
    |tmp_6_reg_2637                       |    1|   0|    1|          0|
    |tmp_8_reg_2909                       |   16|   0|   16|          0|
    |tmp_93_1_reg_2819                    |   32|   0|   32|          0|
    |tmp_93_2_reg_2849                    |   32|   0|   32|          0|
    |tmp_93_3_reg_2879                    |   32|   0|   32|          0|
    |tmp_9_reg_2939                       |   16|   0|   16|          0|
    |tmp_V_fu_110                         |  128|   0|  128|          0|
    |tmp_s_reg_2607                       |    1|   0|    1|          0|
    |win_0_1_V_fu_162                     |  128|   0|  128|          0|
    |win_0_2_V_fu_158                     |  128|   0|  128|          0|
    |win_1_1_V_fu_174                     |  128|   0|  128|          0|
    |win_1_2_V_fu_170                     |  128|   0|  128|          0|
    |win_2_1_V_fu_186                     |  128|   0|  128|          0|
    |win_2_2_V_fu_182                     |  128|   0|  128|          0|
    |win_3_1_V_fu_198                     |  128|   0|  128|          0|
    |win_3_2_V_fu_194                     |  128|   0|  128|          0|
    |win_4_1_V_fu_210                     |  128|   0|  128|          0|
    |win_4_2_V_fu_206                     |  128|   0|  128|          0|
    |win_tmp_0_3_V_fu_154                 |  128|   0|  128|          0|
    |win_tmp_1_3_V_fu_166                 |  128|   0|  128|          0|
    |win_tmp_2_3_V_fu_178                 |  128|   0|  128|          0|
    |win_tmp_3_3_V_fu_190                 |  128|   0|  128|          0|
    |win_tmp_4_3_V_fu_202                 |  128|   0|  128|          0|
    |win_tmp_4_4_V_fu_106                 |  128|   0|  128|          0|
    |win_vect_0_0_1_fu_214                |   32|   0|   32|          0|
    |win_vect_0_1_1_fu_218                |   32|   0|   32|          0|
    |win_vect_0_2_1_fu_222                |   32|   0|   32|          0|
    |win_vect_0_3_1_fu_226                |   32|   0|   32|          0|
    |win_vect_0_4_1_fu_230                |   32|   0|   32|          0|
    |win_vect_0_5_1_fu_234                |   32|   0|   32|          0|
    |win_vect_0_6_1_fu_238                |   32|   0|   32|          0|
    |win_vect_0_7_1_fu_242                |   32|   0|   32|          0|
    |win_vect_1_0_1_fu_246                |   32|   0|   32|          0|
    |win_vect_1_1_1_fu_250                |   32|   0|   32|          0|
    |win_vect_1_2_1_fu_254                |   32|   0|   32|          0|
    |win_vect_1_3_1_fu_258                |   32|   0|   32|          0|
    |win_vect_1_4_1_fu_262                |   32|   0|   32|          0|
    |win_vect_1_5_1_fu_266                |   32|   0|   32|          0|
    |win_vect_1_6_1_fu_270                |   32|   0|   32|          0|
    |win_vect_1_7_1_fu_274                |   32|   0|   32|          0|
    |win_vect_2_0_1_fu_278                |   32|   0|   32|          0|
    |win_vect_2_1_1_fu_282                |   32|   0|   32|          0|
    |win_vect_2_2_1_fu_286                |   32|   0|   32|          0|
    |win_vect_2_2_1_loa_reg_2666          |   32|   0|   32|          0|
    |win_vect_2_3_1_fu_290                |   32|   0|   32|          0|
    |win_vect_2_3_1_loa_reg_2704          |   32|   0|   32|          0|
    |win_vect_2_4_1_fu_294                |   32|   0|   32|          0|
    |win_vect_2_4_1_loa_reg_2678          |   32|   0|   32|          0|
    |win_vect_2_5_1_fu_298                |   32|   0|   32|          0|
    |win_vect_2_5_1_loa_reg_2714          |   32|   0|   32|          0|
    |win_vect_2_6_1_fu_302                |   32|   0|   32|          0|
    |win_vect_2_7_1_fu_306                |   32|   0|   32|          0|
    |win_vect_3_0_1_fu_310                |   32|   0|   32|          0|
    |win_vect_3_1_1_fu_314                |   32|   0|   32|          0|
    |win_vect_3_2_1_fu_318                |   32|   0|   32|          0|
    |win_vect_3_3_1_fu_322                |   32|   0|   32|          0|
    |win_vect_3_4_1_fu_326                |   32|   0|   32|          0|
    |win_vect_3_5_1_fu_330                |   32|   0|   32|          0|
    |win_vect_3_6_1_fu_150                |   32|   0|   32|          0|
    |win_vect_3_7_1_fu_146                |   32|   0|   32|          0|
    |win_vect_4_0_1_fu_142                |   32|   0|   32|          0|
    |win_vect_4_1_1_fu_138                |   32|   0|   32|          0|
    |win_vect_4_2_1_fu_134                |   32|   0|   32|          0|
    |win_vect_4_3_1_fu_130                |   32|   0|   32|          0|
    |win_vect_4_4_1_fu_126                |   32|   0|   32|          0|
    |win_vect_4_5_1_fu_122                |   32|   0|   32|          0|
    |win_vect_4_6_1_fu_118                |   32|   0|   32|          0|
    |win_vect_4_7_1_fu_114                |   32|   0|   32|          0|
    |or_cond_reg_2672                     |   64|  32|    1|          0|
    |tmp_4_reg_2617                       |   64|  32|    1|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 5303|  64| 5177|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  processVECT | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  processVECT | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  processVECT | return value |
|ap_done           | out |    1| ap_ctrl_hs |  processVECT | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  processVECT | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  processVECT | return value |
|in_s_V_V_dout     |  in |  128|   ap_fifo  |   in_s_V_V   |    pointer   |
|in_s_V_V_empty_n  |  in |    1|   ap_fifo  |   in_s_V_V   |    pointer   |
|in_s_V_V_read     | out |    1|   ap_fifo  |   in_s_V_V   |    pointer   |
|out_s_V_V_din     | out |  128|   ap_fifo  |   out_s_V_V  |    pointer   |
|out_s_V_V_full_n  |  in |    1|   ap_fifo  |   out_s_V_V  |    pointer   |
|out_s_V_V_write   | out |    1|   ap_fifo  |   out_s_V_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

