
*** Running vivado
    with args -log system_axi_bram_ctrl_0_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_bram_ctrl_0_bram_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_axi_bram_ctrl_0_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 357.227 ; gain = 87.973
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_bram_0' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_bram_0' (9#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:02:44 ; elapsed = 00:03:01 . Memory (MB): peak = 610.391 ; gain = 341.137
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:44 ; elapsed = 00:03:01 . Memory (MB): peak = 610.391 ; gain = 341.137
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.567 . Memory (MB): peak = 667.211 ; gain = 1.504
Finished Constraint Validation : Time (s): cpu = 00:03:20 ; elapsed = 00:03:45 . Memory (MB): peak = 667.211 ; gain = 397.957
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:20 ; elapsed = 00:03:45 . Memory (MB): peak = 667.211 ; gain = 397.957
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:20 ; elapsed = 00:03:46 . Memory (MB): peak = 667.211 ; gain = 397.957
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:21 ; elapsed = 00:03:46 . Memory (MB): peak = 667.211 ; gain = 397.957
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:22 ; elapsed = 00:03:48 . Memory (MB): peak = 667.211 ; gain = 397.957
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:02 ; elapsed = 00:04:30 . Memory (MB): peak = 716.668 ; gain = 447.414
Finished Timing Optimization : Time (s): cpu = 00:04:02 ; elapsed = 00:04:30 . Memory (MB): peak = 716.816 ; gain = 447.563
Finished Technology Mapping : Time (s): cpu = 00:04:02 ; elapsed = 00:04:30 . Memory (MB): peak = 726.340 ; gain = 457.086
Finished IO Insertion : Time (s): cpu = 00:04:05 ; elapsed = 00:04:33 . Memory (MB): peak = 726.340 ; gain = 457.086
Finished Renaming Generated Instances : Time (s): cpu = 00:04:05 ; elapsed = 00:04:33 . Memory (MB): peak = 726.340 ; gain = 457.086
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:05 ; elapsed = 00:04:33 . Memory (MB): peak = 726.340 ; gain = 457.086
Finished Renaming Generated Ports : Time (s): cpu = 00:04:05 ; elapsed = 00:04:33 . Memory (MB): peak = 726.340 ; gain = 457.086
Finished Handling Custom Attributes : Time (s): cpu = 00:04:05 ; elapsed = 00:04:33 . Memory (MB): peak = 726.340 ; gain = 457.086
Finished Renaming Generated Nets : Time (s): cpu = 00:04:05 ; elapsed = 00:04:33 . Memory (MB): peak = 726.340 ; gain = 457.086

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:05 ; elapsed = 00:04:33 . Memory (MB): peak = 726.340 ; gain = 457.086
synth_design: Time (s): cpu = 00:04:11 ; elapsed = 00:04:39 . Memory (MB): peak = 737.621 ; gain = 470.746
