<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta property="og:title" content="Digital Electronics">
<meta property="og:image" content="images/digital/28.JPG">
<meta property="og:description" content="Digital Electronics Interview question answers all topics">
  <meta name="author" content="vlsi backend adventure">
  <meta name="keyword" content="digital electronics interview question answers, digital electronics notes, digital electronics mcq, digital electronics interview questions geeksforgeeks, digital electronics question bank with answers, digital electronics interview questions for vlsi, binary number system interview questions, setup and hold solved problems, basic gates and boolean algebra, fsm interview questions, synchronous sequential design, counters and shift registers, memories fifos and programmable devices">
  <link rel="shortcut icon" href="img/icon.png" alt="VLSI Back-End adventure">
  <link href = "https://fonts.googleapis.com/icon?family=Material+Icons" rel = "stylesheet">


<style>
      .unselectable {
        -webkit-user-select: none;
        -webkit-touch-callout: none;
        -moz-user-select: none;
        -ms-user-select: none;
        user-select: none;
        color: #000000;
      }
    </style>

   <style>
      img {
        max-width: 100%;
        max-height: 100%;
      }
      div {
        border: 0px dotted #000000;
      }
      .portrait {
        height: 100%;
        width: 40px;
      }
      .landscape {
        height: 100%;
        width: 80px;
      }
      .square {
        height: 100%;
        width: 100px;
      }
    </style>
	<style type="text/css">
.mobileShow {display: none;}

/* Smartphone Portrait and Landscape */
@media only screen
and (min-device-width : 320px)
and (max-device-width : 480px){ 
.mobileShow {display: inline;}
}
.mobileHide { display: inline; }

/* Smartphone Portrait and Landscape */
@media only screen
and (min-device-width : 320px)
and (max-device-width : 480px){
.mobileHide { display: none;}
}
</style>

  <title>Digital Electronics Question & Answers | Q&A |Physical Design| VLSI Back-End Adventure</title>

    <!-- Bootstrap CSS -->
    <link href="css/bootstrap-theme.css" rel="stylesheet">
  <link href="css/elegant-icons-style.css" rel="stylesheet" />
  <link href="css/style.css" rel="stylesheet">
  <link href="css/style-responsive.css" rel="stylesheet" />
  <!-- =======================================================
    Theme Name: Feroz Ahmed
    Theme URL: https://bootstrapmade.com/nice-admin-bootstrap-admin-html-template/
    Author: BootstrapMade
    Author URL: https://bootstrapmade.com
  ======================================================= -->
</head>

<body>




  <!-- container section start -->
  <section id="container" class="" >


    <header class="header dark-bg" class="nav" style="position:fixed;" "top:0px;>
      <div class="toggle-nav" ">
        <div class="icon-reorder tooltips" data-original-title="Toggle Navigation" data-placement="bottom"><i class="icon_menu"></i></div>
      </div>

      <!--logo start-->
      <a href="index.html" class="logo">VLSI <span class="lite">Back-End </span>Adventure</a>
      <!--logo end-->

      <div class="nav search-row" id="top_menu">
        <!--  search form start -->
        <ul class="nav top-menu">
          <li>
            <form class="navbar-form">
              <input class="form-control" placeholder="Search" type="text">
            </form>
          </li>
        </ul>
        <!--  search form end -->
      </div>

     
       <style>.goog-logo-link {   display:none !important; } .goog-te-gadget{ color: transparent !important;} </style>
<div style="position:absolute; left:1000px;">   <div class="nav search-row" id="top_menu">
<div id="google_translate_element"> </div>
<script type="text/javascript">function googleTranslateElementInit() { new google.translate.TranslateElement({pageLanguage: 'en'}, 'google_translate_element');}</script>
<script type="text/javascript" src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script>
</div></div>


      <div class="top-nav notification-row">
        <!-- notificatoin dropdown start-->
        <ul class="nav pull-right top-menu">

          <!-- task notificatoin start -->
        
            <ul class="dropdown-menu extended tasks-bar">
              <div class="notify-arrow notify-arrow-blue"></div>
            </ul>
          
         
          <li class="dropdown">
            <a data-toggle="dropdown" class="dropdown-toggle" href="">
                            <span class="profile-ava">
                                <img  src="img/feroz.JPG">
                            </span>
                            <span class="username">Feroz Ahmed</span>
                            <b class="caret"></b>
                        </a>
            <ul class="dropdown-menu extended logout">
              <div class="log-arrow-up"></div>
              <li class="eborder-top">
                <a href="https://www.linkedin.com/in/ferozchoudhary/"><i class="fa fa-linkedin"> </i> My LinkedIn Profile</a>
              </li>
              <li>
                <a href="http://youtube.com/c/FerozAhmed_PhysicalDesign?sub_confirmation=1"><i class="fa fa-youtube"> </i>Youtube Channel</a>				
              </li>
			  <li>
                <a href="http://t.me/VLSI_Learning"><i class="fa fa-telegram"> </i> Telegram</a>
              </li>
			   <li>
                <a href="https://github.com/ferozer"><i class="fa fa-github"> </i> Github</a>
              </li>
              <li>
                <a href="https://www.instagram.com/rising_legend/"><i class="fa fa-instagram"> </i> Instagram</a>
              </li>
              <li>
                <a href="https://www.facebook.com/zoref5619"><i class="fa fa-facebook"> </i> Facebook</a>
              </li>
              
             
              <li>
              
              </li>
            </ul>
          </li>
      </div>
	  
    </header>
    <!--header end-->

    <!--sidebar start-->
    <aside>
      <div id="sidebar" class="nav-collapse " style="position:fixed;" "top:0px;>
        <!-- sidebar menu start-->
        <ul class="sidebar-menu">
          <li class="active">
            <a class="" href="index.html">
                          <i class="icon_house_alt"></i>
                          <span>Home</span>
                      </a>
          </li>
          <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_document_alt"></i>
                          <span>Physical Design</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="logic_synthesis.html">Logic Synthesis</a></li>
              <li><a class="" href="pd_inputs.html">PD Inputs</a></li>
			   <li><a class="" href="floorplan.html">Floorplan</a></li>
              <li><a class="" href="powerplan.html">Powerplan</a></li>
			   <li><a class="" href="placement.html">Placement</a></li>
              <li><a class="" href="cts.html">Clock Tree Synthesis</a></li>
			  <li><a class="" href="routing.html">Routing</a></li>
              <li><a class="" href="sta.html">Static Timing Analysis</a></li>
            </ul>
          </li>
		  
		  <li>
		   <a class="" href="pd_verification.html">
                       <i class="icon_document_alt"></i>
                          <span>PD Verification</span>
                      </a></li>
		  
		  <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_document_alt"></i>
                          <span>PD Analysis</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="congestion_analysis.html">Congestion Analysis</a></li>
              <li><a class="" href="power_analysis.html">Power Analysis</a></li>
			   <li><a class="" href="ir_analysis.html">IR Analysis</a></li>
            </ul>
          </li>
		  
		  <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_document_alt"></i>
                          <span>PD Essentials</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="pd_issues.html">Issues in PD</a></li>
              <li><a class="" href="pd_cells.html">Cells in PD</a></li>
			   <li><a class="" href="io_design.html">IO Design</a></li>
			     <li><a class="" href="delay_models.html">Delay Models</a></li>
              <li><a class="" href="eco.html">ECO</a></li>
			   <li><a class="" href="std_cell_types.html">Types of Std Cells</a></li>
            </ul>
          </li>
		  
		  
		   <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_document_alt"></i>
                          <span>Discontinuity</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="dfm_dfy.html">DFM/DFY</a></li>
              <li><a class="" href="mc_mm_ocv.html">MC/MM/OCV</a></li>
            </ul>
          </li>
		  
		  <li>
		   <a class="" href="videos.html">
                       <i class="icon_desktop"></i>
                          <span>Videos</span>
                      </a></li>
		<li>  <a class="" href="sta_numericals.html">
                       <i class="icon_table"></i>
                          <span>STA Numericals</span>
                      </a>
					  </li>
		  
		  
          <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_piechart"></i>
                          <span>Q&A</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="pd_mcqs.html">PD MCQs</a></li>
              <li><a class="" href="pd_qa.html">Physical Design</a></li>
              <li><a class="" href="digital_electronics.html">Digital Electronics</a></li>
			  <li><a class="" href="cmos_fundamentals.html">CMOS Fundamentals</a></li>
			  <li><a class="" href="verilog.html">Verilog</a></li>
              <li><a class="" href="tcl.html">TCL Scripting</a></li>
              <li><a class="" href="perl.html">PERL Scripting</a></li>
            </ul>
          </li>
          <li>
		   <a class="" href="Extras.html">
                       <i class="icon_document_alt"></i>
                          <span>Extras</span>
                      </a></li>
        </ul>
        <!-- sidebar menu end-->
      </div>
    </aside>
    <!--sidebar end-->
	
	
	
	
	
	
	
	
	
	
	

    <!--main content start-->
    <section id="main-content">
      <section class="wrapper">
	  
        <!--overview start-->
        <div class="row">
          <div class="col-lg-12">
           
            <ol class="breadcrumb">
              <li><i class="fa fa-home"></i><a href="index.html">Home</a></li>
          
			  <li><i class="fa fa-document"></i><a href="#">Digital Electronics Q&A </a></li>
            </ol>
          </div>
        </div>

        
          <!--/.col-->

        </div>
        <!--/.row-->


       
<!-- Services section -->

	
<div class="unselectable">










<div>


</head>
<body>

 <style>
body  {
  background-image: url("img/1231.JPG");
  background-repeat: repeat;
  background-attachment: fixed;
}
</style>






<!-- Today status end -->

<a name="1"></a>

        <div class="row">
		
		

		<!--/col-->
		 
          <div class="col-md-2"  style="position:sticky; 
		  top:60px;">
            	  <div class="row">
  <div class="panel panel-default col-sm-14">
<div class="emptyBlocks"></div>

    <div class="panel-heading"><b>Topics</b></div>
    <div class="panel-body"><div class="sidebar">

<a href="#1"><li>Binary Number Systems</li></a>
<a href="#2"><li>Basic Gates and Boolean Algebra</li></a>
<a href="#3"><li>K-Maps</li></a>
<a href="#4"><li>Combinational logic</li></a>
<a href="#5"><li>flip-flops</li></a>
<a href="#6"><li>Finite State Machines – Synchronous Sequential design</li></a>
<a href="#7"><li>Setup time and Hold time </li></a>
<a href="#8"><li>Counters and Shift Registers </li></a>
<a href="#9"><li>Fault Analysis and Hazards </li></a>
<a href="#10"><li>Digital Integrated Circuits </li></a>
<a href="#11"><li>Memories, FIFO and Programmable devices</li></a>

    </div>
  </div>
</div>
  </div>
	 <!--/social-box-->
          </div> 

          <div class="col-lg-8 col-md-6">
            <div class="panel panel-default">
              <div class="panel-heading" style="position:sticky; 
		  top:60px;">
		  <h2><a name="1"></a><a name="1"></a>
                <i class="fa fa-flag-o red"></i><h2><b>Digital Electronics Question & Answers </h2></b>
				

				
              </div>
              <div class="panel-body">
                <table class="table bootstrap-datatable countries">
                  <thead>
                    <tr>
                      <th></th>
                      <th></th>
                      
                    </tr>
                  </thead>
                  <tbody>
				  
				  
			

<style>
			 .bullets {
			 }
			 .bullets li {
			 list-style-type: square;
			 )
			</style>






<h2> Digital Eletcronics (Q&A)</h2>

<a name="1"></a>
<h2><center>Binary Number Systems</center><hr>
</h2>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q1) Define: (a) bit (b) nibble (c) byte (d) word 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<ol type="a">
 <li>Bit: Binary digit (Either logic-1 or logic-0)</li>
 <li>Nibble: 4-bits together is called a nibble</li>
 <li>Byte: 8 bits or 2 nibbles</li>
 <li>Word: 16 bits or 2 bytes </li></ol> 
 </div></div></div><br>

 
  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q2) What is weighted code? Give example. 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The weighted code will have a fixed weight for each position. For example, in
normal binary system, the decimal equivalent can be obtained by multiplying the position
value with position weight and adding them together. 
 </div></div></div><br>
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q3) Give an example for Non-weighted code? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Unlike weighted code, non-weighted codes will not any weights. For example,
Excess-3 code and Gray code. So the numbers that are represented using non-weighted
code can not be directly converted to decimal equivalents. 
  </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q4) What is the key feature of Excess-3 code? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Self-complementing: The 9’s complement of an excess 3 number can be obtained simply by replacing its 1’s with 0’s and 0’s with 1’s. 
  </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q5) In how many different ways can number 5 be represented using 2-4-2-1 code? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  2-4-2-1 represents the weights corresponding to bit positions.<br> So the two possible ways are: 1011, 0101 
 </div></div></div>
 	
 <br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q6) What are all the BCD numbers that can be uniquely represented in 2-4-2-1 weighted code? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  0, 1, 8 and 9 (Only these 4 numbers will have unique representations). 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q7) How many unused combinations are there in the representation of BCD numbers using 7-4-2-1 weighted scheme? What are they? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  As BCD numbers range from 0 to 9, there are 5 unused combinations in 7-4-2-1 code.<br> They are: 1011, 1100, 1101, 1110 and 1111. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q8) What is the condition for a weighted code to be self-complementary? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  A weighted code is self-complimentary if the sum of the weights equals to 9.<br> E.g.: 2-4-2-1 code. Sum of the weights = 2+4+2+1 = 9
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q9) Convert the binary number 011101010001 to octal and hexadecimal? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  (a) Binary: 011 101 010 001<br>
       &nbsp&nbsp&nbsp&nbsp&nbspOctal: &nbsp3 &nbsp 5 &nbsp&nbsp2  &nbsp&nbsp1<br>
 (b) Binary: 0111 0101 0001<br>
&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp Hex:   &nbsp  7  &nbsp    5 &nbsp     1 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q10) Formulate a simple procedure for converting base-3 numbers to base-9? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  Consider (X<sub>n-1</sub> X<sub>n-2</sub> ……..X<sub>3</sub> X<sub>2</sub> X<sub>1</sub> X<sub>0</sub>) a n bit base 3 number.<br>
The corresponding decimal equivalent is given by,<br>
3<sup>n-1</sup> X<sub>n-1</sub> + 3<sup>n-2</sup> X<sub>n-2</sub> ….. + 3<sup>3</sup> X<sub>3</sub> + 3<sup>2</sup>X<sub>2</sub> + 3<sup>1</sup>X<sub>1</sub> + 3<sup>0</sup>X<sub>0</sub><br>
= 9<sup>(n-2)/2</sup> (3 X<sub>n-1</sub> + X<sub>n-2</sub>) + .............+ 9<sup>1</sup>(3 X<sub>3</sub> + X<sub>2</sub>) + 9<sup>0</sup>(3X<sub>1</sub> + X<sub>0</sub>)<br>
So take every to digits of base-3 number from LSB side, find their decimal equivalent, it
will be the corresponding base-9 digit. (Similar to the procedure of converting a binary
number to octal or hex) 
  </div></div></div><br>


 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q11) Convert (211101222211122)3 to base-9? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
   Base-3:(2 11 10 12 22 21 11 22)<SUB>3</SUB><BR>
   Base-9: 2 &nbsp4 &nbsp3 &nbsp5 &nbsp8 &nbsp7 &nbsp4 &nbsp8 
 </div></div></div>
 	
 <br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q12) A number N has ‘n’ digits in a r-radix number system. What is its (r-1)’s complement and r’s complement? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
    (r<sup>n</sup> – 1)-N , (r<sup>n</sup> – N) 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q13) What is the 9’s complement of the BCD number 752? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
   999 – 752 = 247 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q14) Convert the Gray code number 11001 to binary code? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  Conversion from gray to binary: Retain the MSB as it as. XOR the current input bit
with the previous output bit to get the new output bit. In this case, given gray code
number is 11001 <br><br>
<img src="images/digital/b2g.JPG" alt="digital electronics interview questions, physical design"><br>
So, the required binary number is 10001. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q15) Give the procedure for converting a binary number to Gray code?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
   Binary to Gray code conversion: Retain MSB. XOR Current bit of Binary input
with the previous bit of Binary input to get new bit of Gray code Output. 
  </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q16) Represent 45 in the number systems (a) binary (b) BCD (c) Excess-3 (d) Gray code  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 (a) 101101<br>
 (b) To get BCD: Represent each digit separately in binary 0100 0101<br>
 (c) Excess-3: Add 3 to each digit and then represent them separately in binary  
 0111 1000<br>
 (d) Gray code: First convert to Binary and use the procedure shown in Q15:
 111011<br> 
 </div></div></div>
 	
 <br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q17) Give the range of the numbers that can be represented using n bits in 2’s complement method?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
   –(2 <sup>n – 1</sup>) to +(2 <sup>n – 1</sup> – 1)  
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q18) What is the minimum number of bits required to represent the numbers in the range of -5 to 23 using 2’s complement method?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
   (2 <sup>n – 1</sup> – 1) > 23 => 2<sup> n – 1</sup> > 24 => 2 <sup>n – 1</sup> = 32 => n-1 = 5 => n = 6 bits 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q19) What will be the result if all the zeros are retained from LSB side until 1 is seen,
including that 1, and complement all the following bits of a binary number?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
   2’s compliment of the binary number<br>
 E.g.: Consider 10010, Its 2’s compliment is given by 01110 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q20) In a particular design which uses 5 bits for integral part and 7 bits for fractional part,the result of some operation is 7B8 hex. Find the corresponding decimal equivalent? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
    78B in hex = 01111.0111000 (5 integral bits and 7 fractional bits)<br>
 &nbsp &nbsp &nbsp &nbsp&nbsp&nbsp&nbsp              = 15.4375
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q21) Convert 0.95 to its binary equivalent?  
  </a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 0.95 x 2 = 1.90 ---- 1<br>
 0.90 x 2 = 1.80 ---- 1<br>
 0.80 x 2 = 1.60 ---- 1<br>
 0.60 x 2 = 1.20 ---- 1<br>
 0.20 x 2 = 0.40 ---- 0<br>
 0.40 x 2 = 0.80 ---- 0<br>
 0.80 x 2 = 1.60 ---- 1 ……….<br>
 So, 0.95 = 0. 11 1100 1100 1100 1100.... 
 </div></div></div>
 
 <br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q22) AB16 – 3E16 = ? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
AB<sub>16</sub> – 3E<sub>16</sub> = (171) – (62)<br>
 &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp= (109) = 6D<sub>16</sub>
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q23) Solve for x: (70)8 + (122)6 = (211)x? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
) 2x<sup>2</sup>+ x + 1 = 56 + 50 = 106 => x (2x+1) = 105 = 7 x 15 => x = 7 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q24) Solve for X in (135)12 = (X)8 + (78)9? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 (78)<sub>9</sub> = 63 + 8 = (71)<sub>10</sub><br>
 (135)<sub>12</sub> = 144 + 36 + 5 = (181)<sub>10</sub><br>
 (71)<sub>10</sub> - (181)<sub>10</sub> = (110)<sub>10</sub> = (156)<sub>8</sub><br>
 So, X = 156 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q25) Explain the detailed procedure for BCD addition? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 BCD addition is similar to any binary addition. But if the result is above 9, to get
valid BCD result, we need to add 6 to the result. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q26) Perform BCD addition: (1001) + (0110)?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
&nbsp 1 0 0 1<br>
&nbsp 0 1 1 0<br>
 ----------------<br>
&nbsp1 1 1 1 (>9)<br>
6,0 1 1 0<br>
----------------<br>
&nbsp 1 0 1 0 1<br>
So, the result is 0001 0101 = (1 5)<a name="2"></a> 
 </div></div></div><br>
<hr>
<h2><center>Basic Gates and Boolean Algebra</center'><hr> </h2>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q1) Which gates are called universal gates? Why? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 NAND and NOR gates are called universal gates. Because any other logical gate like
AND, OR, NOT, XOR, XNOR etc. or any other Boolean function can be implemented
only with NAND or NOR gates. 
 </div></div></div><br>	



 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q2) How many minterms or maxterms will be there for n-inputs? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 For n inputs, possible minterms/maxterms = 2<sup>n</sup>. For example, for 2 inputs the
possible 4 minterms are A’B’, A’B, AB’, AB and maxterms are A+B, A’+B, A+B’,
A’+B’.  
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q3) Give the minterm and maxterms corresponding to 6 and 15 numbers (4-inputs)? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) 6 = (0110)<sub>2</sub> Minterm = A’BCD’, maxterm = A+B’+C’+D
 (b) 15 = (1111))<sub>2</sub> Minterm = ABCD, maxterm = A’+B’+C’+D’ 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q4) In how many ways can a NAND gate be converted into an inverter? Show all the
possibilities? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
A NAND gate can be converted into an inverter by using any of the following two
methods: 
<br><img src="images/digital/1.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q5) How many number of 2 input AND gates are required to generate N I/P AND gate? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
N-1. For example to implement a 4 input AND gate we need three 2-input AND
gates. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q6) State De-Morgan’s Laws? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 (A+B+C+D…)’ = A’.B’.C’.D’…….<br>
 (ABCD……..)’ = A’ + B’ + C’ + D’……
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q7) (a) If it is given that A & B will not be 1 at the same time, what will be the
equivalent logical gate for an XOR gate?<br> (b) If any of the inputs of an XOR gate are inverted, XOR gate will work as ----- ? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 (a) OR Gate.<br>
We can conclude this from truth table. Also from Boolean algebra as shown here :<br>
As A=B=1, can not occur, AB = 0 always.<br>
A XOR B = AB’ + A’B = A (AB)’ + B (AB)’ = A (0)’ + B(0)’ = A + B<br><br>
 (b) XNOR Gate.<br>
 A XOR B = AB’ + A’B<br>
 Using this, A’ XOR B = AXOR B’ = A’B’ + AB = A XNOR B 
 </div></div></div><br>	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q8) State the Shannon’s expansion theorem for representing a Boolean function by its
co-factors? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 According to Shannon’s expansion theorem any Boolean function F(A,B,C,D….)
can be represented as F = A F<sub>A</sub> + A’ F<sub>A’</sub> , where the cofactors FA and FA’ are given as,
F<sub>A</sub> = F(1,B,C,D….) and F<sub>A’</sub> = F(0,B,C,D….) 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q9) Write the cofactors FA and FA’ for F(A,B,C,D) = ABD + BCD’ + A’B’C’ ? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
F<sub>A</sub> = BD + BCD’ and F<sub>A’</sub> = BCD’ + B’C’ 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q10) How many unique Boolean functions can exist for ‘n’ number of inputs?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
F<sub>A</sub> = BD + BCD’ and F<sub>A’</sub> = BCD’ + B’C’ 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q11) Mention the logical gates for which the 3 input implementation can not be obtained
from two 2 input gates? How do you implement them?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 2^2^n
For n inputs, the possible number of minterms are, k = 2^n.<br>
 Any boolean function is combination of minterms. So all possible Boolean
functions are <br><sup>k</sup>C<sub>0</sub> + <sup>k</sup>C<sub>1</sub> + <sup>k</sup>C<sub>2</sub> + <sup>k</sup>C<sub>3</sub> + ……. <sup>k</sup>C<sub>k</sub> = (1 + 1)^k = 2^k = 2^2^n
 <br>
 <img src="images/digital/3.JPG">
 </div></div></div><br>


 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q12) What is OUT in the circuit shown below?   
  <br><img src="images/digital/2.JPG" alt="digital electronics interview questions, physical design">
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
First XOR gate output = X XOR X’ = 1<br>
Second XOR output = 1 XOR X = X’<br>
Third XOR gate output = OUT = X’ XOR X = 1<br>
 OUT = 1 irrespective of X 
 </div></div></div><br>	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q13) Give implementation of XOR using minimum number of NAND gates?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 A XOR B = A’B + AB’ = A(AB)’ + B(AB)’ 
  <br><img src="images/digital/4.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q14) An assembly line has 3 fail safe sensors and one emergency shutdown switch.<br>
 The line should keep moving unless any of the following conditions arise:<br>
 (i) If the emergency switch is pressed<br>
 (ii) If the senor1 and sensor2 are activated at the same time.<br>
 (iii) If sensor 2 and sensor3 are activated at the same time.<br>
 (iv) If all the sensors are activated at the same time<br>
Suppose a combinational circuit for above case is to be implemented only with
NAND Gates. How many minimum number of 2 input NAND gates are required?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 6<br>
A = Switch B=Sensor1 C=Sensor2 D=Sensor3 Pressed or sensor activated = 1<br>
 F=Shutdown=1<br>
 If you use K-Map and simplify, you will get F = A + BC + CD. The
implementation of the same is shown below. 

  <br><img src="images/digital/5.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q15) Majority function is the one which gives 1 if the input has more 1s than 0s. Show
the truth table and give the AOI for 3-input majority function? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Truth table for 3-input majority function is shown below: <br>
  <br><img src="images/digital/6.JPG"><br><img src="images/digital/7.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q16) N number of XNOR gates are connected as shown below. How does this circuit
work? Explain?<br><img src="images/digital/8.JPG" alt="digital electronics interview questions, physical design"> 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 This is circuit will work in two different ways based on N-value. (a) N is odd (b) N
is even<br><br>
(a) If N is odd, there will be even number of XNOR gates in the circuit. Take an
example of N=3, So there are 2 XNOR Gates. The two bubbles will get cancelled
and this works as XOR. Same works for any odd N. So if N is odd it works as
XOR Gate.<br>
(b) If N is even, the circuit works as XNOR Gate. ( Apply the same logic). One extra
bubble will be there to make XOR to XNOR. You may verify the same for N=4. 
 </div></div></div><br>	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q17) Show the implementation of XNOR gate using minimum number of NOR Gates? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Very much similar to Answer 13.<br>
 <br><img src="images/digital/9.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q18) Explain parity generation and its significance? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Parity generation adds an extra bit to the data which indicates the parity of input
data. Parity generation is of two types: Even-parity and odd-parity generation. Even
parity generator gives 1 if the input has odd number of 1’s so that overall number of 1’s
will be even. Similarly odd parity generator gives 1 if the input has even number of 1’s.<br><br>
In data transmission systems the transmission channel itself is a source of data
error. Hence the need to determine the validity of transmitted and received data. The
validity of data is essential in applications where data is transmitted over long distances.
Invalid data is a corruption risk. Parity generation helps in checking the validity of the
data. Parity generation and validation is a scheme to provide single bit error detection
capabilities. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q19) Which logical gates can be used as parity generators? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
XOR gate can be used as even parity generator and XNOR can be used as odd
parity generator. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q20) What is the parity of (i) 10111001 (ii) 11001010 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(i) ODD as the number of ones = 5, odd number <br>
(ii) EVEN, number of 1s =4,even 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q21) Give a circuit for 4-bit even parity checker? And explain the same how can it be reused for parity generation? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The following circuit shows a parity checker for 4 inputs. A, B and C is the actual
data. Whereas P is even parity bit generated at the transmitter. P = A xor B xor C. So A,
B, C and P together will have even parity always. If all the bit sequences are received
properly, O should be zero always. O=1 indicates that some error has occurred during
transmission. 
<br>
<img src="images/digital/11.JPG"><br>The same circuit can be used for parity generation by putting P = 0. If P=0, the same
circuit works as 3-input even parity generator. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q22) Design a combinational circuit using XOR gates that converts a 4-bit gray code number to a 4-bit binary number? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The detailed procedure with an example for converting gray code to binary is
shown in chapter 1. The same concept is shown with the XOR gates here. 

<br>
<img src="images/digital/12.JPG">
 </div></div></div><br>	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q23) Draw the enable signal (CLK_EN) such that the OUT will get only the 2 and 3 pulses of CLK? The figure shows the circuit and CLK signal?<br><center><img src="images/digital/10.JPG"> </center> 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The input clock, the OUT that is needed and the corresponding CLK_EN are shown in the following diagram: <br>
 <br><img src="images/digital/13.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q24) Which logical gate can be used to find out whether the two single bit inputs are equal or not?<br> </center>
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
XNOR gate.<br>
 If we observe the truth tables, XNOR gate gives 1 if both the inputs are same.<br>
Similarly XOR gives 1 if both the signals are different. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q25) What is the difference between NAND gate and negative AND gate? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 <img src="images/digital/14.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q26) How to obtain the dual of a Boolean equation? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Dual : Replacing AND (NAND) with OR(NOR) and OR (NOR) with AND(NAND) in a given boolean equation gives the dual. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q27) Match the following:<br>
a) Comparator &nbsp................................ (i) NAND<br>
b) Half adder &nbsp.................................. (ii) NOR<br>
c) Anyone input is 1, output is 0 &nbsp....... (iii) XOR<br>
d) Anyone input is 0, output is 1 &nbsp........(iv) XNOR<br> 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 a) iv<br>
b) iii<br>
c) ii<br>
d) i <a name="3"></a>
 </div></div></div><br>

 
<hr>
<h2><center>K-Maps</center><hr>
</h2>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q1) Define: SOP from and POS form? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  SOP: Sum Of Products : OR of all ANDs Eg: F (A,B,C) = A + BC <br>
 POS: Product Of sums: AND of all ORs Eg: F(A,B,C) = (A’+B’) (A’+C’) 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q2) When is a SOP/POS form is called standard or canonical? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  A SOP is called standard if each term is a minterm. Similarly a POS is called standard if each term is a maxterm. 
  </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q3) Write the POS from for a 3-input XNOR gate? Is it canonical? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<img src="images/digital/15.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q4) Which form is suitable for designing logic circuits using<br>
&nbsp(a) Only NAND gates<br>
&nbsp(b) Only NOR gates 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) SOP form <br>
(b) POS form 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q5) In which order are the bits arranged while drawing K-Maps?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Hamming order (Gray code) 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q6) Why do we write 00 01 11 10 in that order while Drawing K-maps?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
In K-Map, the Boolean simplification is done by grouping the adjacent cells that have 1. To get the simplified expression, the adjacent cells must have 1 bit change. So gray code is used. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q7) How many cells will a n-input variable have in K-Map?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
2<sup>n</sup>. E.g.: 3 variables, 8 cells. Similarly..4 variables 16 cells. 
 </div></div></div><br>	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q8) How many dimensions (without projections) are there for n karnaugh map (n>2)?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Ceiling (log2 n) 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q9) What do you mean by don’t care condition?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 The don’t care condition set accommodates input patterns that never occur or outputs
that will not be observed. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q10) Y = A'C + AC'B' and you are given that A=C=1 will never occur. Simplify Y?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Y = A'C + AC'B' and the output will be don’t care for A = C = 1. So the K-map will be as follows: <br>
<img src="images/digital/16.JPG" alt="digital electronics interview questions, physical design"><br> Thus the simplified expression for Y is AB’ + C
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q11) Y = ∑ ( 0,2,3,4,9,10,12,13)<br>
 &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp = d (6,8,14) .Simplify using KMap. Mention Prime Implicants & Essential Prime Implicants?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<img src="images/digital/17.JPG">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q12) Y = F(A,B,C,D) = ∑ (0,1,4,5,7,9,12). Express the same using П ?<br>
 &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp = d (6,8,14) .Simplify using KMap. Mention Prime Implicants & Essential Prime Implicants?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Y = П (2,3,6,8,10,11,13,14,15)
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q13) If F(A,B,C,D,E) = B’E, how many terms will be there in the standard or canonical SOP representation of F?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 8 terms, F = B’E (A + A’) (C+C’) (D+D’) 
 </div></div></div><br>	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q14) In a 6 variable K-map, how many literals will the grouping of 4 adjacent cells give
in the term? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
6 – log<sub>2</sub>4 = 6-2 = 4 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q15) Generalization of Q13: The grouping of k adjacent cells, in a N variable K-Map will lead to a term of ----- literals? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 In 3 variable map, grouping all 8 cells will give zero literals in the term as it is
logical 1 always. Similarly, in 4 variable map the same grouping will give 1 literals, in 5
a variable map it is 2 and so on..<br>
So the literals in the term = N – log<sub>2</sub>k 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q16) If the number of variables are more,(>5) , which method is suitable for Boolean simplification? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Q-M Method 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q17) In the simplification of a Boolean function, F = ∑ (0,1,2,6,7,8,9,10,14,15) using QM method the following table is obtained: Q1) Define: SOP from and POS form?
  <br><img src="images/digital/18.JPG" alt="digital electronics interview questions, physical design"> 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Checkout for the columns which has only one entry (X), that term must be included in the simplified expression. So, that term will be essential.<br>
(a) So the essential prime implicants are: BC and B’C’<br>
(b) The simplified expression F = BC + B’C’ + CD’ = BC + B’C’ + B’D’ 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q17) In the simplification of a Boolean function, F = ∑ (0,1,2,6,7,8,9,10,14,15) using QM method the following table is obtained: Q1) Define: SOP from and POS form? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Checkout for the columns which has only one entry (X), that term must be included in the simplified expression. So, that term will be essential.<br>
(a) So the essential prime implicants are: BC and B’C’<br>
(b) The simplified expression F = BC + B’C’ + CD’ = BC + B’C’ + B’D’ 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q18) Use K-Map to simplify F = ∑ (0,1,2,6,7,8,9,10,14,15) in SOP from? Cross check the essential prime Implicants that are obtained in Q17.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<img src="images/digital/19.JPG" alt="digital electronics interview questions, physical design"> 
 </div></div></div><br>	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q19) Simplify the Boolean function Y = ∑ ( 0,2,3,5,7,10,11,15) in POS form using KMap?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 To simplify the Boolean function in POS form we need to map for 0s and them take
the compliment of that function to get Y in POS form. 
<br><img src="images/digital/20.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q20) Give the AND-OR implementation of a circuit, using minimum gates, that gives HIGH when the input is BCD equivalent of 5,7 or 9 and LOW otherwise. ?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
As the input is a BCD number, the output will be don’t care for the input combinations, 10,11,12,13,14 and 15. So the K-Map will be as shown below: 
<br><img src="images/digital/21.JPG" alt="digital electronics interview questions, physical design">

 </div><a name="4"></a><hr></div></div><br>

<br>
<h2><center>Combinational logic</center><hr>
</h2>
<br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q1) (a) Show the AOI implementation of a 2:1 Mux?<br>
 &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp(b) Convert this to 2-input NAND implementation?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 (a) For a 2:1 mux, whose inputs are I0,I1 and select line S, the out put is given by the following boolean expression:<br>
 Out = S’ I0 + S I1<br>
 The AND-OR Implementation (AOI) is shown below: <br>
<br><img src="images/digital/22.JPG" alt="digital electronics interview questions, physical design"><br>(b) The NAND gate implementation is: <br><img src="images/digital/23.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q2) Design the following gates using minimum number of 2:1 Muxes?<br>
  &nbsp&nbsp&nbsp&nbsp&nbsp(a) NOT (b) AND (c) OR (d) XOR  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<br><img src="images/digital/24.JPG" alt="digital electronics interview questions, physical design"><br><br>To get B’, we need an extra 2:1 Mux, as inverter. Similarly NAND,
NOR, XNOR gates can also be implemented. All these implementations need 2 2:1
Muxes (similarly to XOR gate). 
 </div></div></div><br>
 	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q3) Construct a 16:1 Mux with two 8:1 Mux and one 2:1 Mux.   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Y = A’B’C + A’BC’ + AB’C’ + ABC = A XOR B XOR C  <br>
<br><img src="images/digital/25.JPG" alt="digital electronics interview questions, physical design"><br> 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q4) Find out the simplified expression for Y in terms of A, B and C?    
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Y = A’B’C + A’BC’ + AB’C’ + ABC = A XOR B XOR C  <br>
<br><img src="images/digital/25.JPG" alt="digital electronics interview questions, physical design"><br> 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q5) Design a circuit for 3-input majority function using a 4:1 Mux?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 <img src="images/digital/26.JPG" alt="digital electronics interview questions, physical design"><br> The majority function gives 1 if the input has more number of 1s than
zeros. The truth table is shown in Chapter 3. If A=B=0, the output will be zero
irrespective of C. If A=B=1, output is 1 irrespective of C. But if A=1,B=0 or A=0,B=1, as
we can not decide the majority without knowing C. So I0 = 0, I1=I2 = C and I3 =1. The
implementation is shown above. If we simplify the expression it gives,<br>
 Y = AB+ BC + AC 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q6) (a) Expand the Boolean function f(x,y,z) = x’z’ + xy + xz in terms of x?<br>
 (b) Implement f using a 2:1 Mux and external gates?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Shannon’s expansion theorem is highly useful in implementing a Boolean function
using Multiplexer.<br>
(a) To get f(x,y,z) = x’z’ + xy + xz in terms of x, first use Shannon’s expansion
theorem to get the following co-factors. The cofactors are:<br>
f<sub>x</sub> = f(1,y,z) = y + z <br>
f<sub>x’</sub> = f(0,y,z) = z’<br>
So, f(x,y,z) = x f<sub>x</sub> + x’ f<sub>x’</sub><br>
<br><br>
(b) Now we can use x as select line and implement f(x,y,z) using 2:1 mux <br><img src="images/digital/27.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q7) There is a single telephone which needs to transmit the data from 8 different users to
the receiving end. Give a design which can accomplish this task?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 We need a 8:1 Mux at the input side and 1:8 Demux at the receiver side. We may
need an 8 bit counter which runs at the same clock speed on both the sides to select one of the user. 
 </div></div></div><br>
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q8) You are given a 2:4 decoder, a 2 input OR gate and a 3 input OR gate. Using these
components design a system which takes A & B as inputs and generates the following four outputs: AB, (AB)' , A+B, (A+B)'.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
A 2:4 decoder will have 4 O/Ps which are the minterms of the 2 inputs : AB, AB’,
A’B, A’B’. Out of the four outputs that are needed, AB and (A+B)’ = A’B’ are directly
available. Whereas A+B can be obtained using the extra 2 input OR gate (which is given).<br>
So only O/P that is needed is (AB)’.<br>
(AB)’ = A’ + B’ = A’(B+B’) + B’(A+A’) = A’B + AB’ + A’B’.<br>
So use 3-input OR gate to obtain (AB)’. The whole design is shown below. <br>
<img src="images/digital/28.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q9) Give the truth table for (a) half-adder and (b) half-subtractor?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<br><img src="images/digital/29.JPG" alt="digital electronics interview questions, physical design"><br> <img src="images/digital/30.JPG" alt="digital electronics interview questions, physical design"><br> 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q10) Design a circuit for half-subtractor using basic gates?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
From the above truth table (A9(b)), we can derive the following equations for
barrow and difference:<br>
 Borrow = Bout = A’B<br>
 Difference = Diff = A XOR B<br><br>
The same equations can be shown using basic gates. (XOR, NOT, AND)
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q11) Design "OR" gate using HA's?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 The HA equations are, Cout = AB and Sum = A XOR B = AB’ + A’B<br>
Sum XOR Cout = Sum’ Cout + Cout’ Sum<br>
 = (AB+A’B’) AB + (A’+B’) (A’B+AB’)<br>
 = AB + A’B + AB’ = A + B<br>
So to get OR gate we need two HA. The Sum and Cout of fist HA are given as
inputs to second HA. The Sum of second HA gives the A OR B. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q12) Design a full adder using half-adders and minimum number of external gates?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Sum = A XOR B XOR C and Carry = AB + BC + AC<br>
Full adder from 2 HA and one OR gate: <br><img src="images/digital/31.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q13) Implement a full adder using two 4:1 Muxes?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Sum = A XOR B XOR C and Carry = AB + BC + AC<br><img src="images/digital/32.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q14) A full adder can be implemented using basic gates in many ways. Show the
efficient implementation among them, which needs minimal hardware?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 The suitable equations are:<br>
 Sum = (A XOR B) XOR C<br>
 Cout = AB + (A XOR B) C <br>
The implementation is as follows: <br>
<br><img src="images/digital/33.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q15) Implement a circuit for adding two 4-bit numbers using <br>
 (a) Ripple carry adder<br>
 (b) Carry Look Ahead (CLA) adder  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Two possible implementations of an adder are (a) Ripple carry adder and (b) Carry
Look Ahead adder.<br>
(a) The ripple carry adder for adding two 4 bit numbers, A and B is shown below: <br><img src="images/digital/34.JPG" alt="digital electronics interview questions, physical design"><br>
S3-S0 indicates the final result and Cout is the final carry.<br><br><br>
(b) Carry Look Ahead (CLA)<br>
 From the figure that is shown (A14), we can derive the following
intermediate equations:<br><br>
 P<sub>i</sub> = A<sub>i</sub> XOR B<sub>i</sub> and G<sub>i</sub> = A<sub>i</sub> AND B<sub>i</sub> ------------------- (1)<br>
 Now, Sum = P<sub>i</sub><br>
 XOR C<sub>i</sub><br>
 and C<sub>i</sub>+1 = G<sub>i</sub>+ P<sub>i</sub>C<sub>i</sub> ----------------------------- (2)<br><br>
Using this equation for carry, we can generate the following algorithm for carry look
ahead:<br>
 C<sub>0</sub> = Input carry<br>
 C<sub>1</sub> = G<sub>0</sub>+ P<sub>0</sub>C<sub>0</sub><br>
C<sub>2</sub> = G<sub>1</sub>+ P<sub>1</sub>C<sub>1</sub> = G<sub>1</sub>+ P<sub>1</sub>(G<sub>0</sub>+ P<sub>0</sub>C<sub>0</sub>) and so on..------------------(3)<br><br>
By using these recursive equations, we can look a head and decide the carrier, unlike in
case of ripple carry adder.<br>
So the three steps involved in CLA adder are:<br>
 Step1: Generation of P<sub>i</sub> and G<sub>i</sub> from A<sub>i</sub> and B<sub>i</sub> using Eq(1)<br>
 Step2: Generation of carrys using Eq(3)<br>
 Step3: Finally getting the Sum from P<sub>i</sub> and C<sub>i</sub> using Eq(2) 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q16) Compare the two implementations of Q15.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 In ripple carry adder, the carry propagates from first adder to last. As it has to pass
through all the adders, the delay in getting the final output is considerably high. Where as
it is hard-ware efficient. The scheme for CLA is explained in the previous question. The
major advantage of CLA is faster output. But it needs more hardware. 
 </div></div></div><br>
 	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q17) If each XOR gate has a propagation delay of 10ns and AND/OR gate has a delay of
5ns each (irrespective of number of inputs), what is the total propagation delay in adding
two 4 bit numbers in case of <br>
(a) Normal full adder <br>
(b) Carry Look Ahead adder. 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  To perform the delay calculations, use the circuits that are shown in above answers.<br>
 (a) For full adder the best implementation is shown in A14.<br>
 XOR gate delay = 10ns and AND/OR gate delay = 5ns<br>
 The delay for each adder = 10 + 10 + 5 = 25ns.<br>
 For adding 4-bits, we need 4 such adders, so overall delay = 100ns<br><br>
(b) For CLA, as explained in A15, we need 3 main steps:<br>
Step1: Generation of Pi, Gi: The XOR gate delay = 10ns<br>
Step2: Generation of carry: And-Or stage = 5ns + 5ns = 10ns<br>
Step3: Sum generation: One more XOR operation = 10ns<br>
So the overall delay = 30ns
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q18) Explain how a full adder can be used as majority function?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 The carry out of a full adder is equivalent to Majority function.<br>
Majority function, Y = Cout = AB + BC + AC 
  </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q19) Give the truth table of full subtractor? Design the same using full adder?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  The truth table for full subtractor is shown below:<br>
<img src="images/digital/35.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q20) There is a sixteen bit adder with ripple carry. Which of the following gives minimum delay for the output? (Fastest output)<br>
F0 + F1, FF + FF, FF + F1  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  F0 + F1 generates 4 carries, FF+FF and FF+F1 generates 8 carries. Whichever
generates less number of carries, that one will give the fastest output. So F0+F1 gives
fastest output. 
<br>
<img src="images/digital/35.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q21) What is overflow? Under what conditions will it occur?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Case1: Unsigned Numbers:<br>
In N-bits, we can represent numbers from 0 to (2^N) - 1. Suppose if we are adding 2
N bit unsigned numbers and if the result is greater than (2^N) - 1 , overflow will
occur. To detect this, check whether the MSB addition (Nth bit) + Carry generated
from (N-1) bit addition is generating any carry or not. If there is carry out, there is
overflow. 
<br><br>
Case2: Signed Numbers:<br>
In N-bits, we can represent numbers from -(2^(N-1)) to (2^(N-1)) - 1. Suppose if we
are adding 2 N bit signed numbers and if the result is not in the above range, overflow
will occur. To detect overflow in this case: <br>
• The sum of two positive numbers is negative;<br>
• The sum of two negative numbers is positive;<br>
• Subtracting a positive number from a negative one yields a positive result; or<br>
• Subtracting a negative number from a positive one yields a negative result. 
 </div></div></div><br>
 	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q22) Using a 4-bit binary adder, design a circuit which multiplies the input by 3?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Y = 3A = 2A + A. The 4-bit binary adder which is shown in A15 (a) can be used as
a block box here. As 2A can be obtained by simple right shift operation, one binary adder
is sufficient for the complete design. <br>
<img src="images/digital/37.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q23) Design a subtractor unit using a 4-bit comparator, 4-bit binary adder and some
external gates, which performs A-B if A>B and else B-A. A and B are two 4-bit binary numbers.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Note that A-B = A + (-B). That is, to subtract B from A, just find the 2’s of B and
add that to A. If A > B, the comparator gives 1 at A>B and zero at rest of the outputs.
That 1 is used as one of the inputs to the XOR gate, to find the 2’s compliment of B.
Similarly, in case of A < B or A = B, we need to find 2’s compliment of A. The complete
design is shown below: <br>
<img src="images/digital/38.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q24) Design an adder/subtractor unit using 4-bit binary adder and some external gates,
which gives out A+B if C=0 and A-B if C=1. Also provide an indicator for checking the overflow?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
This is very much similar to the above design. The extra feature is the indication of
overflow, which we can get from XOR of the carries C2 and C3. 
<br><br>
<img src="images/digital/39.JPG" alt="digital electronics interview questions, physical design"><br><br>Overflow = 1 indicates that overflow has occurred. (Refer to A21) And the
other logic for finding the 2’s compliment is exactly same as A24. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q25) Use the above designed circuit as block box and give a scheme for finding the
absolute value of a 4-bit number?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Absolute value of a number is defined as<br>
|A| = A if A>0,<br>
 = -A otherwise<br>
We can use the above designed adder/subtractor unit to accomplish this task. The MSB of
A, which will be 1 if A is negative, can be used as C. 
<br>
<img src="images/digital/40.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q26) Design a circuit that generates 9’s compliment of a BCD digit using binary adder?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<img src="images/digital/41.JPG" alt="digital electronics interview questions, physical design"><br>
9’s compliment of a BCD number d is given by 9-d. That is just find the
2’s compliment of d and add that to 9. Cout is needed. Just the S3-S0 of the binary
adder, shown in the above figure, gives the required result. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q27) Give the circuit that adds two BCD numbers and gives out a BCD number?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The BCD addition is explained in Chapter1. If the result is above 9, it is needed to
add 6 to obtain the result in BCD number system. So we need two 4-bit binary adders:
One is just to add the two BCD numbers. The second one is for adding 6 or 0 to the result.
Extra combination logic is needed to identify the overflow. The condition for detecting
the overflow can be derived as,<br><center>
 K = Cout + S3 S2 + S3 S1</center><br>
K = 1 indicates the overflow and addition of 6 is needed. The complete design is shown
below: <br>
<img src="images/digital/42.JPG" alt="digital electronics interview questions, physical design"> 
 </div></div></div><br>
 	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   
Q28) How will you count the number of 1's that are present in a given 3-bit input using
full adder?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 The binary number that is formed from the Carry out as MSB and Sum as LSB,
gives the number of 1s of input. The same thing is illustrated in the following table. The
sixth column shows Cout-Sum together where as the last column shows the actually
number of 1s in the input. Note that both are exactly same. 
 <br>
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   
Q29)<img src="images/digital/45.JPG"> <br><br>In the above circuit, the inverters have delay of T1 and T2 respectively. IN
is a clock signal with 50% duty cycle and period T. It is given that T1+T2 is less than T/2.<br>
(a) What is the functionality of the circuit shown above?<br>
(b) Derive the duty cycle of output waveform?<br>
(c) What is the condition to get 50% duty cycle at the output also?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) The circuit works as frequency doubler. That is, it gives double the frequency at the
output. But the duty cycle depends upon the delay of the gates. <br>
<img src="images/digital/44.JPG" alt="digital electronics interview questions, physical design"> 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   
Q30) Give the truth table for 4:2 priority encoder in which the LSB(D0) has the highest
priority and MSB(D3) has the lowest priority.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Encoder functionality is opposite of a decoder. The output of an encoder
corresponds to the binary code of the input. There is a chance that, in the input stream,
more than one 1 may present. In that case, to avoid clash, we need to provide the priority
to any one of the bits. Here the truth table for priority encoder which gives, highest
priority to its LSB, is shown: <br>
<img src="images/digital/46.JPG" alt="digital electronics interview questions, physical design"> 
 </div></div></div><br>	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   
Q31) You have three delay elements D1, D2, D3 that delay a clock by 25%,50% and
75% respectively. Design a frequency doubling (fout = 2 * fin) circuit that uses these
delay elements along with any combinational logic.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 The simple design using XOR gate is shown below. (Similar to A29) 
 <br>
<img src="images/digital/47.JPG"> 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q32) Give a combinational circuit which checks out whether two 4-bit input signals are
same or not?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
For finding out whether two signals are equal or not, the best logical gate is XOR.
The design is shown below. OUT =1 implies that the two binary numbers are not equal. 
 <br>
<img src="images/digital/48.JPG" alt="digital electronics interview questions, physical design"> 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q33) Using a 4:16 decoder and minimum number of external gates implement the
following Boolean functions:<br>
(a) F(A,B,C,D) = ∑ (5,7,9,14)<br>
(b) G(A,B,C,D) = ∑ (0,1,2,3,4,6,7,8,9,10,11,14,15)   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The decoder gives all the possible minterms at the output. We need to just OR all
the corresponding minterms to get a particular Boolean functions. If a Boolean function
has more minterms which are 1, then take all the minterms which are zero and use NOR
gate. Here in case (a) we can directly use OR gate. But case (b), NOR gate is to be used
to get the optimal solution. 
 <br>
<img src="images/digital/49.JPG" alt="digital electronics interview questions, physical design"> 
</div></div></div> <a name="5"></a><br><br>


<br> <hr>
<h2><center>Introduction to flip-flops </center><hr>
</h2>

<br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q1) Mention two basic applications of flip-flops?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The major applications of flip-flops are:<br>
 <li>Data storage
<li> Data transfer
 <li>Counting and
 <li>Frequency division
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q2) What is the difference between a LATCH and a Flip flop?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The differences between a LATCH and a FLIP-FLOP are:<br>
<li>Latch is a level sensitive device where as flip-flop is edge sensitive
<li> Latch is sensitive to glitches on enable pin and flip-flop is immune to
glitches
<li> Latches take less gates(also less power) than flip-flops
<li> Latches are faster than flip-flops. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q3) What is transparent latch?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 D-Latch is called transparent Latch. As it transfers the data as it is to the output on
enable. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q4) Implement S-R Latch with control input using 2-input NAND gates?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 S-R Latch with clock using 2-input NAND gates is shown below: <br>
 <img src="images/digital/50.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q5) Which input combinations are not allowed in (a) NAND based (b) NOR based S-R Latch? Explain.   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) S=R=0 <br>(b) S=R=1 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q6) How to convert S-R Latch to transparent latch?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Transparent latch from S-R Latch: <br>
 <img src="images/digital/51.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q7) Design a D-latch using 2:1 Mux.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
D-Latch using 2:1 Mux: <br>
 <img src="images/digital/52.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q8) Design a master-slave D-Flip flop using D-Latch?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
2 D-latches and an inverter are needed to get the master-slave configuration. The
major advantage of master-slave configuration is avoiding the race-around condition as
the input changes only at the edges.  <br>
 <img src="images/digital/53.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q9) What is race-around condition? Explain it in case of J-K Latch and solution to avoid that?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The race around condition means: the output oscillating between 0s & 1s.
This problem will occur in Latches especially if the clock is high for long time.
In case of J-K Latch, J=K=1 gives Q(t+1) = Q(t)' . Consider the case when clock is high
for long time and J=K=1. Then the output oscillates between 0 & 1 continuously as long
as the clock is high. To avoid this, use Master-Slave configuration which latches the input
only at clock edges. So in that case, irrespective of the duration of clock high, output will
be just compliment of previous output. There won’t be any oscillation as such. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q10) We have a circular wheel with half painted black and the other half painted white.
There are 2 censors mounted 45 degree apart at the surface of this wheel( not touching
the wheel) which give a "1" for black and "0" for white passing under them. Design a
circuit, using DFF to detect which way the wheel is moving. Can not assume any fixed
position for start.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 The sensor will give 1 for Black and 0 for white. First we will draw the outputs of
the sensors assuming some position of the wheel. Assume that the initial position of the
wheel is as shown in the figure with respect to the sensors. The output waveforms of S1
and S2 will be as follows. Both clock wise and counter clock wise wave forms are shown
here. It is clear from the waveforms that there is an initial delay of 22 ½ degrees between
the two waveforms (assuming the two sensors are at the same distance from the partition).
 <br><br>Initially S2 = 0 and S1 =1 because of their initial positions(this is just our
assumption). Once the wheel started moving in anti-clock wise direction, S1 will go to 0
from 1 after 22 ½ degrees. And then gets complemented once in 180 degrees. In this case,
S2 will go to 0 to 1 after (180 -22 ½ ) degrees and then complements once in 180 degrees.<br>
<br>Similarly we can analyze for clock-wise case also. The waveforms for both the cases are
shown below.<br>
(a) For Clock-wise case the waveforms are: <br>
<img src="images/digital/54.JPG" alt="digital electronics interview questions, physical design"> <br>
(b) For anti-clock wise, the waveforms are: <br>
<img src="images/digital/55.JPG"> <br>
These two wave forms are connected to DFF as shown in the following figure. That is S1
to the clock and S2 to the D input.<br> 
<img src="images/digital/56.JPG" alt="digital electronics interview questions, physical design"> <br>
<br>
If you observe the above waveforms, for clock-wise direction, whenever
there is a rising edge of S1, S2 is always 0. For anti-clock wise direction, at the rising
edge of S1, S2 is 1 always.<br><br>
 That is OUT =1 in the above circuit indicates the clock-wise rotation and OUT =
0 indicates anti-clockwise rotation. 
  </div></div></div><br>
  

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q11) Give the characteristic table and characteristic equation for J-K Flip-flop?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The characteristic table for J-K flip flop is:<br>
<img src="images/digital/57.JPG" alt="digital electronics interview questions, physical design"> <br>
To get the characteristic equation, we can use K-Map with 3 inputs, J,K and Q(t)
and obtain,<br>
 <center> Q(t+1) = J Q(t)’ + K’ Q(t)</center> 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q12) Construct a J-K flip flop using a DFF, 2:1 Mux and an-inverter?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The complete design is shown here. The catch here is to use Q as select line. You
can observe the cofactors of Q(t+1) with respect to J,K and Q(t). Using J or K as the
select line with 2:1 mux will not do. 
<img src="images/digital/58.JPG" alt="digital electronics interview questions, physical design"> <br>
  </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q13) Implement T-flip flop from D-flip flop?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
T-flip flop using DFF: <br>
<img src="images/digital/59.JPG" alt="digital electronics interview questions, physical design"> <br>
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q14) Show how to convert J-K flip flop into (a) T-flip flop (b) D-flip flop?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
T-flip flop using DFF: <br>
<img src="images/digital/60.JPG" alt="digital electronics interview questions, physical design"> <br><img src="images/digital/61.JPG" alt="digital electronics interview questions, physical design"> <br>
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q15) What is excitation table?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
During the design process we usually know the transition from present state to the
next state and wish to find the flip-flop input conditions that will cause the required
transition. For this reason we will need a table that lists the required inputs for a given
change of state. Such a list is called the excitation table. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q16) Write the excitation table for T-flip flop?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 The excitation table for T flip flop is shown below. <br>
 <img src="images/digital/62.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 
     (adsbygoogle = window.adsbygoogle || []).push({});
</script>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q17) Draw the circuit for a D flip flop with Synchronous Reset?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Synchronous reset will clear output only at clock edge unlike asynchronous reset.
At clock edge, if syn_rst = 0, output will be 0 otherwise output will be D. So we just need
an AND gate before the DFF as shown in the figure.  <br>
 <img src="images/digital/63.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q18) Which flip-flop can be used as delay switch?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 As DFF transmits the data as it is to the output, it can be used to provide one clock
delay. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q19) Which flip-flop can be used as toggle switch?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 In TFF, if T=1, output just toggles between 1 and 0. So TFF can be used as toggle
switch. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q20) Using DFFs and minimum no. of 2×1 Mux, implement the following XYZ flip-flop.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 From the given characteristic table, it is clear that if X=0, Q(t+1) = Y XNOR Z.
If X =1 and if (Y XNOR Z), Q(t+1) = Q(t), else Q(t)’. So we need two 2:1 mux to
generate Y XNOR Z. One to select Q(t) and Q(t)’ and one more to select between X=0
case and X=1 case. Total we need 4 2:1 mux. The design is shown here except the
generation of Z’. 
 <br> <img src="images/digital/64.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q21) A AB flip flop has 4 operations: clear to 0, no change, compliment and set to 1,
when inputs A and B are 00, 01, 10 and 11 respectively. Derive the characteristic
equation?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
    <br> <img src="images/digital/65.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q22) Give the excitation table for the AB flip flop described in Q20? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
    <br> <img src="images/digital/66.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q23) Show how the AB flip-flop can be converted to a D flip-flop? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
To get D from flip-flop from AB flop, just connect A=B=D.<br>
 We can prove this from the characteristic equation ,<br>
Q(t+1) = D Q(t)’ + D Q(t) = D (1) = D 
 </div></div></div><br>
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q24) Draw the output waveforms Q and Q’ for a NOR based S-R Latch for the S and R
waveforms shown in the following figure if each NOR gate has a delay of 10ns.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
For NOR based S-R Latch, there is no change in output for S=R=0, 0 for S=1,R=0
and 1 for S=0 and R=1. The waveforms are drawn using this. (Delay of NOR gate =
10ns). Assume that initially Q = 0 and so Q’ = 1. 
 <br> <img src="images/digital/67.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q25) Design a TFF using only 2:1 Muxes? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
    <br> <img src="images/digital/68.JPG" alt="digital electronics interview questions, physical design">
  </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
    Q26) In C-N (Change-No change) flip flop, there won’t be any change in output as long
as N is 0, irrespective of C. If N=1, then if C = 0 output will change to zero else if C =1
output will be the compliment of previous output.<br>
(a) Write the characteristic table ?<br>
(b) Design this using J-K flip-flop?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
    <br> <img src="images/digital/69.JPG" alt="digital electronics interview questions, physical design"><br> <img src="images/digital/70.JPG" alt="digital electronics interview questions, physical design">

 </div></div></div> <a name="6"></a><br><br>


<br>
<center><hr><h2>Finite State Machines – Synchronous Sequential design</h2><hr>

<br></center>


 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q1) Give the State Machine for Serial 2’s complementer. Draw the complete design for
the same using DFF?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
State Machine for Serial 2’s complementer:<br>
Logic: Starting from LSB, retain all the bits till first one has occurred including the first
one and then complement all the following bits.<br><br>
<u>State Definition:<br></u>
 &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp State a : No one has occurred<br>
 &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp State b : After first one has occurred<br><br>
<u>State Diagram:<br></u>
    <br> <img src="images/digital/69.JPG" alt="digital electronics interview questions, physical design"><br> <img src="images/digital/71.JPG" alt="digital electronics interview questions, physical design">
	<br> <img src="images/digital/69.JPG" alt="digital electronics interview questions, physical design"><br> <img src="images/digital/72.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   <br>Q2) <br> <img src="images/digital/73.JPG" alt="digital electronics interview questions, physical design"><br>
   (a) Write the output sequence for the input sequence: 001010110110110111<BR>
(b) What is the functionality of above FSM?<BR>
(c) Which flip-flop can be used to implement above FSM with out any external logical gates? <br>
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) INPUT Sequence : 0 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 1<br>
 OUTPUT Sequence : 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 1<br><br>
(b) Note that the OUTPUT is 1 if the input (that has arrived till now) contains odd<br>
number of 1’s. So the FSM shows the functionality of serial odd parity indicator.<br><br>
(c) The state table is as follows: <br>
    <br> <img src="images/digital/74.JPG" alt="digital electronics interview questions, physical design"><br> <br>
	The state table shows that NS = OUTPUT = PS XOR INPUT<br>
 This is same as the characteristic equation of T- Flip flop.<br> 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q3) Give the state transition diagram for J-K flip flop?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
State transition diagram for J-K Flip-flop:<br>
 The first bit of the two bits is J and the other is for K. <br>
    <br> <img src="images/digital/75.JPG" alt="digital electronics interview questions, physical design"><br>
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q4) A sequential circuit with 2 D flip-flops, A and B and an external input x, is specified
by the following next-state equations:<br>
 A(t+1) = x’A + x B<br>
 B(t+1) = x A’ + x’B<br><br>
(a) List the state table showing present state and next states?<br>
(b) Draw the corresponding state diagram?<br>
(c) Explain the functionality of the circuit? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
A(t+1) = x’A + xB<br>
 B(t+1) = xA’ + x’B <br>
    <br> <img src="images/digital/76.JPG" alt="digital electronics interview questions, physical design"><br>
	(c) Functionality:<br><br>

 This circuit works as enable based gray code counter. If X=1, the
transition takes place in gray code counter and if X=0, there won’t be any change in the
present state. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q5) The sequential circuit oscillates in any of the following cases as long as the external
input X = 0 based on the initial state:<br>
Case (a) : 00  01  00  01 ….or<br>
Case (b) : 10  11  10  11 ….<br>
And if X =1, if it is currently in Case(a), the circuit switches to Case(b) and vice versa.<br><br>
(a) Draw the state diagram?<br>
(b) Implement the circuit using two J-K flip flops and external gates?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 One of the possible FSMs is shown below:  
    <br> <img src="images/digital/77.JPG" alt="digital electronics interview questions, physical design"><br>
	 <img src="images/digital/78.JPG" alt="digital electronics interview questions, physical design"><br>
 </div></div></div><br>
 	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q6) What is Moore model & Mealy model? Explain.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
A state machine consists of set of states, initial state, input symbols and transition
function that maps input symbols and current state to next state.<br><br>
<u>Mealy machine:</u> machines having outputs associated with transition of input and the
current state. So Mealy machines give you outputs instantly, that is immediately upon
receiving input, but the output is not held after that clock cycle.<br><br>

<u>Moore machine:</u> machines having outputs associated with only states, that is the outputs
are the properties of states themselves. The output will vary only after the states are varied. So the changes in the output will be only during clock transitions and the outputs
are held until you go to some other state.<br><br>
Advantages and Disadvantages:
In Mealy as the output variable is a function of both input and state, changes of state of
the state variables will be delayed with respect to changes of signal level in the input
variables, there are possibilities of glitches appearing in the output variables.
Moore overcomes glitches as output is dependent on only states and not the input signal
level. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q7) Give the State Machine for detecting the sequence “1010” from a serially coming data.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<u>State Machine for detecting “1010”:<br></u>
<u>Logic:</u> Check for the bit pattern 1010. The end “10” has to be reused for next pattern.<br>
<u>State Definition:</u><br>
State a : No 1 detected state<br>
State b : One 1 detected state<br>
State c : 10 detected state<br>
State d : 101 detected state <br><br>
<u>State Diagram:</u><br>
<img src="images/digital/79.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q8) Repeat Q7 for Non-overlapping case.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<u>State Machine for detecting “1010”:<br></u>
<u>Logic:</u> Check for the bit pattern 1010. The end “10” can’t be reused. So after detection of
one pattern, just go to initial state. (Here it is State a).<br>
<u>State Definition:</u><br>
State a : No 1 detected state<br>
State b : One 1 detected state<br>
State c : 10 detected state<br>
State d : 101 detected state <br><br>
<u>State Diagram:</u><br>
<img src="images/digital/80.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q9) Draw the state diagram to output a "1" for one cycle if the sequence "0110" shows up
and the leading 0s cannot be used in more than one sequence. 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<u>State Machine for detecting “0110”:<br></u>
<u>Logic:</u> Check for the bit pattern 0110. The end “0” can’t be reused. So after detection of
one pattern, just go to initial state. (Here it is State a). That is non overlapping case. <br>
<u>State Definition:</u><br>
State a : No 0 detected state<br>
State b : atleast One 0 detected state<br>
State c : 01 detected state<br>
State d : 011 detected state <br><br>
<u>State Diagram:</u><br>
<img src="images/digital/81.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 
 
 
  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q10) Describe a finite state machine that will detect three consecutive coin-tosses (of one
coin) that result in heads.   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<u>State Machine for detecting “111”:<br></u>
<u>Logic:</u> If we represent Head with logic 1 and tail with logic 0, Checking for 3
consecutive heads is nothing but pattern matching for “111” (overlapping)  <br>
<u>State Definition:</u><br>
State a : No 1 detected state <br>
State b : One 1 detected state <br>
State c : More than Two 1’s detected state <br><br>
<u>State Diagram:</u><br>
<img src="images/digital/82.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q11) Reduce the following state table:  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 To remove a state, we need to have another state with the same next state values
and output values. If we observe the given state table, state g has all entries same as those
of state a. So state g can be replaced with a everywhere. Once g is replaced with a, all the
entries of f are same as those of c. Thus, replacing f with c, makes state d same as state b.
So with all these changes the reduced state table is shown below: <br>
<img src="images/digital/83.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q12) Starting from state a, write the next state and output values for the input sequence:<br>
01010101001 for both Original and reduced state table.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<img src="images/digital/84.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q13) Design a FSM to detect more than one 1s in the last 3 samples.<br>
 Eg : <br>
 &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp I/P 0 1 0 1 0 1 1 0 0 1<br>
  &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp O/P 0 0 0 1 0 1 1 1 0 0  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<u>State Machine for detecting more than one 1 in last 3 samples:</u><br>
<u>Logic:</u> Check for the patterns 011, 101, 110 or 111. These 4 patterns have more than one 1.<br><br>
<u>State Definition:</u>
 State a : No 1 detected state, continuous 0s
 State b : One 1 detected state, “01” or “1” detected state
State c : Atleast two 1s detected state, “011” or “111” detected state
State d : “010” or “001” detected state 
<img src="images/digital/85.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q14) Design FSM for a pattern matching block : Output is asserted 1 if pattern “101” is
detected in last 4 inputs.<br>
Eg: <br>
 &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp I/P 0 1 0 1 0 0 1 1 0 1 0 1 0<br>
  &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp O/P 0 0 0 1 1 0 0 0 0 1 1 1 1<br>
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
State Machine for detecting “101” in last 4 samples:<br>
Logic: Possible patterns are: 0101,1101,1010,1011 (overlapping)<br><br>
State Definition:<br>
 State a : Continuous 0s <br>
 State b : Atleast one 1, that is “01” or “111….”<br>
State c : 010 detected state<br>
State d : 0101 or 1101 detected state <br>
<u>State Diagram:</u><br>
<img src="images/digital/86.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q15) State Machine for detecting alternative 1’s and 0’s in last 3 samples:
<br>
Eg: <br>
 &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp I/P : 0 0 1 0 1 0 1 1 0 1 0 0 0<br>
  &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp O/P : 0 0 0 1 1 1 1 0 0 1 1 0 0<br>
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
State Machine for detecting “101” in last 4 samples:<br>
Logic: Check for the patterns 101 or 010 in last 3 samples. 
<br><br>
State Definition:<br>
 State a : State a : No 1 detected state, continuous 0s  <br>
 State b : One 1 detected state, “01” or “1” detected state<br>
State c : “10” detected state <br>
State d : continuous 1’s detected state  <br>
<u>State Diagram:</u><br>
<img src="images/digital/88.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q16) It is required to eliminate short length pulses from a sampled data. It means 0’s in
continuous 1’s have to be made 1 & similarly 1’s in 0’s are to made 0’s as shown in the
following example. Give the FSM for the same. <br>
Eg: <br>
 &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp I/P : 0 1 0 0 1 1 0 1 1 0 0<br>
 &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp O/P : 0 0 0 0 0 1 1 1 1 1 0<br>
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
State Machine for eliminating short length pulses:<br>
Logic: The 1 after two successive 0’s will be made 0. Similarly the zero after two
successive 1’s will be made 1. If you are continuous 1s state, minimum 2 0’s zeros are
needed to switch to continuous 0s state and vice versa. 
<br><br>
State Definition:<br>
State a : Continuous 0s  <br>
State b : One 1 in between 0s <br>
State c : Continuous 1s  <br>
State d : One 0 in between 1s  <br>
<u>State Diagram:</u><br>
<img src="images/digital/89.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q17) What is one-hot method? List the advantages and disadvantages? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
One-Hot encoding of FSM uses one flip-flop per state. Only one flip-flop is allowed to
have 'logic 1' at anytime. For example, for a five state FSM, the states are "00001",
"00010", "00100", "01000", "10000". All other states are illegal. One-Hot encoding
trades combinational logic for flip-flops. One hot reduces the next state and output logic
complexity. Its good for 'flip-flop' rich implementation technologies. Because the
combinational logic is reduced, the length of the critical path can be reduced resulting in
a faster FSM. Speed increase is more significant for larger finite state machines. The
disadvantage is we end up in using more number of flops. 
 </div></div></div><br> 
 
  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q18) Show the state assignment using Johnson’s method for a FSM of 6 states? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Johnson’s method: 000,001,011,111,110,100 
 </div></div></div><br> 

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q19) How many flip flops are needed to design a FSM having N states if the state
assignment is done by using<br> (a) Binary (b) Gray (c) One hot (d) Johnson  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) Log<sub>2</sub>N<br>
(b) Log<sub>2</sub>N<br>
(c) N<br>
(d) N/2 <br>
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q20)<br>
<img src="images/digital/90.JPG"><br>
 The block diagram shown above has one input “IN” which is coming serially @
clock, “CLK”. It has 4 outputs A, B,C & D . A will be 1 if IN has even number of 1’s &
even number of 0’s. Similarly B will be 1 for even 1’s odd 0’s, C for odd 1’s even 0’s and
D for both odd. Give the FSM required to design above block.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<u>State Machine for identifying whther the 1’s and 0’s are even or odd:</u><br><br>
Logic: The only 4 possibilities are even-even, even-odd, odd-even, odd-odd. So initial
state will be even-even as no 1 or no 0. Now if 1 comes it will be even 0s odd 1.
Similarly if 0 comes it will be odd 0’s even 1’s. So the state transition will take place
accordingly.<br><br>
<u>State Definition:</u><br>
 State a : Even 0’s Even 1’s<br>
 State b : Even 0’s Odd 1’s<br>
State c : Odd 0’s Even 1’s<br>
State d : Odd 0’s Odd 1’s<br><br>
<u>Outputs:</u><br>
 In state a, outputs are: A = 1, B = 0, C = 0, D=0.<br>
 In state b, outputs are: A = 0, B = 1, C = 0, D=0.<br>
 In state c, outputs are: A = 0, B = 0, C = 1, D=0.<br>
 In state d, outputs are: A = 0, B = 0, C = 0, D=1.<br><br>
<u>State Diagram:</u><br>
<img src="images/digital/93.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 
 

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q21) For the above problem, which method is more suitable for state assignment?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
One hot method.<br>
 a : 1000, b : 0100, c : 0010, d : 0001<br>
 These values are nothing but the four outputs that are needed. So it reduces the
output logic complexity. 
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q22) Draw the state diagram for a circuit that outputs a "1" if the aggregate serial binary
input is divisible by 5. For instance, if the input stream is 1, 0, 1, we output a "1" (since
101 is 5). If we then get a "0", the aggregate total is 10, so we output another "1" (and so
on).  <br><img src="images/digital/91.JPG" alt="digital electronics interview questions, physical design">
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<u>State Machine to detect whether the serial binary number is divisible by 5 or not:</u><br><br>
Logic: From the given example we can notice that the data is coming from MSB side.
And the possible reminders are 0,1,2,3,4. So we need to have five states each for value
and output is made 1 if we reach state ‘a’, reminder 0 state.<br><br>
<u>State Definition:</u><br>
State a : Reminder 0<br>
State b : Reminder 1<br>
State c : Reminder 2<br>
State d : Reminder 3<br>
State e : Reminder 4<br><br>
<u>State Diagram:</u>
<br><img src="images/digital/94.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q23) Draw the FSM for checking whether the two inputs P and Q have same value for
the last three continuous samples?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<u>State Machine to check whether the two inputs have same value for last 3 samples:</u><br><br>
Logic: As there are two inputs, at each state we will have four possible transitions based
on the two input combinations. If P=Q=1 or P=Q=0 go to next state, otherwise go back
to initial state.<br><br>
<u>State Definition:</u><br>
 State a : P is not equal to Q<br>
 State b : P=Q for last 1 sample<br>
State c : P=Q for Atleast last 2 samples<br><br>
<u>State Diagram:</u><br>
 Out of the two bits that are shown on the arrows, first 1 is for input A and second
one is for input B. <br><img src="images/digital/95.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br> 

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q24) If the number of 1s in inputs X and Y since reset is multiple of 4, the output is 1 and
0 otherwise. Give the FSM required for designing of the sequential circuit?    
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<u>State Machine with two inputs- Number of 1’s together multiples of 4:</u><br><br>
Logic: As there are two inputs, at each state we will have four possible transitions based
on the two input combinations. Just count the number of 1’s in X and Y together and
check for the reminder if that number is divided by 4. The possible reminders are 0,1,2,3.
The output will be 1 if the reminder is 0.<br><br>
<u>State Definition:</u><br>
 State a : Reminder 0<br>
 State b : Reminder 1<br>
State c : Reminder 2<br>
State d : Reminder 3<br><br>
<u>State Diagram:</u><br>
 Out of the two bits that are shown on the arrows, first 1 is for input A and second
one is for input B.  <br><img src="images/digital/96.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br> 

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q25) Draw the FSM for a Moore model in which the output is asserted 1 if A had the
same value at each of the two previous clock ticks or B has been 1 since the last condition
was true . Note that A & B both are inputs.<br>
Eg:<br> 
A 0 0 1 1 0 0 1 0 1 1 0<br>
 B 0 0 0 0 0 0 1 1 0 1 0<br>
 O/P 0 1 0 1 0 1 1 1 0 1 0     
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<u>State Machine with two inputs:</u><br><br>
Logic: As there are two inputs, at each state we will have four possible transitions based
on the two input combinations. The output will be one for the first time, if A has same
value in the last two clock ticks. After that, output can be made 1 either by condition A or
condition B. S for initial transitions B will be don’t care. But once output is 1, that if you
are in state d or e, as long as B is 1, the transition will be between d and e only and the
output is also 1.<br><br>
<u>State Definition:</u><br>
 State a : Initial state<br>
 State b : A is 0 once (B can be either 1 or 0)<br>
State c : A is 1 once (B can be either 1 or 0)<br>
State d : A has same value for last two samples and it is equal to logic 0<br>
State e : A has same value for last two samples and it is equal to logic 1<br><br>
<u>State Diagram:</u>
 Out of the two bits that are shown on the arrows, first 1 is for inp <br><img src="images/digital/97.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br> 

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q26) A state diagram is shown in the following figure: (States are named as Sa, Sb &
Sc) <br><br><img src="images/digital/98.JPG" alt="digital electronics interview questions, physical design">
<br>The system is initially in state Sa. If * represents zero or more occurrence of a logic
level and + represents one or more occurrence of a logic level which of the following
best describes the sequence of states the system could have gone through if it is finally
in state Sc.<br>
a) 0* -> 1+ ->  0+<br>
b) 0* -> 1* ->  1*<br>
c) 0* -> 0* ->  1<br>
d) 0+ -> 1+ ->  0* <br>
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<u>State Machine with two inputs:</u><br><br>
a
 <a name="7"></a>
 </div></div></div><br>

<section id="section1"></section>
<br><hr><h2><center>Setup Time and Hold Time</h2>

<br><hr></center>

<br>


  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  
Q1) Define (a) setup time (b) hold time (c) clock to Q delay. 
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<li>(a) Setup time: Setup time is the minimum amount of time the data signal should be
held steady before the clock event so that the data is reliably sampled by the clock.<br>
<li>(b) Hold time: The hold time is the minimum amount of time the data signal should
be held steady after the clock event so that the data is reliably sampled by the
clock.<br>
<li>(c) Clock to Q delay: The clock to Q delay is the amount of the propagation time
required for the data signal to reach the output (Q) of the flip flop after the clock
event. 
<br><br><img src="images/digital/99.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br> 


 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q2) Which of the following flip flops can work at maximum frequency?  <br><img src="images/digital/100.JPG" alt="digital electronics interview questions, physical design"> 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
For a single flip flop, lesser the clock-to-Q delay, more the operating frequency.
However, the maximum frequency of operation may be limited by the configuration in
which the flip flop is connected. This will be clear in the later parts of the chapter.<br>
 Among the 3 flops, the first one, FF1 has less clock to Q delay. So it can operate
at maximum frequency which is given by 1/5ns = 200MHz 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q3) Derive the maximum frequency of operation for the following circuit in terms of Tcq,
Tsu and Th of the flip flop? 
  <br><img src="images/digital/102.JPG" alt="digital electronics interview questions, physical design"> 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
After the posedge of the clock, the output will change after a delay of Tcq. The input
of the flop will change after further delay of “dly”. It should be available before the Tsu
of the flop.<br> So the T >= Tcq + Tsu + dly. The same thing is illustrated in the following
waveform. 
<br><img src="images/digital/101.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q4) For the above configuration with dly = 0, which of the flip flops that are shown in
Q2, can be used if the available clock period is (a) 5ns (b) 8ns (c) 15ns 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
For FF1, Tsu + Tcq = 3 + 5 = 8ns<br>
For FF2, Tsu + Tcq = 6 + 4 = 10ns<br>
For FF3, Tsu + Tcq = 8 + 2 = 10ns<br>
 As dly = 0, Tsu + Tcq <= T<br>
(a) T = 5ns, None of the flip flops has Tsu + Tcq <= T, so no one can be used.<br>
(b) T = 8ns, FF1 can be used<br>
(c) T = 15ns, Anyone can be used <br>
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q5) Design a circuit for clock frequency divided by 2 using DFF. Given the following
information, find the maximum clock frequency that the circuit can handle?
 T_setup = 6ns , T_hold = 2ns and T_propagation = 10ns 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<br><img src="images/digital/103.JPG" alt="digital electronics interview questions, physical design"><br><img src="images/digital/104.JPG" alt="digital electronics interview questions, physical design"><br>
Using the same equation , T >= Tcq + Tsu, T >= 6 + 10. So T >= 16ns.<br>
The maximum clock frequency = 1/16ns = 62.5MHz 
 </div></div></div><br> 
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q6) Is there any hold violation in the above circuit? When will the hold violation occur in
a given circuit and how can it be solved in circuit level? Describe in detail. 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
There are no hold violations in the above circuit. If the hold time is greater than the
propagation delay then there will be hold violation for the above circuit. In that case,
buffers (even number of inverters) will be used in the feedback path in order to delay the
signal in reaching back to the input. 
 </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q7)<br><img src="images/digital/105.JPG" alt="digital electronics interview questions, physical design"><br>
(a) Will the above circuit work without any violation?<br>
(b) Calculate the new value of “dly” to avoid the violation, if any?<br>
(c) Will the delay of CLK_BUF affect the maximum frequency of operation? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) Thold <= Tcq + dly. But here, 2ns > 1.5 + 0.5 = 1.7ns. So there is a hold violation in the above circuit.<br>
(b) dly >= Thold – Tcq = 2 – 1.5 = 0.5ns<br>
(c) The delay of the clock buffer will not effect the maximum frequency of operation of the circuit. 
 </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q8) What is clock skew? Explain. 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Clock-skew: Clock skew is a phenomenon in synchronous circuits in which the clock
signal (sent from the clock circuit) arrives at different components at different times.
This is typically due to two causes:
<ol><li> The first is a material flaw, which causes a signal to travel faster or slower than
expected.</li>
<li>The second is distance: if the signal has to travel the entire length of a circuit, it
will likely (depending on the circuit's size) arrive at different parts of the circuit at
different times.</li></ol>
Skew is only meaningful between adjacent pairs of registers, not between any pair of
registers in a clock domain. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q9) Can hold time be negative? Explain. 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Yes, Hold time of a flip flop can be negative. Most of the modern flip flops will have
either 0 or negative hold time. Assume Thold = -2ns, there should not be any transitions
in the input before 2ns of the clock event. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q10) Among the flip flops that are shown in Q2, which combination can give maximum
frequency of operation for the following circuit?   <img src="images/digital/106.JPG" alt="digital electronics interview questions, physical design">
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
For the given circuit, T >= Tcq1 + Tsu2.<br>
To get maximum frequency T should be less. So we should select the first flop with less
clock to Q delay and second flip flop with less setup time. So FF1 and FF3 give the
maximum frequency and it is equal to 1/7ns = 142.8MHz 
 </div></div></div><br>
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q11) The following digital circuit shows two flops with a logic delay (dly1) in between
and two clock buffer delays (dly2, dly3). Derive the conditions in terms of
(dly1,dly2,dly3) to fix setup and hold timing violations at the input of second FF?<br>
Tcq – Clock to Q delay, Tsu -- Setup time and Th – hold time. 
   <img src="images/digital/107.JPG" alt="digital electronics interview questions, physical design">
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<img src="images/digital/108.JPG" alt="digital electronics interview questions, physical design"><br>
The above waveforms show the CLK, CLK1 and CLK2. The input waveform at FF1 is
assumed and the input of FF2 is shown accordingly with all the given delays and clockto-Q delays.
From the waveforms it is clear that, to avoid setup time violation,<br>
T >= (Tsu2 + Tcq1 + dly1 – delta) where delta = dly2-dly3 (assuming +ve skew)
From this equation we can get maximum freq of operation.
To avoid hold time violation,<br>
 Th2 <= Tcq1 + dly1 – delta<br><br>
These two equations can be used as generalized equations to solve setup time/hold time
problems. This works only for synch circuits. If one clock works at pos edge and other is
negative edge we need to derive one more set of equations. That also we will at later
section. 
 </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q12)<br>
(a) Are there any hold time violations for FF2 in the following circuit? If yes, how
do you modify the circuit to avoid them?<br>
(b) For the Circuit, what is the Maximum Frequency of Operation?    <br>
<img src="images/digital/109.JPG" alt="digital electronics interview questions, physical design">
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) There is a hold time violation in the circuit, because of the feedback. Tcq2 +AND gate
delay is less than thold2. To avoid this , we need to use even number of inverters(buffers).
Here we need to use 2 inverters each with a delay of 1ns. Then the hold time value
exactly meets.<br><br>
(b) In this diagram,<br>
dly3 = 0<br>
dly2 = 2ns<br>
so,delta = 2ns<br>
tsu2 = 3ns, tcq1 = 2ns, dly1 = 5ns<br><br>
Putting all these values in Eq(1) ,<br>
T >= Tcq1 + dly1 + Tsu2 - delta <br>
so, T >= 2 + 5 + 3 - 2, T >= 8ns, f <= 1/8<br>
Max freq of operation is <b>125MHz </b>
 </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q13) 
<img src="images/digital/110.JPG" alt="digital electronics interview questions, physical design"><br>If both the flip flops have same clock to Q delay of 2.5ns, setup time of 2ns and a hold
time of 1ns, what is the maximum frequency of operation for the circuit shown in the
above figure? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Tcq1 = Tcq2 = 2.5ns<br>
Tsu1 = Tsu2 = 2ns<br>
Thold1 = Thold2 = 1ns<br>
delta = clock_skew = 3 - 0.5 = 2.5ns<br><br>

Equation for hold-violation is,<br>
Thold <= dly + Tcq1 - delta (Eq(2)) <br>
1 <= dly + 2.5 - 2.5<br>
So dly >= 1ns<br>
To obtain maximum freq, fixing it to lowest possible value, so dly = 1ns<br><br>

Using this value and Eqauation (1) of setup time, we can obtain max freq.<br>
T >= Tcq1 + dly +Tsu2 - delta<br>
T >= 2.5 + 1 + 2 - 2.5<br>
So T >= 3ns
Max freq of operation = 1/3ns = 333.33 MHz
  </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q14) 
<img src="images/digital/111.JPG" alt="digital electronics interview questions, physical design"><br>Repeat Q1 for the above circuit? Assume Tcq1 – Clock to Q delay, Tsu1 -- Setup time
and Th1 – hold time for first FF and similarly Tcq2,Tsu2,Th2 for second FF. 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>

Setup time:<br>
(T/2) + delta >= Tcq1 + dly1 + Tsu2<br><br>
Hold time:<br>
Th2 <= delta + Tcq1 + dly1<br><br>
where delta = dly3 - dly2, assuming positive skewand T is clock period.<br><br>
<b>Note:</b> The procedure is same as that of Q11.Just draw the waveforms with proper delays,
you will get above equations. 
  </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q15) What is the maximum frequency of operation for the following configuration?  <br>
<img src="images/digital/112.JPG" alt="digital electronics interview questions, physical design">. 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
For FF1 and FF2, T1 >= (Tsu2 + Tcq1 + dly1 – skew1)<br>
 For FF2 and FF3, T2 >= (Tsu3 + Tcq2 + dly2 – skew2)<br>
 T >= MAX (T1,T2)
 </div></div></div><br> 
 	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q16) What is metastability? When/why it will occur? Explain how to avoid this?   <br>
<img src="images/digital/112.JPG" alt="digital electronics interview questions, physical design">. 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<b>Metastable state:</b> A un-known state in between the two known logical states is called as
Metastable state.<br><br>
<b>Reason for occurrence:</b> This will happen if the output node capacitance is not allowed
to charge/discharge fully to the required logical levels. In case of flip flops, if the input
changes in the restricted region, that is if there is a setup time or hold time violations,
metastability will occur. <br><br>
<b>Way to avoid: To avoid this,</b> a series of FFs is used (normally 2 or 3) which will remove
the intermediate states. The extra flip flop is called the synchronizer.
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q17) For the circuit in Q11, two identical flip flops with the following data were used:<br>
Tsu = 2ns, Th = -3ns and Tcq = 5ns. Which combination of dly1 and dly2 from the
following table will give maximum frequency of operation without any violations?
Given: dly3 = 0.   
<img src="images/digital/113.JPG" alt="digital electronics interview questions, physical design">. 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Given: Tsu = 2ns, Th = -3ns and Tcq = 5ns.<br>
If hold time is negative and if its absolute value is less than Tsu, only thesetup violation
equation without any modification will work. But if absolute value of hold time is more
than setup time, we need to replace the setup time in the equation with hold time. The
modified equation is shown below:<br>
 &nbsp&nbsp&nbsp&nbspT >= Tcq1 + dly1 + Max( Tsu2, | Th2 | )<br>
 &nbsp&nbsp&nbsp&nbspT >= 5 + dly1 + 3<br>
 &nbsp&nbsp&nbsp&nbspT >= 8 + dly1<br><br>
To get maximum frequency of operation, the minimum possible dly1 = 1ns.<br>
So, T >= 9ns<br>
 &nbsp&nbsp&nbsp&nbsp&nbsp Fmax = 1/9ns = 111MHz <a name="8"></a>
 </div></div></div><br> 


<br><hr><h2><center>Counters and Shift Registers</h2><br><hr></center>

<br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q1) Design a 3-bit shift register using 2:1 Mux and D Flip Flops which shifts right if the
control input, C = 0 and shifts left if C = 1?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 The shift register is shown below.<br>
 If C = 0, the circuit shifts from IN  QA -> QB -> QC and<br>
 If C = 1, the circuit shifts from IN  QC -> QB -> QA <br>
 <img src="images/digital/114.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   <img src="images/digital/116.JPG" alt="digital electronics interview questions, physical design"><br>
Q2) A four bit shift register, which shifts data right Q0  Q1  Q2  Q3, is shown in the
above figure. The initial value for Q0, Q1, Q2, Q3 is 1000.<br>
(a) Write the 4 bit values for Q0, Q1, Q2 and Q3 after each clock pulse until the pattern
1000 reappears.<br>
(b) To what values should the shift register be initialized so that the pattern 1000 occurs
after 2 clock pulses? 
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Dnext = Q0 xor Q2 xor Q3 
 <br>
 <img src="images/digital/115.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q3) What is the difference between a ripple counter and a synchronous counter?
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Ripple counter is asynchronous. This means all flip flop outputs will not change at
the same time. The output of one flop works as clock to the next flip flop. The state
changes consequently “ripple through” the flip flops, requiring a time proportional to the
length of the counter.<br>
&nbsp &nbsp &nbsp &nbsp &nbsp Where as synchronous counters will have same clock for all the flip flops. All flip
flops will change the state at the same time. Design of synchronous counters is easy but
needs more hardware.<br>
&nbsp &nbsp &nbsp &nbsp &nbsp Although the asynchronous counter is easier to implement, it is more "dangerous"
than the synchronous counter. In a complex system, there are many state changes on each
clock edge, and some IC's (integrated circuits) respond faster than others. If an external
event is allowed to affect a system whenever it occurs, a small percentage of the time it
will occur near a clock transition, after some IC's have responded, but before others have.
This intermingling of transitions often causes erroneous operations. What is worse, these
problems are difficult to test for and difficult to foresee because of the random time
difference between the events. 
 </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q4) To count from 0 to N-1, how many flip-flops are needed?
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
log<sub>2</sub>N 
 </div></div></div><br>
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q5) Design a 4-bit binary counter using TFFs?
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 In the problem it is not clearly mentioned whether 
 <br> 
 <img src="images/digital/117.JPG"><alt="4 bit binary counter">
 </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
   Q6) Give the FSM for a 3-bit gray code counter?
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The FSM for 3-bit gray counter is shown below. You can notice the single bit change
from one state to another state. <br> 
 <img src="images/digital/118.JPG"  alt="4 bit binary counter">
 </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q7) Shift register based: We need current sample, previous sample and previous to
previous sample. So a 2-bit shift register is needed. The logic is similar to Majority
function (Refer Chapter 4). The following figure shows the design with two DFFs and a
4:1 Mux.<br>
 Eg:<br>
 IN : 001110110000<br>
 OUT: 0111111000
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The FSM for 3-bit gray counter is shown below. You can notice the single bit change
from one state to another state. <br> 
 <img src="images/digital/119.JPG"alt="digital electronics interview questions, physical design">
 </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q8) Obtain OUT1 & OUT2 from INPUT shown below? (Hint: You need a synchronizer
to align INPUT with clock) <BR>
 <img src="images/digital/120.JPG" alt="digital electronics interview questions, physical design">
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Shift register based: The synchronizer (the first flip flop) aligns the INPUT with
clock. The second flip flop delays the input by one clock. Draw the waveforms of output
of first and second flip flops and then try to get the relationship between those waveforms
and OUT1, OUT2. It gives the complete solution as shown below.  <br> 
 <img src="images/digital/121.JPG"alt="digital electronics interview questions, physical design">
 </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q9) Give the circuit to extend the falling edge of the input by 2 clock pulses. The
waveforms are shown in the following figure. <BR>
 <img src="images/digital/123.JPG" alt="digital electronics interview questions, physical design">
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Shift register based: Assumed atleast 3 clock gaps between next falling edge. Shift
register of width 2 is needed.   <br> 
 <img src="images/digital/122.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q10) Design a frequency divide-by-2 circuit using DFF and external gates which gives
(a) 50% duty cycle (b) 25% duty cycle? 
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 (a) 50% duty cycle:<br>
<u>Waveforms:. </u>  <br> 
 <img src="images/digital/124.JPG" alt="digital electronics interview questions, physical design"><br>
 <u>Design:</u> <img src="images/digital/125.JPG" alt="digital electronics interview questions, physical design"><br>
 (b) 25% duty cycle:<br>
The above circuit gives 50% duty cycle. To get 25%, we need to use an extra AND gate,
which takes fin and fout as the inputs.<br>
 <u>Waveforms:. </u>  <br>  <img src="images/digital/126.JPG" alt="digital electronics interview questions, physical design"><br>
  <u>Design:</u> <img src="images/digital/127.JPG" alt="digital electronics interview questions, physical design"><br>
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q11)<br> <img src="images/digital/128.JPG" alt="digital electronics interview questions, physical design"><br>
Design a sequential circuit which cuts the every second pulse from the input (clock) as
shown above.  <BR>
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Same as A10(b) 
 </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 
Q12) Design frequency divide-by-3 circuit using DFFs and external gates which gives a duty cycle of 1/3<sup>rd</sup>? 
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<u>Waveforms:</u><br>
<img src="images/digital/129.JPG" alt="digital electronics interview questions, physical design"><br>
<u>Design:</u><br>
In the above problem, if you observe the waveforms, they are synchronous. So we can
use FSM to design the circuit. If you observe the waveform clearly, output is 100,100,100
and so on. Assume 3 states: a,b & c. Initial state is a and output is 1 in this state. The state
transition a -> b -> c -> a. Output is 1 only for state a. The state table is shown below:<br>
 PS NS O/P<br>
 a &nbsp   b &nbsp   1<br>
 b &nbsp   c  &nbsp  0<br>
 c &nbsp   a  &nbsp  0<br><br>
With State assignment: 00-a,01-b and 10-c, we can obtain the following next state
equations:<br>
 A(t+1) = B, B(t+1) = A NOR B, OUT = A NOR B<br>
 <img src="images/digital/130.JPG" alt="digital electronics interview questions, physical design"><br> 
 </div></div></div><br> 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q13) How do you change the above design to get (a) 66.67% duty cycle (b) 50% duty
cycle? 
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) Replacing the NOR gate in the above circuit with NAND gate gives a duty cycle
of 2/3<sup><rd</sup> . That is 66.67%.<br>
(b) To get 50% duty cycle, by observing the waveforms, we can notice that, an extra
flop that works at the negative edge of the clock is needed. ORing of the input and
output waveforms of this flip flop gives the required waveform. The complete
solution is shown below: <br>
<img src="images/digital/131.JPG" alt="digital electronics interview questions, physical design"><br>
 </div></div></div><br> 
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q14) Design the Digital Circuit which gives fout = (2/3) fin
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<u>Waveforms:</u><br>
<img src="images/digital/132.JPG" alt="digital electronics interview questions, physical design"><br>
<u>Design:</u><br>
<img src="images/digital/133.JPG" alt="digital electronics interview questions, physical design"><br>
Note: The clue to get the solution is: There is a transition at the falling edge of clock. So
the clock to the second flop is inverted one. The waveforms shown in the above figure,
<b>fout</b> has a duty cycle of 1/3<sup>rd</sup> To get 2/3<sup>rd</sup> duty cycle, replace NOR gate with NAND gate
in the above design. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q15)<br><img src="images/digital/134.JPG" alt="digital electronics interview questions, physical design"><br>
 In the above circuit what is the relation between input “CLK” and the output? 
  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 From the given circuit we can derive the following next state equations,<br>
 A(t+1) = A’ and B(t+1) = A XOR B’ = AB + A’B’<br>
Taking initial values of A=B=0 and drawing the waveforms with respect to the clock
using above equations, we can observe that<br>
OUT = freq_Clock / 4 with duty cycle = 50% 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q16) Here is an interesting design question. There is a room which has two doors one to
enter and another to leave. There is a sensor in the corridor at the entrance and also at the
exit. There is a bulb in the room which should turn off when there is no one inside the
room. So imagine a black box with the inputs as the outputs of sensors. What should the
black box be?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  The block box can be an up-down counter, where the “count_up_enable” is
connected to the sensor at the entrance and “count_down_enable” to the sensor at the exit.
That is if there is no one in the room, the counter’s output will be zero. Whenever this
happens make the bulb “OFF”.<br><br>
For 200 people, we need 8 bit counter.<br>
So The O/P of entrance sensor will be used as enable for UP count and the other sensor at
exit will be used for DOWN count, whenever the counter's O/P is 0, we can make the
BULB OFF, Otherwise ON. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q17) Design a BCD counter which counts from 0 to 9999, using BCD decade counter as
black box? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Each BCD counter counts from 0-9. <br>
<img src="images/digital/135.JPG" alt="digital electronics interview questions, physical design"><br>
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q18) What is ring counter? Implement a ring counter using shift register? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 <b>Ring counter:</b> A ring counter is a circular shift register with only one flip-flop being
set at any particular time, all others are cleared. This single bit is shifted from one flip
flop to the next to produce the sequence of timing signals.  <br>
<img src="images/digital/136.JPG" alt="digital electronics interview questions, physical design"><br>The above circuit shows the ring counter. The initial value of the shift register has to be
1000. 
 </div></div></div><br>
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q19) Ring counter implementation using 2-bit counter and 2:4 decoder is shown in the
following diagram. Draw the output time signals, Q0,Q1,Q2 and Q3 with respect to the
clock. <br>
<img src="images/digital/138.JPG" alt="digital electronics interview questions, physical design">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<img src="images/digital/137.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q20) To generate 8 timing signals using a ring counter (similar to the circuit that is
shown in Q19), mention the required size of decoder and the size of the counter? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 3-bit counter and 3:8 decoder
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q21) The following FSM shows the zero circulating ring counter. Predict the values of
the missing states?  <br>
<img src="images/digital/139.JPG" alt="digital electronics interview questions, physical design">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 In “0” passing ring counter, at any time only one flip flop will be set to 0 others will
be 1. The given state values are 23 and 29. The binary representations are 10111 and
11101 respectively. So the states are : 01111, 10111,11011,11101,11110. The decimal
values are : 15,23,27,29,30.<br>
 a = 15, b = 27 and c=30 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q22) What are the unused states in a 3-bit Johnson counter?  <br>
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The states of 3-bit Johnson counter are: 000,100,110,111,011,001. So the unused
states are 010 and 101 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q23) What is the length of counting sequence for a Johnson counter with N flip-flops? <br>
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
2N 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q24) How many unused states will be there in a Johnson’s counter with N flip-flops? <br>
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
For N-flops, the total possible states = 2^N.<br>
 The number of states of a Johnson counter = 2N<br>
 So, the number of unused states = 2^N – 2N <br>
 </div></div></div><br>
 	

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q25) What is the output frequency of a 4-bit binary counter for an input clock of 160
MHz? <br>
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The output of last flip flop of a 4-bit counter is equal to the input clock/16.<br>
 So output frequency = 160MHz/16 = 10MHz 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q26) If each flip flop has a clock-to-Q delay of 10ns, how much time will it take for
output to change to its next state in case of (a) 4-bit Ripple Counter (b) 4-bit Synchronous
counter? <br>
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) 10 + 10 + 10 + 10 = 40ns<br>
(b) 10ns 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q27) How fast can a 11 stage ripple counter be clocked, assuming worst case clock to Q
delay of 40ns (of each stage) and extra gate delays of 60ns?<br>
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Minimum time period of the clock = 11 x 40 + 60 = 440+60 = 500 ns
So maximum clock frequency = 1/500 = 2 MHz 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q28) Design a counter using DFF that counts in the sequence: 0,4,2,7,0,4,2,7,0,4……?
<br>
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 The present state and next state values are shown in the table and the complete
design is shown in the following diagram. <br>
<img src="images/digital/140.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q29) What is the functionality of the following circuit: <br>
<img src="images/digital/141.JPG" alt="digital electronics interview questions, physical design">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Let us name the 3 flip flops as A,B and C<br>
 Q0 = A’<br>
 Q1 = A XOR B<br>
 Q2 = (AB) XOR C<br>
Starting with A=B=C=0, the next states can be obtained as:<br>
000 --> 001 --> 010 --> 011 --> 100 --> 101 --> 110 --> 111<br>
So the circuit works as 3-bit binary counter.  <br>
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q30) Using external gates and 4-bit counter, design a circuit which gives ‘1’ if the
number of clocks are multiples of 4.
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  The output should be asserted 1 if the number of clocks is multiple of 4, that is 0, 4 ,
8 and 12. The K-Map simplification gives, OUT = Q1’Q0’ = (Q1 + Q0)’ <br>
<br><img src="images/digital/142.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q31) Design a sequential circuit that produces a logic 1 at the output when the input has
been 1 for eight or more consecutive clock pulses using a counter(shown below) and
minimum number of basic gates. <br><img src="images/digital/144.JPG" alt="digital electronics interview questions, physical design">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<br><img src="images/digital/143.JPG" alt="digital electronics interview questions, physical design"><br>Limitation of the design:<br>
As the design used only one counter, the maximum count is 15. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q32) What are the frequencies F1, F2, F3 and F4 after each stage if an input clock of
10MHz is applied? <br><img src="images/digital/145.JPG" alt="digital electronics interview questions, physical design">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 N-bit ring counter gives 1/N times the input frequency at the output. Johnson’s
output is 1/2N times the input. Where as the counters output will be 1/(2^N).<br>
 F1 = 10MHz / 10 = 1MHz<br>
 F2 = 1MHz / 20 = 50KHz<br>
 F3 = 50KHz / 16 = 3.125KHz<br>
 F4 = 3.125KHz / 8 = 390.625Hz 
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q33) How to swap the contents of two 8-bit registers without using a third register. 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The complete design using shift registers is shown in the following figure. The
main clock is gated with the clock enable so that A and B will be shifted just 8 clocks.
After 8 clocks A and B will have their contents swapped. <br><img src="images/digital/146.JPG" alt="digital electronics interview questions, physical design">
</div></div></div> <a name="9"></a><br><br>


<br><hr><h2><center> Fault Analysis and Hazards</h2><br><hr></center>

<br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q1) What are stuck-at problems? Explain the reason for their occurrence?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
A fault in a manufactured circuit causing a node to be stuck at a logical value of 1
(stuck-at-1) or a logic value of 0 (stuck-at-0), independent of the input to the circuit. If
any rail during the layout gets connected to either VDD or GND permanently, it will lead
to these stuck at problems. 
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q2) How many number of stuck at problems are possible for a 2 input AND Gate? Which
of those faults are not testable?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Total possible faults are 6. (3 nodes, 2faults for each node)
By single fault model, the test patterns that are needed are: 01,10 and 11
The stuck-at-0 problems at any of the inputs and stucl-at-0 problem at the output can not
be distinguishable. 
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q3) Define : (a) Test Pattern/Test set (b) ATPG
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 (a) Test pattern/set : The set of all input combinations that is needed to find out all
the stuck-at faults of a digital circuit. Eg: Test set for 2-input AND gate: { 01, 10,11}<br>
 (b) ATPG: ATPG, or Automatic test pattern generation is an electronic design
automation tool that generates the complete test set to distinguish between the correct
circuit behavior and the faulty circuit behavior caused by a particular fault. 
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q4) Explain the procedure for detecting a specific fault in a given circuit?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Assume that there is only fault in the given circuit. This is called single fault model.
Now apply the input combination such that the correct and faulty circuits would give
different outputs. 
<br><img src="images/digital/147.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q5) To detect the Stuck at Zero problem at marked point ‘P’ in the following diagram,
which of the input combinations can be used? 
<br><img src="images/digital/148.JPG" alt="digital electronics interview questions, physical design">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
We need to select the pattern such that none of the inputs at AB,C& D should give 0
at any of the inputs of NAND gate. So the possible pattern is: A = B = C = D = 1
So we need to apply 1111 at the input, if it is correct circuit we will get, 0 at the output
and if there is stuck-at-0 problem at P, we will get 1 at the output. 
 </div></div></div><br>


  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q6) Give the test patterns that are needed to verify all the stuck at problems of a
(a) 2-Input NAND Gate (b) 3-input NAND Gate
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Single Fault method is used here. <br><img src="images/digital/149.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q7) How many minimum number of test vectors are needed to verify all the stuck at
problems of a N-input logical gate? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
N+1
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q8) Give the complete test set for the following circuit: <br><img src="images/digital/150.JPG" alt="digital electronics interview questions, physical design">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<br><img src="images/digital/151.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q9) What is the output F, in the following circuit, if there is<br>
(a) A stuck-at-0 problem at node A<br>
(b) A stuck-at-1 problem at the output of OR gate  <br><img src="images/digital/152.JPG">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 (a) F = (C+D)’ = C’D’<br>
 (b) F = AB 
 </div></div></div><br>

  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q10) What do you mean by “Path Sensitized Tests” in testing of logic circuits? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 If the number of nodes is more in a given circuit, it is very difficult to derive the test
pattern by using single fault model (That is analyzing at each node). The other method
called “Path sensitized” can be used to make the test pattern generation more efficient. In
this method, all the paths from input to the output will be identified and the input will be
applied such that the output will be dependant only on one particular path. And this path
is called sensitized. 
 </div></div></div><br>


  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q12) (a) List all the single faults that can be detected in the following circuit, using the
test set “0100”?<br>
 (b) Show the tests that can detect stuck-at-0 and stuck-at-1 faults at node w3?   <br><img src="images/digital/153.JPG" alt="digital electronics interview questions, physical design">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
• To make F dependant of the high lighted path, the output of XOR gate has to be 1.
This can be achieved from A = 0, B = 1 or A = 1, B = 0.<br>
• To make the output of OR gate to make dependant only on one input, the other
input has to be 0. This can be achieved either B = 0 or C = 0;<br>
• But C can not fixed to 0. So B has to be 0. That implies A = 1<br>
• To make NOR gate output only C dependant, D has to be 0. <br>
So to make the given path sensitized, the input pattern that is needed is,<br>
 A = 1, B = 0, C = 1 or 0 and D = 0 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q12) Which input pattern can be applied to make the path from input C to the output F
(via NOR gate – OR gate – AND gate), sensitized, in the following diagram?   <br><img src="images/digital/155.JPG" alt="digital electronics interview questions, physical design">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) 0100 at the input, makes the path A-w1-F sensitized.<br>
So it can be used to detect the following single stuck-at problems:<br>
 Stuck-at-1 at A or Stuck-at-0 at w1 or Stuck-at-0 at F’<br>
(b) Path sensitized method is used here.<br>
To make F dependant only on w3, w1 = 0. So A=B=1<br>
Now for identifying the Stuck-at-0 fault at w3, we need to apply input pattern
such that we will get 1 at w3.(C=D=1). So the required pattern is 1111.<br>
For identifying the Stuck-at-1 fault, either C or D has to be 0. So any of the
following patterns can be used : 1100,1101 or 1110 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q13) <br>
 (a) Give the AOI of a 2:1 Mux?<br>
 (b) Show all the paths that are possible from inputs to the output?<br>
 (c) Give the complete test set for the same using the Path sensitized test? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<img src="images/digital/154.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q14) (a) Give the circuit for a 4-bit parity generator?<br>
 (b) Derive the minimal test set that can detect all stuck-at-faults? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) The 4-bit even parity generator is shown in the following diagram: <br>
<img src="images/digital/156.JPG" alt="digital electronics interview questions, physical design"><br>
(b) Path sensitized test: <br>
<img src="images/digital/157.JPG" alt="digital electronics interview questions, physical design"><br>
So the complete test set is {0000, 0001, 0010, 01000, 1000} 
 </div></div></div><br>
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q15) What is D-notation? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 In test of logic circuits, normally the logic levels are represented with D. This is
called D-Notation. If Logic-0 is represented with D, logic 1 will be D’ and vice versa. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q16) What are the two hazards that can be there in a combinational circuit? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 A Static Hazard is defined when a single variable change at the input causes a
momentary change in another variable [the output]. A Dynamic Hazard occurs when a
change in the input causes multiple changes in the output [i.e. from 1 to 0 and back to 1].
In either case of a Static or Dynamic hazard the product produced is an unanticipated
glitch [the hazard]. The resulting glitches in the circuit may or may not induce additional
problems, other then increased issues due to switching noise.<br>
&nbsp&nbsp There are two types of Static hazards: the high output transitions to a low and
back high [a low going glitch]. Or the low output transitions to a high [1] and back low
[0] [a high going glitch]. There are also two types of Dynamic hazards: the 0 output
transitions to a 1 back to 0 and then 1 again. Or the 1 output transitions to a 0 back to 1
and then 0 again. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q17) Match the following: <br><img src="images/digital/158.JPG" alt="digital electronics interview questions, physical design"><br> 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 (a) ii<br>
 (b) i<br>
 (c) iii 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q18) Give the characteristics of Static-zero Hazard?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Static-zero Hazard’s characteristics: Two parallel paths for x, one inverted and
reconverge at an AND gate.<br>
 F = A . A’<br>
Any circuit with a static-0 hazard must reduce to the equivalent circuit of the following
figure: <br><img src="images/digital/159.JPG" alt="digital electronics interview questions, physical design"><br> 
  </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q19) Show the equivalent circuit for Static-one Hazard?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Static-one Hazard’s characteristics: Two parallel paths for x, one inverted and
reconverge at an OR gate.<br>
 F = A + A’<br>
Any circuit with a static-1 hazard must reduce to the equivalent circuit of the following
figure:  <br><img src="images/digital/159.JPG" alt="digital electronics interview questions, physical design"><br> 
 </div></div></div><br>
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q20) How many single variable change static-0 hazards the Boolean function, G = AB +
A’ C + B’C’D has?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
G = AB + A’ C + B’C’D<br>
 If B = C = 0, G = A+A’ (Static-0 hazard in A)<br>
 If A = 1, C = 0, D = 1, G = B+B’ (Static-0 hazard in B)<br>
 If A = 0, D = 1, G = C +C’ (Static-0 hazard in C)
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q21) How to avoid static hazards in a given circuit(single variable change hazards)?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
To avoid the static hazards, one of the possible ways is delay matching. Suppose in
the circuits shown above (A18 & A19), we can provide buffer whose delay is equal to
that of NOT gate. But it becomes very difficult to match the delays exactly.<br>
 &nbsp&nbspIf Static Hazards are removed from the design, Dynamic Hazards will not occur. A
Karnaugh map [K-map] is the easiest way to eliminate a Static Hazard or glitches. A Kmap for each combinatorial logic function which has an output should be used.
Redundant prime implicants should be added to the K-Map (circuit), which will
guarantee that all single-bit input changes are covered. Multi-level functions will be
reduced to "two-level" functions, and analyzed by the K-map approach. The procedure
for designing a static-hazard-free network is a straightforward application. The key is to
place the function in such a form that the transient output function guarantees that every
set of adjacent 1's in the K-map are covered by a term, and that no terms contain both a
variable and its complement. The former condition eliminates 1-hazards and the latter
eliminates 0-hazards. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q22) Y = AB + A’C + BC where A,B and C are input Boolean variables. The output Y,<br>
a) Glitches and can be reduced<br>
b) Will not glitch and can be reduced<br>
c) Glitches and cannot be reduced<br>
d) Will not glitch and cannot be reduced.
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>(b)
<br>
 The boolean expression, Y = AB + A’C + BC can be further reduced to Y = A’C +
AB. But the second expression will have hazards. So the redundant term BC is added.
You can observe the K-Map of the same: <br>
<img src="images/digital/160.JPG" alt="digital electronics interview questions, physical design"><br> 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q23) Find a hazard-free minimum cost implementation of the function:<br>
 F(A,B,C,D) = ∑ (0,4,11,13,15) + d(2,3,5,10)
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
F(A,B,C,D) = ∑ (0,4,11,13,15) + d(2,3,5,10)<br>
From the K-Map shown below, the simplified expression for F is,<br>
 F = ABD + A’C’D’ + B’C<br>
But to make it Hazard free, we need to add the redundant term, ACD to this.<br>
 F = ABD + A’C’D’ + ACD (Note that B’C is removed from the equation)  <br>
<img src="images/digital/161.JPG" alt="digital electronics interview questions, physical design"><br> 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q24) Design 4-input XOR gate using 2 input XOR gates in all possible ways? Discuss
the advantages and disadvantages of each?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 The two possible implementations are shown below:  <br>
<img src="images/digital/162.JPG" alt="digital electronics interview questions, physical design"><br> 
If we compare both the implementations, in implementation (a), the delays from
the inputs to the output, F are uniform. So there is no possibility of glitches. Where as in
the implementation (b), the delays are not balanced properly. (a) is hazard free and the
better implementation when compared to (b). 
 </div></div></div><br>
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q25) Implement the Boolean function Y = AB + CD with the following design
constraints:<br>
i) A and B arrive at t = 0ns<br>
ii) C arrives at t = 1ns<br>
iii) D arrives at t = 2ns<br>
iv) All logic gates, mux, adders have constant delay of 1ns.<br>
v) Output should be available at 3ns.
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Y = AB + CD  <br>
<img src="images/digital/163.JPG" alt="digital electronics interview questions, physical design"><br> 
  </div></div></div> <a name="10"></a><br><br>

<br><hr><h2><center> Digital Integrated Circuits</h2><br><hr></center>

<br>


 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q1) What do you mean by CMOS technology? Explain with a block diagram.
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
CMOS(Complementary MOS) circuits consist of both types of MOS devices
interconnected to form logic functions as shown in the following block diagram. The
PUN(Pull up network) will charge the output node in case of Logic-1 and the PDN(Pull
down network) will discharge by connecting the output node to ground, in this way the
out put is connected either to VDD or GND continuously. PUN and PDN are dual logic
networks. CMOS take advantage of the fact that both n-channel and p-channel devices be
fabricated on the same substrate.  <br>
<img src="images/digital/164.JPG" alt="digital electronics interview questions, physical design"><br> 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q2) What are the advantages and disadvantages of CMOS logic?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The CMOS logic has two important advantages:<br>
<u>Advantages:</u><br>
• No direct path in steady state between power and ground, so no static power
dissipation(except for small power dissipation due to leakage currents)<br>
• Full logic levels (The VTC exhibits a full output voltage swing between 0 and
VDD, and that VTC is usually very sharp)<br>
• High noise margins (Good noise immunity)<br>
• Extremely high input resistance; nearly zero steady-state input current<br>
• Low output impedance. Always a path to Vdd or Gnd from output node, in steady
state;<br>
• CMOS provides a greater packing density. <br><br>
<u>Disadvantages:</u><br>
• CMOS processing is more complex<br>
• Latch up problem<br>
• Slower compared to TTL<br>
• Higher cost 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q3) Why CMOS tech is widely used?<br>
 a) Ease of manufacturing<br>
 b) Low power dissipation<br>
 c) Speed of the CMOS tech<br>
 d) Low cost
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(b) 
  </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q4) Show the circuit for CMOS inverter and explain the basic operation?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
CMOS inverter:<br>
<img src="images/digital/165.JPG" alt="digital electronics interview questions, physical design"><br> 
Basic operation: When input goes from 0 to 1, the PMOS will be off and the NMOS will
be on. This makes the OUT to get connected with GND and goes to 0. Similarly when
input is 0, the NMOS will be OFF and PMOS turns ON making the output logic to VDD.
We will get full logic levels at the output. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q5) Draw the VTC of a CMOS inverter?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Voltage Transfer Characteristics (VTC) of a CMOS inverter: <br>
<img src="images/digital/166.JPG"alt="digital electronics interview questions, physical design"><br> 
 </div></div></div><br>
 
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q6) Arrange the following in the decreasing order of voltage levels:<br>
 VOH,VOL,VIH,VIL.
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
VOH > VIH > VIL > VOL (Refer to VTC shown in A5)
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q7) Define: (a) Fan-out (b) Noise-margin
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a)<b> Fan_out:</b> The fan-out of a gate specifies the number of standard loads that can be
connected to the output of the gate without degrading its normal operation. The
fan-out is calculated from the amount of current available in the output of a gate
and the amount of current needed in each input of a gate.<br>
Fan_out = Min (I<sub>OH</sub>/I<sub>IH</sub>, I<sub>OL</sub>/I<sub>IL</sub>)<br><br>
(b)<b> Noise margin:</b> Noise margin is the maximum noise voltage that can be added to
an input signal of a digital circuit that does not cause an undesirable change in the
circuit output.<br>
Noise margin = Min ( V<sub>OH</sub>-V<sub>IH</sub>, V<sub>IL</sub>-V<sub>OL</sub> ) 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q8) Find the noise margin: VOH = 4V, VIH = 3V, VOL = 1V and VIL = 1.5V
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Given: VOH = 4V, VIH = 3V, VOL = 1V and VIL = 1.5V<br>
 VOH – VIH = 4 – 3 = 1<br>
 VIL – VOL = 1.5 – 1 = 0.5<br>
 Noise Margin = 0.5 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q9) Find out fan_out and propagation delay of a logical gate for which the following
specifications are given: VCC = 5V, ICCH = 1mA, ICCL = 2mA, IOH = 1mA, IOL = 20mA,
IIH = 0.05mA and IIL = 2mA
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 (a) Fan_out :<br>
 IOH = 1mA, IOL = 20mA, IIH = 0.05mA and IIL = 2mA<br>
 IOH/IIH = 1/0.05 = 20<br>
 IOL/IIL = 20/2 = 10<br>
 So, Fan_out = 10<br><br>
 (b) Power dissipation :<br>
 VCC = 5V, ICCH = 1mA, ICCL = 2mA<br>
 Icc(avg) = ( ICCH + ICCL )/2 = 1.5mA<br>
 Power dissipation = VCC * Icc(avg) = 5 * 1.5 = 7.5 mW 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q10) With increase in frequency of operation the fanout,<br>
a) increases<br>
b) decreases<br>
c) doesn’t change<br>
d) none of these
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(b) 
 </div></div></div><br>
 

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q11) Draw the CMOS implementation of NAND and NOR gates.
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) 2-input NAND gate: <br>
<img src="images/digital/167.JPG" alt="digital electronics interview questions, physical design">  <br> 
(b) 2-input NOR gate: <br>
<img src="images/digital/168.JPG" alt="digital electronics interview questions, physical design"><br> 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q12) The following circuit shows the CMOS implementation of a Boolean function.
Complete the dual PMOS network and also write the boolean function? <br><img src="images/digital/169.JPG"><br> 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Deriving the Pull-up network hierarichally identifying sub nets as shown in the following
figure:<br>
The complete circuit and the output boolean function is shown below: <br>
<img src="images/digital/170.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q13) How many minimum number of MOS transistors are required to implement the
Boolean function, Y (A,B,C) = AB + A’C + BC using CMOS implementation assuming
the inputs and their complements are available?  
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Deriving the Pull-up network hierarichally identifying sub nets as shown in the following
<img src="images/digital/17m0.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q14) Draw the CMOS implementation for the following circuit:  <br><img src="images/digital/171.JPG" alt="digital electronics interview questions, physical design">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
F = ( (A+B) . (C + D))’ <br>
<img src="images/digital/172.JPG">
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q15) <br>(a) Design a 4-input NAND gate using only 2-input NAND gates?<br>
 (b) What are the minimum number of transistors that are needed to draw the gate
level equivalent of the same? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 (a) 4-input NAND gate from 2-input NAND gates: 
<br>
<img src="images/digital/173.JPG" alt="digital electronics interview questions, physical design"><br>(b) Number of NMOS = Number of PMOS transistors = 4 (So total, 8) 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q16) How many minimum number of MOS transistors are required to implement a Full
Adder using CMOS technology? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 S = A XOR B XOR C and Cout = AB + BC + AC = AB + (A+B)C<br>
 S can be rewritten as, S = ABC + (A+B+C) Cout’<br>
 For Cout, NMOS = PMOS = 6 (Total 12)<br>
 For S, NMOS = PMOS = 8 ( Total 16)<br>
 So for one bit full adder implementation, minimum number of transistors that are
 required = 28 
 </div></div></div><br>


 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q17) Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate
later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one
would you place near the output? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 The late coming signals are to be placed closer to the output node ie A should go to
the NMOS that is closer to the output.<br>
Reason is, by the time A comes, B would have turned on the bottom transistor and
discharged the intermediate node between the 2 series NMOS. So by the time A comes, it
can discharge the output node very quickly. 
 </div></div></div><br>
 
  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q18) Consider CMOS NAND gate. For an input sequence AB = 01 -> 11 -> 10 -> 00,
the output logic level is:<br>
 a) 5V -> 4V -> 0V -> 0V<br>
 b) 0V -> 0V -> 4V -> unknown<br>
 c) 5V -> 5V -> 0V -> 4V<br>
 d) None of the above 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 (d) 
 </div></div></div><br>
 
  <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q19) Draw the stick diagram of CMOS inverter?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Stick diagram for CMOS inverter <br>
 <img src="images/digital/174.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 
   <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q20) Draw the stick diagram of NOR gate. Optimize it.
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Stick diagram for NOR gate  <br>
 <img src="images/digital/175.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 
    <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q21) What do you mean by pass transistor logic?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Pass transistor logic:<br>
• A pass transistor is a MOSFET in which an input is applied not only to the gate
but also to the drain<br>
• Unlike static CMOS, there is no need for any static power supplies <br>
• More advantageous in terms of number of transistors if the inputs and their
complements are available<br>
• Disadvantage is : Degarded logic level as NMOS passes weak logic-1 <br>
 </div></div></div><br>
 
 
     <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q22) Show the implementation of AND gate using pass transistor logic? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The AND gate using pass transistor logic is shown below: <br>
 <img src="images/digital/176.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 
    <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q23) <br><img src="images/digital/176.JPG" alt="digital electronics interview questions, physical design"><br>
(a) What is the functionality of the following circuit?<br>
(b) Show the Boolean equation?<br>
(c) What is name of logic that is used in implementing the circuit?<br>
(d) Mention the advantages and disadvantages of this method. Also suggest
improvements, if any, to overcome the disadvantages? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) 2:1 Mux<br>
(b) OUT = S I1 + S’ I0<br>
(c) Pass transistor logic<br>
(d) Degraded logic 1. To avoid we need to use both NMOS and PMOS together
( That is transmission gate) 
 </div></div></div><br>

     <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q24) Show the circuit of Transmission gate and explain the functionality?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 Tranmission gate consists of one n-channel and one p-channel MOS transistor
connected in parallel. The same thing is shown in the following diagram. When N is at
VDD and P is at ground, both transistors conduct and there is a closed path between IN
and OUT.  <br>
 <img src="images/digital/178.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

     <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q25) Why don’t we use just one NMOS or PMOS in a transmission gate?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
  Using only an NMOS will result in an poor 1. Assume the gate voltage on NMOS is
5V. If we connect Drain to 5V, and the source is initially at 0, NMOS will turn on as long
as Vgs >Vth, this means, once the source reaches 4.3V (Assuming Vth=0.7), the NMOS will turn off and there will be no more increase in source voltage. Similarly the opposite
happens with PMOS, it doesn't give us a clean 0, but it can give a full 5V. So we use a
combination of both NMOS and PMOS so that our signal doesn't get degraded by Vth on
either side of VDD and GND. 
 </div></div></div><br>

    <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q26) Design a Transmission Gate based XOR. Now, how do you convert it to XNOR?<br>
(Without inverting the output)
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 XOR Using TG:<br>
 If we observe the truth table of XOR, if A is 1, output is B’ and if A is 0
output is B. Using this, we can implement the following circuit. <br>
 <img src="images/digital/179.JPG" alt="digital electronics interview questions, physical design"><br>
 To get XNOR, just connect B directly to bottom TG and B’ to the upper TG. 
 </div></div></div><br>
 

    <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q27) Draw a Transmission Gate-based D-Latch.
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 D-Latch using TG:<br>
 <img src="images/digital/180.JPG" alt="digital electronics interview questions, physical design"><br>
 </div></div></div><br>

    <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q28) The output and input of a static CMOS inverter are connected as shown in the
above figure. What is the output voltage? <br>
<img src="images/digital/184.JPG">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 The NMOS transmits the same voltage from drain to source, as long as its value is
less than 4V. So in the given diagram the output and input of the inverter are same. If we
observe theVTC of an inverter, Vout=Vin at Vth = VDD/2 = 2.5V.So if there is no noise
floor, the output will settle to 2.5V (This is theoretical analysis). However practically the
circuit will oscillate. 


    <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q29) What are the applications of open-collector gate? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The 3 major applications of open-collector gate are:<br>
• Driving lamp or relay<br>
• Performing wired logic<br>
• Construction of common bus system 
 </div></div></div><br>
 
     <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q30) Using open-collector NAND gate, implement Y = (AB + CD)’ ? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<img src="images/digital/181.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 
      <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q31) Four open collector gates are connected as shown in following circuit. What is the
functionality? <br><img src="images/digital/185.JPG">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 It forms a common bus system. We can transmit one of the inputs A,B,C to the
output Y by making the other inputs 0. Suppose if A=B=0, Y is C. 
 </div></div></div><br>
 
       <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q32) Describe (a) Three-state buffer gate (b) Three-state inverter gate
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 <img src="images/digital/182.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 
        <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q33) Two Three-state buffers are shown below. The output of a 4 bit binary counter is
connected to the 4 inputs A, B, C and D such that the MSB is connected to D and LSB to
A. For how many counter states, the circuit is sure to produce proper output( 0 or 1)? <br>
 <img src="images/digital/183.JPG" alt="digital electronics interview questions, physical design">
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
If A = 1, Y = B or If C = 1 Y = D otherwise Y is high impedance.
So all combinations with A = 1, C = 0 or A = 0, C =1 or A = 1, C =1
Except the four combinations : 0000,0010,1000 and 1010, The rest all combinations can
give either logic-1 or logic-0 at the output. 
 </div></div></div><br>
 
         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q34) What is Latch Up? How do you avoid Latch Up? 
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<b>Latch up:</b> In fabricating CMOS ICs, parasitic bipolar transistors are formed as byproducts of CMOS processing. These parasitic pnp and npn bipolar transistors form a
SCR(Silicon controlled Rectifier) with positive feedback and virtually short circuit the
power rail to ground. The generation of such a low-impedance path in CMOS chips
between the power rail and the ground rail is defined as Latch-up. <br><br>
<u>Guidelines to avoid Latchup:</u><br>
• Layout n- and p-channel transistors such that all NMOS transistors are placed
near close to VSS and all PMOS transistors are placed close to VDD rails. Also
maintain sufficient spacings between NMOS and PMOS transistors.<br>
• Use p+ guard rings connected to ground around NMOS transistors and n+ guard
rings connected to VDD around PMOS transistors.<br><a name="11"></a>
• Use minimum area p-wells<br><br>
Note: Here very basic solution is given. The concept of SCR and guard rings is not given
here. It is advisable to read about Latchup. 
 </div></div></div><br>



<br><hr><h2><center>  Memories, FIFO and Programmable devices </h2><br><hr></center>

<br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q1) What is Volatile memory? Give an example.
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Any type of memory that requires power in order to store information is called
volatile memory. RAM is volatile whereas ROM is non-volatile. That means ROM can
store data without power also. 
 </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
  Q2) Differentiate between RAM and ROM?
 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Differences between RAM and ROM:<br>
1. ROM: Read Only Memory. RAM : Random Access Memory<br>
2. ROM has no write operation. RAM has both read and write operations<br>
3. ROMs are non-volatile and RAMs are volatile. 
 </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q3) How many address and data lines will be there for a memory of size, 1K X 8?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
1K = 210 , Number of address lines = 10<br>
 Number of data lines = 8
 </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q4) How many number of 16X8 size memories are needed to obtain a memory of size 256X16?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 256/16 = 16, 16X8 memories are sufficient to get a memory of size 256 X 8. But to
get 256 X 16, we need twice of that.<br>
So, the required number of 16 X 8 memories = 16 * 2 = 32
  </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q5) Design a memory of size 8KX8 using a 3:8 decoder and the minimum number of
ROMs of size 1KX8 shown in the following diagram. (cs  chip select, active high). Also show the complete address map.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 We need 8, 1KX8 memories. For 8KX8 memory has 13 address ( A12-A0) lines. For
each 1KX8 memory, there will 10 address lines. So we can connect the A0-A9 address
lines directly to these 10 address lines. And the remaining, that is from A10,A11,A12 can
be used as select lines for the decoder and the decoders outputs will be connected to “cs”
of the ROMs. The complete design is shown below: <br>
<img src="images/digital/186.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q6) Using DFF design a binary cell, which can perform read/write operations based on
enable, r/w ? Also provide memory enable, mem_en?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
<img src="images/digital/187.JPG" alt="digital electronics interview questions, physical design"><br>
Using the truth table shown in above table, the following equations can be
derived:<br> Din = IN AND Mem_En AND (r/w)’ and<br>
 OUT = Q AND Mem_En AND (r/w) <br>
<img src="images/digital/188.JPG" alt="digital electronics interview questions, physical design">
 </div></div></div><br>
 

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q7) Give the basic circuit for DRAM?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 One-transistor Dynamic RAM cell is as follows:  <br>
<img src="images/digital/189.JPG" alt="digital electronics interview questions, physical design"><br>
The circuit shows the access transistor, NMOS transistor and the
storage capacitance (typically 30-50 fF). Logic-1 at word line makes the MOS transistor
conductive. Then the bit line capacitance (nearly 30 times more than CS) comes in
parallel with the CS. This allows the charge sharing between the two capacitors. (A filled
capacitor equals to a logical one while an "empty" capacitor equals to a logical zero.)
 </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q8) Draw the circuit for SRAM?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
A single SRAM memory cell is shown in the below diagram. As can be noted, six
total transistors are required for our design. Two NMOS and two PMOS transistors are
used to construct a simple latch to store the data, plus two more pass NMOS transistors
are controlled by Word Line to pass Bit Line and Bit Line Bar into the cell.<br>
Write and Read operations are performed by executing a sequence of actions that are
controlled by the outside circuit.<br>
<b>Write Operation:</b> A Write operation is performed by first charging the Bit Line and Bit
Line Bar with values that are desired to be stored in the memory cell. Setting the Word
Line high performs the actual write operation, and the new data is latched into the circuit.<br>
<b>Read Operation:</b> A Read operation is initiated by pre-charging both Bit Line and Bit Line
Bar to logic 1. Word Line is set high to close NMOS pass transistors to put the contents
stored in the cell on the Bit Line and Bit Line Bar <br>
<img src="images/digital/190.JPG"><br>
 </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q9) Define memory access time?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
The time that is required for the data to be available at the memory output after
receiving the new address at the input is called memory access time. It is a measure of a
memory devices operating speed. 
 </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q10) Which is faster: SRAM or DRAM?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
SRAM is faster than DRAM 
 </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q11) What are the advantages and disadvantages of DRAM when compared to SRAM?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
DRAM has 3 main advantages over SRAM:<br>
1. DRAM memory cell (1 transistor and capacitor) is simple and smaller than
SRAM (6 transistors).DRAM has more density (more cells per chip). The larger
memories are always made of made of DRAMs only. ( Main memory)<br>
2. DRAM is cheaper than SRAM.<br>
3. DRAM dissipates lesser power.<br><br>
Disadvantages:<br>
1. DRAM is slower than SRAM. Where speed is critical, SRAM will be used. Eg:
Cache memory<br>
2. DRAM requires periodic refreshing.<br>
3. SRAM is compatible with CMOS technology whereas DRAM is not.
 </div></div></div><br>


         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q12) Explain read-refresh operation in case of DRAM?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
In DRAMs, capacitors are used for storing the information. The capacitor
discharges after some time. So periodic refreshing is needed. Also, whenever the cell is
read, the value will be written back to the cell. This is called read-refresh operation. 
 </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q13) Using the binary cell as block box, two-dimensional decoding structure of a
memory block is shown below:  <br>
<img src="images/digital/191.JPG"><br>
(a) What is the size of the memory?<br>
(b) What is address of the basic cell at location: Row3, Column3?<br>
(c) Which cell will get selected for the address: C (in hex) ? 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) Size of memory = 16 X 1 (Each binary cell is of width 1)<br>
(b) 1010<br>
(c) Row4, Column1 <br>
 </div></div></div><br>
 
         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q14) What is dual data ROM?  <br>
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
DDR RAM or double-data-rate RAM is a type of memory integrated circuits used
in computers. It achieves greater bandwidth than ordinary RAM by transferring data on
both the rising and falling edges of the clock signal. This effectively nearly doubles the
transfer rate without increasing the frequency of the front side bus. Thus a 100 MHz
DDR system has an effective clock rate of 200 MHz when compared to equivalent SDR
RAM. 
 </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q15) Expand the following: (a) PLD (b) PLA (c) PAL (d) FPGA  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) PLD   : Programmable Logic Devices<br>
(b) PLA   : Programmable Logic Array<br>
(c) PAL   : Programmable Array Logic<br>
(d) FPGA: Filed Programmable Gate Array 
 </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q16) What is the difference between PLA and PAL?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
In PLA both AND and OR arrays are programmable whereas PAL has
programmable AND array and a hardwired OR array. When number of functions to be
realized is low, PLA is costly. For those cases, PAL is much cheaper. 
  </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q17) Match the following:<br>
 (a) PROM &nbsp(i) Programmable AND Array and programmable OR array<br>
 (b) PAL &nbsp(ii) Fixed AND array and programmable OR array<br>
 (c) PLA &nbsp(iii) Programmable AND Array and fixed OR array 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
(a) ii<br>
 (b) iii<br>
 (c) i 
  </div></div></div><br>
 

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q18) Implement the following boolean functions using PLA:<br>
 F1 = A’BC + AB’C + B’C’<br>
 F2 = A’BC + AB’C<br>
 F3 = B’C’ 
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
F1 = A’BC + AB’C + B’C’<br>
 F2 = A’BC + AB’C<br>
 F3 = B’C’<br>
 <img src="images/digital/192.JPG"><br>
  </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q19) What is FIFO? Explain the significance?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
FIFO (First In First Out) is a special type of storage memory where the first data bit
written into the memory is the first to be read out. Putting in another way, FIFO is a
storage method that retrieves the data stored for the longest time. The FIFO memory is
used when two systems of differing data rates must communicate. Data can be entered
into a FIFO register at one end and taken out at the other end at another rate. 
  </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q20) Show the basic block diagram of FIFO and explain the basic signals or connections
of a FIFO?  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
A FIFO with all the necessary signal lines is shown in the following block diagram: <br>
  <img src="images/digital/193.JPG" alt="digital electronics interview questions, physical design"><br>
 </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q21) It is required to connect a Master, which generates data @ 200 Mega Samples/sec
to a Slave which can receive the data @ 10 Mega Samples/Sec. If the data lasts in
10Micro Sec, what is the optimal size of FIFO to be used to avoid loose of data?   
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
Duration of the data = 10 Microsec<br>
 Input Data rate (Master) = 200 Mega samples<br>
 Output Data rate (Slave) = 10 Mega samples<br>
 Depth of FIFO = (Output rate – Input rate) * Duration<br>
 &nbsp&nbsp&nbsp&nbsp &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp = (200-10) * 10 = 1900 
  </div></div></div><br>

         <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
 Q22) In a particular system, the sender sends data at the rate of 80 words / 100 clocks and
the receiver can consume at the rate of 8 words / 10 clocks. Calculate the depth of FIFO
so that no data is dropped under following assumptions:<br>
- There is no feedback or handshake mechanism.<br>
- Occurrence of data in that time period is guaranteed but exact place in those clock cycles is indeterminate.  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
In the problem it is given that, out of 100 clocks the sender sends 80 words. The 80
words can occur in any of the 100 clocks. The worst case will be all 80 words coming
continuously. So for 10 clocks, the sender sends 10 words where as the receiver can
receive only 8 words. So we need to store 16 words in 100 cycles.<br>
 Now if we look at the process for long time, the worst case is: During first 100
clocks the sender is idle for 20 clocks and sends the data in the last 80 clocks. In the
immediate 100 clocks, data is sent during first 80 clocks. In this case we need to store 32
words.<br>
 So the minimum size of FIFO required is 32 words. 
 </div></div></div><br>

 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q23) How deep does the FIFO need to be to prevent under flowing or overflowing?
Given Rules:<br>
 i) A is input data and B is output data<br>
 ii) frequency(clk_A) = frequency(clk_B) / 4<br>
 iii) period(en_B) = period(clk_A) * 100<br>
 iv) duty_cycle(en_B) = 25%  
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
 <li>This can be solved by taking an example.<br>
 <li>Let the frequency of clk_B be 100MHz.<br>
 <li>That implies, frequency of clk_A = clk_B/4 = 25MHz<br>
 <li>Period of en_B = (1/25M) * 100 = 4 µs<br>
 <li>As duty cycle of en_B is 25%, it will be high for a duration of 1 µs. That means B receives the data for 1 µs and will be idle for 3 µs. Where as A sends the data every 0.04 µs. So in 4 µs it can transmit 100 words. And B receives 25 only, so we need to store the rest of 75 words in the FIFO. So the minimum size of FIFO required is 75 words. <br><br>
 </div></div></div><br>
 
 
 <div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q24) What is the difference between Synchronous and Asynchronous FIFOs?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br>
A FIFO where writes to, and read from the FIFO buffer are conducted in the same
clock domain is a Synchronous FIFO. For asynchronous FIFO two different and
asynchronous clocks would be used. In Synchronous FIFO, as the read and write pointers
will be incremented with the same clock it is easy to compare them and enable the FULL
and EMPTY signals accordingly. Whereas for asynchronous FIFO this is slightly
complicated and involves extra logic for the generation of FULL and EMPTY signals as
the read and write pointers are getting incremented with two different clocks. 
</div></div></div>
              





				  
				  
				  
                  </tbody>
                </table>
             
                
              </div>

            </div>

          </div>
          
		  
		  
		  
	
		  
		
			  
 <div class="col-md-2" style="position:sticky; 
		  top:-1120px;">
            	  <div class="row">
  <div class="panel panel-default col-sm-14">
<div class="emptyBlocks"></div>

    
    <div class="panel-body"><div class="sidebar">









<center><a href="pd_qa.html" ><span class="icon_download_alt"></span> <img src="images/book.jpg"></a>	</center>
	
      
<BR>
            <div class="btn-row">
                  <div class="btn-group-vertical">
				  
                    <a href="digital_electronics.html"><button class="btn btn-default" type="button">Digital Electronics Q&A </button></a>
                    <a href="pd_mcqs.html"><button class="btn btn-default" type="button"> Physical Design MCQs </button></a>
					<a href="sta_numericals.html"><button class="btn btn-default" type="button"> STA Numericals</button></a>
                    <a href="pd_verification.html"><button class="btn btn-default" type="button"> PD Verification</button></a>
				  </div>
                </div>

				
				

		
				
    </div>
	
  </div>
</div>



















 <div class="panel-group wrap" id="accordion" role="tablist" aria-multiselectable="true">
      <div class="panel">
        <div class="panel-heading" role="tab" id="headingOne">
          <h4 class="panel-title">
        <a role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseOne" aria-expanded="true" aria-controls="collapseOne">
          Logic Synthesis
        </a>
      </h4> </div>
        <div id="collapseOne" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingOne">  <div class="panel-body">
       <ul class="bullets">
<li>What is synthesis?</li>
<li>Goals of synthesis</li>
<li>Synthesis Flow</li>
<li>Synthesis (input & output)</li>
<li>HDL file gen. & lib setup</li>
<li>Reading files</li>
<li>Design envi. Constraints </li>
<li>Compile</li>
<li>Generate Reports</li>
<li>Write files<br></li>
</ul><center><a class="btn btn-danger" href="logic_synthesis.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->

      <div class="panel">
        <div class="panel-heading" role="tab" id="headingTwo">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseTwo" aria-expanded="false" aria-controls="collapseTwo">
          PD Inputs
        </a>
      </h4>
        </div>
        <div id="collapseTwo" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingTwo">
          <div class="panel-body">       <ul class="bullets">
<li>Netlist(.v or .vhd)</li>
<li>Constraints</li>
<li>Liberty Timing File(.lib or .db)</li>
<li>Library Exchange Format(LEF)</li>
<li>Technology Related files</li>
<li>TLU+ File</li>
<li>Milkyway Library</li>
<li>Power Specification File</li>
<li>Optimization Directives</li>
<li>Design Exchange Formats</li>
<li>Clock Tree Constraints/ Specification</li>
<li>IO Information File</li></ul>
<center><a class="btn btn-danger" href="pd_inputs.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->

      <div class="panel">
        <div class="panel-heading" role="tab" id="headingThree">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseThree" aria-expanded="false" aria-controls="collapseThree">
          FloorPlan
        </a>
      </h4>
        </div>
        
		<div id="collapseThree" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingThree">
          <div class="panel-body"><ul class="bullets">
<li>import design</li>
<li>sanity checks</li>
<li>partitioning (flat and hierarchy)</li>
<li>objectives of floorplan</li>
<li>Inputs of floorplan</li>
<li>Floorplan flowchart</li>
<li>Floorplan Techniques</li>
<li>Terminologies and definitions  </li>
<li>Steps in FloorPlan </li>
<li>Utilization</li>
<li>IO Placement</li>
<li>Macro Placement</li>
<li>Macro Placement Tips</li>
<li>Blockages (soft,hard,partial)</li>
<li>Halo/keepout margin</li>
<li>Issues arises due to bad floor-plan)</li>
<li>FloorPlan Qualifications</li>
<li>FloorPlan Output</li></ul>
<center><a class="btn btn-danger" href="floorplan.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->

      <div class="panel">
        <div class="panel-heading" role="tab" id="headingFour">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseFour" aria-expanded="false" aria-controls="collapseFour">
          PowerPlan
        </a>
      </h4>
        </div>
        <div id="collapseFour" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingFour">
          <div class="panel-body"><ul class="bullets">
<li>levels of power distribution </li>
<li>Power Management</li>
<li>Powerplanning involves</li>
<li>Inputs of powerplan</li>
<li>Properties of ideal powerplan</li>
<li>Power Information </li>
<li>PowerPlan calculations</li>
<li>Sub-Block configuration</li>
<li>fullchip configuration</li>
<li>UPF Content</li>
<li>Isolation Cell</li>
<li>Level Shifters</li>
<li>Retention Registers</li>
<li>Power Switches</li>
<li>Types of Power dissipation</li>
<li>IR Drop</li>
<li>Electromigration</li></ul>
<center><a class="btn btn-danger" href="powerplan.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->

 <div class="panel">
        <div class="panel-heading" role="tab" id="headingFour">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseFive" aria-expanded="false" aria-controls="collapseFour">
          Placement
        </a>
      </h4>
        </div>
        <div id="collapseFive" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingFive">
          <div class="panel-body"><ul class="bullets">
<li>Pre-Placement</li>
<li>Pre-Placement Optimization</li>
<li>Placement</li>
<li>Placement Objectives</li>
<li>Goals of Placement</li>
<li>Inputs of Placement</li>
<li>Checks Before placement </li>
<li>Placement Methods(Timing & Congestion)</li>
<li>Placement Steps</li>
<li>Placement Optimization </li>
<li>Placement Qualifications</li>
<li>Placement Outputs</li></ul>
<center><a class="btn btn-danger" href="placement.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->

 <div class="panel">
        <div class="panel-heading" role="tab" id="heading8">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse8" aria-expanded="false" aria-controls="collapseFour">
          CTS
        </a>
      </h4>
        </div>
        <div id="collapse8" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading8">
          <div class="panel-body"><ul class="bullets">
<li>Pre-CTS Optimization</li></a>
<li>CTS</li></a>
<li>Diff b/w HFNS & CTS</li></a>
<li>Diff b/w Clock & normal buffer</li></a>
<li>CTS inputs</li></a>
<li>CTS Goals</li></a>
<li>Clock latency</li></a>
<li>Clock problems </li></a>
<li>Main concerns for Clock design </li></a>
<li>Clock Skew  </li></a>
<li>Clock Jitter</li></a>
<li>CTS Pre requisites</li></a>
<li>CTS Objects</li></a>
<li>CTS Flow</li></a>
<li>Clock Tree Reference</li></a>
<li>Clock Tree Exceptions</li></a>
<li>CTS Algorithm</li></a>
<li>Analyze the Clock tree</li></a>
<li>Post CTS Optimization</li></a>
<li>CTS Outputs</li></ul>
<center><a class="btn btn-danger" href="cts.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->

 <div class="panel">
        <div class="panel-heading" role="tab" id="headingsix">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapsesix" aria-expanded="false" aria-controls="collapseFour">
          Routing
        </a>
      </h4>
        </div>
        <div id="collapsesix" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingsix">
          <div class="panel-body"><ul class="bullets">
<li>Importance of Routing as Technology Shrinks</li>
<li>Routing Objectives</li>
<li>Routing</li>
<li>Routing Inputs</li>
<li>Routing Goals</li>
<li>Routing constraints</li>
<li>Routing Flow</li>
<li>Trial/Global Routing</li>
<li>Track Assignment</li>
<li>Detail/Nano Routing</li>
<li>Grid based Routing</li>
<li>Routing Preferences</li>
<li>Post Routing Optimization </li>
<li>Filler Cell Insertion</li>
<li>Metal Fill</li>
<li>Spare Cells Tie-up/ Tie-down</li></ul>
<center><a class="btn btn-danger" href="routing.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->

 <div class="panel">
        <div class="panel-heading" role="tab" id="headingseven">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseseven" aria-expanded="false" aria-controls="collapseFour">
          STA
        </a>
      </h4>
        </div>
        <div id="collapseseven" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingseven">
          <div class="panel-body"><ul class="bullets">
<li>Diff b/w DTA & STA</li>
<li>Static Timing Analysis</li>
<li>main steps in STA</li>
<li>STA(input & output)</li>
<li>Timing Report</li>
<li>Clocked storage elements</li>
<li>Delays </li>
<li>Pins related to clock </li>
<li>Timing Arc</li>
<li>Timing Unate</li>
<li>Clock definitions in STA</li>
<li>Timing Paths </li>
<li>Timing Path Groups </li>
<li>Clock Latency </li>
<li>Insertion Delay </li>
<li>Clock Uncertainty</li>
<li>Clock Skew </li>
<li>Clock Jitter </li>
<li>Glitch</li>
<li>Pulse width</li>
<li>Duty Cycle </li>
<li>Transition/Slew</li>
<li>Asynchronous Path</li>
<li>Critical Path</li>
<li>Shortest Path </li>
<li>Clock Gating Path</li>
<li>Launch path </li>
<li>Arrival Path </li>
<li>Required Time</li>
<li>Common Path Pessimism(CPP/CRPR)</li>
<li>Slack </li>
<li>Setup and Hold time</li>
<li>Setup & hold time violations</li>
<li>Recovery Time</li>
<li>Removal Time </li>
<li>Recovery & Removal time violations</li>
<li>Single Cycle path </li>
<li>Multi Cycle Path </li>
<li>Half Cycle Path</li>
<li>False Path</li>
<li>Clock Domain Crossing(CDC) </li>
<li>Clock Domain Synchronization Scheme</li>
<li>Bottleneck Analysis</li>
<li>Multi-VT Cells(HVT LVT SVT)</li>
<li>Time Borrowing/Stealing</li>
<li>Types of STA (PBA GBA)</li>
<li>Diff b/w PBA & GBA </li>
<li>Block based STA & Path based STA</li></ul>
<center><a class="btn btn-danger" href="sta.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->
<br>

 <div class="panel">
        <div class="panel-heading" role="tab" id="heading10">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse10" aria-expanded="false" aria-controls="collapseFour">
          Congestion Analysis
        </a>
      </h4>
        </div>
        <div id="collapse10" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading10">
          <div class="panel-body"><ul class="bullets">
<li>Congestion Analysis</li>
<li>Routing Congestion Analysis</li>
<li>Placement Cong. Analysis</li>
<li>Routing Congestion causes</li>
<li>Congestion Fixes</li>
<li>Global & local cong.</li>
<li>Congestion Profiles</li></ul>
<center><a class="btn btn-danger" href="congestion_analysis.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->
 <div class="panel">
        <div class="panel-heading" role="tab" id="heading11">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse11" aria-expanded="false" aria-controls="collapseFour">
          Power Analysis
        </a>
      </h4>
        </div>
        <div id="collapse11" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading11">
          <div class="panel-body"><ul class="bullets">
<li>Power Analysis</li>
<li>Leakeage Power</li>
<li>Switching Power</li>
<li>Short Circuit</li>
<li>Leakage/static Power </li>
<li>Static power Dissipation</li>
<li>Types of Static Leakage</li>
<li>Static Power Reduction Techniques </li>
<li>Dynamic/Switching Power </li>
<li>Dynamic Power calculation depends on </li>
<li>Types of Dynamic Power </li>
<li>Dynamic Power Reduction Techniques </li></ul>
<center><a class="btn btn-danger" href="power_analysis.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->
 <div class="panel">
        <div class="panel-heading" role="tab" id="heading12">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse12" aria-expanded="false" aria-controls="collapseFour">
          IR Analysis
        </a>
      </h4>
        </div>
        <div id="collapse12" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading12">
          <div class="panel-body"><ul class="bullets">
<li>IR Drop Analysis</li>
<li>Types of IR Drop & their methodologies </li>
<li>IR Drop Reasons </li>
<li>IR Drop Robustness Checks </li>
<li>IR Drop Impacts </li>
<li>IR Drop Remedies </li>
<li>Ldi/dt Effects </li></ul>
<center><a class="btn btn-danger" href="ir_analysis.html" ><span class="icon_download_alt"></span> Go To page </a></center>
 </div>
        </div>
      </div>
      <!-- end of panel -->
<br>
 <div class="panel">
        <div class="panel-heading" role="tab" id="heading13">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse13" aria-expanded="false" aria-controls="collapseFour">
          Issues in PD
        </a>
      </h4>
        </div>
        <div id="collapse13" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading13">
          <div class="panel-body"><ul class="bullets">
<li>Design Parasitics</li>
<li>Latch-Up </li>
<li>Electrostatic Discharge(ESD) </li>
<li>Electromigration </li>
<li>Antenna Effect </li>
<li>Crosstalk </li>
<li>Soft Errors </li>
<li>Sef Heating </li>
</ul>
<center><a class="btn btn-danger" href="pd_issues.html" ><span class="icon_download_alt"></span> Go To page </a></center>

    </div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading14">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse14" aria-expanded="false" aria-controls="collapseFour">
          Cells in PD
        </a>
      </h4>
        </div>
        <div id="collapse14" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading14">
          <div class="panel-body"><ul class="bullets">
<li>Cells in PD</li>
<li>Standard Cells </li>
<li>ICG Cells </li>
<li>Well Taps </li>
<li>End Caps </li>
<li>Filler Cells </li>
<li>Decap Cells </li>
<li>ESD Clamp </li>
<li>Spare Cells</li>
<li>Tie Cells</li>
<li>Delay Cells</li>
<li>Metrology Cells </li></ul>
<center><a class="btn btn-danger" href="pd_cells.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading15">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse15" aria-expanded="false" aria-controls="collapseFour">
          IO Design
        </a>
      </h4>
        </div>
        <div id="collapse15" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading15">
          <div class="panel-body"><ul class="bullets">
<li>IO Pads</li>
<li>Types of IO Pads</li>
      </ul>
<center><a class="btn btn-danger" href="io_design.html" ><span class="icon_download_alt"></span> Go To page </a></center>


  </div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading16">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse16" aria-expanded="false" aria-controls="collapseFour">
          Delay Models
        </a>
      </h4>
        </div>
        <div id="collapse16" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading16">
          <div class="panel-body"><ul class="bullets">
<li>Delay Calculation</li>
<li>Delay Models</li>
<li>Interconnect Delay Models<br> </li>
<li>Cell Delay Models</li>   </ul>     
<center><a class="btn btn-danger" href="delay_models.html" ><span class="icon_download_alt"></span> Go To page </a></center>
  
</div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading17">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse17" aria-expanded="false" aria-controls="collapseFour">
          ECO
        </a>
      </h4>
        </div>
        <div id="collapse17" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading17">
          <div class="panel-body"><ul class="bullets">
<li>Engineering Change Order</li>
<li>Post Synthesis ECO </li>
<li>Post Route ECO </li>
<li>Post Silicon ECO </li>
<li>Metal Layer ECO Example </li></ul>
<center><a class="btn btn-danger" href="eco.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading18">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse18" aria-expanded="false" aria-controls="collapseFour">
          Types of Std cells
        </a>
      </h4>
        </div>
        <div id="collapse18" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading18">
          <div class="panel-body"><ul class="bullets">
<li>std cell library types</li></a>
<li>Classification wrt density and Vth </li> </ul>
<center><a class="btn btn-danger" href="std_cell_types.html" ><span class="icon_download_alt"></span> Go To page </a></center>
         </div>
        </div>
      </div>
      <!-- end of panel -->
<br>
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading19">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse19" aria-expanded="false" aria-controls="collapseFour">
          DFM/DFY
        </a>
      </h4>
        </div>
        <div id="collapse19" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading19">
          <div class="panel-body"><ul class="bullets">
<li>The Discontinuity</li>
<li>Discontinuity: Classification</li>
<li>DFM/DFY </li>
<li>Yield Classification </li>
<li>Why DFM/DFY? </li>
<li>DFM/DFY Solution </li>
<li>Wire Spreading</li>
<li>metal Fill</li>
<li>CAA</li>
<li>CMP Aware-Design</li>
<li>Redundant Via</li>
<li>RET</li>
<li>Litho Process Check(LPC)</li>
<li>Layout Dependent Effects </li>
<li>Resolution Enhancement Techniques </li>
<li>Types of RET</li>
<li>Optical Proximity Correction(OPC)</li>
<li>Scattering Bars</li>
<li>Multiple Patterning</li>
<li>Phase-shift Masking </li>
<li>Off-Axis Illumination</li></ul>
<center><a class="btn btn-danger" href="dfm_dfy.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading20">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse20" aria-expanded="false" aria-controls="collapseFour">
          MC/MM/OCV
        </a>
      </h4>
        </div>
        <div id="collapse20" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading20">
          <div class="panel-body"><ul class="bullets">
<li>Corners</li>
<li>Need for corner analysis</li>
<li>PVT Variations </li>
<li>Corner Analysis</li>
<li>PVT/RC Corners</li>
<li>Temperature Inversion</li>
<li>Cross Corner Analysis</li>
<li>Modes of Analysis</li>
<li>MC/MM Analysis</li>
<li>OCV</li>
<li>Derating</li>
<li>OCV Timing Checks</li>
<li>OCV Enhancements</li>
<li>AOCV </li>
<li>SSTA</li>
<li>CRPR/CPPR</li></ul>
          <center><a class="btn btn-danger" href="mc_mm_ocv.html" ><span class="icon_download_alt"></span> Go To page </a></center>

		  </div>
        </div>
      </div>
      <!-- end of panel -->
	 

    </div>
    <!-- end of #accordion -->




<div class="panel panel-default col-sm-14">
<div class="emptyBlocks"></div>
    <div class="panel-body"><div class="sidebar">
<div class="mobileShow"> <center>

</div></center>
    
<div class="mobileHide">
<center>
</center>
</div></div></div></div>




  </div>
  <!-- end of wrap -->


<style>
hr { 
  display: block;
  margin-top: 0.5em;
  margin-bottom: 0.5em;
  margin-left: auto;
  margin-right: auto;
  border-color: grey;
  border-width: 1px;
} 
</style>






<!-- end of container -->

  </div>
	 <!--/social-box-->
          </div> 	  
		  
		  
		  
		  
		  

		
            	  <div class="row">
  <div class="panel panel-default col-sm-14">
<div class="emptyBlocks"></div>

    <style>
body {
  margin: 0;
  font-family: 'Roboto';
  font-size: 14px;
  background: #455A64;
}



.container {
  max-width: 970px;
}


.wrap {
  box-shadow: 0px 2px 2px 0px rgba(0, 0, 0, 0.14), 0px 3px 1px -2px rgba(0, 2, 0, 0.2), 0px 1px 5px 0px rgba(0, 0, 0, 0.12);
  border-radius: 0px;
}

a:focus,
a:hover,
a:active {
  outline: 1;
  text-decoration: black;
}

.panel {
  border-width: 0 0 4px 0;
  border-style: solid;
  border-color: #696969;
  background: none;
  box-shadow: black;
}

.panel:last-child {
  border-bottom: none;
}

.panel-group > .panel:first-child .panel-heading {
  border-radius: 0px 0px 0 0;
}

.panel-group .panel {
  border-radius: 0;
}

.panel-group .panel + .panel {
  margin-top: 0;
}

.panel-heading {
  background-color: #black;
  border-radius: 0;
  border: none;
  color: #000000;
  padding: 0;
}

.panel-title a {
  display: block;
  color: #000000;
  padding: 0px;
  position: relative;
  font-size: 16px;
  font-weight: 400;
}

.panel-body {
  background: #fff;
}

.panel:last-child .panel-body {
  border-radius: 1 0 px px;
}

.panel:last-child .panel-heading {
  border-radius: 0 0 4px 4px;
  transition: border-radius 0.3s linear 0.2s;
}

.panel:last-child .panel-heading.active {
  border-radius: 0;
  transition: border-radius linear 0s;
}
/* #bs-collapse icon scale option */

.panel-heading a:before {
  position: absolute;
  font-family: 'Material Icons';
  right: px;
  top: 0px;
  font-size: 24px;
  transition: all 0.5s;
  transform: scale(1);
}

.panel-heading.active a:before {
  content: ' ';
  transition: all 0.9s;
  transform: scale(0);
}

#bs-collapse .panel-heading a:after {
  content: ' ';
  font-size: 24px;
  position: absolute;
  font-family: 'Material Icons';
  right: 5px;
  top: 10px;
  transform: scale(0);
  transition: all 0.5s;
}

#bs-collapse .panel-heading.active a:after {
  content: '\e909';
  transform: scale(1);
  transition: all 0.5s;
}
/* #accordion rotate icon option */

#accordion .panel-heading a:before {
  content: '\e316';
  font-size: 24px;
  position: absolute;
  font-family: 'Material Icons';
  right: 5px;
  top: 10px;
  transform: rotate(180deg);
  transition: all 0.5s;
}

#accordion .panel-heading.active a:before {
  transform: rotate(0deg);
  transition: all 0.5s;
}
	</style>
 

   
   



<script>
$(document).ready(function() {
  $('.collapse.in').prev('.panel-heading').addClass('active');
  $('#accordion, #bs-collapse')
    .on('show.bs.collapse', function(a) {
      $(a.target).prev('.panel-heading').addClass('active');
    })
    .on('hide.bs.collapse', function(a) {
      $(a.target).prev('.panel-heading').removeClass('active');
    });
});
</script>
				
				
				
				
    </div>
  </div>
</div>
  </div>
	 <!--/social-box-->
          </div> 
		  
		  
		  
		  
		  
	
		  
		

          <!--/col-->

        </div>




        <!-- statics end -->




        <!-- project team & activity start -->
        <div class="row">
          <div class="col-md- portlets">
            <!-- Widget -->
            <div class="panel panel-default">
              <div class="panel-heading">
                
				<div class="container">
                
        
</div>
	
	 
	  <div class="text-center">
       
          <!--
            All the links in the footer should remain intact.
            You can delete the links only if you purchased the pro version.
            Licensing information: https://bootstrapmade.com/license/
            Purchase the pro version form: https://bootstrapmade.com/buy/?theme=NiceAdmin
          -->
          
		 <center>



Copyright © 2021 <BR>

<div class="footer-wrapper">
                        
                       
                        <a class="footer-icon linkedin" href="https://www.linkedin.com/in/ferozchoudhary/" target="_blank">
                           <svg style="enable-background:new 0 0 64 64;" version="1.1" viewBox="0 0 64 64" xml:space="preserve" width="35px" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" fill="#0072FF">
                              <g>
                                 <path d="M8,54.7C8,55.4,8.6,56,9.3,56h9.3c0.7,0,1.3-0.6,1.3-1.3V23.9c0-0.7-0.6-1.3-1.3-1.3H9.3   c-0.7,0-1.3,0.6-1.3,1.3V54.7z"/>
                                 <path d="M46.6,22.3c-4.5,0-7.7,1.8-9.4,3.7c-0.4,0.4-1.1,0.1-1.1-0.5l0-1.6c0-0.7-0.6-1.3-1.3-1.3h-9.4   c-0.7,0-1.3,0.6-1.3,1.3c0.1,5.7,0,25.4,0,30.7c0,0.7,0.6,1.3,1.3,1.3h9.5c0.7,0,1.3-0.6,1.3-1.3V37.9c0-1,0-2,0.3-2.7c0.8-2,2.6-4.1,5.7-4.1c4.1,0,6,3.1,6,7.6v15.9c0,0.7,0.6,1.3,1.3,1.3h9.3c0.7,0,1.3-0.6,1.3-1.3V37.4C60,27.1,54.1,22.3,46.6,22.3z"/>
                                 <path d="M13.9,18.9L13.9,18.9c3.8,0,6.1-2.4,6.1-5.4C19.9,10.3,17.7,8,14,8c-3.7,0-6,2.3-6,5.4   C8,16.5,10.3,18.9,13.9,18.9z"/>
                              </g>
                           </svg>
                        </a>
                        <a class="footer-icon youtube" href="http://youtube.com/c/FerozAhmed_PhysicalDesign?sub_confirmation=1" target="_blank">
                           <svg width="35px" viewBox="0 0 32 32" xml:space="preserve" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
                              <g>
                                 <path d="M31.67,9.179c0,0-0.312-2.353-1.271-3.389c-1.217-1.358-2.58-1.366-3.205-1.443C22.717,4,16.002,4,16.002,4   h-0.015c0,0-6.715,0-11.191,0.347C4.171,4.424,2.809,4.432,1.591,5.79C0.633,6.826,0.32,9.179,0.32,9.179S0,11.94,0,14.701v2.588   c0,2.763,0.32,5.523,0.32,5.523s0.312,2.352,1.271,3.386c1.218,1.358,2.815,1.317,3.527,1.459C7.677,27.919,15.995,28,15.995,28   s6.722-0.012,11.199-0.355c0.625-0.08,1.988-0.088,3.205-1.446c0.958-1.034,1.271-3.386,1.271-3.386s0.32-2.761,0.32-5.523v-2.588   C31.99,11.94,31.67,9.179,31.67,9.179z" fill="#E02F2F"/>
                                 <polygon fill="#FFFFFF" points="12,10 12,22 22,16"/>
                              </g>
                           </svg>
                        </a>
						<a class="footer-icon facebook" href="https://www.facebook.com/zoref5619" target="_blank">
                           <svg version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" x="0px" y="0px" width="35px"
                              viewBox="0 0 512 512" fill="#385C8E" style="enable-background:new 0 0 512 512;" xml:space="preserve">
                              <g>
                                 <path d="M134.941,272.691h56.123v231.051c0,4.562,3.696,8.258,8.258,8.258h95.159c4.562,0,8.258-3.696,8.258-8.258V273.78h64.519c4.195,0,7.725-3.148,8.204-7.315l9.799-85.061c0.269-2.34-0.472-4.684-2.038-6.44c-1.567-1.757-3.81-2.763-6.164-2.763h-74.316V118.88c0-16.073,8.654-24.224,25.726-24.224c2.433,0,48.59,0,48.59,0c4.562,0,8.258-3.698,8.258-8.258V8.319c0-4.562-3.696-8.258-8.258-8.258h-66.965C309.622,0.038,308.573,0,307.027,0c-11.619,0-52.006,2.281-83.909,31.63c-35.348,32.524-30.434,71.465-29.26,78.217v62.352h-58.918c-4.562,0-8.258,3.696-8.258,8.258v83.975C126.683,268.993,130.379,272.691,134.941,272.691z"/>
                              </g>
                           </svg>
                        </a>
                        <a class="footer-icon instagram" href="https://www.instagram.com/rising_legend/" target="_blank">
                           <svg version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" x="0px" y="0px" width="35px"
                              viewBox="0 0 551.034 551.034" xml:space="preserve">
                              <g>
                                 <linearGradient id="SVGID_1_" gradientUnits="userSpaceOnUse" x1="275.517" y1="4.57" x2="275.517" y2="549.72" gradientTransform="matrix(1 0 0 -1 0 554)">
                                 <stop  offset="0" style="stop-color:#E09B3D"/>
                                 <stop  offset="0.3" style="stop-color:#C74C4D"/>
                                 <stop  offset="0.6" style="stop-color:#C21975"/>
                                 <stop  offset="1" style="stop-color:#7024C4"/>
                              </linearGradient>
                              <path class="insta-square" style="fill:url(#SVGID_1_);" d="M386.878,0H164.156C73.64,0,0,73.64,0,164.156v222.722
                                 c0,90.516,73.64,164.156,164.156,164.156h222.722c90.516,0,164.156-73.64,164.156-164.156V164.156
                                 C551.033,73.64,477.393,0,386.878,0z M495.6,386.878c0,60.045-48.677,108.722-108.722,108.722H164.156
                                 c-60.045,0-108.722-48.677-108.722-108.722V164.156c0-60.046,48.677-108.722,108.722-108.722h222.722
                                 c60.045,0,108.722,48.676,108.722,108.722L495.6,386.878L495.6,386.878z"/>
                              
                                 <linearGradient id="SVGID_2_" gradientUnits="userSpaceOnUse" x1="275.517" y1="4.57" x2="275.517" y2="549.72" gradientTransform="matrix(1 0 0 -1 0 554)">
                                 <stop  offset="0" style="stop-color:#E09B3D"/>
                                 <stop  offset="0.3" style="stop-color:#C74C4D"/>
                                 <stop  offset="0.6" style="stop-color:#C21975"/>
                                 <stop  offset="1" style="stop-color:#7024C4"/>
                              </linearGradient>
                              <path style="fill:url(#SVGID_2_);" d="M275.517,133C196.933,133,133,196.933,133,275.516s63.933,142.517,142.517,142.517
                                 S418.034,354.1,418.034,275.516S354.101,133,275.517,133z M275.517,362.6c-48.095,0-87.083-38.988-87.083-87.083
                                 s38.989-87.083,87.083-87.083c48.095,0,87.083,38.988,87.083,87.083C362.6,323.611,323.611,362.6,275.517,362.6z"/>
                              
                              <linearGradient id="SVGID_3_" gradientUnits="userSpaceOnUse" x1="418.31" y1="4.57" x2="418.31" y2="549.72" gradientTransform="matrix(1 0 0 -1 0 554)">
                                 <stop  offset="0" style="stop-color:#E09B3D"/>
                                 <stop  offset="0.3" style="stop-color:#C74C4D"/>
                                 <stop  offset="0.6" style="stop-color:#C21975"/>
                                 <stop  offset="1" style="stop-color:#7024C4"/>
                              </linearGradient>
                                 <circle style="fill:url(#SVGID_3_);" cx="418.31" cy="134.07" r="34.15"/>
                              </g>
                           </svg>
                        </a>
                     </div>

</div>

  </div>
	<center>	<img src="images/footer.jpg"><br>	</center><br>
<style>
body{
  background:#eee;
  
}
.main{
  display:flex;
  margin-top:10px;
  align-items:right;
  justify-content:right;
}
.footer-wrapper .footer-icon,
.footer-wrapper .footer-icon:visited {
  display: inline-block;
  background-color: #fff;
  width: 40px;
  height: 40px;
  border: 0;
  line-height: 60px;
  margin: 0 10px;
  text-align: center;
  position: relative;
  overflow: hidden;
  border-radius: 28%;
  box-shadow: 0 5px 15px -5px rgba(0,0,0,0.3);
  opacity: 0.99;
}
.footer-wrapper .footer-icon:before {
  content: '';
  width: 120%;
  height: 120%;
  position: absolute;
  -webkit-transform: rotate(45deg);
          transform: rotate(45deg);
}

.footer-wrapper .footer-icon,
.footer-wrapper .footer-icon:before,
.footer-wrapper .footer-icon svg{
  transition: all 0.35s;
  transition-timing-function: cubic-bezier(0.31, -0.105, 0.43, 1.59);
  outline: 0;
}
.footer-wrapper .footer-icon:before {
  top: 90%;
  left: -110%;
}
.footer-wrapper .footer-icon:focus,
.footer-wrapper .footer-icon:hover{
    background-color: transparent;
}
.footer-wrapper .footer-icon svg{
  -webkit-transform: scale(0.8);
          transform: scale(0.8);
  height: 30px;
  margin: auto;
  font-size: 0;
  text-align: center;
  position: absolute;
  top: 0;
  bottom: 0;
  left: 0;
  right: 0;
}
.footer-wrapper .footer-icon.facebook:before {
  background-color: #3b5998;
}


.footer-wrapper .footer-icon.telegram:before {
  background-color: #3cf;
}
.footer-wrapper .footer-icon.google:before {
  background-color: #dc4a38;
}
.footer-wrapper .footer-icon.linkedin:before{
  background-color: #0072FF;
}
.footer-wrapper .footer-icon.youtube:before {
  background-color: #E02F2F;
}
.footer-wrapper .footer-icon.youtube:hover svg g path,
.footer-wrapper .footer-icon.youtube:focus svg g path {
  fill:#fff;
}
.footer-wrapper .footer-icon.youtube:hover svg g polygon,
.footer-wrapper .footer-icon.youtube:focus svg g polygon {
  fill:#E02F2F;
}

.footer-wrapper .footer-icon.instagram:before {
    background-color: #C21975;
}
/* .footer-wrapper .footer-icon.instagram:hover svg,
.footer-wrapper .footer-icon.instagram:focus svg {
  filter: invert(200%) sepia(50%) saturate(1) hue-rotate(100deg) brightness(100%) 
 fill : #FFF;
}*/
.footer-icon.instagram:hover svg{
	fill : #FFF;
}

.footer-wrapper .footer-icon:focus:before,
.footer-wrapper .footer-icon:hover:before {
  top: -10%;
  left: -10%;
}
.footer-wrapper .footer-icon:focus svg,
.footer-wrapper .footer-icon:hover svg 
{
  fill:#fff;
  color: #fff;
  -webkit-transform: scale(1);
  transform: scale(1);
}
</style>		
				</div>
                <div class="widget-icons pull-right">
               
                </div>
                <div class="clearfix"></div>
              </div>

              
        <!-- project team & activity end -->


      </section>
     
		 
		 </a></center>
        
      </div>
    </section>
    <!--main content end-->
  </section>
  <!-- container section start -->















  
  
	<!-- /Services section -->
	
	
	
	<style>
body {
  font-family: Arial, Helvetica, sans-serif;
  font-size: 30px;
}

#myBtn {
  display: none;
  position: fixed;
  bottom: 20px;
  right: 30px;
  z-index: 99;
  font-size: 38px;
  border: none;
  outline: none;
  background-color: transparent;
  color: white;
  cursor: pointer;
  padding: 0px;
  border-radius: 8px;
}

#myBtn:hover {
  background-color: #555;
}
</style>


<button onclick="topFunction()" id="myBtn" title="Go to top">&#x1F51D;</button>
	<script>
//Get the button
var mybutton = document.getElementById("myBtn");

// When the user scrolls down 20px from the top of the document, show the button
window.onscroll = function() {scrollFunction()};

function scrollFunction() {
  if (document.body.scrollTop > 20 || document.documentElement.scrollTop > 20) {
    mybutton.style.display = "block";
  } else {
    mybutton.style.display = "none";
  }
}

// When the user clicks on the button, scroll to the top of the document
function topFunction() {
  document.body.scrollTop = 0;
  document.documentElement.scrollTop = 0;
}
</script>
	
	
	
		
	
	
	


			  
					  
					  
					  
                  </tbody>
                </table>
              </div>

            </div>

          </div>
          

      </section>
     
	
	
	 
	 
    </section>
    <!--main content end-->
  </section>
  <!-- container section start -->

  <!-- javascripts -->


  <script src="js/jquery-1.8.3.min.js"></script>
  <!-- bootstrap -->
  <script src="js/bootstrap.min.js"></script>
  <!-- nice scroll -->
  <script src="js/jquery.scrollTo.min.js"></script>
  <script src="js/jquery.nicescroll.js" type="text/javascript"></script>
  <!-- charts scripts -->
 
  
    <!--custome script for all page-->
    <script src="js/scripts.js"></script>
    <!-- custom script for this page-->

    <script src="js/jquery.slimscroll.min.js"></script>
   
	
	

</body>

</html>
