Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Nov 29 16:39:15 2020
| Host         : JAMES-LENOVO running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_level_usp_rf_data_converter_0_0_utilization_synth.rpt -pb top_level_usp_rf_data_converter_0_0_utilization_synth.pb
| Design       : top_level_usp_rf_data_converter_0_0
| Device       : xczu29drffvf1760-2
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 25899 |     0 |    425280 |  6.09 |
|   LUT as Logic             | 20778 |     0 |    425280 |  4.89 |
|   LUT as Memory            |  5121 |     0 |    213600 |  2.40 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |  5121 |     0 |           |       |
| CLB Registers              | 14080 |     0 |    850560 |  1.66 |
|   Register as Flip Flop    | 14080 |     0 |    850560 |  1.66 |
|   Register as Latch        |     0 |     0 |    850560 |  0.00 |
| CARRY8                     |    54 |     0 |     53160 |  0.10 |
| F7 Muxes                   |   180 |     0 |    212640 |  0.08 |
| F8 Muxes                   |    20 |     0 |    106320 |  0.02 |
| F9 Muxes                   |     0 |     0 |     53160 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 90    |          Yes |           - |          Set |
| 342   |          Yes |           - |        Reset |
| 405   |          Yes |         Set |            - |
| 13243 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1080 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1080 |  0.00 |
|   RAMB18       |    0 |     0 |      2160 |  0.00 |
| URAM           |    0 |     0 |        80 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      4272 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       408 |  0.00 |
| HS_ADC     |    0 |     0 |         4 |  0.00 |
| HS_DAC     |    0 |     0 |         4 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |       696 |  1.15 |
|   BUFGCE             |    0 |     0 |       216 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    8 |     0 |       312 |  2.56 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    4 |     0 |         4 | 100.00 |
| HSDAC           |    4 |     0 |         4 | 100.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    0 |     0 |         1 |   0.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 13243 |            Register |
| LUT6         |  8963 |                 CLB |
| LUT5         |  7160 |                 CLB |
| SRLC32E      |  5121 |                 CLB |
| LUT3         |  4233 |                 CLB |
| LUT4         |  1670 |                 CLB |
| LUT2         |  1042 |                 CLB |
| FDSE         |   405 |            Register |
| FDCE         |   342 |            Register |
| MUXF7        |   180 |                 CLB |
| LUT1         |   170 |                 CLB |
| FDPE         |    90 |            Register |
| CARRY8       |    54 |                 CLB |
| MUXF8        |    20 |                 CLB |
| BUFG_GT_SYNC |     8 |               Clock |
| BUFG_GT      |     8 |               Clock |
| HSDAC        |     4 |            Advanced |
| HSADC        |     4 |            Advanced |
+--------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


