library IEEE;
use IEEE.std_logic_1164.all;



entity n_bit_2_1_struct is 
	generic(N : integer := 32);
	port(	n_A  : in std_logic_vector(N-1 downto 0);
		n_B  : out std_logic_vector(N-1 downto 0)
		s    : in std_logic);
end one_comp_struct;

--------------------------------------------------------------