<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="topic"/>
<meta name="DC.Title" content="Deep sleep mode 4"/>
<meta name="DC.Relation" scheme="URI" content="GUID-C0D3AECD-D536-4EDA-A1EB-46A892F68CA8.html"/>
<meta name="prodname" content="MC56F825x"/>
<meta name="version" content="1"/>
<meta name="release" content="0"/>
<meta name="modification" content="0"/>
<meta name="DC.Creator" content=""/>
<meta name="DC.Publisher" content="NXP Semiconductors"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="GUID-33D6B1D5-19CE-4610-BD4C-C0942F75526B"/>
<meta name="DC.Language" content="en-us"/>
<link rel="stylesheet" type="text/css" href="commonltr.css"/>
<title>Deep sleep mode 4</title>
</head>
<body id="GUID-33D6B1D5-19CE-4610-BD4C-C0942F75526B">


    <h1 class="title topictitle1">Deep sleep mode 4</h1>

    <div class="body">
        <p class="p">This is the lowest power mode of all. It was designed to be used when the BLE stack is
            idle. In this mode, the MCU enters VLLS0/VLLS1 and BLE Link Layer remains idle. The SoC
            wakes up from this mode by GPIOs configured as wake-up source in
                <em class="ph i">BOARD_LLWU_PIN_ENABLE_BITMAP</em>, using LLWU module. No synchronization for
            low-power timers is made since this deep sleep mode is exited through reset sequence.
            There are two defines that configures this mode:</p>

        <ul class="ul" id="GUID-33D6B1D5-19CE-4610-BD4C-C0942F75526B__UL_R5D_CFG_CY">
            <li class="li"><em class="ph i">cPWR_DCDC_InBypass</em> configures the VLLS mode used. If this define is TRUE the
                MCU enters VLLS0, otherwise MCU enters VLLS1 since VLLS0 is not allowed in DCDC buck
                or boost mode.</li>

            <li class="li"><em class="ph i">cPWR_POR_DisabledInVLLS0</em>. This define only has meaning if
                    <em class="ph i">cPWR_DCDC_InBypass</em> is TRUE so the MCU enters VLLS0 mode. If TRUE, this
                define disables POR circuit in VLLS0 making this deep sleep mode lowest power mode
                possible.</li>

        </ul>

    </div>

<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a class="link" href="GUID-C0D3AECD-D536-4EDA-A1EB-46A892F68CA8.html">Deep sleep modes</a></div>
</div>
</div>

</body>
</html>