# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Somador4Bits_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/aula7/Verilog {C:/altera/13.0sp1/aula7/Verilog/projeto.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module meio_somador2
# -- Compiling module meio_somador3
# -- Compiling module somador_4_bits
# -- Compiling module separa
# -- Compiling module decodificacao
# -- Compiling module projeto
# 
# Top level modules:
# 	projeto
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/aula7/Verilog {C:/altera/13.0sp1/aula7/Verilog/decodificador_TB.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decodificador_TB
# 
# Top level modules:
# 	decodificador_TB
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  decodificacador_TB
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps decodificacador_TB 
# ** Error: (vsim-3170) Could not find 'C:/altera/13.0sp1/aula7/Verilog/simulation/modelsim/rtl_work.decodificacador_TB'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./Somador4Bits_run_msim_rtl_verilog.do PAUSED at line 12
