`timescale 1 ns / 1 ns module JwbM8m0LxEo8s8VCuCEbgG (l0E5U5ysrwNYFWhaD6aOTT, z2UJNE6Z3dXlstgbJ1NhIFE, f88LIbUZ8njlKe0EeBu7I5E, DKtuEu8YDlDAVk5CGQsPXB, s10zisAhwEOX8udjjtQfVH, FZTFt9IDRtl0lgyPesjanF, rTuZ5V8eNhP7SOBVsxm9PB, y8FAyPlObdypDxkjMEWaNhG); input l0E5U5ysrwNYFWhaD6aOTT; input z2UJNE6Z3dXlstgbJ1NhIFE; input f88LIbUZ8njlKe0EeBu7I5E; output DKtuEu8YDlDAVk5CGQsPXB; output s10zisAhwEOX8udjjtQfVH; output FZTFt9IDRtl0lgyPesjanF; output rTuZ5V8eNhP7SOBVsxm9PB; output y8FAyPlObdypDxkjMEWaNhG; reg count2; reg phase_0; wire phase_0_tmp; reg [1:0] count4; wire phase_all; reg phase_0_1; wire phase_0_tmp_1; reg phase_1; wire phase_1_tmp; wire qVlEA36KzMmbWAZv5KJ04; always @ (posedge l0E5U5ysrwNYFWhaD6aOTT) begin: Counter2 if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin count2 <= 1'b1; end else begin if (f88LIbUZ8njlKe0EeBu7I5E == 1'b1) begin count2 <= ~ count2; end end end always @ ( posedge l0E5U5ysrwNYFWhaD6aOTT) begin: temp_process1 if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin phase_0 <= 1'b0; end else begin if (f88LIbUZ8njlKe0EeBu7I5E == 1'b1) begin phase_0 <= phase_0_tmp; end end end assign phase_0_tmp = (count2 == 1'b1 && f88LIbUZ8njlKe0EeBu7I5E == 1'b1) ? 1'b1 : 1'b0; always @ (posedge l0E5U5ysrwNYFWhaD6aOTT) begin: Counter4 if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin count4 <= 2'b01; end else begin if (f88LIbUZ8njlKe0EeBu7I5E == 1'b1) begin if (count4 >= 2'b11) begin count4 <= 2'b00; end else begin count4 <= count4 + 2'b01; end end end end assign phase_all = f88LIbUZ8njlKe0EeBu7I5E ? 1'b1 : 1'b0; always @ ( posedge l0E5U5ysrwNYFWhaD6aOTT) begin: temp_process2 if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin phase_0_1 <= 1'b0; end else begin if (f88LIbUZ8njlKe0EeBu7I5E == 1'b1) begin phase_0_1 <= phase_0_tmp_1; end end end assign phase_0_tmp_1 = (count4 == 2'b11 && f88LIbUZ8njlKe0EeBu7I5E == 1'b1) ? 1'b1 : 1'b0; always @ ( posedge l0E5U5ysrwNYFWhaD6aOTT) begin: temp_process3 if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin phase_1 <= 1'b1; end else begin if (f88LIbUZ8njlKe0EeBu7I5E == 1'b1) begin phase_1 <= phase_1_tmp; end end end assign phase_1_tmp = (count4 == 2'b00 && f88LIbUZ8njlKe0EeBu7I5E == 1'b1) ? 1'b1 : 1'b0; assign DKtuEu8YDlDAVk5CGQsPXB = phase_all & f88LIbUZ8njlKe0EeBu7I5E; assign s10zisAhwEOX8udjjtQfVH = phase_all & f88LIbUZ8njlKe0EeBu7I5E; assign FZTFt9IDRtl0lgyPesjanF = phase_0 & f88LIbUZ8njlKe0EeBu7I5E; assign rTuZ5V8eNhP7SOBVsxm9PB = phase_0_1 & f88LIbUZ8njlKe0EeBu7I5E; assign y8FAyPlObdypDxkjMEWaNhG = phase_1 & f88LIbUZ8njlKe0EeBu7I5E; endmodule