// Seed: 1614767075
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = !1'h0;
endmodule
module module_1;
  id_1(
      .id_0(),
      .id_1(1),
      .id_2(1'h0),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_2[(1'b0)]),
      .id_6(id_2),
      .id_7(id_2),
      .id_8(1 & 1),
      .id_9(),
      .id_10(),
      .id_11(id_2),
      .id_12(id_3),
      .id_13(1),
      .id_14(1),
      .id_15(1)
  );
  wire id_4;
  assign id_1 = id_1;
  logic [7:0] id_5 = id_2, id_6;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_7;
endmodule
