set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow -6 1.2V 85 Model"} {Output_Ports_6_1200mv_85c_slow.vho Output_Ports_6_1200mv_85c_vhd_slow.sdo}}
	{{"Slow -6 1.2V 0 Model"} {Output_Ports_6_1200mv_0c_slow.vho Output_Ports_6_1200mv_0c_vhd_slow.sdo}}
	{{"Fast -M 1.2V 0 Model"} {Output_Ports_min_1200mv_0c_fast.vho Output_Ports_min_1200mv_0c_vhd_fast.sdo}}
}
