#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Apr 17 13:44:20 2025
# Process ID: 23748
# Current directory: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25400 C:\Users\kuh4bd\Documents\FPGALab\Project_UART\ZynqComputerAES\ZynqComputer.xpr
# Log file: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/vivado.log
# Journal file: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES\vivado.jou
# Running On: ECE-EMBSYS16, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 6, Host memory: 17104 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ip_repo/custom_accelerator_xyz_1.0'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ip_repo/rtl_multiplier_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/hls_multiplier/solution1/impl/ip'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ip_repo/custom_accelerator_xyz_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/impl/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ip_repo/rtl_multiplier_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/hls_multiplier/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AddRoundKey.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full_CRTLS_s_axi.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full_state_1.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvMixColumns.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvMixColumns_inveOg.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvShiftRows.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvSubBytes.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvSubBytes_inverdEe.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/MixColumns.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/MixColumns_cipher.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/ShiftRows.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/ShiftRows_tmp_state.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/SubBytes.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/SubBytes_cipher.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AddRoundKey.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full_CRTLS_s_axi.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full_state_1.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvMixColumns.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvMixColumns_inveOg.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvShiftRows.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvSubBytes.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvSubBytes_inverdEe.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/MixColumns.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/MixColumns_cipher.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/ShiftRows.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/ShiftRows_tmp_state.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/SubBytes.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/SubBytes_cipher.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_AES_Full_0_0/Zynq_CPU_AES_Full_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_AES_Full_0_0/Zynq_CPU_AES_Full_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_AES_Full_0_0/Zynq_CPU_AES_Full_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_AES_Full_0_0/Zynq_CPU_AES_Full_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Zynq_CPU_AES_Full_0_0' generated file not found 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_AES_Full_0_0/Zynq_CPU_AES_Full_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1418.000 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd}
Reading block design file <C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd>...
Adding component instance block -- xilinx.com:hls:AES_Full:1.0 - AES_Full_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <Zynq_CPU> from block design file <C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1418.016 ; gain = 0.016
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [BD 41-1356] Slave segment </AES_Full_0/s_axi_CRTLS/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /AES_Full_0/s_axi_CRTLS'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /AES_Full_0/s_axi_CRTLS(Zynq_CPU_processing_system7_0_0_FCLK_CLK0) and /ps7_0_axi_periph/xbar/M01_AXI(Zynq_CPU_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-238] Port/Pin property CLK_DOMAIN does not match between /AES_Full_0/ap_clk(Zynq_CPU_processing_system7_0_0_FCLK_CLK0) and /processing_system7_0/FCLK_CLK0(Zynq_CPU_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd 
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_AES_Full_0_0/Zynq_CPU_AES_Full_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells AES_Full_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:AES_Full:1.0 AES_Full_0
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/AES_Full_0/s_axi_CRTLS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins AES_Full_0/s_axi_CRTLS]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/AES_Full_0/s_axi_CRTLS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
endgroup
save_bd_design
Wrote  : <C:\Users\kuh4bd\Documents\FPGALab\Project_UART\ZynqComputerAES\ZynqComputer.srcs\sources_1\bd\Zynq_CPU\Zynq_CPU.bd> 
Wrote  : <C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ui/bd_6fb9208b.ui> 
launch_runs synth_1 -jobs 6
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\kuh4bd\Documents\FPGALab\Project_UART\ZynqComputerAES\ZynqComputer.srcs\sources_1\bd\Zynq_CPU\Zynq_CPU.bd> 
VHDL Output written to : C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/synth/Zynq_CPU.v
VHDL Output written to : C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/sim/Zynq_CPU.v
VHDL Output written to : C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/hdl/Zynq_CPU_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_Full_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_auto_pc_1/Zynq_CPU_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/hw_handoff/Zynq_CPU.hwh
Generated Hardware Definition File C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/synth/Zynq_CPU.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Zynq_CPU_processing_system7_0_1, cache-ID = 25e826bc8347e9f1; cache size = 4.883 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Zynq_CPU_rst_ps7_0_100M_0, cache-ID = f94599877b9013b5; cache size = 4.883 MB.
[Thu Apr 17 13:46:49 2025] Launched Zynq_CPU_xbar_2_synth_1, Zynq_CPU_AES_Full_0_1_synth_1, Zynq_CPU_auto_pc_1_synth_1...
Run output will be captured here:
Zynq_CPU_xbar_2_synth_1: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/Zynq_CPU_xbar_2_synth_1/runme.log
Zynq_CPU_AES_Full_0_1_synth_1: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/Zynq_CPU_AES_Full_0_1_synth_1/runme.log
Zynq_CPU_auto_pc_1_synth_1: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/Zynq_CPU_auto_pc_1_synth_1/runme.log
[Thu Apr 17 13:46:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1902.438 ; gain = 263.094
launch_runs impl_1 -jobs 6
[Thu Apr 17 13:49:18 2025] Launched impl_1...
Run output will be captured here: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 17 13:51:08 2025] Launched impl_1...
Run output will be captured here: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/kuh4bd/Documents/FPGALab/Project2/ZynqComputerAES/ZynqComputer.srcs/utils_1/imports/synth_1/Zynq_CPU_wrapper.dcp with file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/synth_1/Zynq_CPU_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 17 13:58:50 2025] Launched synth_1...
Run output will be captured here: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/synth_1/runme.log
[Thu Apr 17 13:58:50 2025] Launched impl_1...
Run output will be captured here: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/kuh4bd/Documents/FPGALab/Project2/ZynqComputerAES/ZynqComputer.srcs/utils_1/imports/synth_1/Zynq_CPU_wrapper.dcp with file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/synth_1/Zynq_CPU_wrapper.dcp
launch_runs synth_1 -jobs 6
[Thu Apr 17 14:00:31 2025] Launched synth_1...
Run output will be captured here: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Apr 17 14:01:20 2025] Launched impl_1...
Run output will be captured here: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 2065.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.578 . Memory (MB): peak = 2783.836 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.578 . Memory (MB): peak = 2783.836 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2783.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2912.809 ; gain = 999.891
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/kuh4bd/Documents/FPGALab/Project2/ZynqComputerAES/ZynqComputer.srcs/utils_1/imports/synth_1/Zynq_CPU_wrapper.dcp with file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/synth_1/Zynq_CPU_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 17 14:03:45 2025] Launched synth_1...
Run output will be captured here: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/synth_1/runme.log
[Thu Apr 17 14:03:45 2025] Launched impl_1...
Run output will be captured here: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 2991.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.561 . Memory (MB): peak = 2991.676 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.561 . Memory (MB): peak = 2991.676 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2991.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances

INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -include_bit -force -file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/Zynq_CPU_AES_UART.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/Zynq_CPU_AES_UART.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/Zynq_CPU_AES_UART.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2021.2/data/embeddedsw) loading 2 seconds
open_bd_design {C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd}
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_AES_Full_0_Reg}]
save_bd_design
Wrote  : <C:\Users\kuh4bd\Documents\FPGALab\Project_UART\ZynqComputerAES\ZynqComputer.srcs\sources_1\bd\Zynq_CPU\Zynq_CPU.bd> 
Wrote  : <C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ui/bd_6fb9208b.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 22:27:21 2025...
