|UnidadedeProcessamento
clock => clock.IN1
Interruptores[0] => Interruptores[0].IN1
Interruptores[1] => Interruptores[1].IN1
Interruptores[2] => Interruptores[2].IN1
Interruptores[3] => Interruptores[3].IN1
Interruptores[4] => Interruptores[4].IN1
Interruptores[5] => Interruptores[5].IN1
Interruptores[6] => Interruptores[6].IN1
Interruptores[7] => Interruptores[7].IN1
Interruptores[8] => Interruptores[8].IN1
Interruptores[9] => Interruptores[9].IN1
Interruptores[10] => Interruptores[10].IN1
Interruptores[11] => Interruptores[11].IN1
Interruptores[12] => Interruptores[12].IN1
Interruptores[13] => Interruptores[13].IN1
Interruptores[14] => Interruptores[14].IN1
Interruptores[15] => Interruptores[15].IN1
Display1[0] <= Out:Chamada12.display1
Display1[1] <= Out:Chamada12.display1
Display1[2] <= Out:Chamada12.display1
Display1[3] <= Out:Chamada12.display1
Display1[4] <= Out:Chamada12.display1
Display1[5] <= Out:Chamada12.display1
Display1[6] <= Out:Chamada12.display1
Display2[0] <= Out:Chamada12.display2
Display2[1] <= Out:Chamada12.display2
Display2[2] <= Out:Chamada12.display2
Display2[3] <= Out:Chamada12.display2
Display2[4] <= Out:Chamada12.display2
Display2[5] <= Out:Chamada12.display2
Display2[6] <= Out:Chamada12.display2
Display3[0] <= Out:Chamada12.display3
Display3[1] <= Out:Chamada12.display3
Display3[2] <= Out:Chamada12.display3
Display3[3] <= Out:Chamada12.display3
Display3[4] <= Out:Chamada12.display3
Display3[5] <= Out:Chamada12.display3
Display3[6] <= Out:Chamada12.display3
Display4[0] <= Out:Chamada12.display4
Display4[1] <= Out:Chamada12.display4
Display4[2] <= Out:Chamada12.display4
Display4[3] <= Out:Chamada12.display4
Display4[4] <= Out:Chamada12.display4
Display4[5] <= Out:Chamada12.display4
Display4[6] <= Out:Chamada12.display4
led <= novo_clock.DB_MAX_OUTPUT_PORT_TYPE
zero <= ULA:Chamada1.zero
Out_ULA[0] <= auxALUOut[0].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[1] <= auxALUOut[1].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[2] <= auxALUOut[2].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[3] <= auxALUOut[3].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[4] <= auxALUOut[4].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[5] <= auxALUOut[5].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[6] <= auxALUOut[6].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[7] <= auxALUOut[7].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[8] <= auxALUOut[8].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[9] <= auxALUOut[9].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[10] <= auxALUOut[10].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[11] <= auxALUOut[11].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[12] <= auxALUOut[12].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[13] <= auxALUOut[13].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[14] <= auxALUOut[14].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[15] <= auxALUOut[15].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[16] <= auxALUOut[16].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[17] <= auxALUOut[17].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[18] <= auxALUOut[18].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[19] <= auxALUOut[19].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[20] <= auxALUOut[20].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[21] <= auxALUOut[21].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[22] <= auxALUOut[22].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[23] <= auxALUOut[23].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[24] <= auxALUOut[24].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[25] <= auxALUOut[25].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[26] <= auxALUOut[26].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[27] <= auxALUOut[27].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[28] <= auxALUOut[28].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[29] <= auxALUOut[29].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[30] <= auxALUOut[30].DB_MAX_OUTPUT_PORT_TYPE
Out_ULA[31] <= auxALUOut[31].DB_MAX_OUTPUT_PORT_TYPE
Inst[0] <= InstMem[0].DB_MAX_OUTPUT_PORT_TYPE
Inst[1] <= InstMem[1].DB_MAX_OUTPUT_PORT_TYPE
Inst[2] <= InstMem[2].DB_MAX_OUTPUT_PORT_TYPE
Inst[3] <= InstMem[3].DB_MAX_OUTPUT_PORT_TYPE
Inst[4] <= InstMem[4].DB_MAX_OUTPUT_PORT_TYPE
Inst[5] <= InstMem[5].DB_MAX_OUTPUT_PORT_TYPE
Inst[6] <= InstMem[6].DB_MAX_OUTPUT_PORT_TYPE
Inst[7] <= InstMem[7].DB_MAX_OUTPUT_PORT_TYPE
Inst[8] <= InstMem[8].DB_MAX_OUTPUT_PORT_TYPE
Inst[9] <= InstMem[9].DB_MAX_OUTPUT_PORT_TYPE
Inst[10] <= InstMem[10].DB_MAX_OUTPUT_PORT_TYPE
Inst[11] <= InstMem[11].DB_MAX_OUTPUT_PORT_TYPE
Inst[12] <= InstMem[12].DB_MAX_OUTPUT_PORT_TYPE
Inst[13] <= InstMem[13].DB_MAX_OUTPUT_PORT_TYPE
Inst[14] <= InstMem[14].DB_MAX_OUTPUT_PORT_TYPE
Inst[15] <= InstMem[15].DB_MAX_OUTPUT_PORT_TYPE
Inst[16] <= InstMem[16].DB_MAX_OUTPUT_PORT_TYPE
Inst[17] <= InstMem[17].DB_MAX_OUTPUT_PORT_TYPE
Inst[18] <= InstMem[18].DB_MAX_OUTPUT_PORT_TYPE
Inst[19] <= InstMem[19].DB_MAX_OUTPUT_PORT_TYPE
Inst[20] <= InstMem[20].DB_MAX_OUTPUT_PORT_TYPE
Inst[21] <= InstMem[21].DB_MAX_OUTPUT_PORT_TYPE
Inst[22] <= InstMem[22].DB_MAX_OUTPUT_PORT_TYPE
Inst[23] <= InstMem[23].DB_MAX_OUTPUT_PORT_TYPE
Inst[24] <= InstMem[24].DB_MAX_OUTPUT_PORT_TYPE
Inst[25] <= InstMem[25].DB_MAX_OUTPUT_PORT_TYPE
Inst[26] <= InstMem[26].DB_MAX_OUTPUT_PORT_TYPE
Inst[27] <= InstMem[27].DB_MAX_OUTPUT_PORT_TYPE
Inst[28] <= InstMem[28].DB_MAX_OUTPUT_PORT_TYPE
Inst[29] <= InstMem[29].DB_MAX_OUTPUT_PORT_TYPE
Inst[30] <= InstMem[30].DB_MAX_OUTPUT_PORT_TYPE
Inst[31] <= InstMem[31].DB_MAX_OUTPUT_PORT_TYPE
auxRS[0] <= InstMem[21].DB_MAX_OUTPUT_PORT_TYPE
auxRS[1] <= InstMem[22].DB_MAX_OUTPUT_PORT_TYPE
auxRS[2] <= InstMem[23].DB_MAX_OUTPUT_PORT_TYPE
auxRS[3] <= InstMem[24].DB_MAX_OUTPUT_PORT_TYPE
auxRS[4] <= InstMem[25].DB_MAX_OUTPUT_PORT_TYPE
auxRT[0] <= InstMem[16].DB_MAX_OUTPUT_PORT_TYPE
auxRT[1] <= InstMem[17].DB_MAX_OUTPUT_PORT_TYPE
auxRT[2] <= InstMem[18].DB_MAX_OUTPUT_PORT_TYPE
auxRT[3] <= InstMem[19].DB_MAX_OUTPUT_PORT_TYPE
auxRT[4] <= InstMem[20].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_RegDST[0] <= Saida_RegDST[0].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_RegDST[1] <= Saida_RegDST[1].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_RegDST[2] <= Saida_RegDST[2].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_RegDST[3] <= Saida_RegDST[3].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_RegDST[4] <= Saida_RegDST[4].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_RegDST[5] <= <GND>
Wave_Saida_RegDST[6] <= <GND>
Wave_Saida_RegDST[7] <= <GND>
Wave_Saida_RegDST[8] <= <GND>
Wave_Saida_RegDST[9] <= <GND>
Wave_Saida_RegDST[10] <= <GND>
Wave_Saida_RegDST[11] <= <GND>
Wave_Saida_RegDST[12] <= <GND>
Wave_Saida_RegDST[13] <= <GND>
Wave_Saida_RegDST[14] <= <GND>
Wave_Saida_RegDST[15] <= <GND>
Wave_Saida_RegDST[16] <= <GND>
Wave_Saida_RegDST[17] <= <GND>
Wave_Saida_RegDST[18] <= <GND>
Wave_Saida_RegDST[19] <= <GND>
Wave_Saida_RegDST[20] <= <GND>
Wave_Saida_RegDST[21] <= <GND>
Wave_Saida_RegDST[22] <= <GND>
Wave_Saida_RegDST[23] <= <GND>
Wave_Saida_RegDST[24] <= <GND>
Wave_Saida_RegDST[25] <= <GND>
Wave_Saida_RegDST[26] <= <GND>
Wave_Saida_RegDST[27] <= <GND>
Wave_Saida_RegDST[28] <= <GND>
Wave_Saida_RegDST[29] <= <GND>
Wave_Saida_RegDST[30] <= <GND>
Wave_Saida_RegDST[31] <= <GND>
Wave_Saida_AluSrc[0] <= Saida_AluSrc[0].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[1] <= Saida_AluSrc[1].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[2] <= Saida_AluSrc[2].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[3] <= Saida_AluSrc[3].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[4] <= Saida_AluSrc[4].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[5] <= Saida_AluSrc[5].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[6] <= Saida_AluSrc[6].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[7] <= Saida_AluSrc[7].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[8] <= Saida_AluSrc[8].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[9] <= Saida_AluSrc[9].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[10] <= Saida_AluSrc[10].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[11] <= Saida_AluSrc[11].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[12] <= Saida_AluSrc[12].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[13] <= Saida_AluSrc[13].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[14] <= Saida_AluSrc[14].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[15] <= Saida_AluSrc[15].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[16] <= Saida_AluSrc[16].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[17] <= Saida_AluSrc[17].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[18] <= Saida_AluSrc[18].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[19] <= Saida_AluSrc[19].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[20] <= Saida_AluSrc[20].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[21] <= Saida_AluSrc[21].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[22] <= Saida_AluSrc[22].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[23] <= Saida_AluSrc[23].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[24] <= Saida_AluSrc[24].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[25] <= Saida_AluSrc[25].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[26] <= Saida_AluSrc[26].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[27] <= Saida_AluSrc[27].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[28] <= Saida_AluSrc[28].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[29] <= Saida_AluSrc[29].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[30] <= Saida_AluSrc[30].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_AluSrc[31] <= Saida_AluSrc[31].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[0] <= Saida_MemToReg[0].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[1] <= Saida_MemToReg[1].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[2] <= Saida_MemToReg[2].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[3] <= Saida_MemToReg[3].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[4] <= Saida_MemToReg[4].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[5] <= Saida_MemToReg[5].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[6] <= Saida_MemToReg[6].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[7] <= Saida_MemToReg[7].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[8] <= Saida_MemToReg[8].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[9] <= Saida_MemToReg[9].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[10] <= Saida_MemToReg[10].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[11] <= Saida_MemToReg[11].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[12] <= Saida_MemToReg[12].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[13] <= Saida_MemToReg[13].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[14] <= Saida_MemToReg[14].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[15] <= Saida_MemToReg[15].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[16] <= Saida_MemToReg[16].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[17] <= Saida_MemToReg[17].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[18] <= Saida_MemToReg[18].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[19] <= Saida_MemToReg[19].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[20] <= Saida_MemToReg[20].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[21] <= Saida_MemToReg[21].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[22] <= Saida_MemToReg[22].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[23] <= Saida_MemToReg[23].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[24] <= Saida_MemToReg[24].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[25] <= Saida_MemToReg[25].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[26] <= Saida_MemToReg[26].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[27] <= Saida_MemToReg[27].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[28] <= Saida_MemToReg[28].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[29] <= Saida_MemToReg[29].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[30] <= Saida_MemToReg[30].DB_MAX_OUTPUT_PORT_TYPE
Wave_Saida_MemToReg[31] <= Saida_MemToReg[31].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[0] <= ReadDataRS[0].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[1] <= ReadDataRS[1].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[2] <= ReadDataRS[2].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[3] <= ReadDataRS[3].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[4] <= ReadDataRS[4].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[5] <= ReadDataRS[5].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[6] <= ReadDataRS[6].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[7] <= ReadDataRS[7].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[8] <= ReadDataRS[8].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[9] <= ReadDataRS[9].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[10] <= ReadDataRS[10].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[11] <= ReadDataRS[11].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[12] <= ReadDataRS[12].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[13] <= ReadDataRS[13].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[14] <= ReadDataRS[14].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[15] <= ReadDataRS[15].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[16] <= ReadDataRS[16].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[17] <= ReadDataRS[17].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[18] <= ReadDataRS[18].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[19] <= ReadDataRS[19].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[20] <= ReadDataRS[20].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[21] <= ReadDataRS[21].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[22] <= ReadDataRS[22].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[23] <= ReadDataRS[23].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[24] <= ReadDataRS[24].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[25] <= ReadDataRS[25].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[26] <= ReadDataRS[26].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[27] <= ReadDataRS[27].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[28] <= ReadDataRS[28].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[29] <= ReadDataRS[29].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[30] <= ReadDataRS[30].DB_MAX_OUTPUT_PORT_TYPE
Wave_Dado1[31] <= ReadDataRS[31].DB_MAX_OUTPUT_PORT_TYPE
Wave_Unit_Control_ALU[0] <= Unit_Control_ALU[0].DB_MAX_OUTPUT_PORT_TYPE
Wave_Unit_Control_ALU[1] <= Unit_Control_ALU[1].DB_MAX_OUTPUT_PORT_TYPE
Wave_Unit_Control_ALU[2] <= Unit_Control_ALU[2].DB_MAX_OUTPUT_PORT_TYPE
Wave_Unit_Control_ALU[3] <= Unit_Control_ALU[3].DB_MAX_OUTPUT_PORT_TYPE


|UnidadedeProcessamento|Entrada:Chamada11
clock => novo_clock.DATAIN
novo_clock <= clock.DB_MAX_OUTPUT_PORT_TYPE
in => ~NO_FANOUT~
interruptores[0] => resultado_entrada[0].DATAIN
interruptores[1] => resultado_entrada[1].DATAIN
interruptores[2] => resultado_entrada[2].DATAIN
interruptores[3] => resultado_entrada[3].DATAIN
interruptores[4] => resultado_entrada[4].DATAIN
interruptores[5] => resultado_entrada[5].DATAIN
interruptores[6] => resultado_entrada[6].DATAIN
interruptores[7] => resultado_entrada[7].DATAIN
interruptores[8] => resultado_entrada[8].DATAIN
interruptores[9] => resultado_entrada[9].DATAIN
interruptores[10] => resultado_entrada[10].DATAIN
interruptores[11] => resultado_entrada[11].DATAIN
interruptores[12] => resultado_entrada[12].DATAIN
interruptores[13] => resultado_entrada[13].DATAIN
interruptores[14] => resultado_entrada[14].DATAIN
interruptores[15] => resultado_entrada[15].DATAIN
resultado_entrada[0] <= interruptores[0].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[1] <= interruptores[1].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[2] <= interruptores[2].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[3] <= interruptores[3].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[4] <= interruptores[4].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[5] <= interruptores[5].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[6] <= interruptores[6].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[7] <= interruptores[7].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[8] <= interruptores[8].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[9] <= interruptores[9].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[10] <= interruptores[10].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[11] <= interruptores[11].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[12] <= interruptores[12].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[13] <= interruptores[13].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[14] <= interruptores[14].DB_MAX_OUTPUT_PORT_TYPE
resultado_entrada[15] <= interruptores[15].DB_MAX_OUTPUT_PORT_TYPE


|UnidadedeProcessamento|Out:Chamada12
result_ULA[0] => Mod0.IN35
result_ULA[0] => Mod1.IN38
result_ULA[0] => Mod2.IN41
result_ULA[0] => Mod3.IN45
result_ULA[1] => Mod0.IN34
result_ULA[1] => Mod1.IN37
result_ULA[1] => Mod2.IN40
result_ULA[1] => Mod3.IN44
result_ULA[2] => Mod0.IN33
result_ULA[2] => Mod1.IN36
result_ULA[2] => Mod2.IN39
result_ULA[2] => Mod3.IN43
result_ULA[3] => Mod0.IN32
result_ULA[3] => Mod1.IN35
result_ULA[3] => Mod2.IN38
result_ULA[3] => Mod3.IN42
result_ULA[4] => Mod0.IN31
result_ULA[4] => Mod1.IN34
result_ULA[4] => Mod2.IN37
result_ULA[4] => Mod3.IN41
result_ULA[5] => Mod0.IN30
result_ULA[5] => Mod1.IN33
result_ULA[5] => Mod2.IN36
result_ULA[5] => Mod3.IN40
result_ULA[6] => Mod0.IN29
result_ULA[6] => Mod1.IN32
result_ULA[6] => Mod2.IN35
result_ULA[6] => Mod3.IN39
result_ULA[7] => Mod0.IN28
result_ULA[7] => Mod1.IN31
result_ULA[7] => Mod2.IN34
result_ULA[7] => Mod3.IN38
result_ULA[8] => Mod0.IN27
result_ULA[8] => Mod1.IN30
result_ULA[8] => Mod2.IN33
result_ULA[8] => Mod3.IN37
result_ULA[9] => Mod0.IN26
result_ULA[9] => Mod1.IN29
result_ULA[9] => Mod2.IN32
result_ULA[9] => Mod3.IN36
result_ULA[10] => Mod0.IN25
result_ULA[10] => Mod1.IN28
result_ULA[10] => Mod2.IN31
result_ULA[10] => Mod3.IN35
result_ULA[11] => Mod0.IN24
result_ULA[11] => Mod1.IN27
result_ULA[11] => Mod2.IN30
result_ULA[11] => Mod3.IN34
result_ULA[12] => Mod0.IN23
result_ULA[12] => Mod1.IN26
result_ULA[12] => Mod2.IN29
result_ULA[12] => Mod3.IN33
result_ULA[13] => Mod0.IN22
result_ULA[13] => Mod1.IN25
result_ULA[13] => Mod2.IN28
result_ULA[13] => Mod3.IN32
result_ULA[14] => Mod0.IN21
result_ULA[14] => Mod1.IN24
result_ULA[14] => Mod2.IN27
result_ULA[14] => Mod3.IN31
result_ULA[15] => Mod0.IN20
result_ULA[15] => Mod1.IN23
result_ULA[15] => Mod2.IN26
result_ULA[15] => Mod3.IN30
result_ULA[16] => Mod0.IN19
result_ULA[16] => Mod1.IN22
result_ULA[16] => Mod2.IN25
result_ULA[16] => Mod3.IN29
result_ULA[17] => Mod0.IN18
result_ULA[17] => Mod1.IN21
result_ULA[17] => Mod2.IN24
result_ULA[17] => Mod3.IN28
result_ULA[18] => Mod0.IN17
result_ULA[18] => Mod1.IN20
result_ULA[18] => Mod2.IN23
result_ULA[18] => Mod3.IN27
result_ULA[19] => Mod0.IN16
result_ULA[19] => Mod1.IN19
result_ULA[19] => Mod2.IN22
result_ULA[19] => Mod3.IN26
result_ULA[20] => Mod0.IN15
result_ULA[20] => Mod1.IN18
result_ULA[20] => Mod2.IN21
result_ULA[20] => Mod3.IN25
result_ULA[21] => Mod0.IN14
result_ULA[21] => Mod1.IN17
result_ULA[21] => Mod2.IN20
result_ULA[21] => Mod3.IN24
result_ULA[22] => Mod0.IN13
result_ULA[22] => Mod1.IN16
result_ULA[22] => Mod2.IN19
result_ULA[22] => Mod3.IN23
result_ULA[23] => Mod0.IN12
result_ULA[23] => Mod1.IN15
result_ULA[23] => Mod2.IN18
result_ULA[23] => Mod3.IN22
result_ULA[24] => Mod0.IN11
result_ULA[24] => Mod1.IN14
result_ULA[24] => Mod2.IN17
result_ULA[24] => Mod3.IN21
result_ULA[25] => Mod0.IN10
result_ULA[25] => Mod1.IN13
result_ULA[25] => Mod2.IN16
result_ULA[25] => Mod3.IN20
result_ULA[26] => Mod0.IN9
result_ULA[26] => Mod1.IN12
result_ULA[26] => Mod2.IN15
result_ULA[26] => Mod3.IN19
result_ULA[27] => Mod0.IN8
result_ULA[27] => Mod1.IN11
result_ULA[27] => Mod2.IN14
result_ULA[27] => Mod3.IN18
result_ULA[28] => Mod0.IN7
result_ULA[28] => Mod1.IN10
result_ULA[28] => Mod2.IN13
result_ULA[28] => Mod3.IN17
result_ULA[29] => Mod0.IN6
result_ULA[29] => Mod1.IN9
result_ULA[29] => Mod2.IN12
result_ULA[29] => Mod3.IN16
result_ULA[30] => Mod0.IN5
result_ULA[30] => Mod1.IN8
result_ULA[30] => Mod2.IN11
result_ULA[30] => Mod3.IN15
result_ULA[31] => Mod0.IN4
result_ULA[31] => Mod1.IN7
result_ULA[31] => Mod2.IN10
result_ULA[31] => Mod3.IN14
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay1.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay2.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay3.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
controle => saidaDisplay4.OUTPUTSELECT
clock => contador1[0].CLK
clock => contador1[1].CLK
clock => contador1[2].CLK
clock => contador1[3].CLK
clock => contador1[4].CLK
clock => contador1[5].CLK
clock => contador1[6].CLK
clock => contador1[7].CLK
clock => contador1[8].CLK
clock => contador1[9].CLK
clock => contador1[10].CLK
clock => contador1[11].CLK
clock => contador1[12].CLK
clock => contador1[13].CLK
clock => contador1[14].CLK
clock => contador1[15].CLK
clock => contador1[16].CLK
clock => contador1[17].CLK
clock => contador1[18].CLK
clock => contador1[19].CLK
clock => contador1[20].CLK
clock => contador1[21].CLK
clock => contador1[22].CLK
clock => contador1[23].CLK
clock => contador1[24].CLK
clock => contador1[25].CLK
clock => contador1[26].CLK
clock => contador1[27].CLK
clock => contador1[28].CLK
clock => contador1[29].CLK
clock => contador1[30].CLK
clock => contador1[31].CLK
clock => saidaDisplay4[0].CLK
clock => saidaDisplay4[1].CLK
clock => saidaDisplay4[2].CLK
clock => saidaDisplay4[3].CLK
clock => saidaDisplay4[4].CLK
clock => saidaDisplay4[5].CLK
clock => saidaDisplay4[6].CLK
clock => saidaDisplay4[7].CLK
clock => saidaDisplay4[8].CLK
clock => saidaDisplay4[9].CLK
clock => saidaDisplay4[10].CLK
clock => saidaDisplay4[11].CLK
clock => saidaDisplay4[12].CLK
clock => saidaDisplay4[13].CLK
clock => saidaDisplay4[14].CLK
clock => saidaDisplay4[15].CLK
clock => saidaDisplay4[16].CLK
clock => saidaDisplay4[17].CLK
clock => saidaDisplay4[18].CLK
clock => saidaDisplay4[19].CLK
clock => saidaDisplay4[20].CLK
clock => saidaDisplay4[21].CLK
clock => saidaDisplay4[22].CLK
clock => saidaDisplay4[23].CLK
clock => saidaDisplay4[24].CLK
clock => saidaDisplay4[25].CLK
clock => saidaDisplay4[26].CLK
clock => saidaDisplay4[27].CLK
clock => saidaDisplay4[28].CLK
clock => saidaDisplay4[29].CLK
clock => saidaDisplay4[30].CLK
clock => saidaDisplay4[31].CLK
clock => saidaDisplay3[0].CLK
clock => saidaDisplay3[1].CLK
clock => saidaDisplay3[2].CLK
clock => saidaDisplay3[3].CLK
clock => saidaDisplay3[4].CLK
clock => saidaDisplay3[5].CLK
clock => saidaDisplay3[6].CLK
clock => saidaDisplay3[7].CLK
clock => saidaDisplay3[8].CLK
clock => saidaDisplay3[9].CLK
clock => saidaDisplay3[10].CLK
clock => saidaDisplay3[11].CLK
clock => saidaDisplay3[12].CLK
clock => saidaDisplay3[13].CLK
clock => saidaDisplay3[14].CLK
clock => saidaDisplay3[15].CLK
clock => saidaDisplay3[16].CLK
clock => saidaDisplay3[17].CLK
clock => saidaDisplay3[18].CLK
clock => saidaDisplay3[19].CLK
clock => saidaDisplay3[20].CLK
clock => saidaDisplay3[21].CLK
clock => saidaDisplay3[22].CLK
clock => saidaDisplay3[23].CLK
clock => saidaDisplay3[24].CLK
clock => saidaDisplay3[25].CLK
clock => saidaDisplay3[26].CLK
clock => saidaDisplay3[27].CLK
clock => saidaDisplay3[28].CLK
clock => saidaDisplay3[29].CLK
clock => saidaDisplay3[30].CLK
clock => saidaDisplay3[31].CLK
clock => saidaDisplay2[0].CLK
clock => saidaDisplay2[1].CLK
clock => saidaDisplay2[2].CLK
clock => saidaDisplay2[3].CLK
clock => saidaDisplay2[4].CLK
clock => saidaDisplay2[5].CLK
clock => saidaDisplay2[6].CLK
clock => saidaDisplay2[7].CLK
clock => saidaDisplay2[8].CLK
clock => saidaDisplay2[9].CLK
clock => saidaDisplay2[10].CLK
clock => saidaDisplay2[11].CLK
clock => saidaDisplay2[12].CLK
clock => saidaDisplay2[13].CLK
clock => saidaDisplay2[14].CLK
clock => saidaDisplay2[15].CLK
clock => saidaDisplay2[16].CLK
clock => saidaDisplay2[17].CLK
clock => saidaDisplay2[18].CLK
clock => saidaDisplay2[19].CLK
clock => saidaDisplay2[20].CLK
clock => saidaDisplay2[21].CLK
clock => saidaDisplay2[22].CLK
clock => saidaDisplay2[23].CLK
clock => saidaDisplay2[24].CLK
clock => saidaDisplay2[25].CLK
clock => saidaDisplay2[26].CLK
clock => saidaDisplay2[27].CLK
clock => saidaDisplay2[28].CLK
clock => saidaDisplay2[29].CLK
clock => saidaDisplay2[30].CLK
clock => saidaDisplay2[31].CLK
clock => saidaDisplay1[0].CLK
clock => saidaDisplay1[1].CLK
clock => saidaDisplay1[2].CLK
clock => saidaDisplay1[3].CLK
clock => saidaDisplay1[4].CLK
clock => saidaDisplay1[5].CLK
clock => saidaDisplay1[6].CLK
clock => saidaDisplay1[7].CLK
clock => saidaDisplay1[8].CLK
clock => saidaDisplay1[9].CLK
clock => saidaDisplay1[10].CLK
clock => saidaDisplay1[11].CLK
clock => saidaDisplay1[12].CLK
clock => saidaDisplay1[13].CLK
clock => saidaDisplay1[14].CLK
clock => saidaDisplay1[15].CLK
clock => saidaDisplay1[16].CLK
clock => saidaDisplay1[17].CLK
clock => saidaDisplay1[18].CLK
clock => saidaDisplay1[19].CLK
clock => saidaDisplay1[20].CLK
clock => saidaDisplay1[21].CLK
clock => saidaDisplay1[22].CLK
clock => saidaDisplay1[23].CLK
clock => saidaDisplay1[24].CLK
clock => saidaDisplay1[25].CLK
clock => saidaDisplay1[26].CLK
clock => saidaDisplay1[27].CLK
clock => saidaDisplay1[28].CLK
clock => saidaDisplay1[29].CLK
clock => saidaDisplay1[30].CLK
clock => saidaDisplay1[31].CLK
display1[0] <= Display1:bc1.port1
display1[1] <= Display1:bc1.port1
display1[2] <= Display1:bc1.port1
display1[3] <= Display1:bc1.port1
display1[4] <= Display1:bc1.port1
display1[5] <= Display1:bc1.port1
display1[6] <= Display1:bc1.port1
display2[0] <= Display2:bc2.port1
display2[1] <= Display2:bc2.port1
display2[2] <= Display2:bc2.port1
display2[3] <= Display2:bc2.port1
display2[4] <= Display2:bc2.port1
display2[5] <= Display2:bc2.port1
display2[6] <= Display2:bc2.port1
display3[0] <= Display3:bc3.port1
display3[1] <= Display3:bc3.port1
display3[2] <= Display3:bc3.port1
display3[3] <= Display3:bc3.port1
display3[4] <= Display3:bc3.port1
display3[5] <= Display3:bc3.port1
display3[6] <= Display3:bc3.port1
display4[0] <= Display4:bc4.port1
display4[1] <= Display4:bc4.port1
display4[2] <= Display4:bc4.port1
display4[3] <= Display4:bc4.port1
display4[4] <= Display4:bc4.port1
display4[5] <= Display4:bc4.port1
display4[6] <= Display4:bc4.port1


|UnidadedeProcessamento|Out:Chamada12|Display1:bc1
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
saida_display[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida_display[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida_display[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida_display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida_display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida_display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida_display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|UnidadedeProcessamento|Out:Chamada12|Display2:bc2
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
saida_display[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida_display[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida_display[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida_display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida_display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida_display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida_display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|UnidadedeProcessamento|Out:Chamada12|Display3:bc3
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
saida_display[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida_display[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida_display[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida_display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida_display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida_display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida_display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|UnidadedeProcessamento|Out:Chamada12|Display4:bc4
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
saida_display[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
saida_display[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
saida_display[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
saida_display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
saida_display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
saida_display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
saida_display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|UnidadedeProcessamento|UnidadedeControle:Chamada6
Opcode[0] => Decoder0.IN5
Opcode[1] => Decoder0.IN4
Opcode[2] => Decoder0.IN3
Opcode[3] => Decoder0.IN2
Opcode[4] => Decoder0.IN1
Opcode[5] => Decoder0.IN0
AluOp[0] <= auxAluOp[0].DB_MAX_OUTPUT_PORT_TYPE
AluOp[1] <= <GND>
AluOp[2] <= <GND>
RegDst <= auxRegDst.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= auxMemRead.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= auxMemtoReg.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= auxMemWrite.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= auxALUSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= auxRegWrite.DB_MAX_OUTPUT_PORT_TYPE
PCFunct <= <VCC>
BEQ <= <GND>
BNE <= <GND>
ControlJump <= auxControlJump.DB_MAX_OUTPUT_PORT_TYPE
Halt <= <GND>
EnableClock <= <GND>
JAL <= <GND>
Out <= auxOut.DB_MAX_OUTPUT_PORT_TYPE
In <= auxIn.DB_MAX_OUTPUT_PORT_TYPE


|UnidadedeProcessamento|UnidadedeControleULA:Chamada8
Funct[0] => Decoder0.IN5
Funct[1] => Decoder0.IN4
Funct[2] => Decoder0.IN3
Funct[3] => Decoder0.IN2
Funct[4] => Decoder0.IN1
Funct[5] => Decoder0.IN0
AluOp[0] => Mux0.IN10
AluOp[0] => Mux1.IN10
AluOp[0] => Mux2.IN10
AluOp[0] => Mux3.IN10
AluOp[0] => Mux4.IN10
AluOp[0] => Mux5.IN10
AluOp[0] => Mux6.IN10
AluOp[0] => Mux7.IN10
AluOp[0] => Mux8.IN10
AluOp[0] => Mux9.IN10
AluOp[0] => Mux10.IN10
AluOp[0] => Mux11.IN10
AluOp[1] => Mux0.IN9
AluOp[1] => Mux1.IN9
AluOp[1] => Mux2.IN9
AluOp[1] => Mux3.IN9
AluOp[1] => Mux4.IN9
AluOp[1] => Mux5.IN9
AluOp[1] => Mux6.IN9
AluOp[1] => Mux7.IN9
AluOp[1] => Mux8.IN9
AluOp[1] => Mux9.IN9
AluOp[1] => Mux10.IN9
AluOp[1] => Mux11.IN9
AluOp[2] => Mux0.IN8
AluOp[2] => Mux1.IN8
AluOp[2] => Mux2.IN8
AluOp[2] => Mux3.IN8
AluOp[2] => Mux4.IN8
AluOp[2] => Mux5.IN8
AluOp[2] => Mux6.IN8
AluOp[2] => Mux7.IN8
AluOp[2] => Mux8.IN8
AluOp[2] => Mux9.IN8
AluOp[2] => Mux10.IN8
AluOp[2] => Mux11.IN8
ControleALU[0] <= RegControle[0].DB_MAX_OUTPUT_PORT_TYPE
ControleALU[1] <= RegControle[1].DB_MAX_OUTPUT_PORT_TYPE
ControleALU[2] <= RegControle[2].DB_MAX_OUTPUT_PORT_TYPE
ControleALU[3] <= RegControle[3].DB_MAX_OUTPUT_PORT_TYPE
JALR <= RegJALR.DB_MAX_OUTPUT_PORT_TYPE
JR <= RegJR.DB_MAX_OUTPUT_PORT_TYPE


|UnidadedeProcessamento|PC:Chamada5
clock => contador[0].CLK
clock => contador[1].CLK
clock => contador[2].CLK
clock => contador[3].CLK
clock => contador[4].CLK
clock => contador[5].CLK
clock => contador[6].CLK
clock => contador[7].CLK
clock => contador[8].CLK
clock => contador[9].CLK
clock => contador[10].CLK
clock => contador[11].CLK
clock => contador[12].CLK
clock => contador[13].CLK
clock => contador[14].CLK
clock => contador[15].CLK
clock => contador[16].CLK
clock => contador[17].CLK
clock => contador[18].CLK
clock => contador[19].CLK
clock => contador[20].CLK
clock => contador[21].CLK
clock => contador[22].CLK
clock => contador[23].CLK
clock => contador[24].CLK
clock => contador[25].CLK
clock => contador[26].CLK
clock => contador[27].CLK
clock => contador[28].CLK
clock => contador[29].CLK
clock => contador[30].CLK
clock => contador[31].CLK
clock => IndiceAtual[0].CLK
clock => IndiceAtual[1].CLK
clock => IndiceAtual[2].CLK
clock => IndiceAtual[3].CLK
clock => IndiceAtual[4].CLK
clock => IndiceAtual[5].CLK
clock => IndiceAtual[6].CLK
clock => IndiceAtual[7].CLK
clock => IndiceAtual[8].CLK
clock => IndiceAtual[9].CLK
Indice[0] <= IndiceAtual[0].DB_MAX_OUTPUT_PORT_TYPE
Indice[1] <= IndiceAtual[1].DB_MAX_OUTPUT_PORT_TYPE
Indice[2] <= IndiceAtual[2].DB_MAX_OUTPUT_PORT_TYPE
Indice[3] <= IndiceAtual[3].DB_MAX_OUTPUT_PORT_TYPE
Indice[4] <= IndiceAtual[4].DB_MAX_OUTPUT_PORT_TYPE
Indice[5] <= IndiceAtual[5].DB_MAX_OUTPUT_PORT_TYPE
Indice[6] <= IndiceAtual[6].DB_MAX_OUTPUT_PORT_TYPE
Indice[7] <= IndiceAtual[7].DB_MAX_OUTPUT_PORT_TYPE
Indice[8] <= IndiceAtual[8].DB_MAX_OUTPUT_PORT_TYPE
Indice[9] <= IndiceAtual[9].DB_MAX_OUTPUT_PORT_TYPE
IndiceAux[0] => IndiceAtual.DATAB
IndiceAux[1] => IndiceAtual.DATAB
IndiceAux[2] => IndiceAtual.DATAB
IndiceAux[3] => IndiceAtual.DATAB
IndiceAux[4] => IndiceAtual.DATAB
IndiceAux[5] => IndiceAtual.DATAB
IndiceAux[6] => IndiceAtual.DATAB
IndiceAux[7] => IndiceAtual.DATAB
IndiceAux[8] => IndiceAtual.DATAB
IndiceAux[9] => IndiceAtual.DATAB
Selecao => IndiceAtual.OUTPUTSELECT
Selecao => IndiceAtual.OUTPUTSELECT
Selecao => IndiceAtual.OUTPUTSELECT
Selecao => IndiceAtual.OUTPUTSELECT
Selecao => IndiceAtual.OUTPUTSELECT
Selecao => IndiceAtual.OUTPUTSELECT
Selecao => IndiceAtual.OUTPUTSELECT
Selecao => IndiceAtual.OUTPUTSELECT
Selecao => IndiceAtual.OUTPUTSELECT
Selecao => IndiceAtual.OUTPUTSELECT


|UnidadedeProcessamento|MemoriaInstrucoesROM:Chamada3
addr[0] => rom.RADDR
addr[1] => rom.RADDR1
addr[2] => rom.RADDR2
addr[3] => rom.RADDR3
addr[4] => rom.RADDR4
q[0] <= rom.DATAOUT
q[1] <= rom.DATAOUT1
q[2] <= rom.DATAOUT2
q[3] <= rom.DATAOUT3
q[4] <= rom.DATAOUT4
q[5] <= rom.DATAOUT5
q[6] <= rom.DATAOUT6
q[7] <= rom.DATAOUT7
q[8] <= rom.DATAOUT8
q[9] <= rom.DATAOUT9
q[10] <= rom.DATAOUT10
q[11] <= rom.DATAOUT11
q[12] <= rom.DATAOUT12
q[13] <= rom.DATAOUT13
q[14] <= rom.DATAOUT14
q[15] <= rom.DATAOUT15
q[16] <= rom.DATAOUT16
q[17] <= rom.DATAOUT17
q[18] <= rom.DATAOUT18
q[19] <= rom.DATAOUT19
q[20] <= rom.DATAOUT20
q[21] <= rom.DATAOUT21
q[22] <= rom.DATAOUT22
q[23] <= rom.DATAOUT23
q[24] <= rom.DATAOUT24
q[25] <= rom.DATAOUT25
q[26] <= rom.DATAOUT26
q[27] <= rom.DATAOUT27
q[28] <= rom.DATAOUT28
q[29] <= rom.DATAOUT29
q[30] <= rom.DATAOUT30
q[31] <= rom.DATAOUT31


|UnidadedeProcessamento|MuxRegDst:Chamada9
reg1[0] => reg_auxiliar.DATAA
reg1[1] => reg_auxiliar.DATAA
reg1[2] => reg_auxiliar.DATAA
reg1[3] => reg_auxiliar.DATAA
reg1[4] => reg_auxiliar.DATAA
reg2[0] => reg_auxiliar.DATAB
reg2[1] => reg_auxiliar.DATAB
reg2[2] => reg_auxiliar.DATAB
reg2[3] => reg_auxiliar.DATAB
reg2[4] => reg_auxiliar.DATAB
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
reg_saida[0] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
reg_saida[1] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
reg_saida[2] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
reg_saida[3] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
reg_saida[4] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE


|UnidadedeProcessamento|BancodeRegistradores:Chamada2
ReadRegister1[0] => Mux0.IN4
ReadRegister1[0] => Mux1.IN4
ReadRegister1[0] => Mux2.IN4
ReadRegister1[0] => Mux3.IN4
ReadRegister1[0] => Mux4.IN4
ReadRegister1[0] => Mux5.IN4
ReadRegister1[0] => Mux6.IN4
ReadRegister1[0] => Mux7.IN4
ReadRegister1[0] => Mux8.IN4
ReadRegister1[0] => Mux9.IN4
ReadRegister1[0] => Mux10.IN4
ReadRegister1[0] => Mux11.IN4
ReadRegister1[0] => Mux12.IN4
ReadRegister1[0] => Mux13.IN4
ReadRegister1[0] => Mux14.IN4
ReadRegister1[0] => Mux15.IN4
ReadRegister1[0] => Mux16.IN4
ReadRegister1[0] => Mux17.IN4
ReadRegister1[0] => Mux18.IN4
ReadRegister1[0] => Mux19.IN4
ReadRegister1[0] => Mux20.IN4
ReadRegister1[0] => Mux21.IN4
ReadRegister1[0] => Mux22.IN4
ReadRegister1[0] => Mux23.IN4
ReadRegister1[0] => Mux24.IN4
ReadRegister1[0] => Mux25.IN4
ReadRegister1[0] => Mux26.IN4
ReadRegister1[0] => Mux27.IN4
ReadRegister1[0] => Mux28.IN4
ReadRegister1[0] => Mux29.IN4
ReadRegister1[0] => Mux30.IN4
ReadRegister1[0] => Mux31.IN4
ReadRegister1[1] => Mux0.IN3
ReadRegister1[1] => Mux1.IN3
ReadRegister1[1] => Mux2.IN3
ReadRegister1[1] => Mux3.IN3
ReadRegister1[1] => Mux4.IN3
ReadRegister1[1] => Mux5.IN3
ReadRegister1[1] => Mux6.IN3
ReadRegister1[1] => Mux7.IN3
ReadRegister1[1] => Mux8.IN3
ReadRegister1[1] => Mux9.IN3
ReadRegister1[1] => Mux10.IN3
ReadRegister1[1] => Mux11.IN3
ReadRegister1[1] => Mux12.IN3
ReadRegister1[1] => Mux13.IN3
ReadRegister1[1] => Mux14.IN3
ReadRegister1[1] => Mux15.IN3
ReadRegister1[1] => Mux16.IN3
ReadRegister1[1] => Mux17.IN3
ReadRegister1[1] => Mux18.IN3
ReadRegister1[1] => Mux19.IN3
ReadRegister1[1] => Mux20.IN3
ReadRegister1[1] => Mux21.IN3
ReadRegister1[1] => Mux22.IN3
ReadRegister1[1] => Mux23.IN3
ReadRegister1[1] => Mux24.IN3
ReadRegister1[1] => Mux25.IN3
ReadRegister1[1] => Mux26.IN3
ReadRegister1[1] => Mux27.IN3
ReadRegister1[1] => Mux28.IN3
ReadRegister1[1] => Mux29.IN3
ReadRegister1[1] => Mux30.IN3
ReadRegister1[1] => Mux31.IN3
ReadRegister1[2] => Mux0.IN2
ReadRegister1[2] => Mux1.IN2
ReadRegister1[2] => Mux2.IN2
ReadRegister1[2] => Mux3.IN2
ReadRegister1[2] => Mux4.IN2
ReadRegister1[2] => Mux5.IN2
ReadRegister1[2] => Mux6.IN2
ReadRegister1[2] => Mux7.IN2
ReadRegister1[2] => Mux8.IN2
ReadRegister1[2] => Mux9.IN2
ReadRegister1[2] => Mux10.IN2
ReadRegister1[2] => Mux11.IN2
ReadRegister1[2] => Mux12.IN2
ReadRegister1[2] => Mux13.IN2
ReadRegister1[2] => Mux14.IN2
ReadRegister1[2] => Mux15.IN2
ReadRegister1[2] => Mux16.IN2
ReadRegister1[2] => Mux17.IN2
ReadRegister1[2] => Mux18.IN2
ReadRegister1[2] => Mux19.IN2
ReadRegister1[2] => Mux20.IN2
ReadRegister1[2] => Mux21.IN2
ReadRegister1[2] => Mux22.IN2
ReadRegister1[2] => Mux23.IN2
ReadRegister1[2] => Mux24.IN2
ReadRegister1[2] => Mux25.IN2
ReadRegister1[2] => Mux26.IN2
ReadRegister1[2] => Mux27.IN2
ReadRegister1[2] => Mux28.IN2
ReadRegister1[2] => Mux29.IN2
ReadRegister1[2] => Mux30.IN2
ReadRegister1[2] => Mux31.IN2
ReadRegister1[3] => Mux0.IN1
ReadRegister1[3] => Mux1.IN1
ReadRegister1[3] => Mux2.IN1
ReadRegister1[3] => Mux3.IN1
ReadRegister1[3] => Mux4.IN1
ReadRegister1[3] => Mux5.IN1
ReadRegister1[3] => Mux6.IN1
ReadRegister1[3] => Mux7.IN1
ReadRegister1[3] => Mux8.IN1
ReadRegister1[3] => Mux9.IN1
ReadRegister1[3] => Mux10.IN1
ReadRegister1[3] => Mux11.IN1
ReadRegister1[3] => Mux12.IN1
ReadRegister1[3] => Mux13.IN1
ReadRegister1[3] => Mux14.IN1
ReadRegister1[3] => Mux15.IN1
ReadRegister1[3] => Mux16.IN1
ReadRegister1[3] => Mux17.IN1
ReadRegister1[3] => Mux18.IN1
ReadRegister1[3] => Mux19.IN1
ReadRegister1[3] => Mux20.IN1
ReadRegister1[3] => Mux21.IN1
ReadRegister1[3] => Mux22.IN1
ReadRegister1[3] => Mux23.IN1
ReadRegister1[3] => Mux24.IN1
ReadRegister1[3] => Mux25.IN1
ReadRegister1[3] => Mux26.IN1
ReadRegister1[3] => Mux27.IN1
ReadRegister1[3] => Mux28.IN1
ReadRegister1[3] => Mux29.IN1
ReadRegister1[3] => Mux30.IN1
ReadRegister1[3] => Mux31.IN1
ReadRegister1[4] => Mux0.IN0
ReadRegister1[4] => Mux1.IN0
ReadRegister1[4] => Mux2.IN0
ReadRegister1[4] => Mux3.IN0
ReadRegister1[4] => Mux4.IN0
ReadRegister1[4] => Mux5.IN0
ReadRegister1[4] => Mux6.IN0
ReadRegister1[4] => Mux7.IN0
ReadRegister1[4] => Mux8.IN0
ReadRegister1[4] => Mux9.IN0
ReadRegister1[4] => Mux10.IN0
ReadRegister1[4] => Mux11.IN0
ReadRegister1[4] => Mux12.IN0
ReadRegister1[4] => Mux13.IN0
ReadRegister1[4] => Mux14.IN0
ReadRegister1[4] => Mux15.IN0
ReadRegister1[4] => Mux16.IN0
ReadRegister1[4] => Mux17.IN0
ReadRegister1[4] => Mux18.IN0
ReadRegister1[4] => Mux19.IN0
ReadRegister1[4] => Mux20.IN0
ReadRegister1[4] => Mux21.IN0
ReadRegister1[4] => Mux22.IN0
ReadRegister1[4] => Mux23.IN0
ReadRegister1[4] => Mux24.IN0
ReadRegister1[4] => Mux25.IN0
ReadRegister1[4] => Mux26.IN0
ReadRegister1[4] => Mux27.IN0
ReadRegister1[4] => Mux28.IN0
ReadRegister1[4] => Mux29.IN0
ReadRegister1[4] => Mux30.IN0
ReadRegister1[4] => Mux31.IN0
ReadRegister2[0] => Mux64.IN4
ReadRegister2[0] => Mux65.IN4
ReadRegister2[0] => Mux66.IN4
ReadRegister2[0] => Mux67.IN4
ReadRegister2[0] => Mux68.IN4
ReadRegister2[0] => Mux69.IN4
ReadRegister2[0] => Mux70.IN4
ReadRegister2[0] => Mux71.IN4
ReadRegister2[0] => Mux72.IN4
ReadRegister2[0] => Mux73.IN4
ReadRegister2[0] => Mux74.IN4
ReadRegister2[0] => Mux75.IN4
ReadRegister2[0] => Mux76.IN4
ReadRegister2[0] => Mux77.IN4
ReadRegister2[0] => Mux78.IN4
ReadRegister2[0] => Mux79.IN4
ReadRegister2[0] => Mux80.IN4
ReadRegister2[0] => Mux81.IN4
ReadRegister2[0] => Mux82.IN4
ReadRegister2[0] => Mux83.IN4
ReadRegister2[0] => Mux84.IN4
ReadRegister2[0] => Mux85.IN4
ReadRegister2[0] => Mux86.IN4
ReadRegister2[0] => Mux87.IN4
ReadRegister2[0] => Mux88.IN4
ReadRegister2[0] => Mux89.IN4
ReadRegister2[0] => Mux90.IN4
ReadRegister2[0] => Mux91.IN4
ReadRegister2[0] => Mux92.IN4
ReadRegister2[0] => Mux93.IN4
ReadRegister2[0] => Mux94.IN4
ReadRegister2[0] => Mux95.IN4
ReadRegister2[1] => Mux64.IN3
ReadRegister2[1] => Mux65.IN3
ReadRegister2[1] => Mux66.IN3
ReadRegister2[1] => Mux67.IN3
ReadRegister2[1] => Mux68.IN3
ReadRegister2[1] => Mux69.IN3
ReadRegister2[1] => Mux70.IN3
ReadRegister2[1] => Mux71.IN3
ReadRegister2[1] => Mux72.IN3
ReadRegister2[1] => Mux73.IN3
ReadRegister2[1] => Mux74.IN3
ReadRegister2[1] => Mux75.IN3
ReadRegister2[1] => Mux76.IN3
ReadRegister2[1] => Mux77.IN3
ReadRegister2[1] => Mux78.IN3
ReadRegister2[1] => Mux79.IN3
ReadRegister2[1] => Mux80.IN3
ReadRegister2[1] => Mux81.IN3
ReadRegister2[1] => Mux82.IN3
ReadRegister2[1] => Mux83.IN3
ReadRegister2[1] => Mux84.IN3
ReadRegister2[1] => Mux85.IN3
ReadRegister2[1] => Mux86.IN3
ReadRegister2[1] => Mux87.IN3
ReadRegister2[1] => Mux88.IN3
ReadRegister2[1] => Mux89.IN3
ReadRegister2[1] => Mux90.IN3
ReadRegister2[1] => Mux91.IN3
ReadRegister2[1] => Mux92.IN3
ReadRegister2[1] => Mux93.IN3
ReadRegister2[1] => Mux94.IN3
ReadRegister2[1] => Mux95.IN3
ReadRegister2[2] => Mux64.IN2
ReadRegister2[2] => Mux65.IN2
ReadRegister2[2] => Mux66.IN2
ReadRegister2[2] => Mux67.IN2
ReadRegister2[2] => Mux68.IN2
ReadRegister2[2] => Mux69.IN2
ReadRegister2[2] => Mux70.IN2
ReadRegister2[2] => Mux71.IN2
ReadRegister2[2] => Mux72.IN2
ReadRegister2[2] => Mux73.IN2
ReadRegister2[2] => Mux74.IN2
ReadRegister2[2] => Mux75.IN2
ReadRegister2[2] => Mux76.IN2
ReadRegister2[2] => Mux77.IN2
ReadRegister2[2] => Mux78.IN2
ReadRegister2[2] => Mux79.IN2
ReadRegister2[2] => Mux80.IN2
ReadRegister2[2] => Mux81.IN2
ReadRegister2[2] => Mux82.IN2
ReadRegister2[2] => Mux83.IN2
ReadRegister2[2] => Mux84.IN2
ReadRegister2[2] => Mux85.IN2
ReadRegister2[2] => Mux86.IN2
ReadRegister2[2] => Mux87.IN2
ReadRegister2[2] => Mux88.IN2
ReadRegister2[2] => Mux89.IN2
ReadRegister2[2] => Mux90.IN2
ReadRegister2[2] => Mux91.IN2
ReadRegister2[2] => Mux92.IN2
ReadRegister2[2] => Mux93.IN2
ReadRegister2[2] => Mux94.IN2
ReadRegister2[2] => Mux95.IN2
ReadRegister2[3] => Mux64.IN1
ReadRegister2[3] => Mux65.IN1
ReadRegister2[3] => Mux66.IN1
ReadRegister2[3] => Mux67.IN1
ReadRegister2[3] => Mux68.IN1
ReadRegister2[3] => Mux69.IN1
ReadRegister2[3] => Mux70.IN1
ReadRegister2[3] => Mux71.IN1
ReadRegister2[3] => Mux72.IN1
ReadRegister2[3] => Mux73.IN1
ReadRegister2[3] => Mux74.IN1
ReadRegister2[3] => Mux75.IN1
ReadRegister2[3] => Mux76.IN1
ReadRegister2[3] => Mux77.IN1
ReadRegister2[3] => Mux78.IN1
ReadRegister2[3] => Mux79.IN1
ReadRegister2[3] => Mux80.IN1
ReadRegister2[3] => Mux81.IN1
ReadRegister2[3] => Mux82.IN1
ReadRegister2[3] => Mux83.IN1
ReadRegister2[3] => Mux84.IN1
ReadRegister2[3] => Mux85.IN1
ReadRegister2[3] => Mux86.IN1
ReadRegister2[3] => Mux87.IN1
ReadRegister2[3] => Mux88.IN1
ReadRegister2[3] => Mux89.IN1
ReadRegister2[3] => Mux90.IN1
ReadRegister2[3] => Mux91.IN1
ReadRegister2[3] => Mux92.IN1
ReadRegister2[3] => Mux93.IN1
ReadRegister2[3] => Mux94.IN1
ReadRegister2[3] => Mux95.IN1
ReadRegister2[4] => Mux64.IN0
ReadRegister2[4] => Mux65.IN0
ReadRegister2[4] => Mux66.IN0
ReadRegister2[4] => Mux67.IN0
ReadRegister2[4] => Mux68.IN0
ReadRegister2[4] => Mux69.IN0
ReadRegister2[4] => Mux70.IN0
ReadRegister2[4] => Mux71.IN0
ReadRegister2[4] => Mux72.IN0
ReadRegister2[4] => Mux73.IN0
ReadRegister2[4] => Mux74.IN0
ReadRegister2[4] => Mux75.IN0
ReadRegister2[4] => Mux76.IN0
ReadRegister2[4] => Mux77.IN0
ReadRegister2[4] => Mux78.IN0
ReadRegister2[4] => Mux79.IN0
ReadRegister2[4] => Mux80.IN0
ReadRegister2[4] => Mux81.IN0
ReadRegister2[4] => Mux82.IN0
ReadRegister2[4] => Mux83.IN0
ReadRegister2[4] => Mux84.IN0
ReadRegister2[4] => Mux85.IN0
ReadRegister2[4] => Mux86.IN0
ReadRegister2[4] => Mux87.IN0
ReadRegister2[4] => Mux88.IN0
ReadRegister2[4] => Mux89.IN0
ReadRegister2[4] => Mux90.IN0
ReadRegister2[4] => Mux91.IN0
ReadRegister2[4] => Mux92.IN0
ReadRegister2[4] => Mux93.IN0
ReadRegister2[4] => Mux94.IN0
ReadRegister2[4] => Mux95.IN0
WriteReg[0] => Decoder0.IN4
WriteReg[0] => Mux32.IN4
WriteReg[0] => Mux33.IN4
WriteReg[0] => Mux34.IN4
WriteReg[0] => Mux35.IN4
WriteReg[0] => Mux36.IN4
WriteReg[0] => Mux37.IN4
WriteReg[0] => Mux38.IN4
WriteReg[0] => Mux39.IN4
WriteReg[0] => Mux40.IN4
WriteReg[0] => Mux41.IN4
WriteReg[0] => Mux42.IN4
WriteReg[0] => Mux43.IN4
WriteReg[0] => Mux44.IN4
WriteReg[0] => Mux45.IN4
WriteReg[0] => Mux46.IN4
WriteReg[0] => Mux47.IN4
WriteReg[0] => Mux48.IN4
WriteReg[0] => Mux49.IN4
WriteReg[0] => Mux50.IN4
WriteReg[0] => Mux51.IN4
WriteReg[0] => Mux52.IN4
WriteReg[0] => Mux53.IN4
WriteReg[0] => Mux54.IN4
WriteReg[0] => Mux55.IN4
WriteReg[0] => Mux56.IN4
WriteReg[0] => Mux57.IN4
WriteReg[0] => Mux58.IN4
WriteReg[0] => Mux59.IN4
WriteReg[0] => Mux60.IN4
WriteReg[0] => Mux61.IN4
WriteReg[0] => Mux62.IN4
WriteReg[0] => Mux63.IN4
WriteReg[0] => Equal1.IN31
WriteReg[1] => Decoder0.IN3
WriteReg[1] => Mux32.IN3
WriteReg[1] => Mux33.IN3
WriteReg[1] => Mux34.IN3
WriteReg[1] => Mux35.IN3
WriteReg[1] => Mux36.IN3
WriteReg[1] => Mux37.IN3
WriteReg[1] => Mux38.IN3
WriteReg[1] => Mux39.IN3
WriteReg[1] => Mux40.IN3
WriteReg[1] => Mux41.IN3
WriteReg[1] => Mux42.IN3
WriteReg[1] => Mux43.IN3
WriteReg[1] => Mux44.IN3
WriteReg[1] => Mux45.IN3
WriteReg[1] => Mux46.IN3
WriteReg[1] => Mux47.IN3
WriteReg[1] => Mux48.IN3
WriteReg[1] => Mux49.IN3
WriteReg[1] => Mux50.IN3
WriteReg[1] => Mux51.IN3
WriteReg[1] => Mux52.IN3
WriteReg[1] => Mux53.IN3
WriteReg[1] => Mux54.IN3
WriteReg[1] => Mux55.IN3
WriteReg[1] => Mux56.IN3
WriteReg[1] => Mux57.IN3
WriteReg[1] => Mux58.IN3
WriteReg[1] => Mux59.IN3
WriteReg[1] => Mux60.IN3
WriteReg[1] => Mux61.IN3
WriteReg[1] => Mux62.IN3
WriteReg[1] => Mux63.IN3
WriteReg[1] => Equal1.IN30
WriteReg[2] => Decoder0.IN2
WriteReg[2] => Mux32.IN2
WriteReg[2] => Mux33.IN2
WriteReg[2] => Mux34.IN2
WriteReg[2] => Mux35.IN2
WriteReg[2] => Mux36.IN2
WriteReg[2] => Mux37.IN2
WriteReg[2] => Mux38.IN2
WriteReg[2] => Mux39.IN2
WriteReg[2] => Mux40.IN2
WriteReg[2] => Mux41.IN2
WriteReg[2] => Mux42.IN2
WriteReg[2] => Mux43.IN2
WriteReg[2] => Mux44.IN2
WriteReg[2] => Mux45.IN2
WriteReg[2] => Mux46.IN2
WriteReg[2] => Mux47.IN2
WriteReg[2] => Mux48.IN2
WriteReg[2] => Mux49.IN2
WriteReg[2] => Mux50.IN2
WriteReg[2] => Mux51.IN2
WriteReg[2] => Mux52.IN2
WriteReg[2] => Mux53.IN2
WriteReg[2] => Mux54.IN2
WriteReg[2] => Mux55.IN2
WriteReg[2] => Mux56.IN2
WriteReg[2] => Mux57.IN2
WriteReg[2] => Mux58.IN2
WriteReg[2] => Mux59.IN2
WriteReg[2] => Mux60.IN2
WriteReg[2] => Mux61.IN2
WriteReg[2] => Mux62.IN2
WriteReg[2] => Mux63.IN2
WriteReg[2] => Equal1.IN29
WriteReg[3] => Decoder0.IN1
WriteReg[3] => Mux32.IN1
WriteReg[3] => Mux33.IN1
WriteReg[3] => Mux34.IN1
WriteReg[3] => Mux35.IN1
WriteReg[3] => Mux36.IN1
WriteReg[3] => Mux37.IN1
WriteReg[3] => Mux38.IN1
WriteReg[3] => Mux39.IN1
WriteReg[3] => Mux40.IN1
WriteReg[3] => Mux41.IN1
WriteReg[3] => Mux42.IN1
WriteReg[3] => Mux43.IN1
WriteReg[3] => Mux44.IN1
WriteReg[3] => Mux45.IN1
WriteReg[3] => Mux46.IN1
WriteReg[3] => Mux47.IN1
WriteReg[3] => Mux48.IN1
WriteReg[3] => Mux49.IN1
WriteReg[3] => Mux50.IN1
WriteReg[3] => Mux51.IN1
WriteReg[3] => Mux52.IN1
WriteReg[3] => Mux53.IN1
WriteReg[3] => Mux54.IN1
WriteReg[3] => Mux55.IN1
WriteReg[3] => Mux56.IN1
WriteReg[3] => Mux57.IN1
WriteReg[3] => Mux58.IN1
WriteReg[3] => Mux59.IN1
WriteReg[3] => Mux60.IN1
WriteReg[3] => Mux61.IN1
WriteReg[3] => Mux62.IN1
WriteReg[3] => Mux63.IN1
WriteReg[3] => Equal1.IN28
WriteReg[4] => Decoder0.IN0
WriteReg[4] => Mux32.IN0
WriteReg[4] => Mux33.IN0
WriteReg[4] => Mux34.IN0
WriteReg[4] => Mux35.IN0
WriteReg[4] => Mux36.IN0
WriteReg[4] => Mux37.IN0
WriteReg[4] => Mux38.IN0
WriteReg[4] => Mux39.IN0
WriteReg[4] => Mux40.IN0
WriteReg[4] => Mux41.IN0
WriteReg[4] => Mux42.IN0
WriteReg[4] => Mux43.IN0
WriteReg[4] => Mux44.IN0
WriteReg[4] => Mux45.IN0
WriteReg[4] => Mux46.IN0
WriteReg[4] => Mux47.IN0
WriteReg[4] => Mux48.IN0
WriteReg[4] => Mux49.IN0
WriteReg[4] => Mux50.IN0
WriteReg[4] => Mux51.IN0
WriteReg[4] => Mux52.IN0
WriteReg[4] => Mux53.IN0
WriteReg[4] => Mux54.IN0
WriteReg[4] => Mux55.IN0
WriteReg[4] => Mux56.IN0
WriteReg[4] => Mux57.IN0
WriteReg[4] => Mux58.IN0
WriteReg[4] => Mux59.IN0
WriteReg[4] => Mux60.IN0
WriteReg[4] => Mux61.IN0
WriteReg[4] => Mux62.IN0
WriteReg[4] => Mux63.IN0
WriteReg[4] => Equal1.IN27
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[0] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
WriteData[31] => registers.DATAB
Unit_Control_RegWrite[0] => ~NO_FANOUT~
Unit_Control_RegWrite[1] => ~NO_FANOUT~
Unit_Control_RegWrite[2] => ~NO_FANOUT~
Unit_Control_RegWrite[3] => ~NO_FANOUT~
clock => First_clock[0].CLK
clock => First_clock[1].CLK
clock => First_clock[2].CLK
clock => First_clock[3].CLK
clock => First_clock[4].CLK
clock => First_clock[5].CLK
clock => First_clock[6].CLK
clock => First_clock[7].CLK
clock => First_clock[8].CLK
clock => First_clock[9].CLK
clock => First_clock[10].CLK
clock => First_clock[11].CLK
clock => First_clock[12].CLK
clock => First_clock[13].CLK
clock => First_clock[14].CLK
clock => First_clock[15].CLK
clock => First_clock[16].CLK
clock => First_clock[17].CLK
clock => First_clock[18].CLK
clock => First_clock[19].CLK
clock => First_clock[20].CLK
clock => First_clock[21].CLK
clock => First_clock[22].CLK
clock => First_clock[23].CLK
clock => First_clock[24].CLK
clock => First_clock[25].CLK
clock => First_clock[26].CLK
clock => First_clock[27].CLK
clock => First_clock[28].CLK
clock => First_clock[29].CLK
clock => First_clock[30].CLK
clock => First_clock[31].CLK
clock => registers[0][0].CLK
clock => registers[0][1].CLK
clock => registers[0][2].CLK
clock => registers[0][3].CLK
clock => registers[0][4].CLK
clock => registers[0][5].CLK
clock => registers[0][6].CLK
clock => registers[0][7].CLK
clock => registers[0][8].CLK
clock => registers[0][9].CLK
clock => registers[0][10].CLK
clock => registers[0][11].CLK
clock => registers[0][12].CLK
clock => registers[0][13].CLK
clock => registers[0][14].CLK
clock => registers[0][15].CLK
clock => registers[0][16].CLK
clock => registers[0][17].CLK
clock => registers[0][18].CLK
clock => registers[0][19].CLK
clock => registers[0][20].CLK
clock => registers[0][21].CLK
clock => registers[0][22].CLK
clock => registers[0][23].CLK
clock => registers[0][24].CLK
clock => registers[0][25].CLK
clock => registers[0][26].CLK
clock => registers[0][27].CLK
clock => registers[0][28].CLK
clock => registers[0][29].CLK
clock => registers[0][30].CLK
clock => registers[0][31].CLK
clock => registers[1][0].CLK
clock => registers[1][1].CLK
clock => registers[1][2].CLK
clock => registers[1][3].CLK
clock => registers[1][4].CLK
clock => registers[1][5].CLK
clock => registers[1][6].CLK
clock => registers[1][7].CLK
clock => registers[1][8].CLK
clock => registers[1][9].CLK
clock => registers[1][10].CLK
clock => registers[1][11].CLK
clock => registers[1][12].CLK
clock => registers[1][13].CLK
clock => registers[1][14].CLK
clock => registers[1][15].CLK
clock => registers[1][16].CLK
clock => registers[1][17].CLK
clock => registers[1][18].CLK
clock => registers[1][19].CLK
clock => registers[1][20].CLK
clock => registers[1][21].CLK
clock => registers[1][22].CLK
clock => registers[1][23].CLK
clock => registers[1][24].CLK
clock => registers[1][25].CLK
clock => registers[1][26].CLK
clock => registers[1][27].CLK
clock => registers[1][28].CLK
clock => registers[1][29].CLK
clock => registers[1][30].CLK
clock => registers[1][31].CLK
clock => registers[2][0].CLK
clock => registers[2][1].CLK
clock => registers[2][2].CLK
clock => registers[2][3].CLK
clock => registers[2][4].CLK
clock => registers[2][5].CLK
clock => registers[2][6].CLK
clock => registers[2][7].CLK
clock => registers[2][8].CLK
clock => registers[2][9].CLK
clock => registers[2][10].CLK
clock => registers[2][11].CLK
clock => registers[2][12].CLK
clock => registers[2][13].CLK
clock => registers[2][14].CLK
clock => registers[2][15].CLK
clock => registers[2][16].CLK
clock => registers[2][17].CLK
clock => registers[2][18].CLK
clock => registers[2][19].CLK
clock => registers[2][20].CLK
clock => registers[2][21].CLK
clock => registers[2][22].CLK
clock => registers[2][23].CLK
clock => registers[2][24].CLK
clock => registers[2][25].CLK
clock => registers[2][26].CLK
clock => registers[2][27].CLK
clock => registers[2][28].CLK
clock => registers[2][29].CLK
clock => registers[2][30].CLK
clock => registers[2][31].CLK
clock => registers[3][0].CLK
clock => registers[3][1].CLK
clock => registers[3][2].CLK
clock => registers[3][3].CLK
clock => registers[3][4].CLK
clock => registers[3][5].CLK
clock => registers[3][6].CLK
clock => registers[3][7].CLK
clock => registers[3][8].CLK
clock => registers[3][9].CLK
clock => registers[3][10].CLK
clock => registers[3][11].CLK
clock => registers[3][12].CLK
clock => registers[3][13].CLK
clock => registers[3][14].CLK
clock => registers[3][15].CLK
clock => registers[3][16].CLK
clock => registers[3][17].CLK
clock => registers[3][18].CLK
clock => registers[3][19].CLK
clock => registers[3][20].CLK
clock => registers[3][21].CLK
clock => registers[3][22].CLK
clock => registers[3][23].CLK
clock => registers[3][24].CLK
clock => registers[3][25].CLK
clock => registers[3][26].CLK
clock => registers[3][27].CLK
clock => registers[3][28].CLK
clock => registers[3][29].CLK
clock => registers[3][30].CLK
clock => registers[3][31].CLK
clock => registers[4][0].CLK
clock => registers[4][1].CLK
clock => registers[4][2].CLK
clock => registers[4][3].CLK
clock => registers[4][4].CLK
clock => registers[4][5].CLK
clock => registers[4][6].CLK
clock => registers[4][7].CLK
clock => registers[4][8].CLK
clock => registers[4][9].CLK
clock => registers[4][10].CLK
clock => registers[4][11].CLK
clock => registers[4][12].CLK
clock => registers[4][13].CLK
clock => registers[4][14].CLK
clock => registers[4][15].CLK
clock => registers[4][16].CLK
clock => registers[4][17].CLK
clock => registers[4][18].CLK
clock => registers[4][19].CLK
clock => registers[4][20].CLK
clock => registers[4][21].CLK
clock => registers[4][22].CLK
clock => registers[4][23].CLK
clock => registers[4][24].CLK
clock => registers[4][25].CLK
clock => registers[4][26].CLK
clock => registers[4][27].CLK
clock => registers[4][28].CLK
clock => registers[4][29].CLK
clock => registers[4][30].CLK
clock => registers[4][31].CLK
clock => registers[5][0].CLK
clock => registers[5][1].CLK
clock => registers[5][2].CLK
clock => registers[5][3].CLK
clock => registers[5][4].CLK
clock => registers[5][5].CLK
clock => registers[5][6].CLK
clock => registers[5][7].CLK
clock => registers[5][8].CLK
clock => registers[5][9].CLK
clock => registers[5][10].CLK
clock => registers[5][11].CLK
clock => registers[5][12].CLK
clock => registers[5][13].CLK
clock => registers[5][14].CLK
clock => registers[5][15].CLK
clock => registers[5][16].CLK
clock => registers[5][17].CLK
clock => registers[5][18].CLK
clock => registers[5][19].CLK
clock => registers[5][20].CLK
clock => registers[5][21].CLK
clock => registers[5][22].CLK
clock => registers[5][23].CLK
clock => registers[5][24].CLK
clock => registers[5][25].CLK
clock => registers[5][26].CLK
clock => registers[5][27].CLK
clock => registers[5][28].CLK
clock => registers[5][29].CLK
clock => registers[5][30].CLK
clock => registers[5][31].CLK
clock => registers[6][0].CLK
clock => registers[6][1].CLK
clock => registers[6][2].CLK
clock => registers[6][3].CLK
clock => registers[6][4].CLK
clock => registers[6][5].CLK
clock => registers[6][6].CLK
clock => registers[6][7].CLK
clock => registers[6][8].CLK
clock => registers[6][9].CLK
clock => registers[6][10].CLK
clock => registers[6][11].CLK
clock => registers[6][12].CLK
clock => registers[6][13].CLK
clock => registers[6][14].CLK
clock => registers[6][15].CLK
clock => registers[6][16].CLK
clock => registers[6][17].CLK
clock => registers[6][18].CLK
clock => registers[6][19].CLK
clock => registers[6][20].CLK
clock => registers[6][21].CLK
clock => registers[6][22].CLK
clock => registers[6][23].CLK
clock => registers[6][24].CLK
clock => registers[6][25].CLK
clock => registers[6][26].CLK
clock => registers[6][27].CLK
clock => registers[6][28].CLK
clock => registers[6][29].CLK
clock => registers[6][30].CLK
clock => registers[6][31].CLK
clock => registers[7][0].CLK
clock => registers[7][1].CLK
clock => registers[7][2].CLK
clock => registers[7][3].CLK
clock => registers[7][4].CLK
clock => registers[7][5].CLK
clock => registers[7][6].CLK
clock => registers[7][7].CLK
clock => registers[7][8].CLK
clock => registers[7][9].CLK
clock => registers[7][10].CLK
clock => registers[7][11].CLK
clock => registers[7][12].CLK
clock => registers[7][13].CLK
clock => registers[7][14].CLK
clock => registers[7][15].CLK
clock => registers[7][16].CLK
clock => registers[7][17].CLK
clock => registers[7][18].CLK
clock => registers[7][19].CLK
clock => registers[7][20].CLK
clock => registers[7][21].CLK
clock => registers[7][22].CLK
clock => registers[7][23].CLK
clock => registers[7][24].CLK
clock => registers[7][25].CLK
clock => registers[7][26].CLK
clock => registers[7][27].CLK
clock => registers[7][28].CLK
clock => registers[7][29].CLK
clock => registers[7][30].CLK
clock => registers[7][31].CLK
clock => registers[8][0].CLK
clock => registers[8][1].CLK
clock => registers[8][2].CLK
clock => registers[8][3].CLK
clock => registers[8][4].CLK
clock => registers[8][5].CLK
clock => registers[8][6].CLK
clock => registers[8][7].CLK
clock => registers[8][8].CLK
clock => registers[8][9].CLK
clock => registers[8][10].CLK
clock => registers[8][11].CLK
clock => registers[8][12].CLK
clock => registers[8][13].CLK
clock => registers[8][14].CLK
clock => registers[8][15].CLK
clock => registers[8][16].CLK
clock => registers[8][17].CLK
clock => registers[8][18].CLK
clock => registers[8][19].CLK
clock => registers[8][20].CLK
clock => registers[8][21].CLK
clock => registers[8][22].CLK
clock => registers[8][23].CLK
clock => registers[8][24].CLK
clock => registers[8][25].CLK
clock => registers[8][26].CLK
clock => registers[8][27].CLK
clock => registers[8][28].CLK
clock => registers[8][29].CLK
clock => registers[8][30].CLK
clock => registers[8][31].CLK
clock => registers[9][0].CLK
clock => registers[9][1].CLK
clock => registers[9][2].CLK
clock => registers[9][3].CLK
clock => registers[9][4].CLK
clock => registers[9][5].CLK
clock => registers[9][6].CLK
clock => registers[9][7].CLK
clock => registers[9][8].CLK
clock => registers[9][9].CLK
clock => registers[9][10].CLK
clock => registers[9][11].CLK
clock => registers[9][12].CLK
clock => registers[9][13].CLK
clock => registers[9][14].CLK
clock => registers[9][15].CLK
clock => registers[9][16].CLK
clock => registers[9][17].CLK
clock => registers[9][18].CLK
clock => registers[9][19].CLK
clock => registers[9][20].CLK
clock => registers[9][21].CLK
clock => registers[9][22].CLK
clock => registers[9][23].CLK
clock => registers[9][24].CLK
clock => registers[9][25].CLK
clock => registers[9][26].CLK
clock => registers[9][27].CLK
clock => registers[9][28].CLK
clock => registers[9][29].CLK
clock => registers[9][30].CLK
clock => registers[9][31].CLK
clock => registers[10][0].CLK
clock => registers[10][1].CLK
clock => registers[10][2].CLK
clock => registers[10][3].CLK
clock => registers[10][4].CLK
clock => registers[10][5].CLK
clock => registers[10][6].CLK
clock => registers[10][7].CLK
clock => registers[10][8].CLK
clock => registers[10][9].CLK
clock => registers[10][10].CLK
clock => registers[10][11].CLK
clock => registers[10][12].CLK
clock => registers[10][13].CLK
clock => registers[10][14].CLK
clock => registers[10][15].CLK
clock => registers[10][16].CLK
clock => registers[10][17].CLK
clock => registers[10][18].CLK
clock => registers[10][19].CLK
clock => registers[10][20].CLK
clock => registers[10][21].CLK
clock => registers[10][22].CLK
clock => registers[10][23].CLK
clock => registers[10][24].CLK
clock => registers[10][25].CLK
clock => registers[10][26].CLK
clock => registers[10][27].CLK
clock => registers[10][28].CLK
clock => registers[10][29].CLK
clock => registers[10][30].CLK
clock => registers[10][31].CLK
clock => registers[11][0].CLK
clock => registers[11][1].CLK
clock => registers[11][2].CLK
clock => registers[11][3].CLK
clock => registers[11][4].CLK
clock => registers[11][5].CLK
clock => registers[11][6].CLK
clock => registers[11][7].CLK
clock => registers[11][8].CLK
clock => registers[11][9].CLK
clock => registers[11][10].CLK
clock => registers[11][11].CLK
clock => registers[11][12].CLK
clock => registers[11][13].CLK
clock => registers[11][14].CLK
clock => registers[11][15].CLK
clock => registers[11][16].CLK
clock => registers[11][17].CLK
clock => registers[11][18].CLK
clock => registers[11][19].CLK
clock => registers[11][20].CLK
clock => registers[11][21].CLK
clock => registers[11][22].CLK
clock => registers[11][23].CLK
clock => registers[11][24].CLK
clock => registers[11][25].CLK
clock => registers[11][26].CLK
clock => registers[11][27].CLK
clock => registers[11][28].CLK
clock => registers[11][29].CLK
clock => registers[11][30].CLK
clock => registers[11][31].CLK
clock => registers[12][0].CLK
clock => registers[12][1].CLK
clock => registers[12][2].CLK
clock => registers[12][3].CLK
clock => registers[12][4].CLK
clock => registers[12][5].CLK
clock => registers[12][6].CLK
clock => registers[12][7].CLK
clock => registers[12][8].CLK
clock => registers[12][9].CLK
clock => registers[12][10].CLK
clock => registers[12][11].CLK
clock => registers[12][12].CLK
clock => registers[12][13].CLK
clock => registers[12][14].CLK
clock => registers[12][15].CLK
clock => registers[12][16].CLK
clock => registers[12][17].CLK
clock => registers[12][18].CLK
clock => registers[12][19].CLK
clock => registers[12][20].CLK
clock => registers[12][21].CLK
clock => registers[12][22].CLK
clock => registers[12][23].CLK
clock => registers[12][24].CLK
clock => registers[12][25].CLK
clock => registers[12][26].CLK
clock => registers[12][27].CLK
clock => registers[12][28].CLK
clock => registers[12][29].CLK
clock => registers[12][30].CLK
clock => registers[12][31].CLK
clock => registers[13][0].CLK
clock => registers[13][1].CLK
clock => registers[13][2].CLK
clock => registers[13][3].CLK
clock => registers[13][4].CLK
clock => registers[13][5].CLK
clock => registers[13][6].CLK
clock => registers[13][7].CLK
clock => registers[13][8].CLK
clock => registers[13][9].CLK
clock => registers[13][10].CLK
clock => registers[13][11].CLK
clock => registers[13][12].CLK
clock => registers[13][13].CLK
clock => registers[13][14].CLK
clock => registers[13][15].CLK
clock => registers[13][16].CLK
clock => registers[13][17].CLK
clock => registers[13][18].CLK
clock => registers[13][19].CLK
clock => registers[13][20].CLK
clock => registers[13][21].CLK
clock => registers[13][22].CLK
clock => registers[13][23].CLK
clock => registers[13][24].CLK
clock => registers[13][25].CLK
clock => registers[13][26].CLK
clock => registers[13][27].CLK
clock => registers[13][28].CLK
clock => registers[13][29].CLK
clock => registers[13][30].CLK
clock => registers[13][31].CLK
clock => registers[14][0].CLK
clock => registers[14][1].CLK
clock => registers[14][2].CLK
clock => registers[14][3].CLK
clock => registers[14][4].CLK
clock => registers[14][5].CLK
clock => registers[14][6].CLK
clock => registers[14][7].CLK
clock => registers[14][8].CLK
clock => registers[14][9].CLK
clock => registers[14][10].CLK
clock => registers[14][11].CLK
clock => registers[14][12].CLK
clock => registers[14][13].CLK
clock => registers[14][14].CLK
clock => registers[14][15].CLK
clock => registers[14][16].CLK
clock => registers[14][17].CLK
clock => registers[14][18].CLK
clock => registers[14][19].CLK
clock => registers[14][20].CLK
clock => registers[14][21].CLK
clock => registers[14][22].CLK
clock => registers[14][23].CLK
clock => registers[14][24].CLK
clock => registers[14][25].CLK
clock => registers[14][26].CLK
clock => registers[14][27].CLK
clock => registers[14][28].CLK
clock => registers[14][29].CLK
clock => registers[14][30].CLK
clock => registers[14][31].CLK
clock => registers[15][0].CLK
clock => registers[15][1].CLK
clock => registers[15][2].CLK
clock => registers[15][3].CLK
clock => registers[15][4].CLK
clock => registers[15][5].CLK
clock => registers[15][6].CLK
clock => registers[15][7].CLK
clock => registers[15][8].CLK
clock => registers[15][9].CLK
clock => registers[15][10].CLK
clock => registers[15][11].CLK
clock => registers[15][12].CLK
clock => registers[15][13].CLK
clock => registers[15][14].CLK
clock => registers[15][15].CLK
clock => registers[15][16].CLK
clock => registers[15][17].CLK
clock => registers[15][18].CLK
clock => registers[15][19].CLK
clock => registers[15][20].CLK
clock => registers[15][21].CLK
clock => registers[15][22].CLK
clock => registers[15][23].CLK
clock => registers[15][24].CLK
clock => registers[15][25].CLK
clock => registers[15][26].CLK
clock => registers[15][27].CLK
clock => registers[15][28].CLK
clock => registers[15][29].CLK
clock => registers[15][30].CLK
clock => registers[15][31].CLK
clock => registers[16][0].CLK
clock => registers[16][1].CLK
clock => registers[16][2].CLK
clock => registers[16][3].CLK
clock => registers[16][4].CLK
clock => registers[16][5].CLK
clock => registers[16][6].CLK
clock => registers[16][7].CLK
clock => registers[16][8].CLK
clock => registers[16][9].CLK
clock => registers[16][10].CLK
clock => registers[16][11].CLK
clock => registers[16][12].CLK
clock => registers[16][13].CLK
clock => registers[16][14].CLK
clock => registers[16][15].CLK
clock => registers[16][16].CLK
clock => registers[16][17].CLK
clock => registers[16][18].CLK
clock => registers[16][19].CLK
clock => registers[16][20].CLK
clock => registers[16][21].CLK
clock => registers[16][22].CLK
clock => registers[16][23].CLK
clock => registers[16][24].CLK
clock => registers[16][25].CLK
clock => registers[16][26].CLK
clock => registers[16][27].CLK
clock => registers[16][28].CLK
clock => registers[16][29].CLK
clock => registers[16][30].CLK
clock => registers[16][31].CLK
clock => registers[17][0].CLK
clock => registers[17][1].CLK
clock => registers[17][2].CLK
clock => registers[17][3].CLK
clock => registers[17][4].CLK
clock => registers[17][5].CLK
clock => registers[17][6].CLK
clock => registers[17][7].CLK
clock => registers[17][8].CLK
clock => registers[17][9].CLK
clock => registers[17][10].CLK
clock => registers[17][11].CLK
clock => registers[17][12].CLK
clock => registers[17][13].CLK
clock => registers[17][14].CLK
clock => registers[17][15].CLK
clock => registers[17][16].CLK
clock => registers[17][17].CLK
clock => registers[17][18].CLK
clock => registers[17][19].CLK
clock => registers[17][20].CLK
clock => registers[17][21].CLK
clock => registers[17][22].CLK
clock => registers[17][23].CLK
clock => registers[17][24].CLK
clock => registers[17][25].CLK
clock => registers[17][26].CLK
clock => registers[17][27].CLK
clock => registers[17][28].CLK
clock => registers[17][29].CLK
clock => registers[17][30].CLK
clock => registers[17][31].CLK
clock => registers[18][0].CLK
clock => registers[18][1].CLK
clock => registers[18][2].CLK
clock => registers[18][3].CLK
clock => registers[18][4].CLK
clock => registers[18][5].CLK
clock => registers[18][6].CLK
clock => registers[18][7].CLK
clock => registers[18][8].CLK
clock => registers[18][9].CLK
clock => registers[18][10].CLK
clock => registers[18][11].CLK
clock => registers[18][12].CLK
clock => registers[18][13].CLK
clock => registers[18][14].CLK
clock => registers[18][15].CLK
clock => registers[18][16].CLK
clock => registers[18][17].CLK
clock => registers[18][18].CLK
clock => registers[18][19].CLK
clock => registers[18][20].CLK
clock => registers[18][21].CLK
clock => registers[18][22].CLK
clock => registers[18][23].CLK
clock => registers[18][24].CLK
clock => registers[18][25].CLK
clock => registers[18][26].CLK
clock => registers[18][27].CLK
clock => registers[18][28].CLK
clock => registers[18][29].CLK
clock => registers[18][30].CLK
clock => registers[18][31].CLK
clock => registers[19][0].CLK
clock => registers[19][1].CLK
clock => registers[19][2].CLK
clock => registers[19][3].CLK
clock => registers[19][4].CLK
clock => registers[19][5].CLK
clock => registers[19][6].CLK
clock => registers[19][7].CLK
clock => registers[19][8].CLK
clock => registers[19][9].CLK
clock => registers[19][10].CLK
clock => registers[19][11].CLK
clock => registers[19][12].CLK
clock => registers[19][13].CLK
clock => registers[19][14].CLK
clock => registers[19][15].CLK
clock => registers[19][16].CLK
clock => registers[19][17].CLK
clock => registers[19][18].CLK
clock => registers[19][19].CLK
clock => registers[19][20].CLK
clock => registers[19][21].CLK
clock => registers[19][22].CLK
clock => registers[19][23].CLK
clock => registers[19][24].CLK
clock => registers[19][25].CLK
clock => registers[19][26].CLK
clock => registers[19][27].CLK
clock => registers[19][28].CLK
clock => registers[19][29].CLK
clock => registers[19][30].CLK
clock => registers[19][31].CLK
clock => registers[20][0].CLK
clock => registers[20][1].CLK
clock => registers[20][2].CLK
clock => registers[20][3].CLK
clock => registers[20][4].CLK
clock => registers[20][5].CLK
clock => registers[20][6].CLK
clock => registers[20][7].CLK
clock => registers[20][8].CLK
clock => registers[20][9].CLK
clock => registers[20][10].CLK
clock => registers[20][11].CLK
clock => registers[20][12].CLK
clock => registers[20][13].CLK
clock => registers[20][14].CLK
clock => registers[20][15].CLK
clock => registers[20][16].CLK
clock => registers[20][17].CLK
clock => registers[20][18].CLK
clock => registers[20][19].CLK
clock => registers[20][20].CLK
clock => registers[20][21].CLK
clock => registers[20][22].CLK
clock => registers[20][23].CLK
clock => registers[20][24].CLK
clock => registers[20][25].CLK
clock => registers[20][26].CLK
clock => registers[20][27].CLK
clock => registers[20][28].CLK
clock => registers[20][29].CLK
clock => registers[20][30].CLK
clock => registers[20][31].CLK
clock => registers[21][0].CLK
clock => registers[21][1].CLK
clock => registers[21][2].CLK
clock => registers[21][3].CLK
clock => registers[21][4].CLK
clock => registers[21][5].CLK
clock => registers[21][6].CLK
clock => registers[21][7].CLK
clock => registers[21][8].CLK
clock => registers[21][9].CLK
clock => registers[21][10].CLK
clock => registers[21][11].CLK
clock => registers[21][12].CLK
clock => registers[21][13].CLK
clock => registers[21][14].CLK
clock => registers[21][15].CLK
clock => registers[21][16].CLK
clock => registers[21][17].CLK
clock => registers[21][18].CLK
clock => registers[21][19].CLK
clock => registers[21][20].CLK
clock => registers[21][21].CLK
clock => registers[21][22].CLK
clock => registers[21][23].CLK
clock => registers[21][24].CLK
clock => registers[21][25].CLK
clock => registers[21][26].CLK
clock => registers[21][27].CLK
clock => registers[21][28].CLK
clock => registers[21][29].CLK
clock => registers[21][30].CLK
clock => registers[21][31].CLK
clock => registers[22][0].CLK
clock => registers[22][1].CLK
clock => registers[22][2].CLK
clock => registers[22][3].CLK
clock => registers[22][4].CLK
clock => registers[22][5].CLK
clock => registers[22][6].CLK
clock => registers[22][7].CLK
clock => registers[22][8].CLK
clock => registers[22][9].CLK
clock => registers[22][10].CLK
clock => registers[22][11].CLK
clock => registers[22][12].CLK
clock => registers[22][13].CLK
clock => registers[22][14].CLK
clock => registers[22][15].CLK
clock => registers[22][16].CLK
clock => registers[22][17].CLK
clock => registers[22][18].CLK
clock => registers[22][19].CLK
clock => registers[22][20].CLK
clock => registers[22][21].CLK
clock => registers[22][22].CLK
clock => registers[22][23].CLK
clock => registers[22][24].CLK
clock => registers[22][25].CLK
clock => registers[22][26].CLK
clock => registers[22][27].CLK
clock => registers[22][28].CLK
clock => registers[22][29].CLK
clock => registers[22][30].CLK
clock => registers[22][31].CLK
clock => registers[23][0].CLK
clock => registers[23][1].CLK
clock => registers[23][2].CLK
clock => registers[23][3].CLK
clock => registers[23][4].CLK
clock => registers[23][5].CLK
clock => registers[23][6].CLK
clock => registers[23][7].CLK
clock => registers[23][8].CLK
clock => registers[23][9].CLK
clock => registers[23][10].CLK
clock => registers[23][11].CLK
clock => registers[23][12].CLK
clock => registers[23][13].CLK
clock => registers[23][14].CLK
clock => registers[23][15].CLK
clock => registers[23][16].CLK
clock => registers[23][17].CLK
clock => registers[23][18].CLK
clock => registers[23][19].CLK
clock => registers[23][20].CLK
clock => registers[23][21].CLK
clock => registers[23][22].CLK
clock => registers[23][23].CLK
clock => registers[23][24].CLK
clock => registers[23][25].CLK
clock => registers[23][26].CLK
clock => registers[23][27].CLK
clock => registers[23][28].CLK
clock => registers[23][29].CLK
clock => registers[23][30].CLK
clock => registers[23][31].CLK
clock => registers[24][0].CLK
clock => registers[24][1].CLK
clock => registers[24][2].CLK
clock => registers[24][3].CLK
clock => registers[24][4].CLK
clock => registers[24][5].CLK
clock => registers[24][6].CLK
clock => registers[24][7].CLK
clock => registers[24][8].CLK
clock => registers[24][9].CLK
clock => registers[24][10].CLK
clock => registers[24][11].CLK
clock => registers[24][12].CLK
clock => registers[24][13].CLK
clock => registers[24][14].CLK
clock => registers[24][15].CLK
clock => registers[24][16].CLK
clock => registers[24][17].CLK
clock => registers[24][18].CLK
clock => registers[24][19].CLK
clock => registers[24][20].CLK
clock => registers[24][21].CLK
clock => registers[24][22].CLK
clock => registers[24][23].CLK
clock => registers[24][24].CLK
clock => registers[24][25].CLK
clock => registers[24][26].CLK
clock => registers[24][27].CLK
clock => registers[24][28].CLK
clock => registers[24][29].CLK
clock => registers[24][30].CLK
clock => registers[24][31].CLK
clock => registers[25][0].CLK
clock => registers[25][1].CLK
clock => registers[25][2].CLK
clock => registers[25][3].CLK
clock => registers[25][4].CLK
clock => registers[25][5].CLK
clock => registers[25][6].CLK
clock => registers[25][7].CLK
clock => registers[25][8].CLK
clock => registers[25][9].CLK
clock => registers[25][10].CLK
clock => registers[25][11].CLK
clock => registers[25][12].CLK
clock => registers[25][13].CLK
clock => registers[25][14].CLK
clock => registers[25][15].CLK
clock => registers[25][16].CLK
clock => registers[25][17].CLK
clock => registers[25][18].CLK
clock => registers[25][19].CLK
clock => registers[25][20].CLK
clock => registers[25][21].CLK
clock => registers[25][22].CLK
clock => registers[25][23].CLK
clock => registers[25][24].CLK
clock => registers[25][25].CLK
clock => registers[25][26].CLK
clock => registers[25][27].CLK
clock => registers[25][28].CLK
clock => registers[25][29].CLK
clock => registers[25][30].CLK
clock => registers[25][31].CLK
clock => registers[26][0].CLK
clock => registers[26][1].CLK
clock => registers[26][2].CLK
clock => registers[26][3].CLK
clock => registers[26][4].CLK
clock => registers[26][5].CLK
clock => registers[26][6].CLK
clock => registers[26][7].CLK
clock => registers[26][8].CLK
clock => registers[26][9].CLK
clock => registers[26][10].CLK
clock => registers[26][11].CLK
clock => registers[26][12].CLK
clock => registers[26][13].CLK
clock => registers[26][14].CLK
clock => registers[26][15].CLK
clock => registers[26][16].CLK
clock => registers[26][17].CLK
clock => registers[26][18].CLK
clock => registers[26][19].CLK
clock => registers[26][20].CLK
clock => registers[26][21].CLK
clock => registers[26][22].CLK
clock => registers[26][23].CLK
clock => registers[26][24].CLK
clock => registers[26][25].CLK
clock => registers[26][26].CLK
clock => registers[26][27].CLK
clock => registers[26][28].CLK
clock => registers[26][29].CLK
clock => registers[26][30].CLK
clock => registers[26][31].CLK
clock => registers[27][0].CLK
clock => registers[27][1].CLK
clock => registers[27][2].CLK
clock => registers[27][3].CLK
clock => registers[27][4].CLK
clock => registers[27][5].CLK
clock => registers[27][6].CLK
clock => registers[27][7].CLK
clock => registers[27][8].CLK
clock => registers[27][9].CLK
clock => registers[27][10].CLK
clock => registers[27][11].CLK
clock => registers[27][12].CLK
clock => registers[27][13].CLK
clock => registers[27][14].CLK
clock => registers[27][15].CLK
clock => registers[27][16].CLK
clock => registers[27][17].CLK
clock => registers[27][18].CLK
clock => registers[27][19].CLK
clock => registers[27][20].CLK
clock => registers[27][21].CLK
clock => registers[27][22].CLK
clock => registers[27][23].CLK
clock => registers[27][24].CLK
clock => registers[27][25].CLK
clock => registers[27][26].CLK
clock => registers[27][27].CLK
clock => registers[27][28].CLK
clock => registers[27][29].CLK
clock => registers[27][30].CLK
clock => registers[27][31].CLK
clock => registers[28][0].CLK
clock => registers[28][1].CLK
clock => registers[28][2].CLK
clock => registers[28][3].CLK
clock => registers[28][4].CLK
clock => registers[28][5].CLK
clock => registers[28][6].CLK
clock => registers[28][7].CLK
clock => registers[28][8].CLK
clock => registers[28][9].CLK
clock => registers[28][10].CLK
clock => registers[28][11].CLK
clock => registers[28][12].CLK
clock => registers[28][13].CLK
clock => registers[28][14].CLK
clock => registers[28][15].CLK
clock => registers[28][16].CLK
clock => registers[28][17].CLK
clock => registers[28][18].CLK
clock => registers[28][19].CLK
clock => registers[28][20].CLK
clock => registers[28][21].CLK
clock => registers[28][22].CLK
clock => registers[28][23].CLK
clock => registers[28][24].CLK
clock => registers[28][25].CLK
clock => registers[28][26].CLK
clock => registers[28][27].CLK
clock => registers[28][28].CLK
clock => registers[28][29].CLK
clock => registers[28][30].CLK
clock => registers[28][31].CLK
clock => registers[29][0].CLK
clock => registers[29][1].CLK
clock => registers[29][2].CLK
clock => registers[29][3].CLK
clock => registers[29][4].CLK
clock => registers[29][5].CLK
clock => registers[29][6].CLK
clock => registers[29][7].CLK
clock => registers[29][8].CLK
clock => registers[29][9].CLK
clock => registers[29][10].CLK
clock => registers[29][11].CLK
clock => registers[29][12].CLK
clock => registers[29][13].CLK
clock => registers[29][14].CLK
clock => registers[29][15].CLK
clock => registers[29][16].CLK
clock => registers[29][17].CLK
clock => registers[29][18].CLK
clock => registers[29][19].CLK
clock => registers[29][20].CLK
clock => registers[29][21].CLK
clock => registers[29][22].CLK
clock => registers[29][23].CLK
clock => registers[29][24].CLK
clock => registers[29][25].CLK
clock => registers[29][26].CLK
clock => registers[29][27].CLK
clock => registers[29][28].CLK
clock => registers[29][29].CLK
clock => registers[29][30].CLK
clock => registers[29][31].CLK
clock => registers[30][0].CLK
clock => registers[30][1].CLK
clock => registers[30][2].CLK
clock => registers[30][3].CLK
clock => registers[30][4].CLK
clock => registers[30][5].CLK
clock => registers[30][6].CLK
clock => registers[30][7].CLK
clock => registers[30][8].CLK
clock => registers[30][9].CLK
clock => registers[30][10].CLK
clock => registers[30][11].CLK
clock => registers[30][12].CLK
clock => registers[30][13].CLK
clock => registers[30][14].CLK
clock => registers[30][15].CLK
clock => registers[30][16].CLK
clock => registers[30][17].CLK
clock => registers[30][18].CLK
clock => registers[30][19].CLK
clock => registers[30][20].CLK
clock => registers[30][21].CLK
clock => registers[30][22].CLK
clock => registers[30][23].CLK
clock => registers[30][24].CLK
clock => registers[30][25].CLK
clock => registers[30][26].CLK
clock => registers[30][27].CLK
clock => registers[30][28].CLK
clock => registers[30][29].CLK
clock => registers[30][30].CLK
clock => registers[30][31].CLK
clock => registers[31][0].CLK
clock => registers[31][1].CLK
clock => registers[31][2].CLK
clock => registers[31][3].CLK
clock => registers[31][4].CLK
clock => registers[31][5].CLK
clock => registers[31][6].CLK
clock => registers[31][7].CLK
clock => registers[31][8].CLK
clock => registers[31][9].CLK
clock => registers[31][10].CLK
clock => registers[31][11].CLK
clock => registers[31][12].CLK
clock => registers[31][13].CLK
clock => registers[31][14].CLK
clock => registers[31][15].CLK
clock => registers[31][16].CLK
clock => registers[31][17].CLK
clock => registers[31][18].CLK
clock => registers[31][19].CLK
clock => registers[31][20].CLK
clock => registers[31][21].CLK
clock => registers[31][22].CLK
clock => registers[31][23].CLK
clock => registers[31][24].CLK
clock => registers[31][25].CLK
clock => registers[31][26].CLK
clock => registers[31][27].CLK
clock => registers[31][28].CLK
clock => registers[31][29].CLK
clock => registers[31][30].CLK
clock => registers[31][31].CLK
WriteEnable => always0.IN1
ReadDataRD[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRD[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRS[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
ReadDataRT[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|UnidadedeProcessamento|MuxALUSRC:Chamada13
Dado2[0] => reg_auxiliar.DATAA
Dado2[1] => reg_auxiliar.DATAA
Dado2[2] => reg_auxiliar.DATAA
Dado2[3] => reg_auxiliar.DATAA
Dado2[4] => reg_auxiliar.DATAA
Dado2[5] => reg_auxiliar.DATAA
Dado2[6] => reg_auxiliar.DATAA
Dado2[7] => reg_auxiliar.DATAA
Dado2[8] => reg_auxiliar.DATAA
Dado2[9] => reg_auxiliar.DATAA
Dado2[10] => reg_auxiliar.DATAA
Dado2[11] => reg_auxiliar.DATAA
Dado2[12] => reg_auxiliar.DATAA
Dado2[13] => reg_auxiliar.DATAA
Dado2[14] => reg_auxiliar.DATAA
Dado2[15] => reg_auxiliar.DATAA
Dado2[16] => reg_auxiliar.DATAA
Dado2[17] => reg_auxiliar.DATAA
Dado2[18] => reg_auxiliar.DATAA
Dado2[19] => reg_auxiliar.DATAA
Dado2[20] => reg_auxiliar.DATAA
Dado2[21] => reg_auxiliar.DATAA
Dado2[22] => reg_auxiliar.DATAA
Dado2[23] => reg_auxiliar.DATAA
Dado2[24] => reg_auxiliar.DATAA
Dado2[25] => reg_auxiliar.DATAA
Dado2[26] => reg_auxiliar.DATAA
Dado2[27] => reg_auxiliar.DATAA
Dado2[28] => reg_auxiliar.DATAA
Dado2[29] => reg_auxiliar.DATAA
Dado2[30] => reg_auxiliar.DATAA
Dado2[31] => reg_auxiliar.DATAA
Imediato[0] => reg_auxiliar.DATAB
Imediato[1] => reg_auxiliar.DATAB
Imediato[2] => reg_auxiliar.DATAB
Imediato[3] => reg_auxiliar.DATAB
Imediato[4] => reg_auxiliar.DATAB
Imediato[5] => reg_auxiliar.DATAB
Imediato[6] => reg_auxiliar.DATAB
Imediato[7] => reg_auxiliar.DATAB
Imediato[8] => reg_auxiliar.DATAB
Imediato[9] => reg_auxiliar.DATAB
Imediato[10] => reg_auxiliar.DATAB
Imediato[11] => reg_auxiliar.DATAB
Imediato[12] => reg_auxiliar.DATAB
Imediato[13] => reg_auxiliar.DATAB
Imediato[14] => reg_auxiliar.DATAB
Imediato[15] => reg_auxiliar.DATAB
interruptores[0] => reg_auxiliar.DATAB
interruptores[1] => reg_auxiliar.DATAB
interruptores[2] => reg_auxiliar.DATAB
interruptores[3] => reg_auxiliar.DATAB
interruptores[4] => reg_auxiliar.DATAB
interruptores[5] => reg_auxiliar.DATAB
interruptores[6] => reg_auxiliar.DATAB
interruptores[7] => reg_auxiliar.DATAB
interruptores[8] => reg_auxiliar.DATAB
interruptores[9] => reg_auxiliar.DATAB
interruptores[10] => reg_auxiliar.DATAB
interruptores[11] => reg_auxiliar.DATAB
interruptores[12] => reg_auxiliar.DATAB
interruptores[13] => reg_auxiliar.DATAB
interruptores[14] => reg_auxiliar.DATAB
interruptores[15] => reg_auxiliar.DATAB
controle => always0.IN0
controle => always0.IN0
in => always0.IN1
in => always0.IN1
Saida_AluSrc[0] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[1] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[2] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[3] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[4] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[5] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[6] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[7] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[8] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[9] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[10] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[11] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[12] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[13] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[14] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[15] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[16] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[17] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[18] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[19] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[20] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[21] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[22] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[23] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[24] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[25] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[26] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[27] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[28] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[29] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[30] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_AluSrc[31] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE


|UnidadedeProcessamento|ULA:Chamada1
operand1[0] => result.IN0
operand1[0] => Add0.IN32
operand1[0] => Add1.IN64
operand1[0] => LessThan0.IN32
operand1[0] => LessThan1.IN32
operand1[0] => LessThan2.IN32
operand1[0] => LessThan3.IN32
operand1[0] => Mult0.IN31
operand1[0] => Div0.IN31
operand1[0] => result.IN0
operand1[0] => ShiftRight0.IN32
operand1[0] => ShiftLeft0.IN32
operand1[1] => result.IN0
operand1[1] => Add0.IN31
operand1[1] => Add1.IN63
operand1[1] => LessThan0.IN31
operand1[1] => LessThan1.IN31
operand1[1] => LessThan2.IN31
operand1[1] => LessThan3.IN31
operand1[1] => Mult0.IN30
operand1[1] => Div0.IN30
operand1[1] => result.IN0
operand1[1] => ShiftRight0.IN31
operand1[1] => ShiftLeft0.IN31
operand1[2] => result.IN0
operand1[2] => Add0.IN30
operand1[2] => Add1.IN62
operand1[2] => LessThan0.IN30
operand1[2] => LessThan1.IN30
operand1[2] => LessThan2.IN30
operand1[2] => LessThan3.IN30
operand1[2] => Mult0.IN29
operand1[2] => Div0.IN29
operand1[2] => result.IN0
operand1[2] => ShiftRight0.IN30
operand1[2] => ShiftLeft0.IN30
operand1[3] => result.IN0
operand1[3] => Add0.IN29
operand1[3] => Add1.IN61
operand1[3] => LessThan0.IN29
operand1[3] => LessThan1.IN29
operand1[3] => LessThan2.IN29
operand1[3] => LessThan3.IN29
operand1[3] => Mult0.IN28
operand1[3] => Div0.IN28
operand1[3] => result.IN0
operand1[3] => ShiftRight0.IN29
operand1[3] => ShiftLeft0.IN29
operand1[4] => result.IN0
operand1[4] => Add0.IN28
operand1[4] => Add1.IN60
operand1[4] => LessThan0.IN28
operand1[4] => LessThan1.IN28
operand1[4] => LessThan2.IN28
operand1[4] => LessThan3.IN28
operand1[4] => Mult0.IN27
operand1[4] => Div0.IN27
operand1[4] => result.IN0
operand1[4] => ShiftRight0.IN28
operand1[4] => ShiftLeft0.IN28
operand1[5] => result.IN0
operand1[5] => Add0.IN27
operand1[5] => Add1.IN59
operand1[5] => LessThan0.IN27
operand1[5] => LessThan1.IN27
operand1[5] => LessThan2.IN27
operand1[5] => LessThan3.IN27
operand1[5] => Mult0.IN26
operand1[5] => Div0.IN26
operand1[5] => result.IN0
operand1[5] => ShiftRight0.IN27
operand1[5] => ShiftLeft0.IN27
operand1[6] => result.IN0
operand1[6] => Add0.IN26
operand1[6] => Add1.IN58
operand1[6] => LessThan0.IN26
operand1[6] => LessThan1.IN26
operand1[6] => LessThan2.IN26
operand1[6] => LessThan3.IN26
operand1[6] => Mult0.IN25
operand1[6] => Div0.IN25
operand1[6] => result.IN0
operand1[6] => ShiftRight0.IN26
operand1[6] => ShiftLeft0.IN26
operand1[7] => result.IN0
operand1[7] => Add0.IN25
operand1[7] => Add1.IN57
operand1[7] => LessThan0.IN25
operand1[7] => LessThan1.IN25
operand1[7] => LessThan2.IN25
operand1[7] => LessThan3.IN25
operand1[7] => Mult0.IN24
operand1[7] => Div0.IN24
operand1[7] => result.IN0
operand1[7] => ShiftRight0.IN25
operand1[7] => ShiftLeft0.IN25
operand1[8] => result.IN0
operand1[8] => Add0.IN24
operand1[8] => Add1.IN56
operand1[8] => LessThan0.IN24
operand1[8] => LessThan1.IN24
operand1[8] => LessThan2.IN24
operand1[8] => LessThan3.IN24
operand1[8] => Mult0.IN23
operand1[8] => Div0.IN23
operand1[8] => result.IN0
operand1[8] => ShiftRight0.IN24
operand1[8] => ShiftLeft0.IN24
operand1[9] => result.IN0
operand1[9] => Add0.IN23
operand1[9] => Add1.IN55
operand1[9] => LessThan0.IN23
operand1[9] => LessThan1.IN23
operand1[9] => LessThan2.IN23
operand1[9] => LessThan3.IN23
operand1[9] => Mult0.IN22
operand1[9] => Div0.IN22
operand1[9] => result.IN0
operand1[9] => ShiftRight0.IN23
operand1[9] => ShiftLeft0.IN23
operand1[10] => result.IN0
operand1[10] => Add0.IN22
operand1[10] => Add1.IN54
operand1[10] => LessThan0.IN22
operand1[10] => LessThan1.IN22
operand1[10] => LessThan2.IN22
operand1[10] => LessThan3.IN22
operand1[10] => Mult0.IN21
operand1[10] => Div0.IN21
operand1[10] => result.IN0
operand1[10] => ShiftRight0.IN22
operand1[10] => ShiftLeft0.IN22
operand1[11] => result.IN0
operand1[11] => Add0.IN21
operand1[11] => Add1.IN53
operand1[11] => LessThan0.IN21
operand1[11] => LessThan1.IN21
operand1[11] => LessThan2.IN21
operand1[11] => LessThan3.IN21
operand1[11] => Mult0.IN20
operand1[11] => Div0.IN20
operand1[11] => result.IN0
operand1[11] => ShiftRight0.IN21
operand1[11] => ShiftLeft0.IN21
operand1[12] => result.IN0
operand1[12] => Add0.IN20
operand1[12] => Add1.IN52
operand1[12] => LessThan0.IN20
operand1[12] => LessThan1.IN20
operand1[12] => LessThan2.IN20
operand1[12] => LessThan3.IN20
operand1[12] => Mult0.IN19
operand1[12] => Div0.IN19
operand1[12] => result.IN0
operand1[12] => ShiftRight0.IN20
operand1[12] => ShiftLeft0.IN20
operand1[13] => result.IN0
operand1[13] => Add0.IN19
operand1[13] => Add1.IN51
operand1[13] => LessThan0.IN19
operand1[13] => LessThan1.IN19
operand1[13] => LessThan2.IN19
operand1[13] => LessThan3.IN19
operand1[13] => Mult0.IN18
operand1[13] => Div0.IN18
operand1[13] => result.IN0
operand1[13] => ShiftRight0.IN19
operand1[13] => ShiftLeft0.IN19
operand1[14] => result.IN0
operand1[14] => Add0.IN18
operand1[14] => Add1.IN50
operand1[14] => LessThan0.IN18
operand1[14] => LessThan1.IN18
operand1[14] => LessThan2.IN18
operand1[14] => LessThan3.IN18
operand1[14] => Mult0.IN17
operand1[14] => Div0.IN17
operand1[14] => result.IN0
operand1[14] => ShiftRight0.IN18
operand1[14] => ShiftLeft0.IN18
operand1[15] => result.IN0
operand1[15] => Add0.IN17
operand1[15] => Add1.IN49
operand1[15] => LessThan0.IN17
operand1[15] => LessThan1.IN17
operand1[15] => LessThan2.IN17
operand1[15] => LessThan3.IN17
operand1[15] => Mult0.IN16
operand1[15] => Div0.IN16
operand1[15] => result.IN0
operand1[15] => ShiftRight0.IN17
operand1[15] => ShiftLeft0.IN17
operand1[16] => result.IN0
operand1[16] => Add0.IN16
operand1[16] => Add1.IN48
operand1[16] => LessThan0.IN16
operand1[16] => LessThan1.IN16
operand1[16] => LessThan2.IN16
operand1[16] => LessThan3.IN16
operand1[16] => Mult0.IN15
operand1[16] => Div0.IN15
operand1[16] => result.IN0
operand1[16] => ShiftRight0.IN16
operand1[16] => ShiftLeft0.IN16
operand1[17] => result.IN0
operand1[17] => Add0.IN15
operand1[17] => Add1.IN47
operand1[17] => LessThan0.IN15
operand1[17] => LessThan1.IN15
operand1[17] => LessThan2.IN15
operand1[17] => LessThan3.IN15
operand1[17] => Mult0.IN14
operand1[17] => Div0.IN14
operand1[17] => result.IN0
operand1[17] => ShiftRight0.IN15
operand1[17] => ShiftLeft0.IN15
operand1[18] => result.IN0
operand1[18] => Add0.IN14
operand1[18] => Add1.IN46
operand1[18] => LessThan0.IN14
operand1[18] => LessThan1.IN14
operand1[18] => LessThan2.IN14
operand1[18] => LessThan3.IN14
operand1[18] => Mult0.IN13
operand1[18] => Div0.IN13
operand1[18] => result.IN0
operand1[18] => ShiftRight0.IN14
operand1[18] => ShiftLeft0.IN14
operand1[19] => result.IN0
operand1[19] => Add0.IN13
operand1[19] => Add1.IN45
operand1[19] => LessThan0.IN13
operand1[19] => LessThan1.IN13
operand1[19] => LessThan2.IN13
operand1[19] => LessThan3.IN13
operand1[19] => Mult0.IN12
operand1[19] => Div0.IN12
operand1[19] => result.IN0
operand1[19] => ShiftRight0.IN13
operand1[19] => ShiftLeft0.IN13
operand1[20] => result.IN0
operand1[20] => Add0.IN12
operand1[20] => Add1.IN44
operand1[20] => LessThan0.IN12
operand1[20] => LessThan1.IN12
operand1[20] => LessThan2.IN12
operand1[20] => LessThan3.IN12
operand1[20] => Mult0.IN11
operand1[20] => Div0.IN11
operand1[20] => result.IN0
operand1[20] => ShiftRight0.IN12
operand1[20] => ShiftLeft0.IN12
operand1[21] => result.IN0
operand1[21] => Add0.IN11
operand1[21] => Add1.IN43
operand1[21] => LessThan0.IN11
operand1[21] => LessThan1.IN11
operand1[21] => LessThan2.IN11
operand1[21] => LessThan3.IN11
operand1[21] => Mult0.IN10
operand1[21] => Div0.IN10
operand1[21] => result.IN0
operand1[21] => ShiftRight0.IN11
operand1[21] => ShiftLeft0.IN11
operand1[22] => result.IN0
operand1[22] => Add0.IN10
operand1[22] => Add1.IN42
operand1[22] => LessThan0.IN10
operand1[22] => LessThan1.IN10
operand1[22] => LessThan2.IN10
operand1[22] => LessThan3.IN10
operand1[22] => Mult0.IN9
operand1[22] => Div0.IN9
operand1[22] => result.IN0
operand1[22] => ShiftRight0.IN10
operand1[22] => ShiftLeft0.IN10
operand1[23] => result.IN0
operand1[23] => Add0.IN9
operand1[23] => Add1.IN41
operand1[23] => LessThan0.IN9
operand1[23] => LessThan1.IN9
operand1[23] => LessThan2.IN9
operand1[23] => LessThan3.IN9
operand1[23] => Mult0.IN8
operand1[23] => Div0.IN8
operand1[23] => result.IN0
operand1[23] => ShiftRight0.IN9
operand1[23] => ShiftLeft0.IN9
operand1[24] => result.IN0
operand1[24] => Add0.IN8
operand1[24] => Add1.IN40
operand1[24] => LessThan0.IN8
operand1[24] => LessThan1.IN8
operand1[24] => LessThan2.IN8
operand1[24] => LessThan3.IN8
operand1[24] => Mult0.IN7
operand1[24] => Div0.IN7
operand1[24] => result.IN0
operand1[24] => ShiftRight0.IN8
operand1[24] => ShiftLeft0.IN8
operand1[25] => result.IN0
operand1[25] => Add0.IN7
operand1[25] => Add1.IN39
operand1[25] => LessThan0.IN7
operand1[25] => LessThan1.IN7
operand1[25] => LessThan2.IN7
operand1[25] => LessThan3.IN7
operand1[25] => Mult0.IN6
operand1[25] => Div0.IN6
operand1[25] => result.IN0
operand1[25] => ShiftRight0.IN7
operand1[25] => ShiftLeft0.IN7
operand1[26] => result.IN0
operand1[26] => Add0.IN6
operand1[26] => Add1.IN38
operand1[26] => LessThan0.IN6
operand1[26] => LessThan1.IN6
operand1[26] => LessThan2.IN6
operand1[26] => LessThan3.IN6
operand1[26] => Mult0.IN5
operand1[26] => Div0.IN5
operand1[26] => result.IN0
operand1[26] => ShiftRight0.IN6
operand1[26] => ShiftLeft0.IN6
operand1[27] => result.IN0
operand1[27] => Add0.IN5
operand1[27] => Add1.IN37
operand1[27] => LessThan0.IN5
operand1[27] => LessThan1.IN5
operand1[27] => LessThan2.IN5
operand1[27] => LessThan3.IN5
operand1[27] => Mult0.IN4
operand1[27] => Div0.IN4
operand1[27] => result.IN0
operand1[27] => ShiftRight0.IN5
operand1[27] => ShiftLeft0.IN5
operand1[28] => result.IN0
operand1[28] => Add0.IN4
operand1[28] => Add1.IN36
operand1[28] => LessThan0.IN4
operand1[28] => LessThan1.IN4
operand1[28] => LessThan2.IN4
operand1[28] => LessThan3.IN4
operand1[28] => Mult0.IN3
operand1[28] => Div0.IN3
operand1[28] => result.IN0
operand1[28] => ShiftRight0.IN4
operand1[28] => ShiftLeft0.IN4
operand1[29] => result.IN0
operand1[29] => Add0.IN3
operand1[29] => Add1.IN35
operand1[29] => LessThan0.IN3
operand1[29] => LessThan1.IN3
operand1[29] => LessThan2.IN3
operand1[29] => LessThan3.IN3
operand1[29] => Mult0.IN2
operand1[29] => Div0.IN2
operand1[29] => result.IN0
operand1[29] => ShiftRight0.IN3
operand1[29] => ShiftLeft0.IN3
operand1[30] => result.IN0
operand1[30] => Add0.IN2
operand1[30] => Add1.IN34
operand1[30] => LessThan0.IN2
operand1[30] => LessThan1.IN2
operand1[30] => LessThan2.IN2
operand1[30] => LessThan3.IN2
operand1[30] => Mult0.IN1
operand1[30] => Div0.IN1
operand1[30] => result.IN0
operand1[30] => ShiftRight0.IN2
operand1[30] => ShiftLeft0.IN2
operand1[31] => result.IN0
operand1[31] => Add0.IN1
operand1[31] => Add1.IN33
operand1[31] => LessThan0.IN1
operand1[31] => LessThan1.IN1
operand1[31] => LessThan2.IN1
operand1[31] => LessThan3.IN1
operand1[31] => Mult0.IN0
operand1[31] => Div0.IN0
operand1[31] => result.IN0
operand1[31] => ShiftRight0.IN1
operand1[31] => ShiftLeft0.IN1
operand2[0] => result.IN1
operand2[0] => Add0.IN64
operand2[0] => LessThan0.IN64
operand2[0] => LessThan1.IN64
operand2[0] => LessThan2.IN64
operand2[0] => LessThan3.IN64
operand2[0] => Mult0.IN63
operand2[0] => Div0.IN63
operand2[0] => result.IN1
operand2[0] => ShiftRight0.IN64
operand2[0] => ShiftLeft0.IN64
operand2[0] => Add1.IN32
operand2[1] => result.IN1
operand2[1] => Add0.IN63
operand2[1] => LessThan0.IN63
operand2[1] => LessThan1.IN63
operand2[1] => LessThan2.IN63
operand2[1] => LessThan3.IN63
operand2[1] => Mult0.IN62
operand2[1] => Div0.IN62
operand2[1] => result.IN1
operand2[1] => ShiftRight0.IN63
operand2[1] => ShiftLeft0.IN63
operand2[1] => Add1.IN31
operand2[2] => result.IN1
operand2[2] => Add0.IN62
operand2[2] => LessThan0.IN62
operand2[2] => LessThan1.IN62
operand2[2] => LessThan2.IN62
operand2[2] => LessThan3.IN62
operand2[2] => Mult0.IN61
operand2[2] => Div0.IN61
operand2[2] => result.IN1
operand2[2] => ShiftRight0.IN62
operand2[2] => ShiftLeft0.IN62
operand2[2] => Add1.IN30
operand2[3] => result.IN1
operand2[3] => Add0.IN61
operand2[3] => LessThan0.IN61
operand2[3] => LessThan1.IN61
operand2[3] => LessThan2.IN61
operand2[3] => LessThan3.IN61
operand2[3] => Mult0.IN60
operand2[3] => Div0.IN60
operand2[3] => result.IN1
operand2[3] => ShiftRight0.IN61
operand2[3] => ShiftLeft0.IN61
operand2[3] => Add1.IN29
operand2[4] => result.IN1
operand2[4] => Add0.IN60
operand2[4] => LessThan0.IN60
operand2[4] => LessThan1.IN60
operand2[4] => LessThan2.IN60
operand2[4] => LessThan3.IN60
operand2[4] => Mult0.IN59
operand2[4] => Div0.IN59
operand2[4] => result.IN1
operand2[4] => ShiftRight0.IN60
operand2[4] => ShiftLeft0.IN60
operand2[4] => Add1.IN28
operand2[5] => result.IN1
operand2[5] => Add0.IN59
operand2[5] => LessThan0.IN59
operand2[5] => LessThan1.IN59
operand2[5] => LessThan2.IN59
operand2[5] => LessThan3.IN59
operand2[5] => Mult0.IN58
operand2[5] => Div0.IN58
operand2[5] => result.IN1
operand2[5] => ShiftRight0.IN59
operand2[5] => ShiftLeft0.IN59
operand2[5] => Add1.IN27
operand2[6] => result.IN1
operand2[6] => Add0.IN58
operand2[6] => LessThan0.IN58
operand2[6] => LessThan1.IN58
operand2[6] => LessThan2.IN58
operand2[6] => LessThan3.IN58
operand2[6] => Mult0.IN57
operand2[6] => Div0.IN57
operand2[6] => result.IN1
operand2[6] => ShiftRight0.IN58
operand2[6] => ShiftLeft0.IN58
operand2[6] => Add1.IN26
operand2[7] => result.IN1
operand2[7] => Add0.IN57
operand2[7] => LessThan0.IN57
operand2[7] => LessThan1.IN57
operand2[7] => LessThan2.IN57
operand2[7] => LessThan3.IN57
operand2[7] => Mult0.IN56
operand2[7] => Div0.IN56
operand2[7] => result.IN1
operand2[7] => ShiftRight0.IN57
operand2[7] => ShiftLeft0.IN57
operand2[7] => Add1.IN25
operand2[8] => result.IN1
operand2[8] => Add0.IN56
operand2[8] => LessThan0.IN56
operand2[8] => LessThan1.IN56
operand2[8] => LessThan2.IN56
operand2[8] => LessThan3.IN56
operand2[8] => Mult0.IN55
operand2[8] => Div0.IN55
operand2[8] => result.IN1
operand2[8] => ShiftRight0.IN56
operand2[8] => ShiftLeft0.IN56
operand2[8] => Add1.IN24
operand2[9] => result.IN1
operand2[9] => Add0.IN55
operand2[9] => LessThan0.IN55
operand2[9] => LessThan1.IN55
operand2[9] => LessThan2.IN55
operand2[9] => LessThan3.IN55
operand2[9] => Mult0.IN54
operand2[9] => Div0.IN54
operand2[9] => result.IN1
operand2[9] => ShiftRight0.IN55
operand2[9] => ShiftLeft0.IN55
operand2[9] => Add1.IN23
operand2[10] => result.IN1
operand2[10] => Add0.IN54
operand2[10] => LessThan0.IN54
operand2[10] => LessThan1.IN54
operand2[10] => LessThan2.IN54
operand2[10] => LessThan3.IN54
operand2[10] => Mult0.IN53
operand2[10] => Div0.IN53
operand2[10] => result.IN1
operand2[10] => ShiftRight0.IN54
operand2[10] => ShiftLeft0.IN54
operand2[10] => Add1.IN22
operand2[11] => result.IN1
operand2[11] => Add0.IN53
operand2[11] => LessThan0.IN53
operand2[11] => LessThan1.IN53
operand2[11] => LessThan2.IN53
operand2[11] => LessThan3.IN53
operand2[11] => Mult0.IN52
operand2[11] => Div0.IN52
operand2[11] => result.IN1
operand2[11] => ShiftRight0.IN53
operand2[11] => ShiftLeft0.IN53
operand2[11] => Add1.IN21
operand2[12] => result.IN1
operand2[12] => Add0.IN52
operand2[12] => LessThan0.IN52
operand2[12] => LessThan1.IN52
operand2[12] => LessThan2.IN52
operand2[12] => LessThan3.IN52
operand2[12] => Mult0.IN51
operand2[12] => Div0.IN51
operand2[12] => result.IN1
operand2[12] => ShiftRight0.IN52
operand2[12] => ShiftLeft0.IN52
operand2[12] => Add1.IN20
operand2[13] => result.IN1
operand2[13] => Add0.IN51
operand2[13] => LessThan0.IN51
operand2[13] => LessThan1.IN51
operand2[13] => LessThan2.IN51
operand2[13] => LessThan3.IN51
operand2[13] => Mult0.IN50
operand2[13] => Div0.IN50
operand2[13] => result.IN1
operand2[13] => ShiftRight0.IN51
operand2[13] => ShiftLeft0.IN51
operand2[13] => Add1.IN19
operand2[14] => result.IN1
operand2[14] => Add0.IN50
operand2[14] => LessThan0.IN50
operand2[14] => LessThan1.IN50
operand2[14] => LessThan2.IN50
operand2[14] => LessThan3.IN50
operand2[14] => Mult0.IN49
operand2[14] => Div0.IN49
operand2[14] => result.IN1
operand2[14] => ShiftRight0.IN50
operand2[14] => ShiftLeft0.IN50
operand2[14] => Add1.IN18
operand2[15] => result.IN1
operand2[15] => Add0.IN49
operand2[15] => LessThan0.IN49
operand2[15] => LessThan1.IN49
operand2[15] => LessThan2.IN49
operand2[15] => LessThan3.IN49
operand2[15] => Mult0.IN48
operand2[15] => Div0.IN48
operand2[15] => result.IN1
operand2[15] => ShiftRight0.IN49
operand2[15] => ShiftLeft0.IN49
operand2[15] => Add1.IN17
operand2[16] => result.IN1
operand2[16] => Add0.IN48
operand2[16] => LessThan0.IN48
operand2[16] => LessThan1.IN48
operand2[16] => LessThan2.IN48
operand2[16] => LessThan3.IN48
operand2[16] => Mult0.IN47
operand2[16] => Div0.IN47
operand2[16] => result.IN1
operand2[16] => ShiftRight0.IN48
operand2[16] => ShiftLeft0.IN48
operand2[16] => Add1.IN16
operand2[17] => result.IN1
operand2[17] => Add0.IN47
operand2[17] => LessThan0.IN47
operand2[17] => LessThan1.IN47
operand2[17] => LessThan2.IN47
operand2[17] => LessThan3.IN47
operand2[17] => Mult0.IN46
operand2[17] => Div0.IN46
operand2[17] => result.IN1
operand2[17] => ShiftRight0.IN47
operand2[17] => ShiftLeft0.IN47
operand2[17] => Add1.IN15
operand2[18] => result.IN1
operand2[18] => Add0.IN46
operand2[18] => LessThan0.IN46
operand2[18] => LessThan1.IN46
operand2[18] => LessThan2.IN46
operand2[18] => LessThan3.IN46
operand2[18] => Mult0.IN45
operand2[18] => Div0.IN45
operand2[18] => result.IN1
operand2[18] => ShiftRight0.IN46
operand2[18] => ShiftLeft0.IN46
operand2[18] => Add1.IN14
operand2[19] => result.IN1
operand2[19] => Add0.IN45
operand2[19] => LessThan0.IN45
operand2[19] => LessThan1.IN45
operand2[19] => LessThan2.IN45
operand2[19] => LessThan3.IN45
operand2[19] => Mult0.IN44
operand2[19] => Div0.IN44
operand2[19] => result.IN1
operand2[19] => ShiftRight0.IN45
operand2[19] => ShiftLeft0.IN45
operand2[19] => Add1.IN13
operand2[20] => result.IN1
operand2[20] => Add0.IN44
operand2[20] => LessThan0.IN44
operand2[20] => LessThan1.IN44
operand2[20] => LessThan2.IN44
operand2[20] => LessThan3.IN44
operand2[20] => Mult0.IN43
operand2[20] => Div0.IN43
operand2[20] => result.IN1
operand2[20] => ShiftRight0.IN44
operand2[20] => ShiftLeft0.IN44
operand2[20] => Add1.IN12
operand2[21] => result.IN1
operand2[21] => Add0.IN43
operand2[21] => LessThan0.IN43
operand2[21] => LessThan1.IN43
operand2[21] => LessThan2.IN43
operand2[21] => LessThan3.IN43
operand2[21] => Mult0.IN42
operand2[21] => Div0.IN42
operand2[21] => result.IN1
operand2[21] => ShiftRight0.IN43
operand2[21] => ShiftLeft0.IN43
operand2[21] => Add1.IN11
operand2[22] => result.IN1
operand2[22] => Add0.IN42
operand2[22] => LessThan0.IN42
operand2[22] => LessThan1.IN42
operand2[22] => LessThan2.IN42
operand2[22] => LessThan3.IN42
operand2[22] => Mult0.IN41
operand2[22] => Div0.IN41
operand2[22] => result.IN1
operand2[22] => ShiftRight0.IN42
operand2[22] => ShiftLeft0.IN42
operand2[22] => Add1.IN10
operand2[23] => result.IN1
operand2[23] => Add0.IN41
operand2[23] => LessThan0.IN41
operand2[23] => LessThan1.IN41
operand2[23] => LessThan2.IN41
operand2[23] => LessThan3.IN41
operand2[23] => Mult0.IN40
operand2[23] => Div0.IN40
operand2[23] => result.IN1
operand2[23] => ShiftRight0.IN41
operand2[23] => ShiftLeft0.IN41
operand2[23] => Add1.IN9
operand2[24] => result.IN1
operand2[24] => Add0.IN40
operand2[24] => LessThan0.IN40
operand2[24] => LessThan1.IN40
operand2[24] => LessThan2.IN40
operand2[24] => LessThan3.IN40
operand2[24] => Mult0.IN39
operand2[24] => Div0.IN39
operand2[24] => result.IN1
operand2[24] => ShiftRight0.IN40
operand2[24] => ShiftLeft0.IN40
operand2[24] => Add1.IN8
operand2[25] => result.IN1
operand2[25] => Add0.IN39
operand2[25] => LessThan0.IN39
operand2[25] => LessThan1.IN39
operand2[25] => LessThan2.IN39
operand2[25] => LessThan3.IN39
operand2[25] => Mult0.IN38
operand2[25] => Div0.IN38
operand2[25] => result.IN1
operand2[25] => ShiftRight0.IN39
operand2[25] => ShiftLeft0.IN39
operand2[25] => Add1.IN7
operand2[26] => result.IN1
operand2[26] => Add0.IN38
operand2[26] => LessThan0.IN38
operand2[26] => LessThan1.IN38
operand2[26] => LessThan2.IN38
operand2[26] => LessThan3.IN38
operand2[26] => Mult0.IN37
operand2[26] => Div0.IN37
operand2[26] => result.IN1
operand2[26] => ShiftRight0.IN38
operand2[26] => ShiftLeft0.IN38
operand2[26] => Add1.IN6
operand2[27] => result.IN1
operand2[27] => Add0.IN37
operand2[27] => LessThan0.IN37
operand2[27] => LessThan1.IN37
operand2[27] => LessThan2.IN37
operand2[27] => LessThan3.IN37
operand2[27] => Mult0.IN36
operand2[27] => Div0.IN36
operand2[27] => result.IN1
operand2[27] => ShiftRight0.IN37
operand2[27] => ShiftLeft0.IN37
operand2[27] => Add1.IN5
operand2[28] => result.IN1
operand2[28] => Add0.IN36
operand2[28] => LessThan0.IN36
operand2[28] => LessThan1.IN36
operand2[28] => LessThan2.IN36
operand2[28] => LessThan3.IN36
operand2[28] => Mult0.IN35
operand2[28] => Div0.IN35
operand2[28] => result.IN1
operand2[28] => ShiftRight0.IN36
operand2[28] => ShiftLeft0.IN36
operand2[28] => Add1.IN4
operand2[29] => result.IN1
operand2[29] => Add0.IN35
operand2[29] => LessThan0.IN35
operand2[29] => LessThan1.IN35
operand2[29] => LessThan2.IN35
operand2[29] => LessThan3.IN35
operand2[29] => Mult0.IN34
operand2[29] => Div0.IN34
operand2[29] => result.IN1
operand2[29] => ShiftRight0.IN35
operand2[29] => ShiftLeft0.IN35
operand2[29] => Add1.IN3
operand2[30] => result.IN1
operand2[30] => Add0.IN34
operand2[30] => LessThan0.IN34
operand2[30] => LessThan1.IN34
operand2[30] => LessThan2.IN34
operand2[30] => LessThan3.IN34
operand2[30] => Mult0.IN33
operand2[30] => Div0.IN33
operand2[30] => result.IN1
operand2[30] => ShiftRight0.IN34
operand2[30] => ShiftLeft0.IN34
operand2[30] => Add1.IN2
operand2[31] => result.IN1
operand2[31] => Add0.IN33
operand2[31] => LessThan0.IN33
operand2[31] => LessThan1.IN33
operand2[31] => LessThan2.IN33
operand2[31] => LessThan3.IN33
operand2[31] => Mult0.IN32
operand2[31] => Div0.IN32
operand2[31] => result.IN1
operand2[31] => ShiftRight0.IN33
operand2[31] => ShiftLeft0.IN33
operand2[31] => Add1.IN1
Unit_Control_ALU[0] => Mux0.IN19
Unit_Control_ALU[0] => Mux1.IN19
Unit_Control_ALU[0] => Mux2.IN19
Unit_Control_ALU[0] => Mux3.IN19
Unit_Control_ALU[0] => Mux4.IN19
Unit_Control_ALU[0] => Mux5.IN19
Unit_Control_ALU[0] => Mux6.IN19
Unit_Control_ALU[0] => Mux7.IN19
Unit_Control_ALU[0] => Mux8.IN19
Unit_Control_ALU[0] => Mux9.IN19
Unit_Control_ALU[0] => Mux10.IN19
Unit_Control_ALU[0] => Mux11.IN19
Unit_Control_ALU[0] => Mux12.IN19
Unit_Control_ALU[0] => Mux13.IN19
Unit_Control_ALU[0] => Mux14.IN19
Unit_Control_ALU[0] => Mux15.IN19
Unit_Control_ALU[0] => Mux16.IN19
Unit_Control_ALU[0] => Mux17.IN19
Unit_Control_ALU[0] => Mux18.IN19
Unit_Control_ALU[0] => Mux19.IN19
Unit_Control_ALU[0] => Mux20.IN19
Unit_Control_ALU[0] => Mux21.IN19
Unit_Control_ALU[0] => Mux22.IN19
Unit_Control_ALU[0] => Mux23.IN19
Unit_Control_ALU[0] => Mux24.IN19
Unit_Control_ALU[0] => Mux25.IN19
Unit_Control_ALU[0] => Mux26.IN19
Unit_Control_ALU[0] => Mux27.IN19
Unit_Control_ALU[0] => Mux28.IN19
Unit_Control_ALU[0] => Mux29.IN19
Unit_Control_ALU[0] => Mux30.IN19
Unit_Control_ALU[0] => Mux31.IN19
Unit_Control_ALU[0] => Mux32.IN19
Unit_Control_ALU[1] => Mux0.IN18
Unit_Control_ALU[1] => Mux1.IN18
Unit_Control_ALU[1] => Mux2.IN18
Unit_Control_ALU[1] => Mux3.IN18
Unit_Control_ALU[1] => Mux4.IN18
Unit_Control_ALU[1] => Mux5.IN18
Unit_Control_ALU[1] => Mux6.IN18
Unit_Control_ALU[1] => Mux7.IN18
Unit_Control_ALU[1] => Mux8.IN18
Unit_Control_ALU[1] => Mux9.IN18
Unit_Control_ALU[1] => Mux10.IN18
Unit_Control_ALU[1] => Mux11.IN18
Unit_Control_ALU[1] => Mux12.IN18
Unit_Control_ALU[1] => Mux13.IN18
Unit_Control_ALU[1] => Mux14.IN18
Unit_Control_ALU[1] => Mux15.IN18
Unit_Control_ALU[1] => Mux16.IN18
Unit_Control_ALU[1] => Mux17.IN18
Unit_Control_ALU[1] => Mux18.IN18
Unit_Control_ALU[1] => Mux19.IN18
Unit_Control_ALU[1] => Mux20.IN18
Unit_Control_ALU[1] => Mux21.IN18
Unit_Control_ALU[1] => Mux22.IN18
Unit_Control_ALU[1] => Mux23.IN18
Unit_Control_ALU[1] => Mux24.IN18
Unit_Control_ALU[1] => Mux25.IN18
Unit_Control_ALU[1] => Mux26.IN18
Unit_Control_ALU[1] => Mux27.IN18
Unit_Control_ALU[1] => Mux28.IN18
Unit_Control_ALU[1] => Mux29.IN18
Unit_Control_ALU[1] => Mux30.IN18
Unit_Control_ALU[1] => Mux31.IN18
Unit_Control_ALU[1] => Mux32.IN18
Unit_Control_ALU[2] => Mux0.IN17
Unit_Control_ALU[2] => Mux1.IN17
Unit_Control_ALU[2] => Mux2.IN17
Unit_Control_ALU[2] => Mux3.IN17
Unit_Control_ALU[2] => Mux4.IN17
Unit_Control_ALU[2] => Mux5.IN17
Unit_Control_ALU[2] => Mux6.IN17
Unit_Control_ALU[2] => Mux7.IN17
Unit_Control_ALU[2] => Mux8.IN17
Unit_Control_ALU[2] => Mux9.IN17
Unit_Control_ALU[2] => Mux10.IN17
Unit_Control_ALU[2] => Mux11.IN17
Unit_Control_ALU[2] => Mux12.IN17
Unit_Control_ALU[2] => Mux13.IN17
Unit_Control_ALU[2] => Mux14.IN17
Unit_Control_ALU[2] => Mux15.IN17
Unit_Control_ALU[2] => Mux16.IN17
Unit_Control_ALU[2] => Mux17.IN17
Unit_Control_ALU[2] => Mux18.IN17
Unit_Control_ALU[2] => Mux19.IN17
Unit_Control_ALU[2] => Mux20.IN17
Unit_Control_ALU[2] => Mux21.IN17
Unit_Control_ALU[2] => Mux22.IN17
Unit_Control_ALU[2] => Mux23.IN17
Unit_Control_ALU[2] => Mux24.IN17
Unit_Control_ALU[2] => Mux25.IN17
Unit_Control_ALU[2] => Mux26.IN17
Unit_Control_ALU[2] => Mux27.IN17
Unit_Control_ALU[2] => Mux28.IN17
Unit_Control_ALU[2] => Mux29.IN17
Unit_Control_ALU[2] => Mux30.IN17
Unit_Control_ALU[2] => Mux31.IN17
Unit_Control_ALU[2] => Mux32.IN17
Unit_Control_ALU[3] => Mux0.IN16
Unit_Control_ALU[3] => Mux1.IN16
Unit_Control_ALU[3] => Mux2.IN16
Unit_Control_ALU[3] => Mux3.IN16
Unit_Control_ALU[3] => Mux4.IN16
Unit_Control_ALU[3] => Mux5.IN16
Unit_Control_ALU[3] => Mux6.IN16
Unit_Control_ALU[3] => Mux7.IN16
Unit_Control_ALU[3] => Mux8.IN16
Unit_Control_ALU[3] => Mux9.IN16
Unit_Control_ALU[3] => Mux10.IN16
Unit_Control_ALU[3] => Mux11.IN16
Unit_Control_ALU[3] => Mux12.IN16
Unit_Control_ALU[3] => Mux13.IN16
Unit_Control_ALU[3] => Mux14.IN16
Unit_Control_ALU[3] => Mux15.IN16
Unit_Control_ALU[3] => Mux16.IN16
Unit_Control_ALU[3] => Mux17.IN16
Unit_Control_ALU[3] => Mux18.IN16
Unit_Control_ALU[3] => Mux19.IN16
Unit_Control_ALU[3] => Mux20.IN16
Unit_Control_ALU[3] => Mux21.IN16
Unit_Control_ALU[3] => Mux22.IN16
Unit_Control_ALU[3] => Mux23.IN16
Unit_Control_ALU[3] => Mux24.IN16
Unit_Control_ALU[3] => Mux25.IN16
Unit_Control_ALU[3] => Mux26.IN16
Unit_Control_ALU[3] => Mux27.IN16
Unit_Control_ALU[3] => Mux28.IN16
Unit_Control_ALU[3] => Mux29.IN16
Unit_Control_ALU[3] => Mux30.IN16
Unit_Control_ALU[3] => Mux31.IN16
Unit_Control_ALU[3] => Mux32.IN16
Output_Result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[16] <= result[16].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[17] <= result[17].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[18] <= result[18].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[19] <= result[19].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[20] <= result[20].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[21] <= result[21].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[22] <= result[22].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[23] <= result[23].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[24] <= result[24].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[25] <= result[25].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[26] <= result[26].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[27] <= result[27].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[28] <= result[28].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[29] <= result[29].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[30] <= result[30].DB_MAX_OUTPUT_PORT_TYPE
Output_Result[31] <= result[31].DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
data[1] => ram.data_a[1].DATAIN
data[1] => ram.DATAIN1
data[2] => ram.data_a[2].DATAIN
data[2] => ram.DATAIN2
data[3] => ram.data_a[3].DATAIN
data[3] => ram.DATAIN3
data[4] => ram.data_a[4].DATAIN
data[4] => ram.DATAIN4
data[5] => ram.data_a[5].DATAIN
data[5] => ram.DATAIN5
data[6] => ram.data_a[6].DATAIN
data[6] => ram.DATAIN6
data[7] => ram.data_a[7].DATAIN
data[7] => ram.DATAIN7
data[8] => ram.data_a[8].DATAIN
data[8] => ram.DATAIN8
data[9] => ram.data_a[9].DATAIN
data[9] => ram.DATAIN9
data[10] => ram.data_a[10].DATAIN
data[10] => ram.DATAIN10
data[11] => ram.data_a[11].DATAIN
data[11] => ram.DATAIN11
data[12] => ram.data_a[12].DATAIN
data[12] => ram.DATAIN12
data[13] => ram.data_a[13].DATAIN
data[13] => ram.DATAIN13
data[14] => ram.data_a[14].DATAIN
data[14] => ram.DATAIN14
data[15] => ram.data_a[15].DATAIN
data[15] => ram.DATAIN15
data[16] => ram.data_a[16].DATAIN
data[16] => ram.DATAIN16
data[17] => ram.data_a[17].DATAIN
data[17] => ram.DATAIN17
data[18] => ram.data_a[18].DATAIN
data[18] => ram.DATAIN18
data[19] => ram.data_a[19].DATAIN
data[19] => ram.DATAIN19
data[20] => ram.data_a[20].DATAIN
data[20] => ram.DATAIN20
data[21] => ram.data_a[21].DATAIN
data[21] => ram.DATAIN21
data[22] => ram.data_a[22].DATAIN
data[22] => ram.DATAIN22
data[23] => ram.data_a[23].DATAIN
data[23] => ram.DATAIN23
data[24] => ram.data_a[24].DATAIN
data[24] => ram.DATAIN24
data[25] => ram.data_a[25].DATAIN
data[25] => ram.DATAIN25
data[26] => ram.data_a[26].DATAIN
data[26] => ram.DATAIN26
data[27] => ram.data_a[27].DATAIN
data[27] => ram.DATAIN27
data[28] => ram.data_a[28].DATAIN
data[28] => ram.DATAIN28
data[29] => ram.data_a[29].DATAIN
data[29] => ram.DATAIN29
data[30] => ram.data_a[30].DATAIN
data[30] => ram.DATAIN30
data[31] => ram.data_a[31].DATAIN
data[31] => ram.DATAIN31
addr[0] => ram.waddr_a[0].DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram.waddr_a[1].DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram.waddr_a[2].DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram.waddr_a[3].DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram.waddr_a[4].DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram.waddr_a[5].DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram.waddr_a[6].DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram.waddr_a[7].DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram.waddr_a[8].DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram.waddr_a[9].DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
we => ram.we_a.DATAIN
we => ram.WE
re => q[0]~reg0.ENA
re => q[1]~reg0.ENA
re => q[2]~reg0.ENA
re => q[3]~reg0.ENA
re => q[4]~reg0.ENA
re => q[5]~reg0.ENA
re => q[6]~reg0.ENA
re => q[7]~reg0.ENA
re => q[8]~reg0.ENA
re => q[9]~reg0.ENA
re => q[10]~reg0.ENA
re => q[11]~reg0.ENA
re => q[12]~reg0.ENA
re => q[13]~reg0.ENA
re => q[14]~reg0.ENA
re => q[15]~reg0.ENA
re => q[16]~reg0.ENA
re => q[17]~reg0.ENA
re => q[18]~reg0.ENA
re => q[19]~reg0.ENA
re => q[20]~reg0.ENA
re => q[21]~reg0.ENA
re => q[22]~reg0.ENA
re => q[23]~reg0.ENA
re => q[24]~reg0.ENA
re => q[25]~reg0.ENA
re => q[26]~reg0.ENA
re => q[27]~reg0.ENA
re => q[28]~reg0.ENA
re => q[29]~reg0.ENA
re => q[30]~reg0.ENA
re => q[31]~reg0.ENA
clk => ram.we_a.CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clk => ram.CLK0
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|UnidadedeProcessamento|MuxMemReg:Chamada10
Dado_ULA[0] => reg_auxiliar.DATAA
Dado_ULA[1] => reg_auxiliar.DATAA
Dado_ULA[2] => reg_auxiliar.DATAA
Dado_ULA[3] => reg_auxiliar.DATAA
Dado_ULA[4] => reg_auxiliar.DATAA
Dado_ULA[5] => reg_auxiliar.DATAA
Dado_ULA[6] => reg_auxiliar.DATAA
Dado_ULA[7] => reg_auxiliar.DATAA
Dado_ULA[8] => reg_auxiliar.DATAA
Dado_ULA[9] => reg_auxiliar.DATAA
Dado_ULA[10] => reg_auxiliar.DATAA
Dado_ULA[11] => reg_auxiliar.DATAA
Dado_ULA[12] => reg_auxiliar.DATAA
Dado_ULA[13] => reg_auxiliar.DATAA
Dado_ULA[14] => reg_auxiliar.DATAA
Dado_ULA[15] => reg_auxiliar.DATAA
Dado_ULA[16] => reg_auxiliar.DATAA
Dado_ULA[17] => reg_auxiliar.DATAA
Dado_ULA[18] => reg_auxiliar.DATAA
Dado_ULA[19] => reg_auxiliar.DATAA
Dado_ULA[20] => reg_auxiliar.DATAA
Dado_ULA[21] => reg_auxiliar.DATAA
Dado_ULA[22] => reg_auxiliar.DATAA
Dado_ULA[23] => reg_auxiliar.DATAA
Dado_ULA[24] => reg_auxiliar.DATAA
Dado_ULA[25] => reg_auxiliar.DATAA
Dado_ULA[26] => reg_auxiliar.DATAA
Dado_ULA[27] => reg_auxiliar.DATAA
Dado_ULA[28] => reg_auxiliar.DATAA
Dado_ULA[29] => reg_auxiliar.DATAA
Dado_ULA[30] => reg_auxiliar.DATAA
Dado_ULA[31] => reg_auxiliar.DATAA
Dado_Mem[0] => reg_auxiliar.DATAB
Dado_Mem[1] => reg_auxiliar.DATAB
Dado_Mem[2] => reg_auxiliar.DATAB
Dado_Mem[3] => reg_auxiliar.DATAB
Dado_Mem[4] => reg_auxiliar.DATAB
Dado_Mem[5] => reg_auxiliar.DATAB
Dado_Mem[6] => reg_auxiliar.DATAB
Dado_Mem[7] => reg_auxiliar.DATAB
Dado_Mem[8] => reg_auxiliar.DATAB
Dado_Mem[9] => reg_auxiliar.DATAB
Dado_Mem[10] => reg_auxiliar.DATAB
Dado_Mem[11] => reg_auxiliar.DATAB
Dado_Mem[12] => reg_auxiliar.DATAB
Dado_Mem[13] => reg_auxiliar.DATAB
Dado_Mem[14] => reg_auxiliar.DATAB
Dado_Mem[15] => reg_auxiliar.DATAB
Dado_Mem[16] => reg_auxiliar.DATAB
Dado_Mem[17] => reg_auxiliar.DATAB
Dado_Mem[18] => reg_auxiliar.DATAB
Dado_Mem[19] => reg_auxiliar.DATAB
Dado_Mem[20] => reg_auxiliar.DATAB
Dado_Mem[21] => reg_auxiliar.DATAB
Dado_Mem[22] => reg_auxiliar.DATAB
Dado_Mem[23] => reg_auxiliar.DATAB
Dado_Mem[24] => reg_auxiliar.DATAB
Dado_Mem[25] => reg_auxiliar.DATAB
Dado_Mem[26] => reg_auxiliar.DATAB
Dado_Mem[27] => reg_auxiliar.DATAB
Dado_Mem[28] => reg_auxiliar.DATAB
Dado_Mem[29] => reg_auxiliar.DATAB
Dado_Mem[30] => reg_auxiliar.DATAB
Dado_Mem[31] => reg_auxiliar.DATAB
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
controle => reg_auxiliar.OUTPUTSELECT
Saida_MemReg[0] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[1] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[2] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[3] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[4] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[5] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[6] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[7] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[8] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[9] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[10] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[11] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[12] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[13] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[14] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[15] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[16] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[17] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[18] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[19] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[20] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[21] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[22] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[23] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[24] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[25] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[26] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[27] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[28] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[29] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[30] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE
Saida_MemReg[31] <= reg_auxiliar.DB_MAX_OUTPUT_PORT_TYPE


