// Seed: 3464164346
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  assign id_5[-1-1] = id_1;
  assign id_5 = (id_1);
  wire id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd35
) (
    input tri0 _id_0,
    output wand id_1,
    input supply1 id_2
);
  parameter id_4 = -1'b0;
  parameter id_5 = 1'b0;
  wire [id_0 : 1] id_6;
  assign id_1 = id_5 - "";
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
