<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="invert_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="invert_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="invert_top.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="invert_top.jed"/>
    <file xil_pn:fileType="FILE_LFP" xil_pn:name="invert_top.lfp"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="invert_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="invert_top.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="invert_top.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="invert_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="invert_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="invert_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="invert_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="invert_top.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="invert_top.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="invert_top.rpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="invert_top.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="invert_top.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="invert_top.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="invert_top.syr"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="invert_top.tim"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="invert_top.tspec"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="invert_top.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="invert_top.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="invert_top.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="invert_top_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="invert_top_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="invert_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="invert_top_html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="invert_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="invert_top_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="invert_top_pad.csv"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="invert_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="invert_top_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="invert_top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="invert_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/fit/invert_top_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/fit/invert_top_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/fit/invert_top_timesim.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1571372096" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1571372096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571887209" xil_pn:in_ck="1437142731289589098" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1571887209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="invert_top.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1571374098" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5960575923435681402" xil_pn:start_ts="1571374098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571887209" xil_pn:in_ck="1437142731289589098" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1571887209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="invert_top.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1571887212" xil_pn:in_ck="1437142731289589098" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4204790585159385014" xil_pn:start_ts="1571887209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_beh.prj"/>
      <outfile xil_pn:name="test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1571887212" xil_pn:in_ck="-5409829255890813560" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3487786041003722135" xil_pn:start_ts="1571887212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1569451629" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1569451629">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569451629" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1836031054280585731" xil_pn:start_ts="1569451629">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571886868" xil_pn:in_ck="-7915947623179471526" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="6957662455799098020" xil_pn:start_ts="1571886861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="invert_top.lso"/>
      <outfile xil_pn:name="invert_top.ngc"/>
      <outfile xil_pn:name="invert_top.ngr"/>
      <outfile xil_pn:name="invert_top.prj"/>
      <outfile xil_pn:name="invert_top.stx"/>
      <outfile xil_pn:name="invert_top.syr"/>
      <outfile xil_pn:name="invert_top.xst"/>
      <outfile xil_pn:name="invert_top_beh.prj"/>
      <outfile xil_pn:name="invert_top_stx_beh.prj"/>
      <outfile xil_pn:name="invert_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1571372035" xil_pn:in_ck="-1559251131826530994" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8676469122985553090" xil_pn:start_ts="1571372035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571886873" xil_pn:in_ck="6850550980488758910" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="-736101761533034375" xil_pn:start_ts="1571886868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="invert_top.bld"/>
      <outfile xil_pn:name="invert_top.ngd"/>
      <outfile xil_pn:name="invert_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1571886882" xil_pn:in_ck="-7915947623179480271" xil_pn:name="TRANEXT_vm6File_xc9500xl" xil_pn:prop_ck="-5306252926778326054" xil_pn:start_ts="1571886873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="invert_top.gyd"/>
      <outfile xil_pn:name="invert_top.mfd"/>
      <outfile xil_pn:name="invert_top.nga"/>
      <outfile xil_pn:name="invert_top.pad"/>
      <outfile xil_pn:name="invert_top.pnx"/>
      <outfile xil_pn:name="invert_top.rpt"/>
      <outfile xil_pn:name="invert_top.tim"/>
      <outfile xil_pn:name="invert_top.tspec"/>
      <outfile xil_pn:name="invert_top.vm6"/>
      <outfile xil_pn:name="invert_top.xml"/>
      <outfile xil_pn:name="invert_top_build.xml"/>
      <outfile xil_pn:name="invert_top_html"/>
      <outfile xil_pn:name="invert_top_pad.csv"/>
    </transform>
    <transform xil_pn:end_ts="1571886885" xil_pn:in_ck="-7915947623179471407" xil_pn:name="TRANEXT_crtProg_xc9500" xil_pn:prop_ck="-6294026017969277533" xil_pn:start_ts="1571886882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="invert_top.jed"/>
    </transform>
    <transform xil_pn:end_ts="1571888104" xil_pn:in_ck="-7915947623179484693" xil_pn:name="TRAN_impactProgrammingTool_CPLD" xil_pn:prop_ck="-3598488201878296819" xil_pn:start_ts="1571888104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569559131" xil_pn:in_ck="-7915947623179484693" xil_pn:name="TRAN_configureTargetDevice_CPLD" xil_pn:prop_ck="-154879694275837835" xil_pn:start_ts="1569559125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1571553387" xil_pn:in_ck="-7915947623179471407" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1571553385">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1571372874" xil_pn:in_ck="-7915947623179480274" xil_pn:name="TRAN_postFitSimModel" xil_pn:prop_ck="7129342901389690703" xil_pn:start_ts="1571372871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/fit/invert_top_timesim.nlf"/>
      <outfile xil_pn:name="netgen/fit/invert_top_timesim.sdf"/>
      <outfile xil_pn:name="netgen/fit/invert_top_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1571372874" xil_pn:in_ck="5856143096842899377" xil_pn:name="TRAN_copyPost-FitAbstractToPreSimulation" xil_pn:start_ts="1571372874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen/fit/invert_top_timesim.sdf"/>
      <outfile xil_pn:name="netgen/fit/invert_top_timesim.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1571372874" xil_pn:in_ck="-4128481466239917277" xil_pn:name="TRAN_ISimulatePostFitModelRunFuse" xil_pn:prop_ck="-6721252472008910849" xil_pn:start_ts="1571372874">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1571093260" xil_pn:in_ck="7462498087305839975" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1571093260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
