LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY D_FF IS
PORT(
	D, CLK, PR, CL: IN STD_LOGIC;
	Q, Qn: OUT STD_LOGIC
);

ARCHITECTURE BEHAVIOR OF D_FF IS
BEGIN 
	PROCESS(CLK, PR, CL)
	BEGIN	
		IF PR='0' THEN Q<= '1'; Qn<='0';
		ELSEIF CL='0' THEN Q<= '0'; Qn<='1';
		ELSEIF CLK'EVENT AND CLK='0' THEN Q<=D; Qn<=NOT Q;
	END IF;
	END PROCESS;
END BEHAVIOR;