
SMMS_EncoderCounter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c44  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000238  08005e20  08005e20  00015e20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006058  08006058  00020200  2**0
                  CONTENTS
  4 .ARM          00000000  08006058  08006058  00020200  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006058  08006058  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006058  08006058  00016058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800605c  0800605c  0001605c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08006060  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  20000200  08006260  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  08006260  000202ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e013  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000023e0  00000000  00000000  0002e243  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bc8  00000000  00000000  00030628  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000aa0  00000000  00000000  000311f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020aa8  00000000  00000000  00031c90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a9eb  00000000  00000000  00052738  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c5b5d  00000000  00000000  0005d123  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00122c80  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003700  00000000  00000000  00122cfc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000200 	.word	0x20000200
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08005e04 	.word	0x08005e04

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000204 	.word	0x20000204
 8000214:	08005e04 	.word	0x08005e04

08000218 <strlen>:
 8000218:	4603      	mov	r3, r0
 800021a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021e:	2a00      	cmp	r2, #0
 8000220:	d1fb      	bne.n	800021a <strlen+0x2>
 8000222:	1a18      	subs	r0, r3, r0
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000366:	f1a4 0401 	sub.w	r4, r4, #1
 800036a:	d1e9      	bne.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpun>:
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x10>
 8000ade:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae2:	d10a      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000ae4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x20>
 8000aee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af2:	d102      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	f04f 0001 	mov.w	r0, #1
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_d2iz>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d215      	bcs.n	8000b36 <__aeabi_d2iz+0x36>
 8000b0a:	d511      	bpl.n	8000b30 <__aeabi_d2iz+0x30>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d912      	bls.n	8000b3c <__aeabi_d2iz+0x3c>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b26:	fa23 f002 	lsr.w	r0, r3, r2
 8000b2a:	bf18      	it	ne
 8000b2c:	4240      	negne	r0, r0
 8000b2e:	4770      	bx	lr
 8000b30:	f04f 0000 	mov.w	r0, #0
 8000b34:	4770      	bx	lr
 8000b36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b3a:	d105      	bne.n	8000b48 <__aeabi_d2iz+0x48>
 8000b3c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	bf08      	it	eq
 8000b42:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_d2f>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b58:	bf24      	itt	cs
 8000b5a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b5e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b62:	d90d      	bls.n	8000b80 <__aeabi_d2f+0x30>
 8000b64:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b68:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b6c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b70:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b74:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b78:	bf08      	it	eq
 8000b7a:	f020 0001 	biceq.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b84:	d121      	bne.n	8000bca <__aeabi_d2f+0x7a>
 8000b86:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b8a:	bfbc      	itt	lt
 8000b8c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	4770      	bxlt	lr
 8000b92:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b96:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9a:	f1c2 0218 	rsb	r2, r2, #24
 8000b9e:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ba6:	fa20 f002 	lsr.w	r0, r0, r2
 8000baa:	bf18      	it	ne
 8000bac:	f040 0001 	orrne.w	r0, r0, #1
 8000bb0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bbc:	ea40 000c 	orr.w	r0, r0, ip
 8000bc0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc8:	e7cc      	b.n	8000b64 <__aeabi_d2f+0x14>
 8000bca:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bce:	d107      	bne.n	8000be0 <__aeabi_d2f+0x90>
 8000bd0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd4:	bf1e      	ittt	ne
 8000bd6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bda:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bde:	4770      	bxne	lr
 8000be0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000be4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000be8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08a      	sub	sp, #40	; 0x28
 8000bf4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf6:	f107 0314 	add.w	r3, r7, #20
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	605a      	str	r2, [r3, #4]
 8000c00:	609a      	str	r2, [r3, #8]
 8000c02:	60da      	str	r2, [r3, #12]
 8000c04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c06:	4b51      	ldr	r3, [pc, #324]	; (8000d4c <MX_GPIO_Init+0x15c>)
 8000c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c0a:	4a50      	ldr	r2, [pc, #320]	; (8000d4c <MX_GPIO_Init+0x15c>)
 8000c0c:	f043 0320 	orr.w	r3, r3, #32
 8000c10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c12:	4b4e      	ldr	r3, [pc, #312]	; (8000d4c <MX_GPIO_Init+0x15c>)
 8000c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c16:	f003 0320 	and.w	r3, r3, #32
 8000c1a:	613b      	str	r3, [r7, #16]
 8000c1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c1e:	4b4b      	ldr	r3, [pc, #300]	; (8000d4c <MX_GPIO_Init+0x15c>)
 8000c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c22:	4a4a      	ldr	r2, [pc, #296]	; (8000d4c <MX_GPIO_Init+0x15c>)
 8000c24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c2a:	4b48      	ldr	r3, [pc, #288]	; (8000d4c <MX_GPIO_Init+0x15c>)
 8000c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c36:	4b45      	ldr	r3, [pc, #276]	; (8000d4c <MX_GPIO_Init+0x15c>)
 8000c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c3a:	4a44      	ldr	r2, [pc, #272]	; (8000d4c <MX_GPIO_Init+0x15c>)
 8000c3c:	f043 0301 	orr.w	r3, r3, #1
 8000c40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c42:	4b42      	ldr	r3, [pc, #264]	; (8000d4c <MX_GPIO_Init+0x15c>)
 8000c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c46:	f003 0301 	and.w	r3, r3, #1
 8000c4a:	60bb      	str	r3, [r7, #8]
 8000c4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4e:	4b3f      	ldr	r3, [pc, #252]	; (8000d4c <MX_GPIO_Init+0x15c>)
 8000c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c52:	4a3e      	ldr	r2, [pc, #248]	; (8000d4c <MX_GPIO_Init+0x15c>)
 8000c54:	f043 0302 	orr.w	r3, r3, #2
 8000c58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c5a:	4b3c      	ldr	r3, [pc, #240]	; (8000d4c <MX_GPIO_Init+0x15c>)
 8000c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c5e:	f003 0302 	and.w	r3, r3, #2
 8000c62:	607b      	str	r3, [r7, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000c66:	2200      	movs	r2, #0
 8000c68:	2103      	movs	r1, #3
 8000c6a:	4839      	ldr	r0, [pc, #228]	; (8000d50 <MX_GPIO_Init+0x160>)
 8000c6c:	f001 fb34 	bl	80022d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_8, GPIO_PIN_RESET);
 8000c70:	2200      	movs	r2, #0
 8000c72:	f240 1101 	movw	r1, #257	; 0x101
 8000c76:	4837      	ldr	r0, [pc, #220]	; (8000d54 <MX_GPIO_Init+0x164>)
 8000c78:	f001 fb2e 	bl	80022d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c80:	2301      	movs	r3, #1
 8000c82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	4619      	mov	r1, r3
 8000c92:	482f      	ldr	r0, [pc, #188]	; (8000d50 <MX_GPIO_Init+0x160>)
 8000c94:	f001 f99e 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ca6:	f107 0314 	add.w	r3, r7, #20
 8000caa:	4619      	mov	r1, r3
 8000cac:	482a      	ldr	r0, [pc, #168]	; (8000d58 <MX_GPIO_Init+0x168>)
 8000cae:	f001 f991 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA8 PA9 PA10 PA11
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000cb2:	f649 730f 	movw	r3, #40719	; 0x9f0f
 8000cb6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc0:	f107 0314 	add.w	r3, r7, #20
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cca:	f001 f983 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 8000cce:	f240 1301 	movw	r3, #257	; 0x101
 8000cd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ce0:	f107 0314 	add.w	r3, r7, #20
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	481b      	ldr	r0, [pc, #108]	; (8000d54 <MX_GPIO_Init+0x164>)
 8000ce8:	f001 f974 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000cec:	2310      	movs	r3, #16
 8000cee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cf0:	2303      	movs	r3, #3
 8000cf2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf8:	f107 0314 	add.w	r3, r7, #20
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4815      	ldr	r0, [pc, #84]	; (8000d54 <MX_GPIO_Init+0x164>)
 8000d00:	f001 f968 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000d04:	2360      	movs	r3, #96	; 0x60
 8000d06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d08:	4b14      	ldr	r3, [pc, #80]	; (8000d5c <MX_GPIO_Init+0x16c>)
 8000d0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d10:	f107 0314 	add.w	r3, r7, #20
 8000d14:	4619      	mov	r1, r3
 8000d16:	480f      	ldr	r0, [pc, #60]	; (8000d54 <MX_GPIO_Init+0x164>)
 8000d18:	f001 f95c 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000d1c:	2380      	movs	r3, #128	; 0x80
 8000d1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d20:	4b0e      	ldr	r3, [pc, #56]	; (8000d5c <MX_GPIO_Init+0x16c>)
 8000d22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d24:	2301      	movs	r3, #1
 8000d26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d28:	f107 0314 	add.w	r3, r7, #20
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4809      	ldr	r0, [pc, #36]	; (8000d54 <MX_GPIO_Init+0x164>)
 8000d30:	f001 f950 	bl	8001fd4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000d34:	2200      	movs	r2, #0
 8000d36:	2100      	movs	r1, #0
 8000d38:	2017      	movs	r0, #23
 8000d3a:	f000 fe4e 	bl	80019da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000d3e:	2017      	movs	r0, #23
 8000d40:	f000 fe65 	bl	8001a0e <HAL_NVIC_EnableIRQ>

}
 8000d44:	bf00      	nop
 8000d46:	3728      	adds	r7, #40	; 0x28
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40021000 	.word	0x40021000
 8000d50:	48001400 	.word	0x48001400
 8000d54:	48000400 	.word	0x48000400
 8000d58:	48001800 	.word	0x48001800
 8000d5c:	10110000 	.word	0x10110000

08000d60 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f043 0201 	orr.w	r2, r3, #1
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	601a      	str	r2, [r3, #0]
}
 8000d74:	bf00      	nop
 8000d76:	370c      	adds	r7, #12
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr

08000d80 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	f06f 0201 	mvn.w	r2, #1
 8000d8e:	611a      	str	r2, [r3, #16]
}
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	68db      	ldr	r3, [r3, #12]
 8000da8:	f043 0201 	orr.w	r2, r3, #1
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	60da      	str	r2, [r3, #12]
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr

08000dbc <HAL_SPI_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == hspi1.Instance) {
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	4b07      	ldr	r3, [pc, #28]	; (8000de8 <HAL_SPI_RxCpltCallback+0x2c>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d107      	bne.n	8000de0 <HAL_SPI_RxCpltCallback+0x24>
		HAL_SPI_Receive_IT(&hspi1, (uint8_t*) &wP, sizeof(wP));
 8000dd0:	220c      	movs	r2, #12
 8000dd2:	4906      	ldr	r1, [pc, #24]	; (8000dec <HAL_SPI_RxCpltCallback+0x30>)
 8000dd4:	4804      	ldr	r0, [pc, #16]	; (8000de8 <HAL_SPI_RxCpltCallback+0x2c>)
 8000dd6:	f002 fc37 	bl	8003648 <HAL_SPI_Receive_IT>
		goFlag = 1;
 8000dda:	4b05      	ldr	r3, [pc, #20]	; (8000df0 <HAL_SPI_RxCpltCallback+0x34>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	601a      	str	r2, [r3, #0]
	}
}
 8000de0:	bf00      	nop
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20000240 	.word	0x20000240
 8000dec:	20000234 	.word	0x20000234
 8000df0:	20000224 	.word	0x20000224

08000df4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 8000dfe:	88fb      	ldrh	r3, [r7, #6]
 8000e00:	2b40      	cmp	r3, #64	; 0x40
 8000e02:	d00e      	beq.n	8000e22 <HAL_GPIO_EXTI_Callback+0x2e>
 8000e04:	2b80      	cmp	r3, #128	; 0x80
 8000e06:	d016      	beq.n	8000e36 <HAL_GPIO_EXTI_Callback+0x42>
 8000e08:	2b20      	cmp	r3, #32
 8000e0a:	d000      	beq.n	8000e0e <HAL_GPIO_EXTI_Callback+0x1a>
		//HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,SET);
		//bFlag = true;
		break;
	}
	//HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,RESET);
}
 8000e0c:	e019      	b.n	8000e42 <HAL_GPIO_EXTI_Callback+0x4e>
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_0);
 8000e0e:	2101      	movs	r1, #1
 8000e10:	480e      	ldr	r0, [pc, #56]	; (8000e4c <HAL_GPIO_EXTI_Callback+0x58>)
 8000e12:	f001 fa79 	bl	8002308 <HAL_GPIO_TogglePin>
			A_PLS_CNT++;
 8000e16:	4b0e      	ldr	r3, [pc, #56]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	4a0c      	ldr	r2, [pc, #48]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000e1e:	6013      	str	r3, [r2, #0]
		break;
 8000e20:	e00f      	b.n	8000e42 <HAL_GPIO_EXTI_Callback+0x4e>
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_1);
 8000e22:	2102      	movs	r1, #2
 8000e24:	4809      	ldr	r0, [pc, #36]	; (8000e4c <HAL_GPIO_EXTI_Callback+0x58>)
 8000e26:	f001 fa6f 	bl	8002308 <HAL_GPIO_TogglePin>
			B_PLS_CNT++;
 8000e2a:	4b0a      	ldr	r3, [pc, #40]	; (8000e54 <HAL_GPIO_EXTI_Callback+0x60>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	4a08      	ldr	r2, [pc, #32]	; (8000e54 <HAL_GPIO_EXTI_Callback+0x60>)
 8000e32:	6013      	str	r3, [r2, #0]
		break;
 8000e34:	e005      	b.n	8000e42 <HAL_GPIO_EXTI_Callback+0x4e>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 8000e36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e3a:	4807      	ldr	r0, [pc, #28]	; (8000e58 <HAL_GPIO_EXTI_Callback+0x64>)
 8000e3c:	f001 fa64 	bl	8002308 <HAL_GPIO_TogglePin>
		break;
 8000e40:	bf00      	nop
}
 8000e42:	bf00      	nop
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	48001400 	.word	0x48001400
 8000e50:	2000021c 	.word	0x2000021c
 8000e54:	20000220 	.word	0x20000220
 8000e58:	48000400 	.word	0x48000400
 8000e5c:	00000000 	.word	0x00000000

08000e60 <diameter>:

float diameter(float radius) {
 8000e60:	b590      	push	{r4, r7, lr}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	ed87 0a01 	vstr	s0, [r7, #4]
	return (2 * 3.1415 * radius);
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f7ff fb40 	bl	80004f0 <__aeabi_f2d>
 8000e70:	a309      	add	r3, pc, #36	; (adr r3, 8000e98 <diameter+0x38>)
 8000e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e76:	f7ff fb93 	bl	80005a0 <__aeabi_dmul>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	460c      	mov	r4, r1
 8000e7e:	4618      	mov	r0, r3
 8000e80:	4621      	mov	r1, r4
 8000e82:	f7ff fe65 	bl	8000b50 <__aeabi_d2f>
 8000e86:	4603      	mov	r3, r0
 8000e88:	ee07 3a90 	vmov	s15, r3
}
 8000e8c:	eeb0 0a67 	vmov.f32	s0, s15
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd90      	pop	{r4, r7, pc}
 8000e96:	bf00      	nop
 8000e98:	c083126f 	.word	0xc083126f
 8000e9c:	401921ca 	.word	0x401921ca

08000ea0 <rotationForShoot>:

float rotationForShoot(float targetDistance, float wheelDiameter) {
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000eaa:	edc7 0a00 	vstr	s1, [r7]
	return (targetDistance / wheelDiameter);
 8000eae:	ed97 7a01 	vldr	s14, [r7, #4]
 8000eb2:	edd7 7a00 	vldr	s15, [r7]
 8000eb6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000eba:	eef0 7a66 	vmov.f32	s15, s13
}
 8000ebe:	eeb0 0a67 	vmov.f32	s0, s15
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <targetPulseCount>:

int targetPulseCount(float rotationCount, int encoderPulseCnt) {
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	ed87 0a01 	vstr	s0, [r7, #4]
 8000ed6:	6038      	str	r0, [r7, #0]
	return (int) ((((rotationCount * encoderPulseCnt) / TARGET_PULSE_NUMBER)
			/ DIVISOR));
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	ee07 3a90 	vmov	s15, r3
 8000ede:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ee2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
	return (int) ((((rotationCount * encoderPulseCnt) / TARGET_PULSE_NUMBER)
 8000eea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eee:	ee17 3a90 	vmov	r3, s15
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr

08000efe <SaveWheelParam>:

void SaveWheelParam(WheelParam *wP) {
 8000efe:	b5b0      	push	{r4, r5, r7, lr}
 8000f00:	b088      	sub	sp, #32
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	6078      	str	r0, [r7, #4]
	HAL_FLASH_Unlock();
 8000f06:	f000 fe59 	bl	8001bbc <HAL_FLASH_Unlock>
	{
		FLASH_EraseInitTypeDef fler;
		uint32_t perr;
		fler.TypeErase = FLASH_TYPEERASE_PAGES;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
		fler.Banks = 1;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	613b      	str	r3, [r7, #16]
		fler.Page = 63;
 8000f12:	233f      	movs	r3, #63	; 0x3f
 8000f14:	617b      	str	r3, [r7, #20]
		fler.NbPages = 1;
 8000f16:	2301      	movs	r3, #1
 8000f18:	61bb      	str	r3, [r7, #24]
		HAL_FLASHEx_Erase(&fler, &perr);
 8000f1a:	f107 0208 	add.w	r2, r7, #8
 8000f1e:	f107 030c 	add.w	r3, r7, #12
 8000f22:	4611      	mov	r1, r2
 8000f24:	4618      	mov	r0, r3
 8000f26:	f000 ff31 	bl	8001d8c <HAL_FLASHEx_Erase>
		register uint64_t *_targetAddr = (uint64_t*) (wP);
 8000f2a:	687d      	ldr	r5, [r7, #4]
		for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	77fb      	strb	r3, [r7, #31]
 8000f30:	e014      	b.n	8000f5c <SaveWheelParam+0x5e>
				sizeof(uint64_t)) {
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint64_t)]);
 8000f32:	7ffb      	ldrb	r3, [r7, #31]
 8000f34:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000f38:	f503 33fc 	add.w	r3, r3, #129024	; 0x1f800
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 8000f3c:	4619      	mov	r1, r3
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint64_t)]);
 8000f3e:	7ffb      	ldrb	r3, [r7, #31]
 8000f40:	08db      	lsrs	r3, r3, #3
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	00db      	lsls	r3, r3, #3
 8000f46:	442b      	add	r3, r5
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 8000f48:	e9d3 3400 	ldrd	r3, r4, [r3]
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	4623      	mov	r3, r4
 8000f50:	2000      	movs	r0, #0
 8000f52:	f000 fddd 	bl	8001b10 <HAL_FLASH_Program>
		for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 8000f56:	7ffb      	ldrb	r3, [r7, #31]
 8000f58:	3308      	adds	r3, #8
 8000f5a:	77fb      	strb	r3, [r7, #31]
 8000f5c:	7ffb      	ldrb	r3, [r7, #31]
 8000f5e:	2b18      	cmp	r3, #24
 8000f60:	d9e7      	bls.n	8000f32 <SaveWheelParam+0x34>
		}
	}
	HAL_FLASH_Lock();
 8000f62:	f000 fe4d 	bl	8001c00 <HAL_FLASH_Lock>
}
 8000f66:	bf00      	nop
 8000f68:	3720      	adds	r7, #32
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000f70 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000f70:	b590      	push	{r4, r7, lr}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 8000f76:	4a4b      	ldr	r2, [pc, #300]	; (80010a4 <main+0x134>)
 8000f78:	4b4b      	ldr	r3, [pc, #300]	; (80010a8 <main+0x138>)
 8000f7a:	4614      	mov	r4, r2
 8000f7c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000f7e:	6020      	str	r0, [r4, #0]
 8000f80:	6061      	str	r1, [r4, #4]
 8000f82:	60a2      	str	r2, [r4, #8]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f84:	f000 fbbb 	bl	80016fe <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000f88:	f000 f8a2 	bl	80010d0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f8c:	f7ff fe30 	bl	8000bf0 <MX_GPIO_Init>
	MX_TIM3_Init();
 8000f90:	f000 fb4c 	bl	800162c <MX_TIM3_Init>
	MX_SPI1_Init();
 8000f94:	f000 f8ee 	bl	8001174 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 8000f98:	4844      	ldr	r0, [pc, #272]	; (80010ac <main+0x13c>)
 8000f9a:	f7ff feff 	bl	8000d9c <LL_TIM_EnableIT_UPDATE>

	HAL_SPI_Receive_IT(&hspi1, (uint8_t*) &wP, sizeof(wP));
 8000f9e:	220c      	movs	r2, #12
 8000fa0:	4940      	ldr	r1, [pc, #256]	; (80010a4 <main+0x134>)
 8000fa2:	4843      	ldr	r0, [pc, #268]	; (80010b0 <main+0x140>)
 8000fa4:	f002 fb50 	bl	8003648 <HAL_SPI_Receive_IT>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	HAL_Delay(100);
 8000fa8:	2064      	movs	r0, #100	; 0x64
 8000faa:	f000 fc19 	bl	80017e0 <HAL_Delay>
	encoderTargetCount = targetPulseCount(
 8000fae:	4b3d      	ldr	r3, [pc, #244]	; (80010a4 <main+0x134>)
 8000fb0:	689c      	ldr	r4, [r3, #8]
 8000fb2:	4623      	mov	r3, r4
 8000fb4:	461c      	mov	r4, r3
 8000fb6:	4b3b      	ldr	r3, [pc, #236]	; (80010a4 <main+0x134>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	ee00 3a10 	vmov	s0, r3
 8000fbe:	f7ff ff4f 	bl	8000e60 <diameter>
 8000fc2:	eef0 7a40 	vmov.f32	s15, s0
 8000fc6:	eef0 0a67 	vmov.f32	s1, s15
 8000fca:	ee00 4a10 	vmov	s0, r4
 8000fce:	f7ff ff67 	bl	8000ea0 <rotationForShoot>
 8000fd2:	eef0 7a40 	vmov.f32	s15, s0
			rotationForShoot(wP.targetDistance, diameter(wP.wheelRadius)),
			wP.encoderPulseCount);
 8000fd6:	4b33      	ldr	r3, [pc, #204]	; (80010a4 <main+0x134>)
 8000fd8:	685b      	ldr	r3, [r3, #4]
	encoderTargetCount = targetPulseCount(
 8000fda:	4618      	mov	r0, r3
 8000fdc:	eeb0 0a67 	vmov.f32	s0, s15
 8000fe0:	f7ff ff74 	bl	8000ecc <targetPulseCount>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	4b33      	ldr	r3, [pc, #204]	; (80010b4 <main+0x144>)
 8000fe8:	601a      	str	r2, [r3, #0]

	while (1) {
		//HAL_SPI_Receive(&hspi1, (uint8_t*) &wP, sizeof(wP), 1000);
		HAL_SPI_Receive_IT(&hspi1, (uint8_t*) &wP, sizeof(wP));
 8000fea:	220c      	movs	r2, #12
 8000fec:	492d      	ldr	r1, [pc, #180]	; (80010a4 <main+0x134>)
 8000fee:	4830      	ldr	r0, [pc, #192]	; (80010b0 <main+0x140>)
 8000ff0:	f002 fb2a 	bl	8003648 <HAL_SPI_Receive_IT>

		if (goFlag == 1) {
 8000ff4:	4b30      	ldr	r3, [pc, #192]	; (80010b8 <main+0x148>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d138      	bne.n	800106e <main+0xfe>
			// R
			HAL_SPI_Receive(&hspi1, (uint8_t*) &wP.wheelRadius,
 8000ffc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001000:	2204      	movs	r2, #4
 8001002:	4928      	ldr	r1, [pc, #160]	; (80010a4 <main+0x134>)
 8001004:	482a      	ldr	r0, [pc, #168]	; (80010b0 <main+0x140>)
 8001006:	f001 ffe3 	bl	8002fd0 <HAL_SPI_Receive>
					sizeof(wP.wheelRadius), 1000);
			//wP.wheelRadius = atof(&wP.wheelRadius);

			// E
			HAL_SPI_Receive(&hspi1, (uint8_t*) &wP.encoderPulseCount,
 800100a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800100e:	2204      	movs	r2, #4
 8001010:	492a      	ldr	r1, [pc, #168]	; (80010bc <main+0x14c>)
 8001012:	4827      	ldr	r0, [pc, #156]	; (80010b0 <main+0x140>)
 8001014:	f001 ffdc 	bl	8002fd0 <HAL_SPI_Receive>
					sizeof(wP.encoderPulseCount), 1000);
			//wP.encoderPulseCount = atoi(&wP.encoderPulseCount);

			// T
			HAL_SPI_Receive(&hspi1, (uint8_t*) &wP.targetDistance,
 8001018:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800101c:	2204      	movs	r2, #4
 800101e:	4928      	ldr	r1, [pc, #160]	; (80010c0 <main+0x150>)
 8001020:	4823      	ldr	r0, [pc, #140]	; (80010b0 <main+0x140>)
 8001022:	f001 ffd5 	bl	8002fd0 <HAL_SPI_Receive>
					sizeof(wP.targetDistance), 1000);
			//wP.targetDistance = atof(&wP.targetDistance);

			encoderTargetCount = targetPulseCount(
 8001026:	4b1f      	ldr	r3, [pc, #124]	; (80010a4 <main+0x134>)
 8001028:	689c      	ldr	r4, [r3, #8]
 800102a:	4623      	mov	r3, r4
 800102c:	461c      	mov	r4, r3
 800102e:	4b1d      	ldr	r3, [pc, #116]	; (80010a4 <main+0x134>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	ee00 3a10 	vmov	s0, r3
 8001036:	f7ff ff13 	bl	8000e60 <diameter>
 800103a:	eef0 7a40 	vmov.f32	s15, s0
 800103e:	eef0 0a67 	vmov.f32	s1, s15
 8001042:	ee00 4a10 	vmov	s0, r4
 8001046:	f7ff ff2b 	bl	8000ea0 <rotationForShoot>
 800104a:	eef0 7a40 	vmov.f32	s15, s0
					rotationForShoot(wP.targetDistance,
							diameter(wP.wheelRadius)), wP.encoderPulseCount);
 800104e:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <main+0x134>)
 8001050:	685b      	ldr	r3, [r3, #4]
			encoderTargetCount = targetPulseCount(
 8001052:	4618      	mov	r0, r3
 8001054:	eeb0 0a67 	vmov.f32	s0, s15
 8001058:	f7ff ff38 	bl	8000ecc <targetPulseCount>
 800105c:	4602      	mov	r2, r0
 800105e:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <main+0x144>)
 8001060:	601a      	str	r2, [r3, #0]
			goFlag = 0;
 8001062:	4b15      	ldr	r3, [pc, #84]	; (80010b8 <main+0x148>)
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
			SaveWheelParam(&wP);
 8001068:	480e      	ldr	r0, [pc, #56]	; (80010a4 <main+0x134>)
 800106a:	f7ff ff48 	bl	8000efe <SaveWheelParam>
		}

		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (A_PLS_CNT >= encoderTargetCount) {
 800106e:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <main+0x154>)
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	4b10      	ldr	r3, [pc, #64]	; (80010b4 <main+0x144>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	429a      	cmp	r2, r3
 8001078:	dbb7      	blt.n	8000fea <main+0x7a>
			A_PLS_CNT = 0;
 800107a:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <main+0x154>)
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
			B_PLS_CNT = 0;
 8001080:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <main+0x158>)
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET); // Main Interrupt
 8001086:	2201      	movs	r2, #1
 8001088:	2101      	movs	r1, #1
 800108a:	4810      	ldr	r0, [pc, #64]	; (80010cc <main+0x15c>)
 800108c:	f001 f924 	bl	80022d8 <HAL_GPIO_WritePin>
			LL_TIM_ClearFlag_UPDATE(TIM3);
 8001090:	4806      	ldr	r0, [pc, #24]	; (80010ac <main+0x13c>)
 8001092:	f7ff fe75 	bl	8000d80 <LL_TIM_ClearFlag_UPDATE>
			LL_TIM_EnableCounter(TIM3);
 8001096:	4805      	ldr	r0, [pc, #20]	; (80010ac <main+0x13c>)
 8001098:	f7ff fe62 	bl	8000d60 <LL_TIM_EnableCounter>
			char __buf = 0xEE;
 800109c:	23ee      	movs	r3, #238	; 0xee
 800109e:	71fb      	strb	r3, [r7, #7]
		HAL_SPI_Receive_IT(&hspi1, (uint8_t*) &wP, sizeof(wP));
 80010a0:	e7a3      	b.n	8000fea <main+0x7a>
 80010a2:	bf00      	nop
 80010a4:	20000234 	.word	0x20000234
 80010a8:	0801f800 	.word	0x0801f800
 80010ac:	40000400 	.word	0x40000400
 80010b0:	20000240 	.word	0x20000240
 80010b4:	20000000 	.word	0x20000000
 80010b8:	20000224 	.word	0x20000224
 80010bc:	20000238 	.word	0x20000238
 80010c0:	2000023c 	.word	0x2000023c
 80010c4:	2000021c 	.word	0x2000021c
 80010c8:	20000220 	.word	0x20000220
 80010cc:	48000400 	.word	0x48000400

080010d0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b094      	sub	sp, #80	; 0x50
 80010d4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80010d6:	f107 0318 	add.w	r3, r7, #24
 80010da:	2238      	movs	r2, #56	; 0x38
 80010dc:	2100      	movs	r1, #0
 80010de:	4618      	mov	r0, r3
 80010e0:	f003 f962 	bl	80043a8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80010e4:	1d3b      	adds	r3, r7, #4
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
 80010f0:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80010f2:	2000      	movs	r0, #0
 80010f4:	f001 f93a 	bl	800236c <HAL_PWREx_ControlVoltageScaling>
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010f8:	2302      	movs	r3, #2
 80010fa:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001100:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001102:	2340      	movs	r3, #64	; 0x40
 8001104:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001106:	2302      	movs	r3, #2
 8001108:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800110a:	2302      	movs	r3, #2
 800110c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800110e:	2302      	movs	r3, #2
 8001110:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 42;
 8001112:	232a      	movs	r3, #42	; 0x2a
 8001114:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001116:	2302      	movs	r3, #2
 8001118:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800111a:	2302      	movs	r3, #2
 800111c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800111e:	2302      	movs	r3, #2
 8001120:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001122:	f107 0318 	add.w	r3, r7, #24
 8001126:	4618      	mov	r0, r3
 8001128:	f001 f9c4 	bl	80024b4 <HAL_RCC_OscConfig>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <SystemClock_Config+0x66>
		Error_Handler();
 8001132:	f000 f818 	bl	8001166 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001136:	230f      	movs	r3, #15
 8001138:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800113a:	2303      	movs	r3, #3
 800113c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001146:	2300      	movs	r3, #0
 8001148:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK) {
 800114a:	1d3b      	adds	r3, r7, #4
 800114c:	2108      	movs	r1, #8
 800114e:	4618      	mov	r0, r3
 8001150:	f001 fcc8 	bl	8002ae4 <HAL_RCC_ClockConfig>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <SystemClock_Config+0x8e>
		Error_Handler();
 800115a:	f000 f804 	bl	8001166 <Error_Handler>
	}
}
 800115e:	bf00      	nop
 8001160:	3750      	adds	r7, #80	; 0x50
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}

08001166 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800116a:	bf00      	nop
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8001178:	4b18      	ldr	r3, [pc, #96]	; (80011dc <MX_SPI1_Init+0x68>)
 800117a:	4a19      	ldr	r2, [pc, #100]	; (80011e0 <MX_SPI1_Init+0x6c>)
 800117c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800117e:	4b17      	ldr	r3, [pc, #92]	; (80011dc <MX_SPI1_Init+0x68>)
 8001180:	2200      	movs	r2, #0
 8001182:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001184:	4b15      	ldr	r3, [pc, #84]	; (80011dc <MX_SPI1_Init+0x68>)
 8001186:	2200      	movs	r2, #0
 8001188:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800118a:	4b14      	ldr	r3, [pc, #80]	; (80011dc <MX_SPI1_Init+0x68>)
 800118c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001190:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001192:	4b12      	ldr	r3, [pc, #72]	; (80011dc <MX_SPI1_Init+0x68>)
 8001194:	2200      	movs	r2, #0
 8001196:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001198:	4b10      	ldr	r3, [pc, #64]	; (80011dc <MX_SPI1_Init+0x68>)
 800119a:	2200      	movs	r2, #0
 800119c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 800119e:	4b0f      	ldr	r3, [pc, #60]	; (80011dc <MX_SPI1_Init+0x68>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011a4:	4b0d      	ldr	r3, [pc, #52]	; (80011dc <MX_SPI1_Init+0x68>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011aa:	4b0c      	ldr	r3, [pc, #48]	; (80011dc <MX_SPI1_Init+0x68>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011b0:	4b0a      	ldr	r3, [pc, #40]	; (80011dc <MX_SPI1_Init+0x68>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80011b6:	4b09      	ldr	r3, [pc, #36]	; (80011dc <MX_SPI1_Init+0x68>)
 80011b8:	2207      	movs	r2, #7
 80011ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011bc:	4b07      	ldr	r3, [pc, #28]	; (80011dc <MX_SPI1_Init+0x68>)
 80011be:	2200      	movs	r2, #0
 80011c0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80011c2:	4b06      	ldr	r3, [pc, #24]	; (80011dc <MX_SPI1_Init+0x68>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011c8:	4804      	ldr	r0, [pc, #16]	; (80011dc <MX_SPI1_Init+0x68>)
 80011ca:	f001 fe6f 	bl	8002eac <HAL_SPI_Init>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80011d4:	f7ff ffc7 	bl	8001166 <Error_Handler>
  }

}
 80011d8:	bf00      	nop
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20000240 	.word	0x20000240
 80011e0:	40013000 	.word	0x40013000

080011e4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08a      	sub	sp, #40	; 0x28
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ec:	f107 0314 	add.w	r3, r7, #20
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a1b      	ldr	r2, [pc, #108]	; (8001270 <HAL_SPI_MspInit+0x8c>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d130      	bne.n	8001268 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001206:	4b1b      	ldr	r3, [pc, #108]	; (8001274 <HAL_SPI_MspInit+0x90>)
 8001208:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800120a:	4a1a      	ldr	r2, [pc, #104]	; (8001274 <HAL_SPI_MspInit+0x90>)
 800120c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001210:	6613      	str	r3, [r2, #96]	; 0x60
 8001212:	4b18      	ldr	r3, [pc, #96]	; (8001274 <HAL_SPI_MspInit+0x90>)
 8001214:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001216:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800121a:	613b      	str	r3, [r7, #16]
 800121c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800121e:	4b15      	ldr	r3, [pc, #84]	; (8001274 <HAL_SPI_MspInit+0x90>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001222:	4a14      	ldr	r2, [pc, #80]	; (8001274 <HAL_SPI_MspInit+0x90>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	64d3      	str	r3, [r2, #76]	; 0x4c
 800122a:	4b12      	ldr	r3, [pc, #72]	; (8001274 <HAL_SPI_MspInit+0x90>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001236:	23f0      	movs	r3, #240	; 0xf0
 8001238:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123a:	2302      	movs	r3, #2
 800123c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123e:	2300      	movs	r3, #0
 8001240:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001242:	2300      	movs	r3, #0
 8001244:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001246:	2305      	movs	r3, #5
 8001248:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124a:	f107 0314 	add.w	r3, r7, #20
 800124e:	4619      	mov	r1, r3
 8001250:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001254:	f000 febe 	bl	8001fd4 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001258:	2200      	movs	r2, #0
 800125a:	2100      	movs	r1, #0
 800125c:	2023      	movs	r0, #35	; 0x23
 800125e:	f000 fbbc 	bl	80019da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001262:	2023      	movs	r0, #35	; 0x23
 8001264:	f000 fbd3 	bl	8001a0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001268:	bf00      	nop
 800126a:	3728      	adds	r7, #40	; 0x28
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40013000 	.word	0x40013000
 8001274:	40021000 	.word	0x40021000

08001278 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800127c:	4b05      	ldr	r3, [pc, #20]	; (8001294 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	4a04      	ldr	r2, [pc, #16]	; (8001294 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8001282:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001286:	6093      	str	r3, [r2, #8]
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	40007000 	.word	0x40007000

08001298 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129e:	4b0f      	ldr	r3, [pc, #60]	; (80012dc <HAL_MspInit+0x44>)
 80012a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012a2:	4a0e      	ldr	r2, [pc, #56]	; (80012dc <HAL_MspInit+0x44>)
 80012a4:	f043 0301 	orr.w	r3, r3, #1
 80012a8:	6613      	str	r3, [r2, #96]	; 0x60
 80012aa:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <HAL_MspInit+0x44>)
 80012ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b6:	4b09      	ldr	r3, [pc, #36]	; (80012dc <HAL_MspInit+0x44>)
 80012b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ba:	4a08      	ldr	r2, [pc, #32]	; (80012dc <HAL_MspInit+0x44>)
 80012bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012c0:	6593      	str	r3, [r2, #88]	; 0x58
 80012c2:	4b06      	ldr	r3, [pc, #24]	; (80012dc <HAL_MspInit+0x44>)
 80012c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ca:	603b      	str	r3, [r7, #0]
 80012cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableDeadBatteryPD();
 80012ce:	f7ff ffd3 	bl	8001278 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d2:	bf00      	nop
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40021000 	.word	0x40021000

080012e0 <LL_TIM_DisableCounter>:
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f023 0201 	bic.w	r2, r3, #1
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	601a      	str	r2, [r3, #0]
}
 80012f4:	bf00      	nop
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <LL_TIM_ClearFlag_UPDATE>:
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f06f 0201 	mvn.w	r2, #1
 800130e:	611a      	str	r2, [r3, #16]
}
 8001310:	bf00      	nop
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr

0800132a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800132a:	b480      	push	{r7}
 800132c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800132e:	e7fe      	b.n	800132e <HardFault_Handler+0x4>

08001330 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001334:	e7fe      	b.n	8001334 <MemManage_Handler+0x4>

08001336 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001336:	b480      	push	{r7}
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800133a:	e7fe      	b.n	800133a <BusFault_Handler+0x4>

0800133c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001340:	e7fe      	b.n	8001340 <UsageFault_Handler+0x4>

08001342 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001346:	bf00      	nop
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr

08001350 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001354:	bf00      	nop
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr

0800135e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800135e:	b480      	push	{r7}
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001362:	bf00      	nop
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001370:	f000 fa18 	bl	80017a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}

08001378 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800137c:	2020      	movs	r0, #32
 800137e:	f000 ffdd 	bl	800233c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001382:	2040      	movs	r0, #64	; 0x40
 8001384:	f000 ffda 	bl	800233c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001388:	2080      	movs	r0, #128	; 0x80
 800138a:	f000 ffd7 	bl	800233c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 8001398:	4806      	ldr	r0, [pc, #24]	; (80013b4 <TIM3_IRQHandler+0x20>)
 800139a:	f7ff ffa1 	bl	80012e0 <LL_TIM_DisableCounter>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 800139e:	2200      	movs	r2, #0
 80013a0:	2101      	movs	r1, #1
 80013a2:	4805      	ldr	r0, [pc, #20]	; (80013b8 <TIM3_IRQHandler+0x24>)
 80013a4:	f000 ff98 	bl	80022d8 <HAL_GPIO_WritePin>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 80013a8:	4802      	ldr	r0, [pc, #8]	; (80013b4 <TIM3_IRQHandler+0x20>)
 80013aa:	f7ff ffa9 	bl	8001300 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40000400 	.word	0x40000400
 80013b8:	48000400 	.word	0x48000400

080013bc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80013c0:	4802      	ldr	r0, [pc, #8]	; (80013cc <SPI1_IRQHandler+0x10>)
 80013c2:	f002 fa99 	bl	80038f8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000240 	.word	0x20000240

080013d0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80013d8:	4b11      	ldr	r3, [pc, #68]	; (8001420 <_sbrk+0x50>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d102      	bne.n	80013e6 <_sbrk+0x16>
		heap_end = &end;
 80013e0:	4b0f      	ldr	r3, [pc, #60]	; (8001420 <_sbrk+0x50>)
 80013e2:	4a10      	ldr	r2, [pc, #64]	; (8001424 <_sbrk+0x54>)
 80013e4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80013e6:	4b0e      	ldr	r3, [pc, #56]	; (8001420 <_sbrk+0x50>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80013ec:	4b0c      	ldr	r3, [pc, #48]	; (8001420 <_sbrk+0x50>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	4413      	add	r3, r2
 80013f4:	466a      	mov	r2, sp
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d907      	bls.n	800140a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80013fa:	f002 ffab 	bl	8004354 <__errno>
 80013fe:	4602      	mov	r2, r0
 8001400:	230c      	movs	r3, #12
 8001402:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001404:	f04f 33ff 	mov.w	r3, #4294967295
 8001408:	e006      	b.n	8001418 <_sbrk+0x48>
	}

	heap_end += incr;
 800140a:	4b05      	ldr	r3, [pc, #20]	; (8001420 <_sbrk+0x50>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4413      	add	r3, r2
 8001412:	4a03      	ldr	r2, [pc, #12]	; (8001420 <_sbrk+0x50>)
 8001414:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001416:	68fb      	ldr	r3, [r7, #12]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3710      	adds	r7, #16
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20000228 	.word	0x20000228
 8001424:	200002b0 	.word	0x200002b0

08001428 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800142c:	4b08      	ldr	r3, [pc, #32]	; (8001450 <SystemInit+0x28>)
 800142e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001432:	4a07      	ldr	r2, [pc, #28]	; (8001450 <SystemInit+0x28>)
 8001434:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001438:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800143c:	4b04      	ldr	r3, [pc, #16]	; (8001450 <SystemInit+0x28>)
 800143e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001442:	609a      	str	r2, [r3, #8]
#endif
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001458:	4b04      	ldr	r3, [pc, #16]	; (800146c <__NVIC_GetPriorityGrouping+0x18>)
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	0a1b      	lsrs	r3, r3, #8
 800145e:	f003 0307 	and.w	r3, r3, #7
}
 8001462:	4618      	mov	r0, r3
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	e000ed00 	.word	0xe000ed00

08001470 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800147a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147e:	2b00      	cmp	r3, #0
 8001480:	db0b      	blt.n	800149a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	f003 021f 	and.w	r2, r3, #31
 8001488:	4907      	ldr	r1, [pc, #28]	; (80014a8 <__NVIC_EnableIRQ+0x38>)
 800148a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148e:	095b      	lsrs	r3, r3, #5
 8001490:	2001      	movs	r0, #1
 8001492:	fa00 f202 	lsl.w	r2, r0, r2
 8001496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	e000e100 	.word	0xe000e100

080014ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	6039      	str	r1, [r7, #0]
 80014b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	db0a      	blt.n	80014d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	b2da      	uxtb	r2, r3
 80014c4:	490c      	ldr	r1, [pc, #48]	; (80014f8 <__NVIC_SetPriority+0x4c>)
 80014c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ca:	0112      	lsls	r2, r2, #4
 80014cc:	b2d2      	uxtb	r2, r2
 80014ce:	440b      	add	r3, r1
 80014d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014d4:	e00a      	b.n	80014ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	b2da      	uxtb	r2, r3
 80014da:	4908      	ldr	r1, [pc, #32]	; (80014fc <__NVIC_SetPriority+0x50>)
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	f003 030f 	and.w	r3, r3, #15
 80014e2:	3b04      	subs	r3, #4
 80014e4:	0112      	lsls	r2, r2, #4
 80014e6:	b2d2      	uxtb	r2, r2
 80014e8:	440b      	add	r3, r1
 80014ea:	761a      	strb	r2, [r3, #24]
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	e000e100 	.word	0xe000e100
 80014fc:	e000ed00 	.word	0xe000ed00

08001500 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001500:	b480      	push	{r7}
 8001502:	b089      	sub	sp, #36	; 0x24
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	f003 0307 	and.w	r3, r3, #7
 8001512:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	f1c3 0307 	rsb	r3, r3, #7
 800151a:	2b04      	cmp	r3, #4
 800151c:	bf28      	it	cs
 800151e:	2304      	movcs	r3, #4
 8001520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	3304      	adds	r3, #4
 8001526:	2b06      	cmp	r3, #6
 8001528:	d902      	bls.n	8001530 <NVIC_EncodePriority+0x30>
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	3b03      	subs	r3, #3
 800152e:	e000      	b.n	8001532 <NVIC_EncodePriority+0x32>
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001534:	f04f 32ff 	mov.w	r2, #4294967295
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43da      	mvns	r2, r3
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	401a      	ands	r2, r3
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001548:	f04f 31ff 	mov.w	r1, #4294967295
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	fa01 f303 	lsl.w	r3, r1, r3
 8001552:	43d9      	mvns	r1, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001558:	4313      	orrs	r3, r2
         );
}
 800155a:	4618      	mov	r0, r3
 800155c:	3724      	adds	r7, #36	; 0x24
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr

08001566 <LL_TIM_DisableARRPreload>:
{
 8001566:	b480      	push	{r7}
 8001568:	b083      	sub	sp, #12
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	601a      	str	r2, [r3, #0]
}
 800157a:	bf00      	nop
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <LL_TIM_SetClockSource>:
{
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
 800158e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8001598:	f023 0307 	bic.w	r3, r3, #7
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	431a      	orrs	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	609a      	str	r2, [r3, #8]
}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <LL_TIM_SetTriggerOutput>:
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80015c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80015c6:	683a      	ldr	r2, [r7, #0]
 80015c8:	431a      	orrs	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	605a      	str	r2, [r3, #4]
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <LL_TIM_DisableMasterSlaveMode>:
{
 80015da:	b480      	push	{r7}
 80015dc:	b083      	sub	sp, #12
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	609a      	str	r2, [r3, #8]
}
 80015ee:	bf00      	nop
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
	...

080015fc <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001604:	4b08      	ldr	r3, [pc, #32]	; (8001628 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001606:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001608:	4907      	ldr	r1, [pc, #28]	; (8001628 <LL_APB1_GRP1_EnableClock+0x2c>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4313      	orrs	r3, r2
 800160e:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001610:	4b05      	ldr	r3, [pc, #20]	; (8001628 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001612:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	4013      	ands	r3, r2
 8001618:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800161a:	68fb      	ldr	r3, [r7, #12]
}
 800161c:	bf00      	nop
 800161e:	3714      	adds	r7, #20
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	40021000 	.word	0x40021000

0800162c <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001632:	1d3b      	adds	r3, r7, #4
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
 800163e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001640:	2002      	movs	r0, #2
 8001642:	f7ff ffdb 	bl	80015fc <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001646:	f7ff ff05 	bl	8001454 <__NVIC_GetPriorityGrouping>
 800164a:	4603      	mov	r3, r0
 800164c:	2200      	movs	r2, #0
 800164e:	2100      	movs	r1, #0
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff ff55 	bl	8001500 <NVIC_EncodePriority>
 8001656:	4603      	mov	r3, r0
 8001658:	4619      	mov	r1, r3
 800165a:	201d      	movs	r0, #29
 800165c:	f7ff ff26 	bl	80014ac <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8001660:	201d      	movs	r0, #29
 8001662:	f7ff ff05 	bl	8001470 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 16799;
 8001666:	f244 139f 	movw	r3, #16799	; 0x419f
 800166a:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800166c:	2300      	movs	r3, #0
 800166e:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 44;
 8001670:	232c      	movs	r3, #44	; 0x2c
 8001672:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001674:	2300      	movs	r3, #0
 8001676:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001678:	1d3b      	adds	r3, r7, #4
 800167a:	4619      	mov	r1, r3
 800167c:	480a      	ldr	r0, [pc, #40]	; (80016a8 <MX_TIM3_Init+0x7c>)
 800167e:	f002 fddf 	bl	8004240 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8001682:	4809      	ldr	r0, [pc, #36]	; (80016a8 <MX_TIM3_Init+0x7c>)
 8001684:	f7ff ff6f 	bl	8001566 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001688:	2100      	movs	r1, #0
 800168a:	4807      	ldr	r0, [pc, #28]	; (80016a8 <MX_TIM3_Init+0x7c>)
 800168c:	f7ff ff7b 	bl	8001586 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_UPDATE);
 8001690:	2120      	movs	r1, #32
 8001692:	4805      	ldr	r0, [pc, #20]	; (80016a8 <MX_TIM3_Init+0x7c>)
 8001694:	f7ff ff8c 	bl	80015b0 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001698:	4803      	ldr	r0, [pc, #12]	; (80016a8 <MX_TIM3_Init+0x7c>)
 800169a:	f7ff ff9e 	bl	80015da <LL_TIM_DisableMasterSlaveMode>

}
 800169e:	bf00      	nop
 80016a0:	3718      	adds	r7, #24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40000400 	.word	0x40000400

080016ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016ac:	480d      	ldr	r0, [pc, #52]	; (80016e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016ae:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016b0:	480d      	ldr	r0, [pc, #52]	; (80016e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80016b2:	490e      	ldr	r1, [pc, #56]	; (80016ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80016b4:	4a0e      	ldr	r2, [pc, #56]	; (80016f0 <LoopForever+0xe>)
  movs r3, #0
 80016b6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80016b8:	e002      	b.n	80016c0 <LoopCopyDataInit>

080016ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016be:	3304      	adds	r3, #4

080016c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016c4:	d3f9      	bcc.n	80016ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016c6:	4a0b      	ldr	r2, [pc, #44]	; (80016f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016c8:	4c0b      	ldr	r4, [pc, #44]	; (80016f8 <LoopForever+0x16>)
  movs r3, #0
 80016ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016cc:	e001      	b.n	80016d2 <LoopFillZerobss>

080016ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016d0:	3204      	adds	r2, #4

080016d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016d4:	d3fb      	bcc.n	80016ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80016d6:	f7ff fea7 	bl	8001428 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016da:	f002 fe41 	bl	8004360 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016de:	f7ff fc47 	bl	8000f70 <main>

080016e2 <LoopForever>:

LoopForever:
    b LoopForever
 80016e2:	e7fe      	b.n	80016e2 <LoopForever>
  ldr   r0, =_estack
 80016e4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80016e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016ec:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 80016f0:	08006060 	.word	0x08006060
  ldr r2, =_sbss
 80016f4:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 80016f8:	200002ac 	.word	0x200002ac

080016fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016fc:	e7fe      	b.n	80016fc <ADC1_2_IRQHandler>

080016fe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	b082      	sub	sp, #8
 8001702:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001704:	2300      	movs	r3, #0
 8001706:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001708:	2003      	movs	r0, #3
 800170a:	f000 f95b 	bl	80019c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800170e:	2000      	movs	r0, #0
 8001710:	f000 f80e 	bl	8001730 <HAL_InitTick>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d002      	beq.n	8001720 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	71fb      	strb	r3, [r7, #7]
 800171e:	e001      	b.n	8001724 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001720:	f7ff fdba 	bl	8001298 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001724:	79fb      	ldrb	r3, [r7, #7]

}
 8001726:	4618      	mov	r0, r3
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001738:	2300      	movs	r3, #0
 800173a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800173c:	4b16      	ldr	r3, [pc, #88]	; (8001798 <HAL_InitTick+0x68>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d022      	beq.n	800178a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001744:	4b15      	ldr	r3, [pc, #84]	; (800179c <HAL_InitTick+0x6c>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	4b13      	ldr	r3, [pc, #76]	; (8001798 <HAL_InitTick+0x68>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001750:	fbb1 f3f3 	udiv	r3, r1, r3
 8001754:	fbb2 f3f3 	udiv	r3, r2, r3
 8001758:	4618      	mov	r0, r3
 800175a:	f000 f966 	bl	8001a2a <HAL_SYSTICK_Config>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d10f      	bne.n	8001784 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b0f      	cmp	r3, #15
 8001768:	d809      	bhi.n	800177e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800176a:	2200      	movs	r2, #0
 800176c:	6879      	ldr	r1, [r7, #4]
 800176e:	f04f 30ff 	mov.w	r0, #4294967295
 8001772:	f000 f932 	bl	80019da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001776:	4a0a      	ldr	r2, [pc, #40]	; (80017a0 <HAL_InitTick+0x70>)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6013      	str	r3, [r2, #0]
 800177c:	e007      	b.n	800178e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	73fb      	strb	r3, [r7, #15]
 8001782:	e004      	b.n	800178e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	73fb      	strb	r3, [r7, #15]
 8001788:	e001      	b.n	800178e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800178e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001790:	4618      	mov	r0, r3
 8001792:	3710      	adds	r7, #16
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	2000000c 	.word	0x2000000c
 800179c:	20000004 	.word	0x20000004
 80017a0:	20000008 	.word	0x20000008

080017a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017a8:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <HAL_IncTick+0x1c>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4b05      	ldr	r3, [pc, #20]	; (80017c4 <HAL_IncTick+0x20>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4413      	add	r3, r2
 80017b2:	4a03      	ldr	r2, [pc, #12]	; (80017c0 <HAL_IncTick+0x1c>)
 80017b4:	6013      	str	r3, [r2, #0]
}
 80017b6:	bf00      	nop
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	200002a4 	.word	0x200002a4
 80017c4:	2000000c 	.word	0x2000000c

080017c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  return uwTick;
 80017cc:	4b03      	ldr	r3, [pc, #12]	; (80017dc <HAL_GetTick+0x14>)
 80017ce:	681b      	ldr	r3, [r3, #0]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	200002a4 	.word	0x200002a4

080017e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017e8:	f7ff ffee 	bl	80017c8 <HAL_GetTick>
 80017ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017f8:	d004      	beq.n	8001804 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80017fa:	4b09      	ldr	r3, [pc, #36]	; (8001820 <HAL_Delay+0x40>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	4413      	add	r3, r2
 8001802:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001804:	bf00      	nop
 8001806:	f7ff ffdf 	bl	80017c8 <HAL_GetTick>
 800180a:	4602      	mov	r2, r0
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	68fa      	ldr	r2, [r7, #12]
 8001812:	429a      	cmp	r2, r3
 8001814:	d8f7      	bhi.n	8001806 <HAL_Delay+0x26>
  {
  }
}
 8001816:	bf00      	nop
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	2000000c 	.word	0x2000000c

08001824 <__NVIC_SetPriorityGrouping>:
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001834:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <__NVIC_SetPriorityGrouping+0x44>)
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800183a:	68ba      	ldr	r2, [r7, #8]
 800183c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001840:	4013      	ands	r3, r2
 8001842:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800184c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001850:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001854:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001856:	4a04      	ldr	r2, [pc, #16]	; (8001868 <__NVIC_SetPriorityGrouping+0x44>)
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	60d3      	str	r3, [r2, #12]
}
 800185c:	bf00      	nop
 800185e:	3714      	adds	r7, #20
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <__NVIC_GetPriorityGrouping>:
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001870:	4b04      	ldr	r3, [pc, #16]	; (8001884 <__NVIC_GetPriorityGrouping+0x18>)
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	0a1b      	lsrs	r3, r3, #8
 8001876:	f003 0307 	and.w	r3, r3, #7
}
 800187a:	4618      	mov	r0, r3
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	e000ed00 	.word	0xe000ed00

08001888 <__NVIC_EnableIRQ>:
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001896:	2b00      	cmp	r3, #0
 8001898:	db0b      	blt.n	80018b2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	f003 021f 	and.w	r2, r3, #31
 80018a0:	4907      	ldr	r1, [pc, #28]	; (80018c0 <__NVIC_EnableIRQ+0x38>)
 80018a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a6:	095b      	lsrs	r3, r3, #5
 80018a8:	2001      	movs	r0, #1
 80018aa:	fa00 f202 	lsl.w	r2, r0, r2
 80018ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80018b2:	bf00      	nop
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	e000e100 	.word	0xe000e100

080018c4 <__NVIC_SetPriority>:
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	6039      	str	r1, [r7, #0]
 80018ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	db0a      	blt.n	80018ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	b2da      	uxtb	r2, r3
 80018dc:	490c      	ldr	r1, [pc, #48]	; (8001910 <__NVIC_SetPriority+0x4c>)
 80018de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e2:	0112      	lsls	r2, r2, #4
 80018e4:	b2d2      	uxtb	r2, r2
 80018e6:	440b      	add	r3, r1
 80018e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80018ec:	e00a      	b.n	8001904 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	b2da      	uxtb	r2, r3
 80018f2:	4908      	ldr	r1, [pc, #32]	; (8001914 <__NVIC_SetPriority+0x50>)
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	f003 030f 	and.w	r3, r3, #15
 80018fa:	3b04      	subs	r3, #4
 80018fc:	0112      	lsls	r2, r2, #4
 80018fe:	b2d2      	uxtb	r2, r2
 8001900:	440b      	add	r3, r1
 8001902:	761a      	strb	r2, [r3, #24]
}
 8001904:	bf00      	nop
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	e000e100 	.word	0xe000e100
 8001914:	e000ed00 	.word	0xe000ed00

08001918 <NVIC_EncodePriority>:
{
 8001918:	b480      	push	{r7}
 800191a:	b089      	sub	sp, #36	; 0x24
 800191c:	af00      	add	r7, sp, #0
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	60b9      	str	r1, [r7, #8]
 8001922:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	f003 0307 	and.w	r3, r3, #7
 800192a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	f1c3 0307 	rsb	r3, r3, #7
 8001932:	2b04      	cmp	r3, #4
 8001934:	bf28      	it	cs
 8001936:	2304      	movcs	r3, #4
 8001938:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	3304      	adds	r3, #4
 800193e:	2b06      	cmp	r3, #6
 8001940:	d902      	bls.n	8001948 <NVIC_EncodePriority+0x30>
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	3b03      	subs	r3, #3
 8001946:	e000      	b.n	800194a <NVIC_EncodePriority+0x32>
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800194c:	f04f 32ff 	mov.w	r2, #4294967295
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	fa02 f303 	lsl.w	r3, r2, r3
 8001956:	43da      	mvns	r2, r3
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	401a      	ands	r2, r3
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001960:	f04f 31ff 	mov.w	r1, #4294967295
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	fa01 f303 	lsl.w	r3, r1, r3
 800196a:	43d9      	mvns	r1, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001970:	4313      	orrs	r3, r2
}
 8001972:	4618      	mov	r0, r3
 8001974:	3724      	adds	r7, #36	; 0x24
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
	...

08001980 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	3b01      	subs	r3, #1
 800198c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001990:	d301      	bcc.n	8001996 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001992:	2301      	movs	r3, #1
 8001994:	e00f      	b.n	80019b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001996:	4a0a      	ldr	r2, [pc, #40]	; (80019c0 <SysTick_Config+0x40>)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	3b01      	subs	r3, #1
 800199c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800199e:	210f      	movs	r1, #15
 80019a0:	f04f 30ff 	mov.w	r0, #4294967295
 80019a4:	f7ff ff8e 	bl	80018c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019a8:	4b05      	ldr	r3, [pc, #20]	; (80019c0 <SysTick_Config+0x40>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ae:	4b04      	ldr	r3, [pc, #16]	; (80019c0 <SysTick_Config+0x40>)
 80019b0:	2207      	movs	r2, #7
 80019b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	e000e010 	.word	0xe000e010

080019c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f7ff ff29 	bl	8001824 <__NVIC_SetPriorityGrouping>
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	b086      	sub	sp, #24
 80019de:	af00      	add	r7, sp, #0
 80019e0:	4603      	mov	r3, r0
 80019e2:	60b9      	str	r1, [r7, #8]
 80019e4:	607a      	str	r2, [r7, #4]
 80019e6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019e8:	f7ff ff40 	bl	800186c <__NVIC_GetPriorityGrouping>
 80019ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019ee:	687a      	ldr	r2, [r7, #4]
 80019f0:	68b9      	ldr	r1, [r7, #8]
 80019f2:	6978      	ldr	r0, [r7, #20]
 80019f4:	f7ff ff90 	bl	8001918 <NVIC_EncodePriority>
 80019f8:	4602      	mov	r2, r0
 80019fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019fe:	4611      	mov	r1, r2
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff ff5f 	bl	80018c4 <__NVIC_SetPriority>
}
 8001a06:	bf00      	nop
 8001a08:	3718      	adds	r7, #24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}

08001a0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b082      	sub	sp, #8
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	4603      	mov	r3, r0
 8001a16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff ff33 	bl	8001888 <__NVIC_EnableIRQ>
}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b082      	sub	sp, #8
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7ff ffa4 	bl	8001980 <SysTick_Config>
 8001a38:	4603      	mov	r3, r0
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b084      	sub	sp, #16
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d00d      	beq.n	8001a76 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2204      	movs	r2, #4
 8001a5e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2201      	movs	r2, #1
 8001a64:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	73fb      	strb	r3, [r7, #15]
 8001a74:	e047      	b.n	8001b06 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f022 020e 	bic.w	r2, r2, #14
 8001a84:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f022 0201 	bic.w	r2, r2, #1
 8001a94:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001aa0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001aa4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aaa:	f003 021f 	and.w	r2, r3, #31
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001ac2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d00c      	beq.n	8001ae6 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ad6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ada:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001ae4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d003      	beq.n	8001b06 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	4798      	blx	r3
    }
  }
  return status;
 8001b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3710      	adds	r7, #16
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001b22:	4b24      	ldr	r3, [pc, #144]	; (8001bb4 <HAL_FLASH_Program+0xa4>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d101      	bne.n	8001b2e <HAL_FLASH_Program+0x1e>
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	e03e      	b.n	8001bac <HAL_FLASH_Program+0x9c>
 8001b2e:	4b21      	ldr	r3, [pc, #132]	; (8001bb4 <HAL_FLASH_Program+0xa4>)
 8001b30:	2201      	movs	r2, #1
 8001b32:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b34:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b38:	f000 f87c 	bl	8001c34 <FLASH_WaitForLastOperation>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001b40:	7dfb      	ldrb	r3, [r7, #23]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d12e      	bne.n	8001ba4 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001b46:	4b1b      	ldr	r3, [pc, #108]	; (8001bb4 <HAL_FLASH_Program+0xa4>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d107      	bne.n	8001b62 <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8001b52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b56:	68b8      	ldr	r0, [r7, #8]
 8001b58:	f000 f8c0 	bl	8001cdc <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	613b      	str	r3, [r7, #16]
 8001b60:	e010      	b.n	8001b84 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d002      	beq.n	8001b6e <HAL_FLASH_Program+0x5e>
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d10a      	bne.n	8001b84 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	4619      	mov	r1, r3
 8001b72:	68b8      	ldr	r0, [r7, #8]
 8001b74:	f000 f8d6 	bl	8001d24 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d102      	bne.n	8001b84 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 8001b7e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001b82:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b84:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b88:	f000 f854 	bl	8001c34 <FLASH_WaitForLastOperation>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d006      	beq.n	8001ba4 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8001b96:	4b08      	ldr	r3, [pc, #32]	; (8001bb8 <HAL_FLASH_Program+0xa8>)
 8001b98:	695a      	ldr	r2, [r3, #20]
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	4906      	ldr	r1, [pc, #24]	; (8001bb8 <HAL_FLASH_Program+0xa8>)
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001ba4:	4b03      	ldr	r3, [pc, #12]	; (8001bb4 <HAL_FLASH_Program+0xa4>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8001baa:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3718      	adds	r7, #24
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	20000010 	.word	0x20000010
 8001bb8:	40022000 	.word	0x40022000

08001bbc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <HAL_FLASH_Unlock+0x38>)
 8001bc8:	695b      	ldr	r3, [r3, #20]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	da0b      	bge.n	8001be6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001bce:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <HAL_FLASH_Unlock+0x38>)
 8001bd0:	4a09      	ldr	r2, [pc, #36]	; (8001bf8 <HAL_FLASH_Unlock+0x3c>)
 8001bd2:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001bd4:	4b07      	ldr	r3, [pc, #28]	; (8001bf4 <HAL_FLASH_Unlock+0x38>)
 8001bd6:	4a09      	ldr	r2, [pc, #36]	; (8001bfc <HAL_FLASH_Unlock+0x40>)
 8001bd8:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001bda:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <HAL_FLASH_Unlock+0x38>)
 8001bdc:	695b      	ldr	r3, [r3, #20]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	da01      	bge.n	8001be6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001be6:	79fb      	ldrb	r3, [r7, #7]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	40022000 	.word	0x40022000
 8001bf8:	45670123 	.word	0x45670123
 8001bfc:	cdef89ab 	.word	0xcdef89ab

08001c00 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001c0a:	4b09      	ldr	r3, [pc, #36]	; (8001c30 <HAL_FLASH_Lock+0x30>)
 8001c0c:	695b      	ldr	r3, [r3, #20]
 8001c0e:	4a08      	ldr	r2, [pc, #32]	; (8001c30 <HAL_FLASH_Lock+0x30>)
 8001c10:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001c14:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001c16:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <HAL_FLASH_Lock+0x30>)
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	da01      	bge.n	8001c22 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8001c22:	79fb      	ldrb	r3, [r7, #7]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr
 8001c30:	40022000 	.word	0x40022000

08001c34 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8001c3c:	f7ff fdc4 	bl	80017c8 <HAL_GetTick>
 8001c40:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001c42:	e009      	b.n	8001c58 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8001c44:	f7ff fdc0 	bl	80017c8 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d201      	bcs.n	8001c58 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e038      	b.n	8001cca <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001c58:	4b1e      	ldr	r3, [pc, #120]	; (8001cd4 <FLASH_WaitForLastOperation+0xa0>)
 8001c5a:	691b      	ldr	r3, [r3, #16]
 8001c5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c64:	d0ee      	beq.n	8001c44 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8001c66:	4b1b      	ldr	r3, [pc, #108]	; (8001cd4 <FLASH_WaitForLastOperation+0xa0>)
 8001c68:	691a      	ldr	r2, [r3, #16]
 8001c6a:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8001c6e:	4013      	ands	r3, r2
 8001c70:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d01e      	beq.n	8001cb6 <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8001c78:	4b17      	ldr	r3, [pc, #92]	; (8001cd8 <FLASH_WaitForLastOperation+0xa4>)
 8001c7a:	685a      	ldr	r2, [r3, #4]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	4a15      	ldr	r2, [pc, #84]	; (8001cd8 <FLASH_WaitForLastOperation+0xa4>)
 8001c82:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d007      	beq.n	8001c9e <FLASH_WaitForLastOperation+0x6a>
 8001c8e:	4b11      	ldr	r3, [pc, #68]	; (8001cd4 <FLASH_WaitForLastOperation+0xa0>)
 8001c90:	699a      	ldr	r2, [r3, #24]
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001c98:	490e      	ldr	r1, [pc, #56]	; (8001cd4 <FLASH_WaitForLastOperation+0xa0>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	618b      	str	r3, [r1, #24]
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d004      	beq.n	8001cb2 <FLASH_WaitForLastOperation+0x7e>
 8001ca8:	4a0a      	ldr	r2, [pc, #40]	; (8001cd4 <FLASH_WaitForLastOperation+0xa0>)
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001cb0:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e009      	b.n	8001cca <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001cb6:	4b07      	ldr	r3, [pc, #28]	; (8001cd4 <FLASH_WaitForLastOperation+0xa0>)
 8001cb8:	691b      	ldr	r3, [r3, #16]
 8001cba:	f003 0301 	and.w	r3, r3, #1
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d102      	bne.n	8001cc8 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001cc2:	4b04      	ldr	r3, [pc, #16]	; (8001cd4 <FLASH_WaitForLastOperation+0xa0>)
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40022000 	.word	0x40022000
 8001cd8:	20000010 	.word	0x20000010

08001cdc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001cdc:	b490      	push	{r4, r7}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001ce8:	4b0d      	ldr	r3, [pc, #52]	; (8001d20 <FLASH_Program_DoubleWord+0x44>)
 8001cea:	695b      	ldr	r3, [r3, #20]
 8001cec:	4a0c      	ldr	r2, [pc, #48]	; (8001d20 <FLASH_Program_DoubleWord+0x44>)
 8001cee:	f043 0301 	orr.w	r3, r3, #1
 8001cf2:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	683a      	ldr	r2, [r7, #0]
 8001cf8:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001cfa:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8001cfe:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001d02:	f04f 0300 	mov.w	r3, #0
 8001d06:	f04f 0400 	mov.w	r4, #0
 8001d0a:	0013      	movs	r3, r2
 8001d0c:	2400      	movs	r4, #0
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	3204      	adds	r2, #4
 8001d12:	6013      	str	r3, [r2, #0]
}
 8001d14:	bf00      	nop
 8001d16:	3710      	adds	r7, #16
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bc90      	pop	{r4, r7}
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	40022000 	.word	0x40022000

08001d24 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b089      	sub	sp, #36	; 0x24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8001d2e:	2340      	movs	r3, #64	; 0x40
 8001d30:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8001d3a:	4b13      	ldr	r3, [pc, #76]	; (8001d88 <FLASH_Program_Fast+0x64>)
 8001d3c:	695b      	ldr	r3, [r3, #20]
 8001d3e:	4a12      	ldr	r2, [pc, #72]	; (8001d88 <FLASH_Program_Fast+0x64>)
 8001d40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d44:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d46:	f3ef 8310 	mrs	r3, PRIMASK
 8001d4a:	60fb      	str	r3, [r7, #12]
  return(result);
 8001d4c:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8001d4e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8001d50:	b672      	cpsid	i
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	3304      	adds	r3, #4
 8001d5e:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	3304      	adds	r3, #4
 8001d64:	617b      	str	r3, [r7, #20]
    row_index--;
 8001d66:	7ffb      	ldrb	r3, [r7, #31]
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8001d6c:	7ffb      	ldrb	r3, [r7, #31]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1ef      	bne.n	8001d52 <FLASH_Program_Fast+0x2e>
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	f383 8810 	msr	PRIMASK, r3

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8001d7c:	bf00      	nop
 8001d7e:	3724      	adds	r7, #36	; 0x24
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr
 8001d88:	40022000 	.word	0x40022000

08001d8c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001d96:	4b4a      	ldr	r3, [pc, #296]	; (8001ec0 <HAL_FLASHEx_Erase+0x134>)
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d101      	bne.n	8001da2 <HAL_FLASHEx_Erase+0x16>
 8001d9e:	2302      	movs	r3, #2
 8001da0:	e089      	b.n	8001eb6 <HAL_FLASHEx_Erase+0x12a>
 8001da2:	4b47      	ldr	r3, [pc, #284]	; (8001ec0 <HAL_FLASHEx_Erase+0x134>)
 8001da4:	2201      	movs	r2, #1
 8001da6:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001da8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001dac:	f7ff ff42 	bl	8001c34 <FLASH_WaitForLastOperation>
 8001db0:	4603      	mov	r3, r0
 8001db2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d179      	bne.n	8001eae <HAL_FLASHEx_Erase+0x122>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001dba:	4b41      	ldr	r3, [pc, #260]	; (8001ec0 <HAL_FLASHEx_Erase+0x134>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8001dc0:	4b40      	ldr	r3, [pc, #256]	; (8001ec4 <HAL_FLASHEx_Erase+0x138>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d019      	beq.n	8001e00 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001dcc:	4b3d      	ldr	r3, [pc, #244]	; (8001ec4 <HAL_FLASHEx_Erase+0x138>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a3c      	ldr	r2, [pc, #240]	; (8001ec4 <HAL_FLASHEx_Erase+0x138>)
 8001dd2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001dd6:	6013      	str	r3, [r2, #0]

      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001dd8:	4b3a      	ldr	r3, [pc, #232]	; (8001ec4 <HAL_FLASHEx_Erase+0x138>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d009      	beq.n	8001df8 <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8001de4:	4b37      	ldr	r3, [pc, #220]	; (8001ec4 <HAL_FLASHEx_Erase+0x138>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a36      	ldr	r2, [pc, #216]	; (8001ec4 <HAL_FLASHEx_Erase+0x138>)
 8001dea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001dee:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8001df0:	4b33      	ldr	r3, [pc, #204]	; (8001ec0 <HAL_FLASHEx_Erase+0x134>)
 8001df2:	2203      	movs	r2, #3
 8001df4:	771a      	strb	r2, [r3, #28]
 8001df6:	e016      	b.n	8001e26 <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8001df8:	4b31      	ldr	r3, [pc, #196]	; (8001ec0 <HAL_FLASHEx_Erase+0x134>)
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	771a      	strb	r2, [r3, #28]
 8001dfe:	e012      	b.n	8001e26 <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001e00:	4b30      	ldr	r3, [pc, #192]	; (8001ec4 <HAL_FLASHEx_Erase+0x138>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d009      	beq.n	8001e20 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001e0c:	4b2d      	ldr	r3, [pc, #180]	; (8001ec4 <HAL_FLASHEx_Erase+0x138>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a2c      	ldr	r2, [pc, #176]	; (8001ec4 <HAL_FLASHEx_Erase+0x138>)
 8001e12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001e16:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001e18:	4b29      	ldr	r3, [pc, #164]	; (8001ec0 <HAL_FLASHEx_Erase+0x134>)
 8001e1a:	2202      	movs	r2, #2
 8001e1c:	771a      	strb	r2, [r3, #28]
 8001e1e:	e002      	b.n	8001e26 <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001e20:	4b27      	ldr	r3, [pc, #156]	; (8001ec0 <HAL_FLASHEx_Erase+0x134>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d111      	bne.n	8001e52 <HAL_FLASHEx_Erase+0xc6>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 f848 	bl	8001ec8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e38:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e3c:	f7ff fefa 	bl	8001c34 <FLASH_WaitForLastOperation>
 8001e40:	4603      	mov	r3, r0
 8001e42:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8001e44:	4b1f      	ldr	r3, [pc, #124]	; (8001ec4 <HAL_FLASHEx_Erase+0x138>)
 8001e46:	695b      	ldr	r3, [r3, #20]
 8001e48:	4a1e      	ldr	r2, [pc, #120]	; (8001ec4 <HAL_FLASHEx_Erase+0x138>)
 8001e4a:	f023 0304 	bic.w	r3, r3, #4
 8001e4e:	6153      	str	r3, [r2, #20]
 8001e50:	e02b      	b.n	8001eaa <HAL_FLASHEx_Erase+0x11e>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	f04f 32ff 	mov.w	r2, #4294967295
 8001e58:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	60bb      	str	r3, [r7, #8]
 8001e60:	e01b      	b.n	8001e9a <HAL_FLASHEx_Erase+0x10e>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	4619      	mov	r1, r3
 8001e68:	68b8      	ldr	r0, [r7, #8]
 8001e6a:	f000 f84b 	bl	8001f04 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e72:	f7ff fedf 	bl	8001c34 <FLASH_WaitForLastOperation>
 8001e76:	4603      	mov	r3, r0
 8001e78:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8001e7a:	4b12      	ldr	r3, [pc, #72]	; (8001ec4 <HAL_FLASHEx_Erase+0x138>)
 8001e7c:	695b      	ldr	r3, [r3, #20]
 8001e7e:	4a11      	ldr	r2, [pc, #68]	; (8001ec4 <HAL_FLASHEx_Erase+0x138>)
 8001e80:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8001e84:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8001e86:	7bfb      	ldrb	r3, [r7, #15]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d003      	beq.n	8001e94 <HAL_FLASHEx_Erase+0x108>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	68ba      	ldr	r2, [r7, #8]
 8001e90:	601a      	str	r2, [r3, #0]
          break;
 8001e92:	e00a      	b.n	8001eaa <HAL_FLASHEx_Erase+0x11e>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	3301      	adds	r3, #1
 8001e98:	60bb      	str	r3, [r7, #8]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	689a      	ldr	r2, [r3, #8]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	68ba      	ldr	r2, [r7, #8]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d3db      	bcc.n	8001e62 <HAL_FLASHEx_Erase+0xd6>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001eaa:	f000 f84f 	bl	8001f4c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001eae:	4b04      	ldr	r3, [pc, #16]	; (8001ec0 <HAL_FLASHEx_Erase+0x134>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	701a      	strb	r2, [r3, #0]

  return status;
 8001eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000010 	.word	0x20000010
 8001ec4:	40022000 	.word	0x40022000

08001ec8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d005      	beq.n	8001ee6 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8001eda:	4b09      	ldr	r3, [pc, #36]	; (8001f00 <FLASH_MassErase+0x38>)
 8001edc:	695b      	ldr	r3, [r3, #20]
 8001ede:	4a08      	ldr	r2, [pc, #32]	; (8001f00 <FLASH_MassErase+0x38>)
 8001ee0:	f043 0304 	orr.w	r3, r3, #4
 8001ee4:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001ee6:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <FLASH_MassErase+0x38>)
 8001ee8:	695b      	ldr	r3, [r3, #20]
 8001eea:	4a05      	ldr	r2, [pc, #20]	; (8001f00 <FLASH_MassErase+0x38>)
 8001eec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ef0:	6153      	str	r3, [r2, #20]
}
 8001ef2:	bf00      	nop
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	40022000 	.word	0x40022000

08001f04 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <FLASH_PageErase+0x44>)
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8001f1e:	490a      	ldr	r1, [pc, #40]	; (8001f48 <FLASH_PageErase+0x44>)
 8001f20:	4313      	orrs	r3, r2
 8001f22:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001f24:	4b08      	ldr	r3, [pc, #32]	; (8001f48 <FLASH_PageErase+0x44>)
 8001f26:	695b      	ldr	r3, [r3, #20]
 8001f28:	4a07      	ldr	r2, [pc, #28]	; (8001f48 <FLASH_PageErase+0x44>)
 8001f2a:	f043 0302 	orr.w	r3, r3, #2
 8001f2e:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001f30:	4b05      	ldr	r3, [pc, #20]	; (8001f48 <FLASH_PageErase+0x44>)
 8001f32:	695b      	ldr	r3, [r3, #20]
 8001f34:	4a04      	ldr	r2, [pc, #16]	; (8001f48 <FLASH_PageErase+0x44>)
 8001f36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f3a:	6153      	str	r3, [r2, #20]
}
 8001f3c:	bf00      	nop
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	40022000 	.word	0x40022000

08001f4c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8001f52:	4b1e      	ldr	r3, [pc, #120]	; (8001fcc <FLASH_FlushCaches+0x80>)
 8001f54:	7f1b      	ldrb	r3, [r3, #28]
 8001f56:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d002      	beq.n	8001f64 <FLASH_FlushCaches+0x18>
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	2b03      	cmp	r3, #3
 8001f62:	d111      	bne.n	8001f88 <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001f64:	4b1a      	ldr	r3, [pc, #104]	; (8001fd0 <FLASH_FlushCaches+0x84>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a19      	ldr	r2, [pc, #100]	; (8001fd0 <FLASH_FlushCaches+0x84>)
 8001f6a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f6e:	6013      	str	r3, [r2, #0]
 8001f70:	4b17      	ldr	r3, [pc, #92]	; (8001fd0 <FLASH_FlushCaches+0x84>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a16      	ldr	r2, [pc, #88]	; (8001fd0 <FLASH_FlushCaches+0x84>)
 8001f76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001f7a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f7c:	4b14      	ldr	r3, [pc, #80]	; (8001fd0 <FLASH_FlushCaches+0x84>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a13      	ldr	r2, [pc, #76]	; (8001fd0 <FLASH_FlushCaches+0x84>)
 8001f82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f86:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8001f88:	79fb      	ldrb	r3, [r7, #7]
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d002      	beq.n	8001f94 <FLASH_FlushCaches+0x48>
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	2b03      	cmp	r3, #3
 8001f92:	d111      	bne.n	8001fb8 <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001f94:	4b0e      	ldr	r3, [pc, #56]	; (8001fd0 <FLASH_FlushCaches+0x84>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a0d      	ldr	r2, [pc, #52]	; (8001fd0 <FLASH_FlushCaches+0x84>)
 8001f9a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f9e:	6013      	str	r3, [r2, #0]
 8001fa0:	4b0b      	ldr	r3, [pc, #44]	; (8001fd0 <FLASH_FlushCaches+0x84>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a0a      	ldr	r2, [pc, #40]	; (8001fd0 <FLASH_FlushCaches+0x84>)
 8001fa6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001faa:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fac:	4b08      	ldr	r3, [pc, #32]	; (8001fd0 <FLASH_FlushCaches+0x84>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a07      	ldr	r2, [pc, #28]	; (8001fd0 <FLASH_FlushCaches+0x84>)
 8001fb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fb6:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001fb8:	4b04      	ldr	r3, [pc, #16]	; (8001fcc <FLASH_FlushCaches+0x80>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	771a      	strb	r2, [r3, #28]
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	20000010 	.word	0x20000010
 8001fd0:	40022000 	.word	0x40022000

08001fd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b087      	sub	sp, #28
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001fe2:	e15a      	b.n	800229a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	2101      	movs	r1, #1
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f000 814c 	beq.w	8002294 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d00b      	beq.n	800201c <HAL_GPIO_Init+0x48>
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	2b02      	cmp	r3, #2
 800200a:	d007      	beq.n	800201c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002010:	2b11      	cmp	r3, #17
 8002012:	d003      	beq.n	800201c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	2b12      	cmp	r3, #18
 800201a:	d130      	bne.n	800207e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	2203      	movs	r2, #3
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	43db      	mvns	r3, r3
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	4013      	ands	r3, r2
 8002032:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	68da      	ldr	r2, [r3, #12]
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	4313      	orrs	r3, r2
 8002044:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002052:	2201      	movs	r2, #1
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	43db      	mvns	r3, r3
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	4013      	ands	r3, r2
 8002060:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	091b      	lsrs	r3, r3, #4
 8002068:	f003 0201 	and.w	r2, r3, #1
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	fa02 f303 	lsl.w	r3, r2, r3
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	4313      	orrs	r3, r2
 8002076:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	2203      	movs	r2, #3
 800208a:	fa02 f303 	lsl.w	r3, r2, r3
 800208e:	43db      	mvns	r3, r3
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	4013      	ands	r3, r2
 8002094:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	689a      	ldr	r2, [r3, #8]
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	fa02 f303 	lsl.w	r3, r2, r3
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d003      	beq.n	80020be <HAL_GPIO_Init+0xea>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	2b12      	cmp	r3, #18
 80020bc:	d123      	bne.n	8002106 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	08da      	lsrs	r2, r3, #3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	3208      	adds	r2, #8
 80020c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	220f      	movs	r2, #15
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	43db      	mvns	r3, r3
 80020dc:	693a      	ldr	r2, [r7, #16]
 80020de:	4013      	ands	r3, r2
 80020e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	691a      	ldr	r2, [r3, #16]
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	08da      	lsrs	r2, r3, #3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	3208      	adds	r2, #8
 8002100:	6939      	ldr	r1, [r7, #16]
 8002102:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	2203      	movs	r2, #3
 8002112:	fa02 f303 	lsl.w	r3, r2, r3
 8002116:	43db      	mvns	r3, r3
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	4013      	ands	r3, r2
 800211c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f003 0203 	and.w	r2, r3, #3
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	fa02 f303 	lsl.w	r3, r2, r3
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	4313      	orrs	r3, r2
 8002132:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	f000 80a6 	beq.w	8002294 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002148:	4b5b      	ldr	r3, [pc, #364]	; (80022b8 <HAL_GPIO_Init+0x2e4>)
 800214a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800214c:	4a5a      	ldr	r2, [pc, #360]	; (80022b8 <HAL_GPIO_Init+0x2e4>)
 800214e:	f043 0301 	orr.w	r3, r3, #1
 8002152:	6613      	str	r3, [r2, #96]	; 0x60
 8002154:	4b58      	ldr	r3, [pc, #352]	; (80022b8 <HAL_GPIO_Init+0x2e4>)
 8002156:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002158:	f003 0301 	and.w	r3, r3, #1
 800215c:	60bb      	str	r3, [r7, #8]
 800215e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002160:	4a56      	ldr	r2, [pc, #344]	; (80022bc <HAL_GPIO_Init+0x2e8>)
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	089b      	lsrs	r3, r3, #2
 8002166:	3302      	adds	r3, #2
 8002168:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800216c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	f003 0303 	and.w	r3, r3, #3
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	220f      	movs	r2, #15
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	43db      	mvns	r3, r3
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	4013      	ands	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800218a:	d01f      	beq.n	80021cc <HAL_GPIO_Init+0x1f8>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	4a4c      	ldr	r2, [pc, #304]	; (80022c0 <HAL_GPIO_Init+0x2ec>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d019      	beq.n	80021c8 <HAL_GPIO_Init+0x1f4>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	4a4b      	ldr	r2, [pc, #300]	; (80022c4 <HAL_GPIO_Init+0x2f0>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d013      	beq.n	80021c4 <HAL_GPIO_Init+0x1f0>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4a4a      	ldr	r2, [pc, #296]	; (80022c8 <HAL_GPIO_Init+0x2f4>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d00d      	beq.n	80021c0 <HAL_GPIO_Init+0x1ec>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4a49      	ldr	r2, [pc, #292]	; (80022cc <HAL_GPIO_Init+0x2f8>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d007      	beq.n	80021bc <HAL_GPIO_Init+0x1e8>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	4a48      	ldr	r2, [pc, #288]	; (80022d0 <HAL_GPIO_Init+0x2fc>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d101      	bne.n	80021b8 <HAL_GPIO_Init+0x1e4>
 80021b4:	2305      	movs	r3, #5
 80021b6:	e00a      	b.n	80021ce <HAL_GPIO_Init+0x1fa>
 80021b8:	2306      	movs	r3, #6
 80021ba:	e008      	b.n	80021ce <HAL_GPIO_Init+0x1fa>
 80021bc:	2304      	movs	r3, #4
 80021be:	e006      	b.n	80021ce <HAL_GPIO_Init+0x1fa>
 80021c0:	2303      	movs	r3, #3
 80021c2:	e004      	b.n	80021ce <HAL_GPIO_Init+0x1fa>
 80021c4:	2302      	movs	r3, #2
 80021c6:	e002      	b.n	80021ce <HAL_GPIO_Init+0x1fa>
 80021c8:	2301      	movs	r3, #1
 80021ca:	e000      	b.n	80021ce <HAL_GPIO_Init+0x1fa>
 80021cc:	2300      	movs	r3, #0
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	f002 0203 	and.w	r2, r2, #3
 80021d4:	0092      	lsls	r2, r2, #2
 80021d6:	4093      	lsls	r3, r2
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	4313      	orrs	r3, r2
 80021dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021de:	4937      	ldr	r1, [pc, #220]	; (80022bc <HAL_GPIO_Init+0x2e8>)
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	089b      	lsrs	r3, r3, #2
 80021e4:	3302      	adds	r3, #2
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80021ec:	4b39      	ldr	r3, [pc, #228]	; (80022d4 <HAL_GPIO_Init+0x300>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	43db      	mvns	r3, r3
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	4013      	ands	r3, r2
 80021fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d003      	beq.n	8002210 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002208:	693a      	ldr	r2, [r7, #16]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	4313      	orrs	r3, r2
 800220e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002210:	4a30      	ldr	r2, [pc, #192]	; (80022d4 <HAL_GPIO_Init+0x300>)
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002216:	4b2f      	ldr	r3, [pc, #188]	; (80022d4 <HAL_GPIO_Init+0x300>)
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	43db      	mvns	r3, r3
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	4013      	ands	r3, r2
 8002224:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d003      	beq.n	800223a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002232:	693a      	ldr	r2, [r7, #16]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	4313      	orrs	r3, r2
 8002238:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800223a:	4a26      	ldr	r2, [pc, #152]	; (80022d4 <HAL_GPIO_Init+0x300>)
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002240:	4b24      	ldr	r3, [pc, #144]	; (80022d4 <HAL_GPIO_Init+0x300>)
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	43db      	mvns	r3, r3
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	4013      	ands	r3, r2
 800224e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d003      	beq.n	8002264 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800225c:	693a      	ldr	r2, [r7, #16]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	4313      	orrs	r3, r2
 8002262:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002264:	4a1b      	ldr	r2, [pc, #108]	; (80022d4 <HAL_GPIO_Init+0x300>)
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800226a:	4b1a      	ldr	r3, [pc, #104]	; (80022d4 <HAL_GPIO_Init+0x300>)
 800226c:	68db      	ldr	r3, [r3, #12]
 800226e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	43db      	mvns	r3, r3
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	4013      	ands	r3, r2
 8002278:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d003      	beq.n	800228e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	4313      	orrs	r3, r2
 800228c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800228e:	4a11      	ldr	r2, [pc, #68]	; (80022d4 <HAL_GPIO_Init+0x300>)
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	3301      	adds	r3, #1
 8002298:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	fa22 f303 	lsr.w	r3, r2, r3
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	f47f ae9d 	bne.w	8001fe4 <HAL_GPIO_Init+0x10>
  }
}
 80022aa:	bf00      	nop
 80022ac:	371c      	adds	r7, #28
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	40021000 	.word	0x40021000
 80022bc:	40010000 	.word	0x40010000
 80022c0:	48000400 	.word	0x48000400
 80022c4:	48000800 	.word	0x48000800
 80022c8:	48000c00 	.word	0x48000c00
 80022cc:	48001000 	.word	0x48001000
 80022d0:	48001400 	.word	0x48001400
 80022d4:	40010400 	.word	0x40010400

080022d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	460b      	mov	r3, r1
 80022e2:	807b      	strh	r3, [r7, #2]
 80022e4:	4613      	mov	r3, r2
 80022e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022e8:	787b      	ldrb	r3, [r7, #1]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d003      	beq.n	80022f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022ee:	887a      	ldrh	r2, [r7, #2]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022f4:	e002      	b.n	80022fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022f6:	887a      	ldrh	r2, [r7, #2]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	460b      	mov	r3, r1
 8002312:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	695a      	ldr	r2, [r3, #20]
 8002318:	887b      	ldrh	r3, [r7, #2]
 800231a:	4013      	ands	r3, r2
 800231c:	2b00      	cmp	r3, #0
 800231e:	d003      	beq.n	8002328 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002320:	887a      	ldrh	r2, [r7, #2]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002326:	e002      	b.n	800232e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002328:	887a      	ldrh	r2, [r7, #2]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	619a      	str	r2, [r3, #24]
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
	...

0800233c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002346:	4b08      	ldr	r3, [pc, #32]	; (8002368 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002348:	695a      	ldr	r2, [r3, #20]
 800234a:	88fb      	ldrh	r3, [r7, #6]
 800234c:	4013      	ands	r3, r2
 800234e:	2b00      	cmp	r3, #0
 8002350:	d006      	beq.n	8002360 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002352:	4a05      	ldr	r2, [pc, #20]	; (8002368 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002354:	88fb      	ldrh	r3, [r7, #6]
 8002356:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002358:	88fb      	ldrh	r3, [r7, #6]
 800235a:	4618      	mov	r0, r3
 800235c:	f7fe fd4a 	bl	8000df4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002360:	bf00      	nop
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	40010400 	.word	0x40010400

0800236c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d141      	bne.n	80023fe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800237a:	4b4b      	ldr	r3, [pc, #300]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002382:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002386:	d131      	bne.n	80023ec <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002388:	4b47      	ldr	r3, [pc, #284]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800238a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800238e:	4a46      	ldr	r2, [pc, #280]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002390:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002394:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002398:	4b43      	ldr	r3, [pc, #268]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80023a0:	4a41      	ldr	r2, [pc, #260]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80023a8:	4b40      	ldr	r3, [pc, #256]	; (80024ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2232      	movs	r2, #50	; 0x32
 80023ae:	fb02 f303 	mul.w	r3, r2, r3
 80023b2:	4a3f      	ldr	r2, [pc, #252]	; (80024b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80023b4:	fba2 2303 	umull	r2, r3, r2, r3
 80023b8:	0c9b      	lsrs	r3, r3, #18
 80023ba:	3301      	adds	r3, #1
 80023bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023be:	e002      	b.n	80023c6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	3b01      	subs	r3, #1
 80023c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023c6:	4b38      	ldr	r3, [pc, #224]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023c8:	695b      	ldr	r3, [r3, #20]
 80023ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023d2:	d102      	bne.n	80023da <HAL_PWREx_ControlVoltageScaling+0x6e>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1f2      	bne.n	80023c0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80023da:	4b33      	ldr	r3, [pc, #204]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023e6:	d158      	bne.n	800249a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e057      	b.n	800249c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023ec:	4b2e      	ldr	r3, [pc, #184]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023f2:	4a2d      	ldr	r2, [pc, #180]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023f8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80023fc:	e04d      	b.n	800249a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002404:	d141      	bne.n	800248a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002406:	4b28      	ldr	r3, [pc, #160]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800240e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002412:	d131      	bne.n	8002478 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002414:	4b24      	ldr	r3, [pc, #144]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002416:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800241a:	4a23      	ldr	r2, [pc, #140]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800241c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002420:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002424:	4b20      	ldr	r3, [pc, #128]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800242c:	4a1e      	ldr	r2, [pc, #120]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800242e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002432:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002434:	4b1d      	ldr	r3, [pc, #116]	; (80024ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2232      	movs	r2, #50	; 0x32
 800243a:	fb02 f303 	mul.w	r3, r2, r3
 800243e:	4a1c      	ldr	r2, [pc, #112]	; (80024b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002440:	fba2 2303 	umull	r2, r3, r2, r3
 8002444:	0c9b      	lsrs	r3, r3, #18
 8002446:	3301      	adds	r3, #1
 8002448:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800244a:	e002      	b.n	8002452 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	3b01      	subs	r3, #1
 8002450:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002452:	4b15      	ldr	r3, [pc, #84]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800245a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800245e:	d102      	bne.n	8002466 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d1f2      	bne.n	800244c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002466:	4b10      	ldr	r3, [pc, #64]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800246e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002472:	d112      	bne.n	800249a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e011      	b.n	800249c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002478:	4b0b      	ldr	r3, [pc, #44]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800247a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800247e:	4a0a      	ldr	r2, [pc, #40]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002484:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002488:	e007      	b.n	800249a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800248a:	4b07      	ldr	r3, [pc, #28]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002492:	4a05      	ldr	r2, [pc, #20]	; (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002494:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002498:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3714      	adds	r7, #20
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr
 80024a8:	40007000 	.word	0x40007000
 80024ac:	20000004 	.word	0x20000004
 80024b0:	431bde83 	.word	0x431bde83

080024b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b088      	sub	sp, #32
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e308      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d075      	beq.n	80025be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024d2:	4ba3      	ldr	r3, [pc, #652]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f003 030c 	and.w	r3, r3, #12
 80024da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024dc:	4ba0      	ldr	r3, [pc, #640]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	f003 0303 	and.w	r3, r3, #3
 80024e4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	2b0c      	cmp	r3, #12
 80024ea:	d102      	bne.n	80024f2 <HAL_RCC_OscConfig+0x3e>
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	2b03      	cmp	r3, #3
 80024f0:	d002      	beq.n	80024f8 <HAL_RCC_OscConfig+0x44>
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	2b08      	cmp	r3, #8
 80024f6:	d10b      	bne.n	8002510 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024f8:	4b99      	ldr	r3, [pc, #612]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d05b      	beq.n	80025bc <HAL_RCC_OscConfig+0x108>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d157      	bne.n	80025bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e2e3      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002518:	d106      	bne.n	8002528 <HAL_RCC_OscConfig+0x74>
 800251a:	4b91      	ldr	r3, [pc, #580]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a90      	ldr	r2, [pc, #576]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	e01d      	b.n	8002564 <HAL_RCC_OscConfig+0xb0>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002530:	d10c      	bne.n	800254c <HAL_RCC_OscConfig+0x98>
 8002532:	4b8b      	ldr	r3, [pc, #556]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a8a      	ldr	r2, [pc, #552]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002538:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800253c:	6013      	str	r3, [r2, #0]
 800253e:	4b88      	ldr	r3, [pc, #544]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a87      	ldr	r2, [pc, #540]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002548:	6013      	str	r3, [r2, #0]
 800254a:	e00b      	b.n	8002564 <HAL_RCC_OscConfig+0xb0>
 800254c:	4b84      	ldr	r3, [pc, #528]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a83      	ldr	r2, [pc, #524]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002552:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002556:	6013      	str	r3, [r2, #0]
 8002558:	4b81      	ldr	r3, [pc, #516]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a80      	ldr	r2, [pc, #512]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800255e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002562:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d013      	beq.n	8002594 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800256c:	f7ff f92c 	bl	80017c8 <HAL_GetTick>
 8002570:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002572:	e008      	b.n	8002586 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002574:	f7ff f928 	bl	80017c8 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b64      	cmp	r3, #100	; 0x64
 8002580:	d901      	bls.n	8002586 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e2a8      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002586:	4b76      	ldr	r3, [pc, #472]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d0f0      	beq.n	8002574 <HAL_RCC_OscConfig+0xc0>
 8002592:	e014      	b.n	80025be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002594:	f7ff f918 	bl	80017c8 <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800259c:	f7ff f914 	bl	80017c8 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b64      	cmp	r3, #100	; 0x64
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e294      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025ae:	4b6c      	ldr	r3, [pc, #432]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1f0      	bne.n	800259c <HAL_RCC_OscConfig+0xe8>
 80025ba:	e000      	b.n	80025be <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d075      	beq.n	80026b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025ca:	4b65      	ldr	r3, [pc, #404]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f003 030c 	and.w	r3, r3, #12
 80025d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025d4:	4b62      	ldr	r3, [pc, #392]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	f003 0303 	and.w	r3, r3, #3
 80025dc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	2b0c      	cmp	r3, #12
 80025e2:	d102      	bne.n	80025ea <HAL_RCC_OscConfig+0x136>
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d002      	beq.n	80025f0 <HAL_RCC_OscConfig+0x13c>
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	2b04      	cmp	r3, #4
 80025ee:	d11f      	bne.n	8002630 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025f0:	4b5b      	ldr	r3, [pc, #364]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d005      	beq.n	8002608 <HAL_RCC_OscConfig+0x154>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d101      	bne.n	8002608 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e267      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002608:	4b55      	ldr	r3, [pc, #340]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	061b      	lsls	r3, r3, #24
 8002616:	4952      	ldr	r1, [pc, #328]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002618:	4313      	orrs	r3, r2
 800261a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800261c:	4b51      	ldr	r3, [pc, #324]	; (8002764 <HAL_RCC_OscConfig+0x2b0>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4618      	mov	r0, r3
 8002622:	f7ff f885 	bl	8001730 <HAL_InitTick>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d043      	beq.n	80026b4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e253      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d023      	beq.n	8002680 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002638:	4b49      	ldr	r3, [pc, #292]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a48      	ldr	r2, [pc, #288]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800263e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002642:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002644:	f7ff f8c0 	bl	80017c8 <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800264c:	f7ff f8bc 	bl	80017c8 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b02      	cmp	r3, #2
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e23c      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800265e:	4b40      	ldr	r3, [pc, #256]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002666:	2b00      	cmp	r3, #0
 8002668:	d0f0      	beq.n	800264c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800266a:	4b3d      	ldr	r3, [pc, #244]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	061b      	lsls	r3, r3, #24
 8002678:	4939      	ldr	r1, [pc, #228]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800267a:	4313      	orrs	r3, r2
 800267c:	604b      	str	r3, [r1, #4]
 800267e:	e01a      	b.n	80026b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002680:	4b37      	ldr	r3, [pc, #220]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a36      	ldr	r2, [pc, #216]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002686:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800268a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7ff f89c 	bl	80017c8 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002694:	f7ff f898 	bl	80017c8 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e218      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026a6:	4b2e      	ldr	r3, [pc, #184]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1f0      	bne.n	8002694 <HAL_RCC_OscConfig+0x1e0>
 80026b2:	e000      	b.n	80026b6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026b4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0308 	and.w	r3, r3, #8
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d03c      	beq.n	800273c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d01c      	beq.n	8002704 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ca:	4b25      	ldr	r3, [pc, #148]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80026cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026d0:	4a23      	ldr	r2, [pc, #140]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80026d2:	f043 0301 	orr.w	r3, r3, #1
 80026d6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026da:	f7ff f875 	bl	80017c8 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026e2:	f7ff f871 	bl	80017c8 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e1f1      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026f4:	4b1a      	ldr	r3, [pc, #104]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80026f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d0ef      	beq.n	80026e2 <HAL_RCC_OscConfig+0x22e>
 8002702:	e01b      	b.n	800273c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002704:	4b16      	ldr	r3, [pc, #88]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002706:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800270a:	4a15      	ldr	r2, [pc, #84]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800270c:	f023 0301 	bic.w	r3, r3, #1
 8002710:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002714:	f7ff f858 	bl	80017c8 <HAL_GetTick>
 8002718:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800271a:	e008      	b.n	800272e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800271c:	f7ff f854 	bl	80017c8 <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d901      	bls.n	800272e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e1d4      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800272e:	4b0c      	ldr	r3, [pc, #48]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002730:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002734:	f003 0302 	and.w	r3, r3, #2
 8002738:	2b00      	cmp	r3, #0
 800273a:	d1ef      	bne.n	800271c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0304 	and.w	r3, r3, #4
 8002744:	2b00      	cmp	r3, #0
 8002746:	f000 80ab 	beq.w	80028a0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800274a:	2300      	movs	r3, #0
 800274c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800274e:	4b04      	ldr	r3, [pc, #16]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d106      	bne.n	8002768 <HAL_RCC_OscConfig+0x2b4>
 800275a:	2301      	movs	r3, #1
 800275c:	e005      	b.n	800276a <HAL_RCC_OscConfig+0x2b6>
 800275e:	bf00      	nop
 8002760:	40021000 	.word	0x40021000
 8002764:	20000008 	.word	0x20000008
 8002768:	2300      	movs	r3, #0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00d      	beq.n	800278a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800276e:	4baf      	ldr	r3, [pc, #700]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002772:	4aae      	ldr	r2, [pc, #696]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002778:	6593      	str	r3, [r2, #88]	; 0x58
 800277a:	4bac      	ldr	r3, [pc, #688]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 800277c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800277e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002786:	2301      	movs	r3, #1
 8002788:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800278a:	4ba9      	ldr	r3, [pc, #676]	; (8002a30 <HAL_RCC_OscConfig+0x57c>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002792:	2b00      	cmp	r3, #0
 8002794:	d118      	bne.n	80027c8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002796:	4ba6      	ldr	r3, [pc, #664]	; (8002a30 <HAL_RCC_OscConfig+0x57c>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4aa5      	ldr	r2, [pc, #660]	; (8002a30 <HAL_RCC_OscConfig+0x57c>)
 800279c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027a2:	f7ff f811 	bl	80017c8 <HAL_GetTick>
 80027a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027a8:	e008      	b.n	80027bc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027aa:	f7ff f80d 	bl	80017c8 <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d901      	bls.n	80027bc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e18d      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027bc:	4b9c      	ldr	r3, [pc, #624]	; (8002a30 <HAL_RCC_OscConfig+0x57c>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d0f0      	beq.n	80027aa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d108      	bne.n	80027e2 <HAL_RCC_OscConfig+0x32e>
 80027d0:	4b96      	ldr	r3, [pc, #600]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80027d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027d6:	4a95      	ldr	r2, [pc, #596]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80027d8:	f043 0301 	orr.w	r3, r3, #1
 80027dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027e0:	e024      	b.n	800282c <HAL_RCC_OscConfig+0x378>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	2b05      	cmp	r3, #5
 80027e8:	d110      	bne.n	800280c <HAL_RCC_OscConfig+0x358>
 80027ea:	4b90      	ldr	r3, [pc, #576]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80027ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027f0:	4a8e      	ldr	r2, [pc, #568]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80027f2:	f043 0304 	orr.w	r3, r3, #4
 80027f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027fa:	4b8c      	ldr	r3, [pc, #560]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80027fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002800:	4a8a      	ldr	r2, [pc, #552]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002802:	f043 0301 	orr.w	r3, r3, #1
 8002806:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800280a:	e00f      	b.n	800282c <HAL_RCC_OscConfig+0x378>
 800280c:	4b87      	ldr	r3, [pc, #540]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 800280e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002812:	4a86      	ldr	r2, [pc, #536]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002814:	f023 0301 	bic.w	r3, r3, #1
 8002818:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800281c:	4b83      	ldr	r3, [pc, #524]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 800281e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002822:	4a82      	ldr	r2, [pc, #520]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002824:	f023 0304 	bic.w	r3, r3, #4
 8002828:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d016      	beq.n	8002862 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002834:	f7fe ffc8 	bl	80017c8 <HAL_GetTick>
 8002838:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800283a:	e00a      	b.n	8002852 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800283c:	f7fe ffc4 	bl	80017c8 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	f241 3288 	movw	r2, #5000	; 0x1388
 800284a:	4293      	cmp	r3, r2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e142      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002852:	4b76      	ldr	r3, [pc, #472]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002854:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002858:	f003 0302 	and.w	r3, r3, #2
 800285c:	2b00      	cmp	r3, #0
 800285e:	d0ed      	beq.n	800283c <HAL_RCC_OscConfig+0x388>
 8002860:	e015      	b.n	800288e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002862:	f7fe ffb1 	bl	80017c8 <HAL_GetTick>
 8002866:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002868:	e00a      	b.n	8002880 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800286a:	f7fe ffad 	bl	80017c8 <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	f241 3288 	movw	r2, #5000	; 0x1388
 8002878:	4293      	cmp	r3, r2
 800287a:	d901      	bls.n	8002880 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e12b      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002880:	4b6a      	ldr	r3, [pc, #424]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1ed      	bne.n	800286a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800288e:	7ffb      	ldrb	r3, [r7, #31]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d105      	bne.n	80028a0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002894:	4b65      	ldr	r3, [pc, #404]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002898:	4a64      	ldr	r2, [pc, #400]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 800289a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800289e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0320 	and.w	r3, r3, #32
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d03c      	beq.n	8002926 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d01c      	beq.n	80028ee <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80028b4:	4b5d      	ldr	r3, [pc, #372]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80028b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80028ba:	4a5c      	ldr	r2, [pc, #368]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c4:	f7fe ff80 	bl	80017c8 <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028cc:	f7fe ff7c 	bl	80017c8 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e0fc      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80028de:	4b53      	ldr	r3, [pc, #332]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80028e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d0ef      	beq.n	80028cc <HAL_RCC_OscConfig+0x418>
 80028ec:	e01b      	b.n	8002926 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80028ee:	4b4f      	ldr	r3, [pc, #316]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80028f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80028f4:	4a4d      	ldr	r2, [pc, #308]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80028f6:	f023 0301 	bic.w	r3, r3, #1
 80028fa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028fe:	f7fe ff63 	bl	80017c8 <HAL_GetTick>
 8002902:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002904:	e008      	b.n	8002918 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002906:	f7fe ff5f 	bl	80017c8 <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e0df      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002918:	4b44      	ldr	r3, [pc, #272]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 800291a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1ef      	bne.n	8002906 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	69db      	ldr	r3, [r3, #28]
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 80d3 	beq.w	8002ad6 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002930:	4b3e      	ldr	r3, [pc, #248]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 030c 	and.w	r3, r3, #12
 8002938:	2b0c      	cmp	r3, #12
 800293a:	f000 808d 	beq.w	8002a58 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	2b02      	cmp	r3, #2
 8002944:	d15a      	bne.n	80029fc <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002946:	4b39      	ldr	r3, [pc, #228]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a38      	ldr	r2, [pc, #224]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 800294c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002950:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002952:	f7fe ff39 	bl	80017c8 <HAL_GetTick>
 8002956:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002958:	e008      	b.n	800296c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800295a:	f7fe ff35 	bl	80017c8 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d901      	bls.n	800296c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	e0b5      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800296c:	4b2f      	ldr	r3, [pc, #188]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d1f0      	bne.n	800295a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002978:	4b2c      	ldr	r3, [pc, #176]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 800297a:	68da      	ldr	r2, [r3, #12]
 800297c:	4b2d      	ldr	r3, [pc, #180]	; (8002a34 <HAL_RCC_OscConfig+0x580>)
 800297e:	4013      	ands	r3, r2
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	6a11      	ldr	r1, [r2, #32]
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002988:	3a01      	subs	r2, #1
 800298a:	0112      	lsls	r2, r2, #4
 800298c:	4311      	orrs	r1, r2
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002992:	0212      	lsls	r2, r2, #8
 8002994:	4311      	orrs	r1, r2
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800299a:	0852      	lsrs	r2, r2, #1
 800299c:	3a01      	subs	r2, #1
 800299e:	0552      	lsls	r2, r2, #21
 80029a0:	4311      	orrs	r1, r2
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80029a6:	0852      	lsrs	r2, r2, #1
 80029a8:	3a01      	subs	r2, #1
 80029aa:	0652      	lsls	r2, r2, #25
 80029ac:	4311      	orrs	r1, r2
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80029b2:	06d2      	lsls	r2, r2, #27
 80029b4:	430a      	orrs	r2, r1
 80029b6:	491d      	ldr	r1, [pc, #116]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029bc:	4b1b      	ldr	r3, [pc, #108]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a1a      	ldr	r2, [pc, #104]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80029c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029c6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029c8:	4b18      	ldr	r3, [pc, #96]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	4a17      	ldr	r2, [pc, #92]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80029ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d4:	f7fe fef8 	bl	80017c8 <HAL_GetTick>
 80029d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029da:	e008      	b.n	80029ee <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029dc:	f7fe fef4 	bl	80017c8 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e074      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029ee:	4b0f      	ldr	r3, [pc, #60]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d0f0      	beq.n	80029dc <HAL_RCC_OscConfig+0x528>
 80029fa:	e06c      	b.n	8002ad6 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029fc:	4b0b      	ldr	r3, [pc, #44]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a0a      	ldr	r2, [pc, #40]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002a02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a06:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002a08:	4b08      	ldr	r3, [pc, #32]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	4a07      	ldr	r2, [pc, #28]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002a0e:	f023 0303 	bic.w	r3, r3, #3
 8002a12:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002a14:	4b05      	ldr	r3, [pc, #20]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	4a04      	ldr	r2, [pc, #16]	; (8002a2c <HAL_RCC_OscConfig+0x578>)
 8002a1a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002a1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a22:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a24:	f7fe fed0 	bl	80017c8 <HAL_GetTick>
 8002a28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a2a:	e00e      	b.n	8002a4a <HAL_RCC_OscConfig+0x596>
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	40007000 	.word	0x40007000
 8002a34:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a38:	f7fe fec6 	bl	80017c8 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e046      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a4a:	4b25      	ldr	r3, [pc, #148]	; (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0x584>
 8002a56:	e03e      	b.n	8002ad6 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	69db      	ldr	r3, [r3, #28]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d101      	bne.n	8002a64 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e039      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002a64:	4b1e      	ldr	r3, [pc, #120]	; (8002ae0 <HAL_RCC_OscConfig+0x62c>)
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	f003 0203 	and.w	r2, r3, #3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a1b      	ldr	r3, [r3, #32]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d12c      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a82:	3b01      	subs	r3, #1
 8002a84:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d123      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a94:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d11b      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d113      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab4:	085b      	lsrs	r3, r3, #1
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d109      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac8:	085b      	lsrs	r3, r3, #1
 8002aca:	3b01      	subs	r3, #1
 8002acc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d001      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e000      	b.n	8002ad8 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3720      	adds	r7, #32
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40021000 	.word	0x40021000

08002ae4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002aee:	2300      	movs	r3, #0
 8002af0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d101      	bne.n	8002afc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e11e      	b.n	8002d3a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002afc:	4b91      	ldr	r3, [pc, #580]	; (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 030f 	and.w	r3, r3, #15
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d910      	bls.n	8002b2c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b0a:	4b8e      	ldr	r3, [pc, #568]	; (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f023 020f 	bic.w	r2, r3, #15
 8002b12:	498c      	ldr	r1, [pc, #560]	; (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b1a:	4b8a      	ldr	r3, [pc, #552]	; (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	683a      	ldr	r2, [r7, #0]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d001      	beq.n	8002b2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e106      	b.n	8002d3a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0301 	and.w	r3, r3, #1
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d073      	beq.n	8002c20 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	2b03      	cmp	r3, #3
 8002b3e:	d129      	bne.n	8002b94 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b40:	4b81      	ldr	r3, [pc, #516]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d101      	bne.n	8002b50 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e0f4      	b.n	8002d3a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002b50:	f000 f966 	bl	8002e20 <RCC_GetSysClockFreqFromPLLSource>
 8002b54:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	4a7c      	ldr	r2, [pc, #496]	; (8002d4c <HAL_RCC_ClockConfig+0x268>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d93f      	bls.n	8002bde <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002b5e:	4b7a      	ldr	r3, [pc, #488]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d009      	beq.n	8002b7e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d033      	beq.n	8002bde <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d12f      	bne.n	8002bde <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002b7e:	4b72      	ldr	r3, [pc, #456]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b86:	4a70      	ldr	r2, [pc, #448]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002b88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b8c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002b8e:	2380      	movs	r3, #128	; 0x80
 8002b90:	617b      	str	r3, [r7, #20]
 8002b92:	e024      	b.n	8002bde <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	2b02      	cmp	r3, #2
 8002b9a:	d107      	bne.n	8002bac <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b9c:	4b6a      	ldr	r3, [pc, #424]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d109      	bne.n	8002bbc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e0c6      	b.n	8002d3a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bac:	4b66      	ldr	r3, [pc, #408]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d101      	bne.n	8002bbc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e0be      	b.n	8002d3a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002bbc:	f000 f8ce 	bl	8002d5c <HAL_RCC_GetSysClockFreq>
 8002bc0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	4a61      	ldr	r2, [pc, #388]	; (8002d4c <HAL_RCC_ClockConfig+0x268>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d909      	bls.n	8002bde <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002bca:	4b5f      	ldr	r3, [pc, #380]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002bd2:	4a5d      	ldr	r2, [pc, #372]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002bd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bd8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002bda:	2380      	movs	r3, #128	; 0x80
 8002bdc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002bde:	4b5a      	ldr	r3, [pc, #360]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f023 0203 	bic.w	r2, r3, #3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	4957      	ldr	r1, [pc, #348]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bf0:	f7fe fdea 	bl	80017c8 <HAL_GetTick>
 8002bf4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf6:	e00a      	b.n	8002c0e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bf8:	f7fe fde6 	bl	80017c8 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e095      	b.n	8002d3a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c0e:	4b4e      	ldr	r3, [pc, #312]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f003 020c 	and.w	r2, r3, #12
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d1eb      	bne.n	8002bf8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0302 	and.w	r3, r3, #2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d023      	beq.n	8002c74 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0304 	and.w	r3, r3, #4
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d005      	beq.n	8002c44 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c38:	4b43      	ldr	r3, [pc, #268]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	4a42      	ldr	r2, [pc, #264]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002c3e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002c42:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0308 	and.w	r3, r3, #8
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d007      	beq.n	8002c60 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002c50:	4b3d      	ldr	r3, [pc, #244]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002c58:	4a3b      	ldr	r2, [pc, #236]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002c5a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002c5e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c60:	4b39      	ldr	r3, [pc, #228]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	4936      	ldr	r1, [pc, #216]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	608b      	str	r3, [r1, #8]
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	2b80      	cmp	r3, #128	; 0x80
 8002c78:	d105      	bne.n	8002c86 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002c7a:	4b33      	ldr	r3, [pc, #204]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	4a32      	ldr	r2, [pc, #200]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002c80:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c84:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c86:	4b2f      	ldr	r3, [pc, #188]	; (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 030f 	and.w	r3, r3, #15
 8002c8e:	683a      	ldr	r2, [r7, #0]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d21d      	bcs.n	8002cd0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c94:	4b2b      	ldr	r3, [pc, #172]	; (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f023 020f 	bic.w	r2, r3, #15
 8002c9c:	4929      	ldr	r1, [pc, #164]	; (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ca4:	f7fe fd90 	bl	80017c8 <HAL_GetTick>
 8002ca8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002caa:	e00a      	b.n	8002cc2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cac:	f7fe fd8c 	bl	80017c8 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e03b      	b.n	8002d3a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cc2:	4b20      	ldr	r3, [pc, #128]	; (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 030f 	and.w	r3, r3, #15
 8002cca:	683a      	ldr	r2, [r7, #0]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d1ed      	bne.n	8002cac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0304 	and.w	r3, r3, #4
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d008      	beq.n	8002cee <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cdc:	4b1a      	ldr	r3, [pc, #104]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	4917      	ldr	r1, [pc, #92]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002cea:	4313      	orrs	r3, r2
 8002cec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0308 	and.w	r3, r3, #8
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d009      	beq.n	8002d0e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cfa:	4b13      	ldr	r3, [pc, #76]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	00db      	lsls	r3, r3, #3
 8002d08:	490f      	ldr	r1, [pc, #60]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d0e:	f000 f825 	bl	8002d5c <HAL_RCC_GetSysClockFreq>
 8002d12:	4601      	mov	r1, r0
 8002d14:	4b0c      	ldr	r3, [pc, #48]	; (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	091b      	lsrs	r3, r3, #4
 8002d1a:	f003 030f 	and.w	r3, r3, #15
 8002d1e:	4a0c      	ldr	r2, [pc, #48]	; (8002d50 <HAL_RCC_ClockConfig+0x26c>)
 8002d20:	5cd3      	ldrb	r3, [r2, r3]
 8002d22:	f003 031f 	and.w	r3, r3, #31
 8002d26:	fa21 f303 	lsr.w	r3, r1, r3
 8002d2a:	4a0a      	ldr	r2, [pc, #40]	; (8002d54 <HAL_RCC_ClockConfig+0x270>)
 8002d2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002d2e:	4b0a      	ldr	r3, [pc, #40]	; (8002d58 <HAL_RCC_ClockConfig+0x274>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7fe fcfc 	bl	8001730 <HAL_InitTick>
 8002d38:	4603      	mov	r3, r0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3718      	adds	r7, #24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	40022000 	.word	0x40022000
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	04c4b400 	.word	0x04c4b400
 8002d50:	08005e20 	.word	0x08005e20
 8002d54:	20000004 	.word	0x20000004
 8002d58:	20000008 	.word	0x20000008

08002d5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b087      	sub	sp, #28
 8002d60:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002d62:	4b2c      	ldr	r3, [pc, #176]	; (8002e14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f003 030c 	and.w	r3, r3, #12
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	d102      	bne.n	8002d74 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d6e:	4b2a      	ldr	r3, [pc, #168]	; (8002e18 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d70:	613b      	str	r3, [r7, #16]
 8002d72:	e047      	b.n	8002e04 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002d74:	4b27      	ldr	r3, [pc, #156]	; (8002e14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f003 030c 	and.w	r3, r3, #12
 8002d7c:	2b08      	cmp	r3, #8
 8002d7e:	d102      	bne.n	8002d86 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d80:	4b26      	ldr	r3, [pc, #152]	; (8002e1c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d82:	613b      	str	r3, [r7, #16]
 8002d84:	e03e      	b.n	8002e04 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002d86:	4b23      	ldr	r3, [pc, #140]	; (8002e14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 030c 	and.w	r3, r3, #12
 8002d8e:	2b0c      	cmp	r3, #12
 8002d90:	d136      	bne.n	8002e00 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d92:	4b20      	ldr	r3, [pc, #128]	; (8002e14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	f003 0303 	and.w	r3, r3, #3
 8002d9a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d9c:	4b1d      	ldr	r3, [pc, #116]	; (8002e14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	091b      	lsrs	r3, r3, #4
 8002da2:	f003 030f 	and.w	r3, r3, #15
 8002da6:	3301      	adds	r3, #1
 8002da8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2b03      	cmp	r3, #3
 8002dae:	d10c      	bne.n	8002dca <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002db0:	4a1a      	ldr	r2, [pc, #104]	; (8002e1c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002db8:	4a16      	ldr	r2, [pc, #88]	; (8002e14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dba:	68d2      	ldr	r2, [r2, #12]
 8002dbc:	0a12      	lsrs	r2, r2, #8
 8002dbe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002dc2:	fb02 f303 	mul.w	r3, r2, r3
 8002dc6:	617b      	str	r3, [r7, #20]
      break;
 8002dc8:	e00c      	b.n	8002de4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002dca:	4a13      	ldr	r2, [pc, #76]	; (8002e18 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd2:	4a10      	ldr	r2, [pc, #64]	; (8002e14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dd4:	68d2      	ldr	r2, [r2, #12]
 8002dd6:	0a12      	lsrs	r2, r2, #8
 8002dd8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002ddc:	fb02 f303 	mul.w	r3, r2, r3
 8002de0:	617b      	str	r3, [r7, #20]
      break;
 8002de2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002de4:	4b0b      	ldr	r3, [pc, #44]	; (8002e14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	0e5b      	lsrs	r3, r3, #25
 8002dea:	f003 0303 	and.w	r3, r3, #3
 8002dee:	3301      	adds	r3, #1
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002df4:	697a      	ldr	r2, [r7, #20]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dfc:	613b      	str	r3, [r7, #16]
 8002dfe:	e001      	b.n	8002e04 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002e00:	2300      	movs	r3, #0
 8002e02:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002e04:	693b      	ldr	r3, [r7, #16]
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	371c      	adds	r7, #28
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	40021000 	.word	0x40021000
 8002e18:	00f42400 	.word	0x00f42400
 8002e1c:	007a1200 	.word	0x007a1200

08002e20 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b087      	sub	sp, #28
 8002e24:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e26:	4b1e      	ldr	r3, [pc, #120]	; (8002ea0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	f003 0303 	and.w	r3, r3, #3
 8002e2e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e30:	4b1b      	ldr	r3, [pc, #108]	; (8002ea0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	091b      	lsrs	r3, r3, #4
 8002e36:	f003 030f 	and.w	r3, r3, #15
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	2b03      	cmp	r3, #3
 8002e42:	d10c      	bne.n	8002e5e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e44:	4a17      	ldr	r2, [pc, #92]	; (8002ea4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e4c:	4a14      	ldr	r2, [pc, #80]	; (8002ea0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e4e:	68d2      	ldr	r2, [r2, #12]
 8002e50:	0a12      	lsrs	r2, r2, #8
 8002e52:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e56:	fb02 f303 	mul.w	r3, r2, r3
 8002e5a:	617b      	str	r3, [r7, #20]
    break;
 8002e5c:	e00c      	b.n	8002e78 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e5e:	4a12      	ldr	r2, [pc, #72]	; (8002ea8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e66:	4a0e      	ldr	r2, [pc, #56]	; (8002ea0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e68:	68d2      	ldr	r2, [r2, #12]
 8002e6a:	0a12      	lsrs	r2, r2, #8
 8002e6c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e70:	fb02 f303 	mul.w	r3, r2, r3
 8002e74:	617b      	str	r3, [r7, #20]
    break;
 8002e76:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e78:	4b09      	ldr	r3, [pc, #36]	; (8002ea0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	0e5b      	lsrs	r3, r3, #25
 8002e7e:	f003 0303 	and.w	r3, r3, #3
 8002e82:	3301      	adds	r3, #1
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002e88:	697a      	ldr	r2, [r7, #20]
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e90:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002e92:	687b      	ldr	r3, [r7, #4]
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	371c      	adds	r7, #28
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr
 8002ea0:	40021000 	.word	0x40021000
 8002ea4:	007a1200 	.word	0x007a1200
 8002ea8:	00f42400 	.word	0x00f42400

08002eac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e084      	b.n	8002fc8 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d106      	bne.n	8002ede <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f7fe f983 	bl	80011e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2202      	movs	r2, #2
 8002ee2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ef4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002efe:	d902      	bls.n	8002f06 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002f00:	2300      	movs	r3, #0
 8002f02:	60fb      	str	r3, [r7, #12]
 8002f04:	e002      	b.n	8002f0c <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002f06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f0a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002f14:	d007      	beq.n	8002f26 <HAL_SPI_Init+0x7a>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002f1e:	d002      	beq.n	8002f26 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10b      	bne.n	8002f46 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002f36:	d903      	bls.n	8002f40 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2202      	movs	r2, #2
 8002f3c:	631a      	str	r2, [r3, #48]	; 0x30
 8002f3e:	e002      	b.n	8002f46 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685a      	ldr	r2, [r3, #4]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	431a      	orrs	r2, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f64:	431a      	orrs	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	69db      	ldr	r3, [r3, #28]
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	ea42 0103 	orr.w	r1, r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	699b      	ldr	r3, [r3, #24]
 8002f84:	0c1b      	lsrs	r3, r3, #16
 8002f86:	f003 0204 	and.w	r2, r3, #4
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f94:	431a      	orrs	r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	ea42 0103 	orr.w	r1, r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	69da      	ldr	r2, [r3, #28]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fb6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002fc6:	2300      	movs	r3, #0
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3710      	adds	r7, #16
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b088      	sub	sp, #32
 8002fd4:	af02      	add	r7, sp, #8
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	603b      	str	r3, [r7, #0]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fec:	d112      	bne.n	8003014 <HAL_SPI_Receive+0x44>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d10e      	bne.n	8003014 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2204      	movs	r2, #4
 8002ffa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002ffe:	88fa      	ldrh	r2, [r7, #6]
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	9300      	str	r3, [sp, #0]
 8003004:	4613      	mov	r3, r2
 8003006:	68ba      	ldr	r2, [r7, #8]
 8003008:	68b9      	ldr	r1, [r7, #8]
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f000 f908 	bl	8003220 <HAL_SPI_TransmitReceive>
 8003010:	4603      	mov	r3, r0
 8003012:	e101      	b.n	8003218 <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800301a:	2b01      	cmp	r3, #1
 800301c:	d101      	bne.n	8003022 <HAL_SPI_Receive+0x52>
 800301e:	2302      	movs	r3, #2
 8003020:	e0fa      	b.n	8003218 <HAL_SPI_Receive+0x248>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2201      	movs	r2, #1
 8003026:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800302a:	f7fe fbcd 	bl	80017c8 <HAL_GetTick>
 800302e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b01      	cmp	r3, #1
 800303a:	d002      	beq.n	8003042 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800303c:	2302      	movs	r3, #2
 800303e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003040:	e0e1      	b.n	8003206 <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d002      	beq.n	800304e <HAL_SPI_Receive+0x7e>
 8003048:	88fb      	ldrh	r3, [r7, #6]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d102      	bne.n	8003054 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003052:	e0d8      	b.n	8003206 <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2204      	movs	r2, #4
 8003058:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2200      	movs	r2, #0
 8003060:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	68ba      	ldr	r2, [r7, #8]
 8003066:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	88fa      	ldrh	r2, [r7, #6]
 800306c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	88fa      	ldrh	r2, [r7, #6]
 8003074:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2200      	movs	r2, #0
 800307c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2200      	movs	r2, #0
 8003082:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2200      	movs	r2, #0
 800308e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2200      	movs	r2, #0
 8003094:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800309e:	d908      	bls.n	80030b2 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80030ae:	605a      	str	r2, [r3, #4]
 80030b0:	e007      	b.n	80030c2 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	685a      	ldr	r2, [r3, #4]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80030c0:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030ca:	d107      	bne.n	80030dc <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80030da:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030e6:	2b40      	cmp	r3, #64	; 0x40
 80030e8:	d007      	beq.n	80030fa <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030f8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003102:	d867      	bhi.n	80031d4 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003104:	e030      	b.n	8003168 <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f003 0301 	and.w	r3, r3, #1
 8003110:	2b01      	cmp	r3, #1
 8003112:	d117      	bne.n	8003144 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f103 020c 	add.w	r2, r3, #12
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003120:	7812      	ldrb	r2, [r2, #0]
 8003122:	b2d2      	uxtb	r2, r2
 8003124:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	1c5a      	adds	r2, r3, #1
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003136:	b29b      	uxth	r3, r3
 8003138:	3b01      	subs	r3, #1
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003142:	e011      	b.n	8003168 <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003144:	f7fe fb40 	bl	80017c8 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	429a      	cmp	r2, r3
 8003152:	d803      	bhi.n	800315c <HAL_SPI_Receive+0x18c>
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800315a:	d102      	bne.n	8003162 <HAL_SPI_Receive+0x192>
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d102      	bne.n	8003168 <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003166:	e04e      	b.n	8003206 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800316e:	b29b      	uxth	r3, r3
 8003170:	2b00      	cmp	r3, #0
 8003172:	d1c8      	bne.n	8003106 <HAL_SPI_Receive+0x136>
 8003174:	e034      	b.n	80031e0 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 0301 	and.w	r3, r3, #1
 8003180:	2b01      	cmp	r3, #1
 8003182:	d115      	bne.n	80031b0 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318e:	b292      	uxth	r2, r2
 8003190:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	1c9a      	adds	r2, r3, #2
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	3b01      	subs	r3, #1
 80031a6:	b29a      	uxth	r2, r3
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80031ae:	e011      	b.n	80031d4 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80031b0:	f7fe fb0a 	bl	80017c8 <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	683a      	ldr	r2, [r7, #0]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d803      	bhi.n	80031c8 <HAL_SPI_Receive+0x1f8>
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031c6:	d102      	bne.n	80031ce <HAL_SPI_Receive+0x1fe>
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d102      	bne.n	80031d4 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80031d2:	e018      	b.n	8003206 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80031da:	b29b      	uxth	r3, r3
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1ca      	bne.n	8003176 <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	6839      	ldr	r1, [r7, #0]
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f000 fee0 	bl	8003faa <SPI_EndRxTransaction>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d002      	beq.n	80031f6 <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2220      	movs	r2, #32
 80031f4:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d002      	beq.n	8003204 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	75fb      	strb	r3, [r7, #23]
 8003202:	e000      	b.n	8003206 <HAL_SPI_Receive+0x236>
  }

error :
 8003204:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003216:	7dfb      	ldrb	r3, [r7, #23]
}
 8003218:	4618      	mov	r0, r3
 800321a:	3718      	adds	r7, #24
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b08a      	sub	sp, #40	; 0x28
 8003224:	af00      	add	r7, sp, #0
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	60b9      	str	r1, [r7, #8]
 800322a:	607a      	str	r2, [r7, #4]
 800322c:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800322e:	2301      	movs	r3, #1
 8003230:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003232:	2300      	movs	r3, #0
 8003234:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800323e:	2b01      	cmp	r3, #1
 8003240:	d101      	bne.n	8003246 <HAL_SPI_TransmitReceive+0x26>
 8003242:	2302      	movs	r3, #2
 8003244:	e1fb      	b.n	800363e <HAL_SPI_TransmitReceive+0x41e>
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800324e:	f7fe fabb 	bl	80017c8 <HAL_GetTick>
 8003252:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800325a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003262:	887b      	ldrh	r3, [r7, #2]
 8003264:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003266:	887b      	ldrh	r3, [r7, #2]
 8003268:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800326a:	7efb      	ldrb	r3, [r7, #27]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d00e      	beq.n	800328e <HAL_SPI_TransmitReceive+0x6e>
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003276:	d106      	bne.n	8003286 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d102      	bne.n	8003286 <HAL_SPI_TransmitReceive+0x66>
 8003280:	7efb      	ldrb	r3, [r7, #27]
 8003282:	2b04      	cmp	r3, #4
 8003284:	d003      	beq.n	800328e <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003286:	2302      	movs	r3, #2
 8003288:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800328c:	e1cd      	b.n	800362a <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d005      	beq.n	80032a0 <HAL_SPI_TransmitReceive+0x80>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d002      	beq.n	80032a0 <HAL_SPI_TransmitReceive+0x80>
 800329a:	887b      	ldrh	r3, [r7, #2]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d103      	bne.n	80032a8 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80032a6:	e1c0      	b.n	800362a <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	2b04      	cmp	r3, #4
 80032b2:	d003      	beq.n	80032bc <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2205      	movs	r2, #5
 80032b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2200      	movs	r2, #0
 80032c0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	887a      	ldrh	r2, [r7, #2]
 80032cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	887a      	ldrh	r2, [r7, #2]
 80032d4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	68ba      	ldr	r2, [r7, #8]
 80032dc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	887a      	ldrh	r2, [r7, #2]
 80032e2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	887a      	ldrh	r2, [r7, #2]
 80032e8:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2200      	movs	r2, #0
 80032ee:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80032fe:	d802      	bhi.n	8003306 <HAL_SPI_TransmitReceive+0xe6>
 8003300:	8a3b      	ldrh	r3, [r7, #16]
 8003302:	2b01      	cmp	r3, #1
 8003304:	d908      	bls.n	8003318 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	685a      	ldr	r2, [r3, #4]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003314:	605a      	str	r2, [r3, #4]
 8003316:	e007      	b.n	8003328 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	685a      	ldr	r2, [r3, #4]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003326:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003332:	2b40      	cmp	r3, #64	; 0x40
 8003334:	d007      	beq.n	8003346 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003344:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800334e:	d97c      	bls.n	800344a <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d002      	beq.n	800335e <HAL_SPI_TransmitReceive+0x13e>
 8003358:	8a7b      	ldrh	r3, [r7, #18]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d169      	bne.n	8003432 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003362:	881a      	ldrh	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800336e:	1c9a      	adds	r2, r3, #2
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003378:	b29b      	uxth	r3, r3
 800337a:	3b01      	subs	r3, #1
 800337c:	b29a      	uxth	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003382:	e056      	b.n	8003432 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f003 0302 	and.w	r3, r3, #2
 800338e:	2b02      	cmp	r3, #2
 8003390:	d11b      	bne.n	80033ca <HAL_SPI_TransmitReceive+0x1aa>
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003396:	b29b      	uxth	r3, r3
 8003398:	2b00      	cmp	r3, #0
 800339a:	d016      	beq.n	80033ca <HAL_SPI_TransmitReceive+0x1aa>
 800339c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d113      	bne.n	80033ca <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033a6:	881a      	ldrh	r2, [r3, #0]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b2:	1c9a      	adds	r2, r3, #2
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033bc:	b29b      	uxth	r3, r3
 80033be:	3b01      	subs	r3, #1
 80033c0:	b29a      	uxth	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80033c6:	2300      	movs	r3, #0
 80033c8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f003 0301 	and.w	r3, r3, #1
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d11c      	bne.n	8003412 <HAL_SPI_TransmitReceive+0x1f2>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80033de:	b29b      	uxth	r3, r3
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d016      	beq.n	8003412 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68da      	ldr	r2, [r3, #12]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	b292      	uxth	r2, r2
 80033f0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f6:	1c9a      	adds	r2, r3, #2
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003402:	b29b      	uxth	r3, r3
 8003404:	3b01      	subs	r3, #1
 8003406:	b29a      	uxth	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800340e:	2301      	movs	r3, #1
 8003410:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003412:	f7fe f9d9 	bl	80017c8 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800341e:	429a      	cmp	r2, r3
 8003420:	d807      	bhi.n	8003432 <HAL_SPI_TransmitReceive+0x212>
 8003422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003428:	d003      	beq.n	8003432 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003430:	e0fb      	b.n	800362a <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003436:	b29b      	uxth	r3, r3
 8003438:	2b00      	cmp	r3, #0
 800343a:	d1a3      	bne.n	8003384 <HAL_SPI_TransmitReceive+0x164>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003442:	b29b      	uxth	r3, r3
 8003444:	2b00      	cmp	r3, #0
 8003446:	d19d      	bne.n	8003384 <HAL_SPI_TransmitReceive+0x164>
 8003448:	e0df      	b.n	800360a <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d003      	beq.n	800345a <HAL_SPI_TransmitReceive+0x23a>
 8003452:	8a7b      	ldrh	r3, [r7, #18]
 8003454:	2b01      	cmp	r3, #1
 8003456:	f040 80cb 	bne.w	80035f0 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800345e:	b29b      	uxth	r3, r3
 8003460:	2b01      	cmp	r3, #1
 8003462:	d912      	bls.n	800348a <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003468:	881a      	ldrh	r2, [r3, #0]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003474:	1c9a      	adds	r2, r3, #2
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800347e:	b29b      	uxth	r3, r3
 8003480:	3b02      	subs	r3, #2
 8003482:	b29a      	uxth	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003488:	e0b2      	b.n	80035f0 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	330c      	adds	r3, #12
 8003494:	7812      	ldrb	r2, [r2, #0]
 8003496:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800349c:	1c5a      	adds	r2, r3, #1
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	3b01      	subs	r3, #1
 80034aa:	b29a      	uxth	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034b0:	e09e      	b.n	80035f0 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d134      	bne.n	800352a <HAL_SPI_TransmitReceive+0x30a>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d02f      	beq.n	800352a <HAL_SPI_TransmitReceive+0x30a>
 80034ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d12c      	bne.n	800352a <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d912      	bls.n	8003500 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034de:	881a      	ldrh	r2, [r3, #0]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ea:	1c9a      	adds	r2, r3, #2
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	3b02      	subs	r3, #2
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80034fe:	e012      	b.n	8003526 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	330c      	adds	r3, #12
 800350a:	7812      	ldrb	r2, [r2, #0]
 800350c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003512:	1c5a      	adds	r2, r3, #1
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800351c:	b29b      	uxth	r3, r3
 800351e:	3b01      	subs	r3, #1
 8003520:	b29a      	uxth	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003526:	2300      	movs	r3, #0
 8003528:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f003 0301 	and.w	r3, r3, #1
 8003534:	2b01      	cmp	r3, #1
 8003536:	d148      	bne.n	80035ca <HAL_SPI_TransmitReceive+0x3aa>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800353e:	b29b      	uxth	r3, r3
 8003540:	2b00      	cmp	r3, #0
 8003542:	d042      	beq.n	80035ca <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800354a:	b29b      	uxth	r3, r3
 800354c:	2b01      	cmp	r3, #1
 800354e:	d923      	bls.n	8003598 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68da      	ldr	r2, [r3, #12]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355a:	b292      	uxth	r2, r2
 800355c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003562:	1c9a      	adds	r2, r3, #2
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800356e:	b29b      	uxth	r3, r3
 8003570:	3b02      	subs	r3, #2
 8003572:	b29a      	uxth	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003580:	b29b      	uxth	r3, r3
 8003582:	2b01      	cmp	r3, #1
 8003584:	d81f      	bhi.n	80035c6 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	685a      	ldr	r2, [r3, #4]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003594:	605a      	str	r2, [r3, #4]
 8003596:	e016      	b.n	80035c6 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f103 020c 	add.w	r2, r3, #12
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a4:	7812      	ldrb	r2, [r2, #0]
 80035a6:	b2d2      	uxtb	r2, r2
 80035a8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ae:	1c5a      	adds	r2, r3, #1
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	3b01      	subs	r3, #1
 80035be:	b29a      	uxth	r2, r3
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80035c6:	2301      	movs	r3, #1
 80035c8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80035ca:	f7fe f8fd 	bl	80017c8 <HAL_GetTick>
 80035ce:	4602      	mov	r2, r0
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d803      	bhi.n	80035e2 <HAL_SPI_TransmitReceive+0x3c2>
 80035da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e0:	d102      	bne.n	80035e8 <HAL_SPI_TransmitReceive+0x3c8>
 80035e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d103      	bne.n	80035f0 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80035ee:	e01c      	b.n	800362a <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f47f af5b 	bne.w	80034b2 <HAL_SPI_TransmitReceive+0x292>
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003602:	b29b      	uxth	r3, r3
 8003604:	2b00      	cmp	r3, #0
 8003606:	f47f af54 	bne.w	80034b2 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800360a:	69fa      	ldr	r2, [r7, #28]
 800360c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f000 fd23 	bl	800405a <SPI_EndRxTxTransaction>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d006      	beq.n	8003628 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2220      	movs	r2, #32
 8003624:	661a      	str	r2, [r3, #96]	; 0x60
 8003626:	e000      	b.n	800362a <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8003628:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800363a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800363e:	4618      	mov	r0, r3
 8003640:	3728      	adds	r7, #40	; 0x28
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
	...

08003648 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b086      	sub	sp, #24
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	4613      	mov	r3, r2
 8003654:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003656:	2300      	movs	r3, #0
 8003658:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d110      	bne.n	8003684 <HAL_SPI_Receive_IT+0x3c>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800366a:	d10b      	bne.n	8003684 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2204      	movs	r2, #4
 8003670:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8003674:	88fb      	ldrh	r3, [r7, #6]
 8003676:	68ba      	ldr	r2, [r7, #8]
 8003678:	68b9      	ldr	r1, [r7, #8]
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f000 f88c 	bl	8003798 <HAL_SPI_TransmitReceive_IT>
 8003680:	4603      	mov	r3, r0
 8003682:	e081      	b.n	8003788 <HAL_SPI_Receive_IT+0x140>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800368a:	2b01      	cmp	r3, #1
 800368c:	d101      	bne.n	8003692 <HAL_SPI_Receive_IT+0x4a>
 800368e:	2302      	movs	r3, #2
 8003690:	e07a      	b.n	8003788 <HAL_SPI_Receive_IT+0x140>
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d002      	beq.n	80036ac <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 80036a6:	2302      	movs	r3, #2
 80036a8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80036aa:	e068      	b.n	800377e <HAL_SPI_Receive_IT+0x136>
  }

  if ((pData == NULL) || (Size == 0U))
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d002      	beq.n	80036b8 <HAL_SPI_Receive_IT+0x70>
 80036b2:	88fb      	ldrh	r3, [r7, #6]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d102      	bne.n	80036be <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	75fb      	strb	r3, [r7, #23]
    goto error;
 80036bc:	e05f      	b.n	800377e <HAL_SPI_Receive_IT+0x136>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2204      	movs	r2, #4
 80036c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	68ba      	ldr	r2, [r7, #8]
 80036d0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	88fa      	ldrh	r2, [r7, #6]
 80036d6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	88fa      	ldrh	r2, [r7, #6]
 80036de:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2200      	movs	r2, #0
 80036e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003702:	d90b      	bls.n	800371c <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	685a      	ldr	r2, [r3, #4]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003712:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	4a1e      	ldr	r2, [pc, #120]	; (8003790 <HAL_SPI_Receive_IT+0x148>)
 8003718:	64da      	str	r2, [r3, #76]	; 0x4c
 800371a:	e00a      	b.n	8003732 <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	685a      	ldr	r2, [r3, #4]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800372a:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	4a19      	ldr	r2, [pc, #100]	; (8003794 <HAL_SPI_Receive_IT+0x14c>)
 8003730:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800373a:	d107      	bne.n	800374c <HAL_SPI_Receive_IT+0x104>
  {
    SPI_1LINE_RX(hspi);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800374a:	601a      	str	r2, [r3, #0]
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	685a      	ldr	r2, [r3, #4]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800375a:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003766:	2b40      	cmp	r3, #64	; 0x40
 8003768:	d008      	beq.n	800377c <HAL_SPI_Receive_IT+0x134>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003778:	601a      	str	r2, [r3, #0]
 800377a:	e000      	b.n	800377e <HAL_SPI_Receive_IT+0x136>
  }

error :
 800377c:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003786:	7dfb      	ldrb	r3, [r7, #23]
}
 8003788:	4618      	mov	r0, r3
 800378a:	3718      	adds	r7, #24
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	08003db1 	.word	0x08003db1
 8003794:	08003d61 	.word	0x08003d61

08003798 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8003798:	b480      	push	{r7}
 800379a:	b087      	sub	sp, #28
 800379c:	af00      	add	r7, sp, #0
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	60b9      	str	r1, [r7, #8]
 80037a2:	607a      	str	r2, [r7, #4]
 80037a4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80037a6:	2300      	movs	r3, #0
 80037a8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d101      	bne.n	80037b8 <HAL_SPI_TransmitReceive_IT+0x20>
 80037b4:	2302      	movs	r3, #2
 80037b6:	e091      	b.n	80038dc <HAL_SPI_TransmitReceive_IT+0x144>
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80037c6:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80037ce:	7dbb      	ldrb	r3, [r7, #22]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d00d      	beq.n	80037f0 <HAL_SPI_TransmitReceive_IT+0x58>
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037da:	d106      	bne.n	80037ea <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d102      	bne.n	80037ea <HAL_SPI_TransmitReceive_IT+0x52>
 80037e4:	7dbb      	ldrb	r3, [r7, #22]
 80037e6:	2b04      	cmp	r3, #4
 80037e8:	d002      	beq.n	80037f0 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 80037ea:	2302      	movs	r3, #2
 80037ec:	75fb      	strb	r3, [r7, #23]
    goto error;
 80037ee:	e070      	b.n	80038d2 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d005      	beq.n	8003802 <HAL_SPI_TransmitReceive_IT+0x6a>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d002      	beq.n	8003802 <HAL_SPI_TransmitReceive_IT+0x6a>
 80037fc:	887b      	ldrh	r3, [r7, #2]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d102      	bne.n	8003808 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003806:	e064      	b.n	80038d2 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800380e:	b2db      	uxtb	r3, r3
 8003810:	2b04      	cmp	r3, #4
 8003812:	d003      	beq.n	800381c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2205      	movs	r2, #5
 8003818:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	68ba      	ldr	r2, [r7, #8]
 8003826:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	887a      	ldrh	r2, [r7, #2]
 800382c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	887a      	ldrh	r2, [r7, #2]
 8003832:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	887a      	ldrh	r2, [r7, #2]
 800383e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	887a      	ldrh	r2, [r7, #2]
 8003846:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003852:	d906      	bls.n	8003862 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	4a24      	ldr	r2, [pc, #144]	; (80038e8 <HAL_SPI_TransmitReceive_IT+0x150>)
 8003858:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	4a23      	ldr	r2, [pc, #140]	; (80038ec <HAL_SPI_TransmitReceive_IT+0x154>)
 800385e:	651a      	str	r2, [r3, #80]	; 0x50
 8003860:	e005      	b.n	800386e <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	4a22      	ldr	r2, [pc, #136]	; (80038f0 <HAL_SPI_TransmitReceive_IT+0x158>)
 8003866:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	4a22      	ldr	r2, [pc, #136]	; (80038f4 <HAL_SPI_TransmitReceive_IT+0x15c>)
 800386c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003876:	d802      	bhi.n	800387e <HAL_SPI_TransmitReceive_IT+0xe6>
 8003878:	887b      	ldrh	r3, [r7, #2]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d908      	bls.n	8003890 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	685a      	ldr	r2, [r3, #4]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800388c:	605a      	str	r2, [r3, #4]
 800388e:	e007      	b.n	80038a0 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	685a      	ldr	r2, [r3, #4]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800389e:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	685a      	ldr	r2, [r3, #4]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 80038ae:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ba:	2b40      	cmp	r3, #64	; 0x40
 80038bc:	d008      	beq.n	80038d0 <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	e000      	b.n	80038d2 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 80038d0:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80038da:	7dfb      	ldrb	r3, [r7, #23]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	371c      	adds	r7, #28
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr
 80038e8:	08003c9b 	.word	0x08003c9b
 80038ec:	08003d01 	.word	0x08003d01
 80038f0:	08003b4b 	.word	0x08003b4b
 80038f4:	08003c09 	.word	0x08003c09

080038f8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b088      	sub	sp, #32
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	099b      	lsrs	r3, r3, #6
 8003914:	f003 0301 	and.w	r3, r3, #1
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10f      	bne.n	800393c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00a      	beq.n	800393c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	099b      	lsrs	r3, r3, #6
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b00      	cmp	r3, #0
 8003930:	d004      	beq.n	800393c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	4798      	blx	r3
    return;
 800393a:	e0d8      	b.n	8003aee <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	085b      	lsrs	r3, r3, #1
 8003940:	f003 0301 	and.w	r3, r3, #1
 8003944:	2b00      	cmp	r3, #0
 8003946:	d00a      	beq.n	800395e <HAL_SPI_IRQHandler+0x66>
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	09db      	lsrs	r3, r3, #7
 800394c:	f003 0301 	and.w	r3, r3, #1
 8003950:	2b00      	cmp	r3, #0
 8003952:	d004      	beq.n	800395e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	4798      	blx	r3
    return;
 800395c:	e0c7      	b.n	8003aee <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	095b      	lsrs	r3, r3, #5
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10c      	bne.n	8003984 <HAL_SPI_IRQHandler+0x8c>
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	099b      	lsrs	r3, r3, #6
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d106      	bne.n	8003984 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	0a1b      	lsrs	r3, r3, #8
 800397a:	f003 0301 	and.w	r3, r3, #1
 800397e:	2b00      	cmp	r3, #0
 8003980:	f000 80b5 	beq.w	8003aee <HAL_SPI_IRQHandler+0x1f6>
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	095b      	lsrs	r3, r3, #5
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	2b00      	cmp	r3, #0
 800398e:	f000 80ae 	beq.w	8003aee <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	099b      	lsrs	r3, r3, #6
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	2b00      	cmp	r3, #0
 800399c:	d023      	beq.n	80039e6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b03      	cmp	r3, #3
 80039a8:	d011      	beq.n	80039ce <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ae:	f043 0204 	orr.w	r2, r3, #4
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039b6:	2300      	movs	r3, #0
 80039b8:	617b      	str	r3, [r7, #20]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	617b      	str	r3, [r7, #20]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	617b      	str	r3, [r7, #20]
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	e00b      	b.n	80039e6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039ce:	2300      	movs	r3, #0
 80039d0:	613b      	str	r3, [r7, #16]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	613b      	str	r3, [r7, #16]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	613b      	str	r3, [r7, #16]
 80039e2:	693b      	ldr	r3, [r7, #16]
        return;
 80039e4:	e083      	b.n	8003aee <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	095b      	lsrs	r3, r3, #5
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d014      	beq.n	8003a1c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039f6:	f043 0201 	orr.w	r2, r3, #1
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80039fe:	2300      	movs	r3, #0
 8003a00:	60fb      	str	r3, [r7, #12]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	60fb      	str	r3, [r7, #12]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	0a1b      	lsrs	r3, r3, #8
 8003a20:	f003 0301 	and.w	r3, r3, #1
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00c      	beq.n	8003a42 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a2c:	f043 0208 	orr.w	r2, r3, #8
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003a34:	2300      	movs	r3, #0
 8003a36:	60bb      	str	r3, [r7, #8]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	60bb      	str	r3, [r7, #8]
 8003a40:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d050      	beq.n	8003aec <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	685a      	ldr	r2, [r3, #4]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003a58:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d104      	bne.n	8003a76 <HAL_SPI_IRQHandler+0x17e>
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d034      	beq.n	8003ae0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	685a      	ldr	r2, [r3, #4]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 0203 	bic.w	r2, r2, #3
 8003a84:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d011      	beq.n	8003ab2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a92:	4a18      	ldr	r2, [pc, #96]	; (8003af4 <HAL_SPI_IRQHandler+0x1fc>)
 8003a94:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7fd ffd1 	bl	8001a42 <HAL_DMA_Abort_IT>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d005      	beq.n	8003ab2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aaa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d016      	beq.n	8003ae8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003abe:	4a0d      	ldr	r2, [pc, #52]	; (8003af4 <HAL_SPI_IRQHandler+0x1fc>)
 8003ac0:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7fd ffbb 	bl	8001a42 <HAL_DMA_Abort_IT>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00a      	beq.n	8003ae8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ad6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8003ade:	e003      	b.n	8003ae8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f000 f813 	bl	8003b0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003ae6:	e000      	b.n	8003aea <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003ae8:	bf00      	nop
    return;
 8003aea:	bf00      	nop
 8003aec:	bf00      	nop
  }
}
 8003aee:	3720      	adds	r7, #32
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	08003b21 	.word	0x08003b21

08003af8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8003b00:	bf00      	nop
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003b14:	bf00      	nop
 8003b16:	370c      	adds	r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b2c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	f7ff ffe5 	bl	8003b0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003b42:	bf00      	nop
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	b082      	sub	sp, #8
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d923      	bls.n	8003ba6 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68da      	ldr	r2, [r3, #12]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b68:	b292      	uxth	r2, r2
 8003b6a:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b70:	1c9a      	adds	r2, r3, #2
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	3b02      	subs	r3, #2
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d11f      	bne.n	8003bd4 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	685a      	ldr	r2, [r3, #4]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003ba2:	605a      	str	r2, [r3, #4]
 8003ba4:	e016      	b.n	8003bd4 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f103 020c 	add.w	r2, r3, #12
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb2:	7812      	ldrb	r2, [r2, #0]
 8003bb4:	b2d2      	uxtb	r2, r2
 8003bb6:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbc:	1c5a      	adds	r2, r3, #1
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	b29a      	uxth	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d10f      	bne.n	8003c00 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	685a      	ldr	r2, [r3, #4]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003bee:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d102      	bne.n	8003c00 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 fa73 	bl	80040e6 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003c00:	bf00      	nop
 8003c02:	3708      	adds	r7, #8
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d912      	bls.n	8003c40 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c1e:	881a      	ldrh	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c2a:	1c9a      	adds	r2, r3, #2
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	3b02      	subs	r3, #2
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c3e:	e012      	b.n	8003c66 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	330c      	adds	r3, #12
 8003c4a:	7812      	ldrb	r2, [r2, #0]
 8003c4c:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c52:	1c5a      	adds	r2, r3, #1
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	b29a      	uxth	r2, r3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d110      	bne.n	8003c92 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	685a      	ldr	r2, [r3, #4]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c7e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d102      	bne.n	8003c92 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f000 fa2a 	bl	80040e6 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003c92:	bf00      	nop
 8003c94:	3708      	adds	r7, #8
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b082      	sub	sp, #8
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68da      	ldr	r2, [r3, #12]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cac:	b292      	uxth	r2, r2
 8003cae:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb4:	1c9a      	adds	r2, r3, #2
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	b29a      	uxth	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d10f      	bne.n	8003cf8 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	685a      	ldr	r2, [r3, #4]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ce6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d102      	bne.n	8003cf8 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f000 f9f7 	bl	80040e6 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003cf8:	bf00      	nop
 8003cfa:	3708      	adds	r7, #8
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d0c:	881a      	ldrh	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d18:	1c9a      	adds	r2, r3, #2
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	3b01      	subs	r3, #1
 8003d26:	b29a      	uxth	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d110      	bne.n	8003d58 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d44:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d102      	bne.n	8003d58 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f000 f9c7 	bl	80040e6 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003d58:	bf00      	nop
 8003d5a:	3708      	adds	r7, #8
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f103 020c 	add.w	r2, r3, #12
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d74:	7812      	ldrb	r2, [r2, #0]
 8003d76:	b2d2      	uxtb	r2, r2
 8003d78:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7e:	1c5a      	adds	r2, r3, #1
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	b29a      	uxth	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d102      	bne.n	8003da8 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f9e1 	bl	800416a <SPI_CloseRx_ISR>
  }
}
 8003da8:	bf00      	nop
 8003daa:	3708      	adds	r7, #8
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68da      	ldr	r2, [r3, #12]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	b292      	uxth	r2, r2
 8003dc4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dca:	1c9a      	adds	r2, r3, #2
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	3b01      	subs	r3, #1
 8003dda:	b29a      	uxth	r2, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d102      	bne.n	8003df4 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 f9bb 	bl	800416a <SPI_CloseRx_ISR>
  }
}
 8003df4:	bf00      	nop
 8003df6:	3708      	adds	r7, #8
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	603b      	str	r3, [r7, #0]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e0c:	e04c      	b.n	8003ea8 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e14:	d048      	beq.n	8003ea8 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003e16:	f7fd fcd7 	bl	80017c8 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	683a      	ldr	r2, [r7, #0]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d902      	bls.n	8003e2c <SPI_WaitFlagStateUntilTimeout+0x30>
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d13d      	bne.n	8003ea8 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685a      	ldr	r2, [r3, #4]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003e3a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e44:	d111      	bne.n	8003e6a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e4e:	d004      	beq.n	8003e5a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e58:	d107      	bne.n	8003e6a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e68:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e72:	d10f      	bne.n	8003e94 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e82:	601a      	str	r2, [r3, #0]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e92:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e00f      	b.n	8003ec8 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	689a      	ldr	r2, [r3, #8]
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	68ba      	ldr	r2, [r7, #8]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	bf0c      	ite	eq
 8003eb8:	2301      	moveq	r3, #1
 8003eba:	2300      	movne	r3, #0
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	79fb      	ldrb	r3, [r7, #7]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d1a3      	bne.n	8003e0e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
 8003edc:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8003ede:	e057      	b.n	8003f90 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003ee6:	d106      	bne.n	8003ef6 <SPI_WaitFifoStateUntilTimeout+0x26>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d103      	bne.n	8003ef6 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	330c      	adds	r3, #12
 8003ef4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003efc:	d048      	beq.n	8003f90 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003efe:	f7fd fc63 	bl	80017c8 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	683a      	ldr	r2, [r7, #0]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d902      	bls.n	8003f14 <SPI_WaitFifoStateUntilTimeout+0x44>
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d13d      	bne.n	8003f90 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003f22:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f2c:	d111      	bne.n	8003f52 <SPI_WaitFifoStateUntilTimeout+0x82>
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f36:	d004      	beq.n	8003f42 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f40:	d107      	bne.n	8003f52 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f50:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f5a:	d10f      	bne.n	8003f7c <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f6a:	601a      	str	r2, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f7a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e008      	b.n	8003fa2 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	689a      	ldr	r2, [r3, #8]
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d19f      	bne.n	8003ee0 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b086      	sub	sp, #24
 8003fae:	af02      	add	r7, sp, #8
 8003fb0:	60f8      	str	r0, [r7, #12]
 8003fb2:	60b9      	str	r1, [r7, #8]
 8003fb4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fbe:	d111      	bne.n	8003fe4 <SPI_EndRxTransaction+0x3a>
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fc8:	d004      	beq.n	8003fd4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fd2:	d107      	bne.n	8003fe4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fe2:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	9300      	str	r3, [sp, #0]
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	2200      	movs	r2, #0
 8003fec:	2180      	movs	r1, #128	; 0x80
 8003fee:	68f8      	ldr	r0, [r7, #12]
 8003ff0:	f7ff ff04 	bl	8003dfc <SPI_WaitFlagStateUntilTimeout>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d007      	beq.n	800400a <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ffe:	f043 0220 	orr.w	r2, r3, #32
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e023      	b.n	8004052 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004012:	d11d      	bne.n	8004050 <SPI_EndRxTransaction+0xa6>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800401c:	d004      	beq.n	8004028 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004026:	d113      	bne.n	8004050 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	9300      	str	r3, [sp, #0]
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	2200      	movs	r2, #0
 8004030:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004034:	68f8      	ldr	r0, [r7, #12]
 8004036:	f7ff ff4b 	bl	8003ed0 <SPI_WaitFifoStateUntilTimeout>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d007      	beq.n	8004050 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004044:	f043 0220 	orr.w	r2, r3, #32
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e000      	b.n	8004052 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800405a:	b580      	push	{r7, lr}
 800405c:	b086      	sub	sp, #24
 800405e:	af02      	add	r7, sp, #8
 8004060:	60f8      	str	r0, [r7, #12]
 8004062:	60b9      	str	r1, [r7, #8]
 8004064:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	9300      	str	r3, [sp, #0]
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	2200      	movs	r2, #0
 800406e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f7ff ff2c 	bl	8003ed0 <SPI_WaitFifoStateUntilTimeout>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d007      	beq.n	800408e <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004082:	f043 0220 	orr.w	r2, r3, #32
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e027      	b.n	80040de <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	9300      	str	r3, [sp, #0]
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	2200      	movs	r2, #0
 8004096:	2180      	movs	r1, #128	; 0x80
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f7ff feaf 	bl	8003dfc <SPI_WaitFlagStateUntilTimeout>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d007      	beq.n	80040b4 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040a8:	f043 0220 	orr.w	r2, r3, #32
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e014      	b.n	80040de <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	9300      	str	r3, [sp, #0]
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80040c0:	68f8      	ldr	r0, [r7, #12]
 80040c2:	f7ff ff05 	bl	8003ed0 <SPI_WaitFifoStateUntilTimeout>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d007      	beq.n	80040dc <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040d0:	f043 0220 	orr.w	r2, r3, #32
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e000      	b.n	80040de <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b084      	sub	sp, #16
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80040ee:	f7fd fb6b 	bl	80017c8 <HAL_GetTick>
 80040f2:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	685a      	ldr	r2, [r3, #4]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f022 0220 	bic.w	r2, r2, #32
 8004102:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	2164      	movs	r1, #100	; 0x64
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f7ff ffa6 	bl	800405a <SPI_EndRxTxTransaction>
 800410e:	4603      	mov	r3, r0
 8004110:	2b00      	cmp	r3, #0
 8004112:	d005      	beq.n	8004120 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004118:	f043 0220 	orr.w	r2, r3, #32
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004124:	2b00      	cmp	r3, #0
 8004126:	d115      	bne.n	8004154 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800412e:	b2db      	uxtb	r3, r3
 8004130:	2b04      	cmp	r3, #4
 8004132:	d107      	bne.n	8004144 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f7fc fe3d 	bl	8000dbc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8004142:	e00e      	b.n	8004162 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f7ff fcd3 	bl	8003af8 <HAL_SPI_TxRxCpltCallback>
}
 8004152:	e006      	b.n	8004162 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f7ff fcd5 	bl	8003b0c <HAL_SPI_ErrorCallback>
}
 8004162:	bf00      	nop
 8004164:	3710      	adds	r7, #16
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}

0800416a <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800416a:	b580      	push	{r7, lr}
 800416c:	b082      	sub	sp, #8
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	685a      	ldr	r2, [r3, #4]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004180:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8004182:	f7fd fb21 	bl	80017c8 <HAL_GetTick>
 8004186:	4603      	mov	r3, r0
 8004188:	461a      	mov	r2, r3
 800418a:	2164      	movs	r1, #100	; 0x64
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f7ff ff0c 	bl	8003faa <SPI_EndRxTransaction>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d005      	beq.n	80041a4 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800419c:	f043 0220 	orr.w	r2, r3, #32
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d103      	bne.n	80041bc <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f7fc fe01 	bl	8000dbc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80041ba:	e002      	b.n	80041c2 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f7ff fca5 	bl	8003b0c <HAL_SPI_ErrorCallback>
}
 80041c2:	bf00      	nop
 80041c4:	3708      	adds	r7, #8
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <LL_TIM_SetPrescaler>:
{
 80041ca:	b480      	push	{r7}
 80041cc:	b083      	sub	sp, #12
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
 80041d2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	683a      	ldr	r2, [r7, #0]
 80041d8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80041da:	bf00      	nop
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <LL_TIM_SetAutoReload>:
{
 80041e6:	b480      	push	{r7}
 80041e8:	b083      	sub	sp, #12
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
 80041ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	683a      	ldr	r2, [r7, #0]
 80041f4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr

08004202 <LL_TIM_SetRepetitionCounter>:
{
 8004202:	b480      	push	{r7}
 8004204:	b083      	sub	sp, #12
 8004206:	af00      	add	r7, sp, #0
 8004208:	6078      	str	r0, [r7, #4]
 800420a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr

0800421e <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800421e:	b480      	push	{r7}
 8004220:	b083      	sub	sp, #12
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	f043 0201 	orr.w	r2, r3, #1
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	615a      	str	r2, [r3, #20]
}
 8004232:	bf00      	nop
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr
	...

08004240 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a39      	ldr	r2, [pc, #228]	; (8004338 <LL_TIM_Init+0xf8>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d00f      	beq.n	8004278 <LL_TIM_Init+0x38>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800425e:	d00b      	beq.n	8004278 <LL_TIM_Init+0x38>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	4a36      	ldr	r2, [pc, #216]	; (800433c <LL_TIM_Init+0xfc>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d007      	beq.n	8004278 <LL_TIM_Init+0x38>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4a35      	ldr	r2, [pc, #212]	; (8004340 <LL_TIM_Init+0x100>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d003      	beq.n	8004278 <LL_TIM_Init+0x38>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	4a34      	ldr	r2, [pc, #208]	; (8004344 <LL_TIM_Init+0x104>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d106      	bne.n	8004286 <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	4313      	orrs	r3, r2
 8004284:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a2b      	ldr	r2, [pc, #172]	; (8004338 <LL_TIM_Init+0xf8>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d01b      	beq.n	80042c6 <LL_TIM_Init+0x86>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004294:	d017      	beq.n	80042c6 <LL_TIM_Init+0x86>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a28      	ldr	r2, [pc, #160]	; (800433c <LL_TIM_Init+0xfc>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d013      	beq.n	80042c6 <LL_TIM_Init+0x86>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a27      	ldr	r2, [pc, #156]	; (8004340 <LL_TIM_Init+0x100>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d00f      	beq.n	80042c6 <LL_TIM_Init+0x86>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a26      	ldr	r2, [pc, #152]	; (8004344 <LL_TIM_Init+0x104>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d00b      	beq.n	80042c6 <LL_TIM_Init+0x86>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a25      	ldr	r2, [pc, #148]	; (8004348 <LL_TIM_Init+0x108>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d007      	beq.n	80042c6 <LL_TIM_Init+0x86>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a24      	ldr	r2, [pc, #144]	; (800434c <LL_TIM_Init+0x10c>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d003      	beq.n	80042c6 <LL_TIM_Init+0x86>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a23      	ldr	r2, [pc, #140]	; (8004350 <LL_TIM_Init+0x110>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d106      	bne.n	80042d4 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	4619      	mov	r1, r3
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f7ff ff80 	bl	80041e6 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	881b      	ldrh	r3, [r3, #0]
 80042ea:	4619      	mov	r1, r3
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f7ff ff6c 	bl	80041ca <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a10      	ldr	r2, [pc, #64]	; (8004338 <LL_TIM_Init+0xf8>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d00f      	beq.n	800431a <LL_TIM_Init+0xda>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a11      	ldr	r2, [pc, #68]	; (8004344 <LL_TIM_Init+0x104>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d00b      	beq.n	800431a <LL_TIM_Init+0xda>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a10      	ldr	r2, [pc, #64]	; (8004348 <LL_TIM_Init+0x108>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d007      	beq.n	800431a <LL_TIM_Init+0xda>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a0f      	ldr	r2, [pc, #60]	; (800434c <LL_TIM_Init+0x10c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d003      	beq.n	800431a <LL_TIM_Init+0xda>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a0e      	ldr	r2, [pc, #56]	; (8004350 <LL_TIM_Init+0x110>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d105      	bne.n	8004326 <LL_TIM_Init+0xe6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	4619      	mov	r1, r3
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f7ff ff6e 	bl	8004202 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f7ff ff79 	bl	800421e <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	40012c00 	.word	0x40012c00
 800433c:	40000400 	.word	0x40000400
 8004340:	40000800 	.word	0x40000800
 8004344:	40013400 	.word	0x40013400
 8004348:	40014000 	.word	0x40014000
 800434c:	40014400 	.word	0x40014400
 8004350:	40014800 	.word	0x40014800

08004354 <__errno>:
 8004354:	4b01      	ldr	r3, [pc, #4]	; (800435c <__errno+0x8>)
 8004356:	6818      	ldr	r0, [r3, #0]
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	20000030 	.word	0x20000030

08004360 <__libc_init_array>:
 8004360:	b570      	push	{r4, r5, r6, lr}
 8004362:	4e0d      	ldr	r6, [pc, #52]	; (8004398 <__libc_init_array+0x38>)
 8004364:	4c0d      	ldr	r4, [pc, #52]	; (800439c <__libc_init_array+0x3c>)
 8004366:	1ba4      	subs	r4, r4, r6
 8004368:	10a4      	asrs	r4, r4, #2
 800436a:	2500      	movs	r5, #0
 800436c:	42a5      	cmp	r5, r4
 800436e:	d109      	bne.n	8004384 <__libc_init_array+0x24>
 8004370:	4e0b      	ldr	r6, [pc, #44]	; (80043a0 <__libc_init_array+0x40>)
 8004372:	4c0c      	ldr	r4, [pc, #48]	; (80043a4 <__libc_init_array+0x44>)
 8004374:	f001 fd46 	bl	8005e04 <_init>
 8004378:	1ba4      	subs	r4, r4, r6
 800437a:	10a4      	asrs	r4, r4, #2
 800437c:	2500      	movs	r5, #0
 800437e:	42a5      	cmp	r5, r4
 8004380:	d105      	bne.n	800438e <__libc_init_array+0x2e>
 8004382:	bd70      	pop	{r4, r5, r6, pc}
 8004384:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004388:	4798      	blx	r3
 800438a:	3501      	adds	r5, #1
 800438c:	e7ee      	b.n	800436c <__libc_init_array+0xc>
 800438e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004392:	4798      	blx	r3
 8004394:	3501      	adds	r5, #1
 8004396:	e7f2      	b.n	800437e <__libc_init_array+0x1e>
 8004398:	08006058 	.word	0x08006058
 800439c:	08006058 	.word	0x08006058
 80043a0:	08006058 	.word	0x08006058
 80043a4:	0800605c 	.word	0x0800605c

080043a8 <memset>:
 80043a8:	4402      	add	r2, r0
 80043aa:	4603      	mov	r3, r0
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d100      	bne.n	80043b2 <memset+0xa>
 80043b0:	4770      	bx	lr
 80043b2:	f803 1b01 	strb.w	r1, [r3], #1
 80043b6:	e7f9      	b.n	80043ac <memset+0x4>

080043b8 <__cvt>:
 80043b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043bc:	ec55 4b10 	vmov	r4, r5, d0
 80043c0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80043c2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80043c6:	2d00      	cmp	r5, #0
 80043c8:	460e      	mov	r6, r1
 80043ca:	4691      	mov	r9, r2
 80043cc:	4619      	mov	r1, r3
 80043ce:	bfb8      	it	lt
 80043d0:	4622      	movlt	r2, r4
 80043d2:	462b      	mov	r3, r5
 80043d4:	f027 0720 	bic.w	r7, r7, #32
 80043d8:	bfbb      	ittet	lt
 80043da:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80043de:	461d      	movlt	r5, r3
 80043e0:	2300      	movge	r3, #0
 80043e2:	232d      	movlt	r3, #45	; 0x2d
 80043e4:	bfb8      	it	lt
 80043e6:	4614      	movlt	r4, r2
 80043e8:	2f46      	cmp	r7, #70	; 0x46
 80043ea:	700b      	strb	r3, [r1, #0]
 80043ec:	d004      	beq.n	80043f8 <__cvt+0x40>
 80043ee:	2f45      	cmp	r7, #69	; 0x45
 80043f0:	d100      	bne.n	80043f4 <__cvt+0x3c>
 80043f2:	3601      	adds	r6, #1
 80043f4:	2102      	movs	r1, #2
 80043f6:	e000      	b.n	80043fa <__cvt+0x42>
 80043f8:	2103      	movs	r1, #3
 80043fa:	ab03      	add	r3, sp, #12
 80043fc:	9301      	str	r3, [sp, #4]
 80043fe:	ab02      	add	r3, sp, #8
 8004400:	9300      	str	r3, [sp, #0]
 8004402:	4632      	mov	r2, r6
 8004404:	4653      	mov	r3, sl
 8004406:	ec45 4b10 	vmov	d0, r4, r5
 800440a:	f000 fbad 	bl	8004b68 <_dtoa_r>
 800440e:	2f47      	cmp	r7, #71	; 0x47
 8004410:	4680      	mov	r8, r0
 8004412:	d102      	bne.n	800441a <__cvt+0x62>
 8004414:	f019 0f01 	tst.w	r9, #1
 8004418:	d026      	beq.n	8004468 <__cvt+0xb0>
 800441a:	2f46      	cmp	r7, #70	; 0x46
 800441c:	eb08 0906 	add.w	r9, r8, r6
 8004420:	d111      	bne.n	8004446 <__cvt+0x8e>
 8004422:	f898 3000 	ldrb.w	r3, [r8]
 8004426:	2b30      	cmp	r3, #48	; 0x30
 8004428:	d10a      	bne.n	8004440 <__cvt+0x88>
 800442a:	2200      	movs	r2, #0
 800442c:	2300      	movs	r3, #0
 800442e:	4620      	mov	r0, r4
 8004430:	4629      	mov	r1, r5
 8004432:	f7fc fb1d 	bl	8000a70 <__aeabi_dcmpeq>
 8004436:	b918      	cbnz	r0, 8004440 <__cvt+0x88>
 8004438:	f1c6 0601 	rsb	r6, r6, #1
 800443c:	f8ca 6000 	str.w	r6, [sl]
 8004440:	f8da 3000 	ldr.w	r3, [sl]
 8004444:	4499      	add	r9, r3
 8004446:	2200      	movs	r2, #0
 8004448:	2300      	movs	r3, #0
 800444a:	4620      	mov	r0, r4
 800444c:	4629      	mov	r1, r5
 800444e:	f7fc fb0f 	bl	8000a70 <__aeabi_dcmpeq>
 8004452:	b938      	cbnz	r0, 8004464 <__cvt+0xac>
 8004454:	2230      	movs	r2, #48	; 0x30
 8004456:	9b03      	ldr	r3, [sp, #12]
 8004458:	454b      	cmp	r3, r9
 800445a:	d205      	bcs.n	8004468 <__cvt+0xb0>
 800445c:	1c59      	adds	r1, r3, #1
 800445e:	9103      	str	r1, [sp, #12]
 8004460:	701a      	strb	r2, [r3, #0]
 8004462:	e7f8      	b.n	8004456 <__cvt+0x9e>
 8004464:	f8cd 900c 	str.w	r9, [sp, #12]
 8004468:	9b03      	ldr	r3, [sp, #12]
 800446a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800446c:	eba3 0308 	sub.w	r3, r3, r8
 8004470:	4640      	mov	r0, r8
 8004472:	6013      	str	r3, [r2, #0]
 8004474:	b004      	add	sp, #16
 8004476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800447a <__exponent>:
 800447a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800447c:	2900      	cmp	r1, #0
 800447e:	4604      	mov	r4, r0
 8004480:	bfba      	itte	lt
 8004482:	4249      	neglt	r1, r1
 8004484:	232d      	movlt	r3, #45	; 0x2d
 8004486:	232b      	movge	r3, #43	; 0x2b
 8004488:	2909      	cmp	r1, #9
 800448a:	f804 2b02 	strb.w	r2, [r4], #2
 800448e:	7043      	strb	r3, [r0, #1]
 8004490:	dd20      	ble.n	80044d4 <__exponent+0x5a>
 8004492:	f10d 0307 	add.w	r3, sp, #7
 8004496:	461f      	mov	r7, r3
 8004498:	260a      	movs	r6, #10
 800449a:	fb91 f5f6 	sdiv	r5, r1, r6
 800449e:	fb06 1115 	mls	r1, r6, r5, r1
 80044a2:	3130      	adds	r1, #48	; 0x30
 80044a4:	2d09      	cmp	r5, #9
 80044a6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80044aa:	f103 32ff 	add.w	r2, r3, #4294967295
 80044ae:	4629      	mov	r1, r5
 80044b0:	dc09      	bgt.n	80044c6 <__exponent+0x4c>
 80044b2:	3130      	adds	r1, #48	; 0x30
 80044b4:	3b02      	subs	r3, #2
 80044b6:	f802 1c01 	strb.w	r1, [r2, #-1]
 80044ba:	42bb      	cmp	r3, r7
 80044bc:	4622      	mov	r2, r4
 80044be:	d304      	bcc.n	80044ca <__exponent+0x50>
 80044c0:	1a10      	subs	r0, r2, r0
 80044c2:	b003      	add	sp, #12
 80044c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044c6:	4613      	mov	r3, r2
 80044c8:	e7e7      	b.n	800449a <__exponent+0x20>
 80044ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80044ce:	f804 2b01 	strb.w	r2, [r4], #1
 80044d2:	e7f2      	b.n	80044ba <__exponent+0x40>
 80044d4:	2330      	movs	r3, #48	; 0x30
 80044d6:	4419      	add	r1, r3
 80044d8:	7083      	strb	r3, [r0, #2]
 80044da:	1d02      	adds	r2, r0, #4
 80044dc:	70c1      	strb	r1, [r0, #3]
 80044de:	e7ef      	b.n	80044c0 <__exponent+0x46>

080044e0 <_printf_float>:
 80044e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044e4:	b08d      	sub	sp, #52	; 0x34
 80044e6:	460c      	mov	r4, r1
 80044e8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80044ec:	4616      	mov	r6, r2
 80044ee:	461f      	mov	r7, r3
 80044f0:	4605      	mov	r5, r0
 80044f2:	f001 f8f1 	bl	80056d8 <_localeconv_r>
 80044f6:	6803      	ldr	r3, [r0, #0]
 80044f8:	9304      	str	r3, [sp, #16]
 80044fa:	4618      	mov	r0, r3
 80044fc:	f7fb fe8c 	bl	8000218 <strlen>
 8004500:	2300      	movs	r3, #0
 8004502:	930a      	str	r3, [sp, #40]	; 0x28
 8004504:	f8d8 3000 	ldr.w	r3, [r8]
 8004508:	9005      	str	r0, [sp, #20]
 800450a:	3307      	adds	r3, #7
 800450c:	f023 0307 	bic.w	r3, r3, #7
 8004510:	f103 0208 	add.w	r2, r3, #8
 8004514:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004518:	f8d4 b000 	ldr.w	fp, [r4]
 800451c:	f8c8 2000 	str.w	r2, [r8]
 8004520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004524:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004528:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800452c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004530:	9307      	str	r3, [sp, #28]
 8004532:	f8cd 8018 	str.w	r8, [sp, #24]
 8004536:	f04f 32ff 	mov.w	r2, #4294967295
 800453a:	4ba7      	ldr	r3, [pc, #668]	; (80047d8 <_printf_float+0x2f8>)
 800453c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004540:	f7fc fac8 	bl	8000ad4 <__aeabi_dcmpun>
 8004544:	bb70      	cbnz	r0, 80045a4 <_printf_float+0xc4>
 8004546:	f04f 32ff 	mov.w	r2, #4294967295
 800454a:	4ba3      	ldr	r3, [pc, #652]	; (80047d8 <_printf_float+0x2f8>)
 800454c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004550:	f7fc faa2 	bl	8000a98 <__aeabi_dcmple>
 8004554:	bb30      	cbnz	r0, 80045a4 <_printf_float+0xc4>
 8004556:	2200      	movs	r2, #0
 8004558:	2300      	movs	r3, #0
 800455a:	4640      	mov	r0, r8
 800455c:	4649      	mov	r1, r9
 800455e:	f7fc fa91 	bl	8000a84 <__aeabi_dcmplt>
 8004562:	b110      	cbz	r0, 800456a <_printf_float+0x8a>
 8004564:	232d      	movs	r3, #45	; 0x2d
 8004566:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800456a:	4a9c      	ldr	r2, [pc, #624]	; (80047dc <_printf_float+0x2fc>)
 800456c:	4b9c      	ldr	r3, [pc, #624]	; (80047e0 <_printf_float+0x300>)
 800456e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004572:	bf8c      	ite	hi
 8004574:	4690      	movhi	r8, r2
 8004576:	4698      	movls	r8, r3
 8004578:	2303      	movs	r3, #3
 800457a:	f02b 0204 	bic.w	r2, fp, #4
 800457e:	6123      	str	r3, [r4, #16]
 8004580:	6022      	str	r2, [r4, #0]
 8004582:	f04f 0900 	mov.w	r9, #0
 8004586:	9700      	str	r7, [sp, #0]
 8004588:	4633      	mov	r3, r6
 800458a:	aa0b      	add	r2, sp, #44	; 0x2c
 800458c:	4621      	mov	r1, r4
 800458e:	4628      	mov	r0, r5
 8004590:	f000 f9e6 	bl	8004960 <_printf_common>
 8004594:	3001      	adds	r0, #1
 8004596:	f040 808d 	bne.w	80046b4 <_printf_float+0x1d4>
 800459a:	f04f 30ff 	mov.w	r0, #4294967295
 800459e:	b00d      	add	sp, #52	; 0x34
 80045a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045a4:	4642      	mov	r2, r8
 80045a6:	464b      	mov	r3, r9
 80045a8:	4640      	mov	r0, r8
 80045aa:	4649      	mov	r1, r9
 80045ac:	f7fc fa92 	bl	8000ad4 <__aeabi_dcmpun>
 80045b0:	b110      	cbz	r0, 80045b8 <_printf_float+0xd8>
 80045b2:	4a8c      	ldr	r2, [pc, #560]	; (80047e4 <_printf_float+0x304>)
 80045b4:	4b8c      	ldr	r3, [pc, #560]	; (80047e8 <_printf_float+0x308>)
 80045b6:	e7da      	b.n	800456e <_printf_float+0x8e>
 80045b8:	6861      	ldr	r1, [r4, #4]
 80045ba:	1c4b      	adds	r3, r1, #1
 80045bc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80045c0:	a80a      	add	r0, sp, #40	; 0x28
 80045c2:	d13e      	bne.n	8004642 <_printf_float+0x162>
 80045c4:	2306      	movs	r3, #6
 80045c6:	6063      	str	r3, [r4, #4]
 80045c8:	2300      	movs	r3, #0
 80045ca:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80045ce:	ab09      	add	r3, sp, #36	; 0x24
 80045d0:	9300      	str	r3, [sp, #0]
 80045d2:	ec49 8b10 	vmov	d0, r8, r9
 80045d6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80045da:	6022      	str	r2, [r4, #0]
 80045dc:	f8cd a004 	str.w	sl, [sp, #4]
 80045e0:	6861      	ldr	r1, [r4, #4]
 80045e2:	4628      	mov	r0, r5
 80045e4:	f7ff fee8 	bl	80043b8 <__cvt>
 80045e8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80045ec:	2b47      	cmp	r3, #71	; 0x47
 80045ee:	4680      	mov	r8, r0
 80045f0:	d109      	bne.n	8004606 <_printf_float+0x126>
 80045f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045f4:	1cd8      	adds	r0, r3, #3
 80045f6:	db02      	blt.n	80045fe <_printf_float+0x11e>
 80045f8:	6862      	ldr	r2, [r4, #4]
 80045fa:	4293      	cmp	r3, r2
 80045fc:	dd47      	ble.n	800468e <_printf_float+0x1ae>
 80045fe:	f1aa 0a02 	sub.w	sl, sl, #2
 8004602:	fa5f fa8a 	uxtb.w	sl, sl
 8004606:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800460a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800460c:	d824      	bhi.n	8004658 <_printf_float+0x178>
 800460e:	3901      	subs	r1, #1
 8004610:	4652      	mov	r2, sl
 8004612:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004616:	9109      	str	r1, [sp, #36]	; 0x24
 8004618:	f7ff ff2f 	bl	800447a <__exponent>
 800461c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800461e:	1813      	adds	r3, r2, r0
 8004620:	2a01      	cmp	r2, #1
 8004622:	4681      	mov	r9, r0
 8004624:	6123      	str	r3, [r4, #16]
 8004626:	dc02      	bgt.n	800462e <_printf_float+0x14e>
 8004628:	6822      	ldr	r2, [r4, #0]
 800462a:	07d1      	lsls	r1, r2, #31
 800462c:	d501      	bpl.n	8004632 <_printf_float+0x152>
 800462e:	3301      	adds	r3, #1
 8004630:	6123      	str	r3, [r4, #16]
 8004632:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004636:	2b00      	cmp	r3, #0
 8004638:	d0a5      	beq.n	8004586 <_printf_float+0xa6>
 800463a:	232d      	movs	r3, #45	; 0x2d
 800463c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004640:	e7a1      	b.n	8004586 <_printf_float+0xa6>
 8004642:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004646:	f000 8177 	beq.w	8004938 <_printf_float+0x458>
 800464a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800464e:	d1bb      	bne.n	80045c8 <_printf_float+0xe8>
 8004650:	2900      	cmp	r1, #0
 8004652:	d1b9      	bne.n	80045c8 <_printf_float+0xe8>
 8004654:	2301      	movs	r3, #1
 8004656:	e7b6      	b.n	80045c6 <_printf_float+0xe6>
 8004658:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800465c:	d119      	bne.n	8004692 <_printf_float+0x1b2>
 800465e:	2900      	cmp	r1, #0
 8004660:	6863      	ldr	r3, [r4, #4]
 8004662:	dd0c      	ble.n	800467e <_printf_float+0x19e>
 8004664:	6121      	str	r1, [r4, #16]
 8004666:	b913      	cbnz	r3, 800466e <_printf_float+0x18e>
 8004668:	6822      	ldr	r2, [r4, #0]
 800466a:	07d2      	lsls	r2, r2, #31
 800466c:	d502      	bpl.n	8004674 <_printf_float+0x194>
 800466e:	3301      	adds	r3, #1
 8004670:	440b      	add	r3, r1
 8004672:	6123      	str	r3, [r4, #16]
 8004674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004676:	65a3      	str	r3, [r4, #88]	; 0x58
 8004678:	f04f 0900 	mov.w	r9, #0
 800467c:	e7d9      	b.n	8004632 <_printf_float+0x152>
 800467e:	b913      	cbnz	r3, 8004686 <_printf_float+0x1a6>
 8004680:	6822      	ldr	r2, [r4, #0]
 8004682:	07d0      	lsls	r0, r2, #31
 8004684:	d501      	bpl.n	800468a <_printf_float+0x1aa>
 8004686:	3302      	adds	r3, #2
 8004688:	e7f3      	b.n	8004672 <_printf_float+0x192>
 800468a:	2301      	movs	r3, #1
 800468c:	e7f1      	b.n	8004672 <_printf_float+0x192>
 800468e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004692:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004696:	4293      	cmp	r3, r2
 8004698:	db05      	blt.n	80046a6 <_printf_float+0x1c6>
 800469a:	6822      	ldr	r2, [r4, #0]
 800469c:	6123      	str	r3, [r4, #16]
 800469e:	07d1      	lsls	r1, r2, #31
 80046a0:	d5e8      	bpl.n	8004674 <_printf_float+0x194>
 80046a2:	3301      	adds	r3, #1
 80046a4:	e7e5      	b.n	8004672 <_printf_float+0x192>
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	bfd4      	ite	le
 80046aa:	f1c3 0302 	rsble	r3, r3, #2
 80046ae:	2301      	movgt	r3, #1
 80046b0:	4413      	add	r3, r2
 80046b2:	e7de      	b.n	8004672 <_printf_float+0x192>
 80046b4:	6823      	ldr	r3, [r4, #0]
 80046b6:	055a      	lsls	r2, r3, #21
 80046b8:	d407      	bmi.n	80046ca <_printf_float+0x1ea>
 80046ba:	6923      	ldr	r3, [r4, #16]
 80046bc:	4642      	mov	r2, r8
 80046be:	4631      	mov	r1, r6
 80046c0:	4628      	mov	r0, r5
 80046c2:	47b8      	blx	r7
 80046c4:	3001      	adds	r0, #1
 80046c6:	d12b      	bne.n	8004720 <_printf_float+0x240>
 80046c8:	e767      	b.n	800459a <_printf_float+0xba>
 80046ca:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80046ce:	f240 80dc 	bls.w	800488a <_printf_float+0x3aa>
 80046d2:	2200      	movs	r2, #0
 80046d4:	2300      	movs	r3, #0
 80046d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80046da:	f7fc f9c9 	bl	8000a70 <__aeabi_dcmpeq>
 80046de:	2800      	cmp	r0, #0
 80046e0:	d033      	beq.n	800474a <_printf_float+0x26a>
 80046e2:	2301      	movs	r3, #1
 80046e4:	4a41      	ldr	r2, [pc, #260]	; (80047ec <_printf_float+0x30c>)
 80046e6:	4631      	mov	r1, r6
 80046e8:	4628      	mov	r0, r5
 80046ea:	47b8      	blx	r7
 80046ec:	3001      	adds	r0, #1
 80046ee:	f43f af54 	beq.w	800459a <_printf_float+0xba>
 80046f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80046f6:	429a      	cmp	r2, r3
 80046f8:	db02      	blt.n	8004700 <_printf_float+0x220>
 80046fa:	6823      	ldr	r3, [r4, #0]
 80046fc:	07d8      	lsls	r0, r3, #31
 80046fe:	d50f      	bpl.n	8004720 <_printf_float+0x240>
 8004700:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004704:	4631      	mov	r1, r6
 8004706:	4628      	mov	r0, r5
 8004708:	47b8      	blx	r7
 800470a:	3001      	adds	r0, #1
 800470c:	f43f af45 	beq.w	800459a <_printf_float+0xba>
 8004710:	f04f 0800 	mov.w	r8, #0
 8004714:	f104 091a 	add.w	r9, r4, #26
 8004718:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800471a:	3b01      	subs	r3, #1
 800471c:	4543      	cmp	r3, r8
 800471e:	dc09      	bgt.n	8004734 <_printf_float+0x254>
 8004720:	6823      	ldr	r3, [r4, #0]
 8004722:	079b      	lsls	r3, r3, #30
 8004724:	f100 8103 	bmi.w	800492e <_printf_float+0x44e>
 8004728:	68e0      	ldr	r0, [r4, #12]
 800472a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800472c:	4298      	cmp	r0, r3
 800472e:	bfb8      	it	lt
 8004730:	4618      	movlt	r0, r3
 8004732:	e734      	b.n	800459e <_printf_float+0xbe>
 8004734:	2301      	movs	r3, #1
 8004736:	464a      	mov	r2, r9
 8004738:	4631      	mov	r1, r6
 800473a:	4628      	mov	r0, r5
 800473c:	47b8      	blx	r7
 800473e:	3001      	adds	r0, #1
 8004740:	f43f af2b 	beq.w	800459a <_printf_float+0xba>
 8004744:	f108 0801 	add.w	r8, r8, #1
 8004748:	e7e6      	b.n	8004718 <_printf_float+0x238>
 800474a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800474c:	2b00      	cmp	r3, #0
 800474e:	dc2b      	bgt.n	80047a8 <_printf_float+0x2c8>
 8004750:	2301      	movs	r3, #1
 8004752:	4a26      	ldr	r2, [pc, #152]	; (80047ec <_printf_float+0x30c>)
 8004754:	4631      	mov	r1, r6
 8004756:	4628      	mov	r0, r5
 8004758:	47b8      	blx	r7
 800475a:	3001      	adds	r0, #1
 800475c:	f43f af1d 	beq.w	800459a <_printf_float+0xba>
 8004760:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004762:	b923      	cbnz	r3, 800476e <_printf_float+0x28e>
 8004764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004766:	b913      	cbnz	r3, 800476e <_printf_float+0x28e>
 8004768:	6823      	ldr	r3, [r4, #0]
 800476a:	07d9      	lsls	r1, r3, #31
 800476c:	d5d8      	bpl.n	8004720 <_printf_float+0x240>
 800476e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004772:	4631      	mov	r1, r6
 8004774:	4628      	mov	r0, r5
 8004776:	47b8      	blx	r7
 8004778:	3001      	adds	r0, #1
 800477a:	f43f af0e 	beq.w	800459a <_printf_float+0xba>
 800477e:	f04f 0900 	mov.w	r9, #0
 8004782:	f104 0a1a 	add.w	sl, r4, #26
 8004786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004788:	425b      	negs	r3, r3
 800478a:	454b      	cmp	r3, r9
 800478c:	dc01      	bgt.n	8004792 <_printf_float+0x2b2>
 800478e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004790:	e794      	b.n	80046bc <_printf_float+0x1dc>
 8004792:	2301      	movs	r3, #1
 8004794:	4652      	mov	r2, sl
 8004796:	4631      	mov	r1, r6
 8004798:	4628      	mov	r0, r5
 800479a:	47b8      	blx	r7
 800479c:	3001      	adds	r0, #1
 800479e:	f43f aefc 	beq.w	800459a <_printf_float+0xba>
 80047a2:	f109 0901 	add.w	r9, r9, #1
 80047a6:	e7ee      	b.n	8004786 <_printf_float+0x2a6>
 80047a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80047aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80047ac:	429a      	cmp	r2, r3
 80047ae:	bfa8      	it	ge
 80047b0:	461a      	movge	r2, r3
 80047b2:	2a00      	cmp	r2, #0
 80047b4:	4691      	mov	r9, r2
 80047b6:	dd07      	ble.n	80047c8 <_printf_float+0x2e8>
 80047b8:	4613      	mov	r3, r2
 80047ba:	4631      	mov	r1, r6
 80047bc:	4642      	mov	r2, r8
 80047be:	4628      	mov	r0, r5
 80047c0:	47b8      	blx	r7
 80047c2:	3001      	adds	r0, #1
 80047c4:	f43f aee9 	beq.w	800459a <_printf_float+0xba>
 80047c8:	f104 031a 	add.w	r3, r4, #26
 80047cc:	f04f 0b00 	mov.w	fp, #0
 80047d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80047d4:	9306      	str	r3, [sp, #24]
 80047d6:	e015      	b.n	8004804 <_printf_float+0x324>
 80047d8:	7fefffff 	.word	0x7fefffff
 80047dc:	08005e34 	.word	0x08005e34
 80047e0:	08005e30 	.word	0x08005e30
 80047e4:	08005e3c 	.word	0x08005e3c
 80047e8:	08005e38 	.word	0x08005e38
 80047ec:	08005e40 	.word	0x08005e40
 80047f0:	2301      	movs	r3, #1
 80047f2:	9a06      	ldr	r2, [sp, #24]
 80047f4:	4631      	mov	r1, r6
 80047f6:	4628      	mov	r0, r5
 80047f8:	47b8      	blx	r7
 80047fa:	3001      	adds	r0, #1
 80047fc:	f43f aecd 	beq.w	800459a <_printf_float+0xba>
 8004800:	f10b 0b01 	add.w	fp, fp, #1
 8004804:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004808:	ebaa 0309 	sub.w	r3, sl, r9
 800480c:	455b      	cmp	r3, fp
 800480e:	dcef      	bgt.n	80047f0 <_printf_float+0x310>
 8004810:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004814:	429a      	cmp	r2, r3
 8004816:	44d0      	add	r8, sl
 8004818:	db15      	blt.n	8004846 <_printf_float+0x366>
 800481a:	6823      	ldr	r3, [r4, #0]
 800481c:	07da      	lsls	r2, r3, #31
 800481e:	d412      	bmi.n	8004846 <_printf_float+0x366>
 8004820:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004822:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004824:	eba3 020a 	sub.w	r2, r3, sl
 8004828:	eba3 0a01 	sub.w	sl, r3, r1
 800482c:	4592      	cmp	sl, r2
 800482e:	bfa8      	it	ge
 8004830:	4692      	movge	sl, r2
 8004832:	f1ba 0f00 	cmp.w	sl, #0
 8004836:	dc0e      	bgt.n	8004856 <_printf_float+0x376>
 8004838:	f04f 0800 	mov.w	r8, #0
 800483c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004840:	f104 091a 	add.w	r9, r4, #26
 8004844:	e019      	b.n	800487a <_printf_float+0x39a>
 8004846:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800484a:	4631      	mov	r1, r6
 800484c:	4628      	mov	r0, r5
 800484e:	47b8      	blx	r7
 8004850:	3001      	adds	r0, #1
 8004852:	d1e5      	bne.n	8004820 <_printf_float+0x340>
 8004854:	e6a1      	b.n	800459a <_printf_float+0xba>
 8004856:	4653      	mov	r3, sl
 8004858:	4642      	mov	r2, r8
 800485a:	4631      	mov	r1, r6
 800485c:	4628      	mov	r0, r5
 800485e:	47b8      	blx	r7
 8004860:	3001      	adds	r0, #1
 8004862:	d1e9      	bne.n	8004838 <_printf_float+0x358>
 8004864:	e699      	b.n	800459a <_printf_float+0xba>
 8004866:	2301      	movs	r3, #1
 8004868:	464a      	mov	r2, r9
 800486a:	4631      	mov	r1, r6
 800486c:	4628      	mov	r0, r5
 800486e:	47b8      	blx	r7
 8004870:	3001      	adds	r0, #1
 8004872:	f43f ae92 	beq.w	800459a <_printf_float+0xba>
 8004876:	f108 0801 	add.w	r8, r8, #1
 800487a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800487e:	1a9b      	subs	r3, r3, r2
 8004880:	eba3 030a 	sub.w	r3, r3, sl
 8004884:	4543      	cmp	r3, r8
 8004886:	dcee      	bgt.n	8004866 <_printf_float+0x386>
 8004888:	e74a      	b.n	8004720 <_printf_float+0x240>
 800488a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800488c:	2a01      	cmp	r2, #1
 800488e:	dc01      	bgt.n	8004894 <_printf_float+0x3b4>
 8004890:	07db      	lsls	r3, r3, #31
 8004892:	d53a      	bpl.n	800490a <_printf_float+0x42a>
 8004894:	2301      	movs	r3, #1
 8004896:	4642      	mov	r2, r8
 8004898:	4631      	mov	r1, r6
 800489a:	4628      	mov	r0, r5
 800489c:	47b8      	blx	r7
 800489e:	3001      	adds	r0, #1
 80048a0:	f43f ae7b 	beq.w	800459a <_printf_float+0xba>
 80048a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80048a8:	4631      	mov	r1, r6
 80048aa:	4628      	mov	r0, r5
 80048ac:	47b8      	blx	r7
 80048ae:	3001      	adds	r0, #1
 80048b0:	f108 0801 	add.w	r8, r8, #1
 80048b4:	f43f ae71 	beq.w	800459a <_printf_float+0xba>
 80048b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048ba:	2200      	movs	r2, #0
 80048bc:	f103 3aff 	add.w	sl, r3, #4294967295
 80048c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80048c4:	2300      	movs	r3, #0
 80048c6:	f7fc f8d3 	bl	8000a70 <__aeabi_dcmpeq>
 80048ca:	b9c8      	cbnz	r0, 8004900 <_printf_float+0x420>
 80048cc:	4653      	mov	r3, sl
 80048ce:	4642      	mov	r2, r8
 80048d0:	4631      	mov	r1, r6
 80048d2:	4628      	mov	r0, r5
 80048d4:	47b8      	blx	r7
 80048d6:	3001      	adds	r0, #1
 80048d8:	d10e      	bne.n	80048f8 <_printf_float+0x418>
 80048da:	e65e      	b.n	800459a <_printf_float+0xba>
 80048dc:	2301      	movs	r3, #1
 80048de:	4652      	mov	r2, sl
 80048e0:	4631      	mov	r1, r6
 80048e2:	4628      	mov	r0, r5
 80048e4:	47b8      	blx	r7
 80048e6:	3001      	adds	r0, #1
 80048e8:	f43f ae57 	beq.w	800459a <_printf_float+0xba>
 80048ec:	f108 0801 	add.w	r8, r8, #1
 80048f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048f2:	3b01      	subs	r3, #1
 80048f4:	4543      	cmp	r3, r8
 80048f6:	dcf1      	bgt.n	80048dc <_printf_float+0x3fc>
 80048f8:	464b      	mov	r3, r9
 80048fa:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80048fe:	e6de      	b.n	80046be <_printf_float+0x1de>
 8004900:	f04f 0800 	mov.w	r8, #0
 8004904:	f104 0a1a 	add.w	sl, r4, #26
 8004908:	e7f2      	b.n	80048f0 <_printf_float+0x410>
 800490a:	2301      	movs	r3, #1
 800490c:	e7df      	b.n	80048ce <_printf_float+0x3ee>
 800490e:	2301      	movs	r3, #1
 8004910:	464a      	mov	r2, r9
 8004912:	4631      	mov	r1, r6
 8004914:	4628      	mov	r0, r5
 8004916:	47b8      	blx	r7
 8004918:	3001      	adds	r0, #1
 800491a:	f43f ae3e 	beq.w	800459a <_printf_float+0xba>
 800491e:	f108 0801 	add.w	r8, r8, #1
 8004922:	68e3      	ldr	r3, [r4, #12]
 8004924:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004926:	1a9b      	subs	r3, r3, r2
 8004928:	4543      	cmp	r3, r8
 800492a:	dcf0      	bgt.n	800490e <_printf_float+0x42e>
 800492c:	e6fc      	b.n	8004728 <_printf_float+0x248>
 800492e:	f04f 0800 	mov.w	r8, #0
 8004932:	f104 0919 	add.w	r9, r4, #25
 8004936:	e7f4      	b.n	8004922 <_printf_float+0x442>
 8004938:	2900      	cmp	r1, #0
 800493a:	f43f ae8b 	beq.w	8004654 <_printf_float+0x174>
 800493e:	2300      	movs	r3, #0
 8004940:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004944:	ab09      	add	r3, sp, #36	; 0x24
 8004946:	9300      	str	r3, [sp, #0]
 8004948:	ec49 8b10 	vmov	d0, r8, r9
 800494c:	6022      	str	r2, [r4, #0]
 800494e:	f8cd a004 	str.w	sl, [sp, #4]
 8004952:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004956:	4628      	mov	r0, r5
 8004958:	f7ff fd2e 	bl	80043b8 <__cvt>
 800495c:	4680      	mov	r8, r0
 800495e:	e648      	b.n	80045f2 <_printf_float+0x112>

08004960 <_printf_common>:
 8004960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004964:	4691      	mov	r9, r2
 8004966:	461f      	mov	r7, r3
 8004968:	688a      	ldr	r2, [r1, #8]
 800496a:	690b      	ldr	r3, [r1, #16]
 800496c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004970:	4293      	cmp	r3, r2
 8004972:	bfb8      	it	lt
 8004974:	4613      	movlt	r3, r2
 8004976:	f8c9 3000 	str.w	r3, [r9]
 800497a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800497e:	4606      	mov	r6, r0
 8004980:	460c      	mov	r4, r1
 8004982:	b112      	cbz	r2, 800498a <_printf_common+0x2a>
 8004984:	3301      	adds	r3, #1
 8004986:	f8c9 3000 	str.w	r3, [r9]
 800498a:	6823      	ldr	r3, [r4, #0]
 800498c:	0699      	lsls	r1, r3, #26
 800498e:	bf42      	ittt	mi
 8004990:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004994:	3302      	addmi	r3, #2
 8004996:	f8c9 3000 	strmi.w	r3, [r9]
 800499a:	6825      	ldr	r5, [r4, #0]
 800499c:	f015 0506 	ands.w	r5, r5, #6
 80049a0:	d107      	bne.n	80049b2 <_printf_common+0x52>
 80049a2:	f104 0a19 	add.w	sl, r4, #25
 80049a6:	68e3      	ldr	r3, [r4, #12]
 80049a8:	f8d9 2000 	ldr.w	r2, [r9]
 80049ac:	1a9b      	subs	r3, r3, r2
 80049ae:	42ab      	cmp	r3, r5
 80049b0:	dc28      	bgt.n	8004a04 <_printf_common+0xa4>
 80049b2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80049b6:	6822      	ldr	r2, [r4, #0]
 80049b8:	3300      	adds	r3, #0
 80049ba:	bf18      	it	ne
 80049bc:	2301      	movne	r3, #1
 80049be:	0692      	lsls	r2, r2, #26
 80049c0:	d42d      	bmi.n	8004a1e <_printf_common+0xbe>
 80049c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80049c6:	4639      	mov	r1, r7
 80049c8:	4630      	mov	r0, r6
 80049ca:	47c0      	blx	r8
 80049cc:	3001      	adds	r0, #1
 80049ce:	d020      	beq.n	8004a12 <_printf_common+0xb2>
 80049d0:	6823      	ldr	r3, [r4, #0]
 80049d2:	68e5      	ldr	r5, [r4, #12]
 80049d4:	f8d9 2000 	ldr.w	r2, [r9]
 80049d8:	f003 0306 	and.w	r3, r3, #6
 80049dc:	2b04      	cmp	r3, #4
 80049de:	bf08      	it	eq
 80049e0:	1aad      	subeq	r5, r5, r2
 80049e2:	68a3      	ldr	r3, [r4, #8]
 80049e4:	6922      	ldr	r2, [r4, #16]
 80049e6:	bf0c      	ite	eq
 80049e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80049ec:	2500      	movne	r5, #0
 80049ee:	4293      	cmp	r3, r2
 80049f0:	bfc4      	itt	gt
 80049f2:	1a9b      	subgt	r3, r3, r2
 80049f4:	18ed      	addgt	r5, r5, r3
 80049f6:	f04f 0900 	mov.w	r9, #0
 80049fa:	341a      	adds	r4, #26
 80049fc:	454d      	cmp	r5, r9
 80049fe:	d11a      	bne.n	8004a36 <_printf_common+0xd6>
 8004a00:	2000      	movs	r0, #0
 8004a02:	e008      	b.n	8004a16 <_printf_common+0xb6>
 8004a04:	2301      	movs	r3, #1
 8004a06:	4652      	mov	r2, sl
 8004a08:	4639      	mov	r1, r7
 8004a0a:	4630      	mov	r0, r6
 8004a0c:	47c0      	blx	r8
 8004a0e:	3001      	adds	r0, #1
 8004a10:	d103      	bne.n	8004a1a <_printf_common+0xba>
 8004a12:	f04f 30ff 	mov.w	r0, #4294967295
 8004a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a1a:	3501      	adds	r5, #1
 8004a1c:	e7c3      	b.n	80049a6 <_printf_common+0x46>
 8004a1e:	18e1      	adds	r1, r4, r3
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	2030      	movs	r0, #48	; 0x30
 8004a24:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a28:	4422      	add	r2, r4
 8004a2a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a2e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a32:	3302      	adds	r3, #2
 8004a34:	e7c5      	b.n	80049c2 <_printf_common+0x62>
 8004a36:	2301      	movs	r3, #1
 8004a38:	4622      	mov	r2, r4
 8004a3a:	4639      	mov	r1, r7
 8004a3c:	4630      	mov	r0, r6
 8004a3e:	47c0      	blx	r8
 8004a40:	3001      	adds	r0, #1
 8004a42:	d0e6      	beq.n	8004a12 <_printf_common+0xb2>
 8004a44:	f109 0901 	add.w	r9, r9, #1
 8004a48:	e7d8      	b.n	80049fc <_printf_common+0x9c>

08004a4a <quorem>:
 8004a4a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a4e:	6903      	ldr	r3, [r0, #16]
 8004a50:	690c      	ldr	r4, [r1, #16]
 8004a52:	42a3      	cmp	r3, r4
 8004a54:	4680      	mov	r8, r0
 8004a56:	f2c0 8082 	blt.w	8004b5e <quorem+0x114>
 8004a5a:	3c01      	subs	r4, #1
 8004a5c:	f101 0714 	add.w	r7, r1, #20
 8004a60:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004a64:	f100 0614 	add.w	r6, r0, #20
 8004a68:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004a6c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004a70:	eb06 030c 	add.w	r3, r6, ip
 8004a74:	3501      	adds	r5, #1
 8004a76:	eb07 090c 	add.w	r9, r7, ip
 8004a7a:	9301      	str	r3, [sp, #4]
 8004a7c:	fbb0 f5f5 	udiv	r5, r0, r5
 8004a80:	b395      	cbz	r5, 8004ae8 <quorem+0x9e>
 8004a82:	f04f 0a00 	mov.w	sl, #0
 8004a86:	4638      	mov	r0, r7
 8004a88:	46b6      	mov	lr, r6
 8004a8a:	46d3      	mov	fp, sl
 8004a8c:	f850 2b04 	ldr.w	r2, [r0], #4
 8004a90:	b293      	uxth	r3, r2
 8004a92:	fb05 a303 	mla	r3, r5, r3, sl
 8004a96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	ebab 0303 	sub.w	r3, fp, r3
 8004aa0:	0c12      	lsrs	r2, r2, #16
 8004aa2:	f8de b000 	ldr.w	fp, [lr]
 8004aa6:	fb05 a202 	mla	r2, r5, r2, sl
 8004aaa:	fa13 f38b 	uxtah	r3, r3, fp
 8004aae:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004ab2:	fa1f fb82 	uxth.w	fp, r2
 8004ab6:	f8de 2000 	ldr.w	r2, [lr]
 8004aba:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004abe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ac8:	4581      	cmp	r9, r0
 8004aca:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004ace:	f84e 3b04 	str.w	r3, [lr], #4
 8004ad2:	d2db      	bcs.n	8004a8c <quorem+0x42>
 8004ad4:	f856 300c 	ldr.w	r3, [r6, ip]
 8004ad8:	b933      	cbnz	r3, 8004ae8 <quorem+0x9e>
 8004ada:	9b01      	ldr	r3, [sp, #4]
 8004adc:	3b04      	subs	r3, #4
 8004ade:	429e      	cmp	r6, r3
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	d330      	bcc.n	8004b46 <quorem+0xfc>
 8004ae4:	f8c8 4010 	str.w	r4, [r8, #16]
 8004ae8:	4640      	mov	r0, r8
 8004aea:	f001 f82b 	bl	8005b44 <__mcmp>
 8004aee:	2800      	cmp	r0, #0
 8004af0:	db25      	blt.n	8004b3e <quorem+0xf4>
 8004af2:	3501      	adds	r5, #1
 8004af4:	4630      	mov	r0, r6
 8004af6:	f04f 0c00 	mov.w	ip, #0
 8004afa:	f857 2b04 	ldr.w	r2, [r7], #4
 8004afe:	f8d0 e000 	ldr.w	lr, [r0]
 8004b02:	b293      	uxth	r3, r2
 8004b04:	ebac 0303 	sub.w	r3, ip, r3
 8004b08:	0c12      	lsrs	r2, r2, #16
 8004b0a:	fa13 f38e 	uxtah	r3, r3, lr
 8004b0e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004b12:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b1c:	45b9      	cmp	r9, r7
 8004b1e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004b22:	f840 3b04 	str.w	r3, [r0], #4
 8004b26:	d2e8      	bcs.n	8004afa <quorem+0xb0>
 8004b28:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004b2c:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004b30:	b92a      	cbnz	r2, 8004b3e <quorem+0xf4>
 8004b32:	3b04      	subs	r3, #4
 8004b34:	429e      	cmp	r6, r3
 8004b36:	461a      	mov	r2, r3
 8004b38:	d30b      	bcc.n	8004b52 <quorem+0x108>
 8004b3a:	f8c8 4010 	str.w	r4, [r8, #16]
 8004b3e:	4628      	mov	r0, r5
 8004b40:	b003      	add	sp, #12
 8004b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b46:	6812      	ldr	r2, [r2, #0]
 8004b48:	3b04      	subs	r3, #4
 8004b4a:	2a00      	cmp	r2, #0
 8004b4c:	d1ca      	bne.n	8004ae4 <quorem+0x9a>
 8004b4e:	3c01      	subs	r4, #1
 8004b50:	e7c5      	b.n	8004ade <quorem+0x94>
 8004b52:	6812      	ldr	r2, [r2, #0]
 8004b54:	3b04      	subs	r3, #4
 8004b56:	2a00      	cmp	r2, #0
 8004b58:	d1ef      	bne.n	8004b3a <quorem+0xf0>
 8004b5a:	3c01      	subs	r4, #1
 8004b5c:	e7ea      	b.n	8004b34 <quorem+0xea>
 8004b5e:	2000      	movs	r0, #0
 8004b60:	e7ee      	b.n	8004b40 <quorem+0xf6>
 8004b62:	0000      	movs	r0, r0
 8004b64:	0000      	movs	r0, r0
	...

08004b68 <_dtoa_r>:
 8004b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b6c:	ec57 6b10 	vmov	r6, r7, d0
 8004b70:	b097      	sub	sp, #92	; 0x5c
 8004b72:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004b74:	9106      	str	r1, [sp, #24]
 8004b76:	4604      	mov	r4, r0
 8004b78:	920b      	str	r2, [sp, #44]	; 0x2c
 8004b7a:	9312      	str	r3, [sp, #72]	; 0x48
 8004b7c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004b80:	e9cd 6700 	strd	r6, r7, [sp]
 8004b84:	b93d      	cbnz	r5, 8004b96 <_dtoa_r+0x2e>
 8004b86:	2010      	movs	r0, #16
 8004b88:	f000 fdb4 	bl	80056f4 <malloc>
 8004b8c:	6260      	str	r0, [r4, #36]	; 0x24
 8004b8e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004b92:	6005      	str	r5, [r0, #0]
 8004b94:	60c5      	str	r5, [r0, #12]
 8004b96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b98:	6819      	ldr	r1, [r3, #0]
 8004b9a:	b151      	cbz	r1, 8004bb2 <_dtoa_r+0x4a>
 8004b9c:	685a      	ldr	r2, [r3, #4]
 8004b9e:	604a      	str	r2, [r1, #4]
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	4093      	lsls	r3, r2
 8004ba4:	608b      	str	r3, [r1, #8]
 8004ba6:	4620      	mov	r0, r4
 8004ba8:	f000 fdeb 	bl	8005782 <_Bfree>
 8004bac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004bae:	2200      	movs	r2, #0
 8004bb0:	601a      	str	r2, [r3, #0]
 8004bb2:	1e3b      	subs	r3, r7, #0
 8004bb4:	bfbb      	ittet	lt
 8004bb6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004bba:	9301      	strlt	r3, [sp, #4]
 8004bbc:	2300      	movge	r3, #0
 8004bbe:	2201      	movlt	r2, #1
 8004bc0:	bfac      	ite	ge
 8004bc2:	f8c8 3000 	strge.w	r3, [r8]
 8004bc6:	f8c8 2000 	strlt.w	r2, [r8]
 8004bca:	4baf      	ldr	r3, [pc, #700]	; (8004e88 <_dtoa_r+0x320>)
 8004bcc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004bd0:	ea33 0308 	bics.w	r3, r3, r8
 8004bd4:	d114      	bne.n	8004c00 <_dtoa_r+0x98>
 8004bd6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004bd8:	f242 730f 	movw	r3, #9999	; 0x270f
 8004bdc:	6013      	str	r3, [r2, #0]
 8004bde:	9b00      	ldr	r3, [sp, #0]
 8004be0:	b923      	cbnz	r3, 8004bec <_dtoa_r+0x84>
 8004be2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004be6:	2800      	cmp	r0, #0
 8004be8:	f000 8542 	beq.w	8005670 <_dtoa_r+0xb08>
 8004bec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004bee:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8004e9c <_dtoa_r+0x334>
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	f000 8544 	beq.w	8005680 <_dtoa_r+0xb18>
 8004bf8:	f10b 0303 	add.w	r3, fp, #3
 8004bfc:	f000 bd3e 	b.w	800567c <_dtoa_r+0xb14>
 8004c00:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004c04:	2200      	movs	r2, #0
 8004c06:	2300      	movs	r3, #0
 8004c08:	4630      	mov	r0, r6
 8004c0a:	4639      	mov	r1, r7
 8004c0c:	f7fb ff30 	bl	8000a70 <__aeabi_dcmpeq>
 8004c10:	4681      	mov	r9, r0
 8004c12:	b168      	cbz	r0, 8004c30 <_dtoa_r+0xc8>
 8004c14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004c16:	2301      	movs	r3, #1
 8004c18:	6013      	str	r3, [r2, #0]
 8004c1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	f000 8524 	beq.w	800566a <_dtoa_r+0xb02>
 8004c22:	4b9a      	ldr	r3, [pc, #616]	; (8004e8c <_dtoa_r+0x324>)
 8004c24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004c26:	f103 3bff 	add.w	fp, r3, #4294967295
 8004c2a:	6013      	str	r3, [r2, #0]
 8004c2c:	f000 bd28 	b.w	8005680 <_dtoa_r+0xb18>
 8004c30:	aa14      	add	r2, sp, #80	; 0x50
 8004c32:	a915      	add	r1, sp, #84	; 0x54
 8004c34:	ec47 6b10 	vmov	d0, r6, r7
 8004c38:	4620      	mov	r0, r4
 8004c3a:	f000 fffa 	bl	8005c32 <__d2b>
 8004c3e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004c42:	9004      	str	r0, [sp, #16]
 8004c44:	2d00      	cmp	r5, #0
 8004c46:	d07c      	beq.n	8004d42 <_dtoa_r+0x1da>
 8004c48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004c4c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8004c50:	46b2      	mov	sl, r6
 8004c52:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8004c56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004c5a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8004c5e:	2200      	movs	r2, #0
 8004c60:	4b8b      	ldr	r3, [pc, #556]	; (8004e90 <_dtoa_r+0x328>)
 8004c62:	4650      	mov	r0, sl
 8004c64:	4659      	mov	r1, fp
 8004c66:	f7fb fae3 	bl	8000230 <__aeabi_dsub>
 8004c6a:	a381      	add	r3, pc, #516	; (adr r3, 8004e70 <_dtoa_r+0x308>)
 8004c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c70:	f7fb fc96 	bl	80005a0 <__aeabi_dmul>
 8004c74:	a380      	add	r3, pc, #512	; (adr r3, 8004e78 <_dtoa_r+0x310>)
 8004c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7a:	f7fb fadb 	bl	8000234 <__adddf3>
 8004c7e:	4606      	mov	r6, r0
 8004c80:	4628      	mov	r0, r5
 8004c82:	460f      	mov	r7, r1
 8004c84:	f7fb fc22 	bl	80004cc <__aeabi_i2d>
 8004c88:	a37d      	add	r3, pc, #500	; (adr r3, 8004e80 <_dtoa_r+0x318>)
 8004c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c8e:	f7fb fc87 	bl	80005a0 <__aeabi_dmul>
 8004c92:	4602      	mov	r2, r0
 8004c94:	460b      	mov	r3, r1
 8004c96:	4630      	mov	r0, r6
 8004c98:	4639      	mov	r1, r7
 8004c9a:	f7fb facb 	bl	8000234 <__adddf3>
 8004c9e:	4606      	mov	r6, r0
 8004ca0:	460f      	mov	r7, r1
 8004ca2:	f7fb ff2d 	bl	8000b00 <__aeabi_d2iz>
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	4682      	mov	sl, r0
 8004caa:	2300      	movs	r3, #0
 8004cac:	4630      	mov	r0, r6
 8004cae:	4639      	mov	r1, r7
 8004cb0:	f7fb fee8 	bl	8000a84 <__aeabi_dcmplt>
 8004cb4:	b148      	cbz	r0, 8004cca <_dtoa_r+0x162>
 8004cb6:	4650      	mov	r0, sl
 8004cb8:	f7fb fc08 	bl	80004cc <__aeabi_i2d>
 8004cbc:	4632      	mov	r2, r6
 8004cbe:	463b      	mov	r3, r7
 8004cc0:	f7fb fed6 	bl	8000a70 <__aeabi_dcmpeq>
 8004cc4:	b908      	cbnz	r0, 8004cca <_dtoa_r+0x162>
 8004cc6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004cca:	f1ba 0f16 	cmp.w	sl, #22
 8004cce:	d859      	bhi.n	8004d84 <_dtoa_r+0x21c>
 8004cd0:	4970      	ldr	r1, [pc, #448]	; (8004e94 <_dtoa_r+0x32c>)
 8004cd2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004cd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004cda:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004cde:	f7fb feef 	bl	8000ac0 <__aeabi_dcmpgt>
 8004ce2:	2800      	cmp	r0, #0
 8004ce4:	d050      	beq.n	8004d88 <_dtoa_r+0x220>
 8004ce6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004cea:	2300      	movs	r3, #0
 8004cec:	930f      	str	r3, [sp, #60]	; 0x3c
 8004cee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004cf0:	1b5d      	subs	r5, r3, r5
 8004cf2:	f1b5 0801 	subs.w	r8, r5, #1
 8004cf6:	bf49      	itett	mi
 8004cf8:	f1c5 0301 	rsbmi	r3, r5, #1
 8004cfc:	2300      	movpl	r3, #0
 8004cfe:	9305      	strmi	r3, [sp, #20]
 8004d00:	f04f 0800 	movmi.w	r8, #0
 8004d04:	bf58      	it	pl
 8004d06:	9305      	strpl	r3, [sp, #20]
 8004d08:	f1ba 0f00 	cmp.w	sl, #0
 8004d0c:	db3e      	blt.n	8004d8c <_dtoa_r+0x224>
 8004d0e:	2300      	movs	r3, #0
 8004d10:	44d0      	add	r8, sl
 8004d12:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004d16:	9307      	str	r3, [sp, #28]
 8004d18:	9b06      	ldr	r3, [sp, #24]
 8004d1a:	2b09      	cmp	r3, #9
 8004d1c:	f200 8090 	bhi.w	8004e40 <_dtoa_r+0x2d8>
 8004d20:	2b05      	cmp	r3, #5
 8004d22:	bfc4      	itt	gt
 8004d24:	3b04      	subgt	r3, #4
 8004d26:	9306      	strgt	r3, [sp, #24]
 8004d28:	9b06      	ldr	r3, [sp, #24]
 8004d2a:	f1a3 0302 	sub.w	r3, r3, #2
 8004d2e:	bfcc      	ite	gt
 8004d30:	2500      	movgt	r5, #0
 8004d32:	2501      	movle	r5, #1
 8004d34:	2b03      	cmp	r3, #3
 8004d36:	f200 808f 	bhi.w	8004e58 <_dtoa_r+0x2f0>
 8004d3a:	e8df f003 	tbb	[pc, r3]
 8004d3e:	7f7d      	.short	0x7f7d
 8004d40:	7131      	.short	0x7131
 8004d42:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8004d46:	441d      	add	r5, r3
 8004d48:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8004d4c:	2820      	cmp	r0, #32
 8004d4e:	dd13      	ble.n	8004d78 <_dtoa_r+0x210>
 8004d50:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8004d54:	9b00      	ldr	r3, [sp, #0]
 8004d56:	fa08 f800 	lsl.w	r8, r8, r0
 8004d5a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004d5e:	fa23 f000 	lsr.w	r0, r3, r0
 8004d62:	ea48 0000 	orr.w	r0, r8, r0
 8004d66:	f7fb fba1 	bl	80004ac <__aeabi_ui2d>
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	4682      	mov	sl, r0
 8004d6e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8004d72:	3d01      	subs	r5, #1
 8004d74:	9313      	str	r3, [sp, #76]	; 0x4c
 8004d76:	e772      	b.n	8004c5e <_dtoa_r+0xf6>
 8004d78:	9b00      	ldr	r3, [sp, #0]
 8004d7a:	f1c0 0020 	rsb	r0, r0, #32
 8004d7e:	fa03 f000 	lsl.w	r0, r3, r0
 8004d82:	e7f0      	b.n	8004d66 <_dtoa_r+0x1fe>
 8004d84:	2301      	movs	r3, #1
 8004d86:	e7b1      	b.n	8004cec <_dtoa_r+0x184>
 8004d88:	900f      	str	r0, [sp, #60]	; 0x3c
 8004d8a:	e7b0      	b.n	8004cee <_dtoa_r+0x186>
 8004d8c:	9b05      	ldr	r3, [sp, #20]
 8004d8e:	eba3 030a 	sub.w	r3, r3, sl
 8004d92:	9305      	str	r3, [sp, #20]
 8004d94:	f1ca 0300 	rsb	r3, sl, #0
 8004d98:	9307      	str	r3, [sp, #28]
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	930e      	str	r3, [sp, #56]	; 0x38
 8004d9e:	e7bb      	b.n	8004d18 <_dtoa_r+0x1b0>
 8004da0:	2301      	movs	r3, #1
 8004da2:	930a      	str	r3, [sp, #40]	; 0x28
 8004da4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	dd59      	ble.n	8004e5e <_dtoa_r+0x2f6>
 8004daa:	9302      	str	r3, [sp, #8]
 8004dac:	4699      	mov	r9, r3
 8004dae:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004db0:	2200      	movs	r2, #0
 8004db2:	6072      	str	r2, [r6, #4]
 8004db4:	2204      	movs	r2, #4
 8004db6:	f102 0014 	add.w	r0, r2, #20
 8004dba:	4298      	cmp	r0, r3
 8004dbc:	6871      	ldr	r1, [r6, #4]
 8004dbe:	d953      	bls.n	8004e68 <_dtoa_r+0x300>
 8004dc0:	4620      	mov	r0, r4
 8004dc2:	f000 fcaa 	bl	800571a <_Balloc>
 8004dc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004dc8:	6030      	str	r0, [r6, #0]
 8004dca:	f1b9 0f0e 	cmp.w	r9, #14
 8004dce:	f8d3 b000 	ldr.w	fp, [r3]
 8004dd2:	f200 80e6 	bhi.w	8004fa2 <_dtoa_r+0x43a>
 8004dd6:	2d00      	cmp	r5, #0
 8004dd8:	f000 80e3 	beq.w	8004fa2 <_dtoa_r+0x43a>
 8004ddc:	ed9d 7b00 	vldr	d7, [sp]
 8004de0:	f1ba 0f00 	cmp.w	sl, #0
 8004de4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8004de8:	dd74      	ble.n	8004ed4 <_dtoa_r+0x36c>
 8004dea:	4a2a      	ldr	r2, [pc, #168]	; (8004e94 <_dtoa_r+0x32c>)
 8004dec:	f00a 030f 	and.w	r3, sl, #15
 8004df0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004df4:	ed93 7b00 	vldr	d7, [r3]
 8004df8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8004dfc:	06f0      	lsls	r0, r6, #27
 8004dfe:	ed8d 7b08 	vstr	d7, [sp, #32]
 8004e02:	d565      	bpl.n	8004ed0 <_dtoa_r+0x368>
 8004e04:	4b24      	ldr	r3, [pc, #144]	; (8004e98 <_dtoa_r+0x330>)
 8004e06:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004e0a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004e0e:	f7fb fcf1 	bl	80007f4 <__aeabi_ddiv>
 8004e12:	e9cd 0100 	strd	r0, r1, [sp]
 8004e16:	f006 060f 	and.w	r6, r6, #15
 8004e1a:	2503      	movs	r5, #3
 8004e1c:	4f1e      	ldr	r7, [pc, #120]	; (8004e98 <_dtoa_r+0x330>)
 8004e1e:	e04c      	b.n	8004eba <_dtoa_r+0x352>
 8004e20:	2301      	movs	r3, #1
 8004e22:	930a      	str	r3, [sp, #40]	; 0x28
 8004e24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e26:	4453      	add	r3, sl
 8004e28:	f103 0901 	add.w	r9, r3, #1
 8004e2c:	9302      	str	r3, [sp, #8]
 8004e2e:	464b      	mov	r3, r9
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	bfb8      	it	lt
 8004e34:	2301      	movlt	r3, #1
 8004e36:	e7ba      	b.n	8004dae <_dtoa_r+0x246>
 8004e38:	2300      	movs	r3, #0
 8004e3a:	e7b2      	b.n	8004da2 <_dtoa_r+0x23a>
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	e7f0      	b.n	8004e22 <_dtoa_r+0x2ba>
 8004e40:	2501      	movs	r5, #1
 8004e42:	2300      	movs	r3, #0
 8004e44:	9306      	str	r3, [sp, #24]
 8004e46:	950a      	str	r5, [sp, #40]	; 0x28
 8004e48:	f04f 33ff 	mov.w	r3, #4294967295
 8004e4c:	9302      	str	r3, [sp, #8]
 8004e4e:	4699      	mov	r9, r3
 8004e50:	2200      	movs	r2, #0
 8004e52:	2312      	movs	r3, #18
 8004e54:	920b      	str	r2, [sp, #44]	; 0x2c
 8004e56:	e7aa      	b.n	8004dae <_dtoa_r+0x246>
 8004e58:	2301      	movs	r3, #1
 8004e5a:	930a      	str	r3, [sp, #40]	; 0x28
 8004e5c:	e7f4      	b.n	8004e48 <_dtoa_r+0x2e0>
 8004e5e:	2301      	movs	r3, #1
 8004e60:	9302      	str	r3, [sp, #8]
 8004e62:	4699      	mov	r9, r3
 8004e64:	461a      	mov	r2, r3
 8004e66:	e7f5      	b.n	8004e54 <_dtoa_r+0x2ec>
 8004e68:	3101      	adds	r1, #1
 8004e6a:	6071      	str	r1, [r6, #4]
 8004e6c:	0052      	lsls	r2, r2, #1
 8004e6e:	e7a2      	b.n	8004db6 <_dtoa_r+0x24e>
 8004e70:	636f4361 	.word	0x636f4361
 8004e74:	3fd287a7 	.word	0x3fd287a7
 8004e78:	8b60c8b3 	.word	0x8b60c8b3
 8004e7c:	3fc68a28 	.word	0x3fc68a28
 8004e80:	509f79fb 	.word	0x509f79fb
 8004e84:	3fd34413 	.word	0x3fd34413
 8004e88:	7ff00000 	.word	0x7ff00000
 8004e8c:	08005e41 	.word	0x08005e41
 8004e90:	3ff80000 	.word	0x3ff80000
 8004e94:	08005e78 	.word	0x08005e78
 8004e98:	08005e50 	.word	0x08005e50
 8004e9c:	08005e4b 	.word	0x08005e4b
 8004ea0:	07f1      	lsls	r1, r6, #31
 8004ea2:	d508      	bpl.n	8004eb6 <_dtoa_r+0x34e>
 8004ea4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004ea8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004eac:	f7fb fb78 	bl	80005a0 <__aeabi_dmul>
 8004eb0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004eb4:	3501      	adds	r5, #1
 8004eb6:	1076      	asrs	r6, r6, #1
 8004eb8:	3708      	adds	r7, #8
 8004eba:	2e00      	cmp	r6, #0
 8004ebc:	d1f0      	bne.n	8004ea0 <_dtoa_r+0x338>
 8004ebe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004ec2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004ec6:	f7fb fc95 	bl	80007f4 <__aeabi_ddiv>
 8004eca:	e9cd 0100 	strd	r0, r1, [sp]
 8004ece:	e01a      	b.n	8004f06 <_dtoa_r+0x39e>
 8004ed0:	2502      	movs	r5, #2
 8004ed2:	e7a3      	b.n	8004e1c <_dtoa_r+0x2b4>
 8004ed4:	f000 80a0 	beq.w	8005018 <_dtoa_r+0x4b0>
 8004ed8:	f1ca 0600 	rsb	r6, sl, #0
 8004edc:	4b9f      	ldr	r3, [pc, #636]	; (800515c <_dtoa_r+0x5f4>)
 8004ede:	4fa0      	ldr	r7, [pc, #640]	; (8005160 <_dtoa_r+0x5f8>)
 8004ee0:	f006 020f 	and.w	r2, r6, #15
 8004ee4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ef0:	f7fb fb56 	bl	80005a0 <__aeabi_dmul>
 8004ef4:	e9cd 0100 	strd	r0, r1, [sp]
 8004ef8:	1136      	asrs	r6, r6, #4
 8004efa:	2300      	movs	r3, #0
 8004efc:	2502      	movs	r5, #2
 8004efe:	2e00      	cmp	r6, #0
 8004f00:	d17f      	bne.n	8005002 <_dtoa_r+0x49a>
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1e1      	bne.n	8004eca <_dtoa_r+0x362>
 8004f06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f000 8087 	beq.w	800501c <_dtoa_r+0x4b4>
 8004f0e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004f12:	2200      	movs	r2, #0
 8004f14:	4b93      	ldr	r3, [pc, #588]	; (8005164 <_dtoa_r+0x5fc>)
 8004f16:	4630      	mov	r0, r6
 8004f18:	4639      	mov	r1, r7
 8004f1a:	f7fb fdb3 	bl	8000a84 <__aeabi_dcmplt>
 8004f1e:	2800      	cmp	r0, #0
 8004f20:	d07c      	beq.n	800501c <_dtoa_r+0x4b4>
 8004f22:	f1b9 0f00 	cmp.w	r9, #0
 8004f26:	d079      	beq.n	800501c <_dtoa_r+0x4b4>
 8004f28:	9b02      	ldr	r3, [sp, #8]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	dd35      	ble.n	8004f9a <_dtoa_r+0x432>
 8004f2e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004f32:	9308      	str	r3, [sp, #32]
 8004f34:	4639      	mov	r1, r7
 8004f36:	2200      	movs	r2, #0
 8004f38:	4b8b      	ldr	r3, [pc, #556]	; (8005168 <_dtoa_r+0x600>)
 8004f3a:	4630      	mov	r0, r6
 8004f3c:	f7fb fb30 	bl	80005a0 <__aeabi_dmul>
 8004f40:	e9cd 0100 	strd	r0, r1, [sp]
 8004f44:	9f02      	ldr	r7, [sp, #8]
 8004f46:	3501      	adds	r5, #1
 8004f48:	4628      	mov	r0, r5
 8004f4a:	f7fb fabf 	bl	80004cc <__aeabi_i2d>
 8004f4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004f52:	f7fb fb25 	bl	80005a0 <__aeabi_dmul>
 8004f56:	2200      	movs	r2, #0
 8004f58:	4b84      	ldr	r3, [pc, #528]	; (800516c <_dtoa_r+0x604>)
 8004f5a:	f7fb f96b 	bl	8000234 <__adddf3>
 8004f5e:	4605      	mov	r5, r0
 8004f60:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004f64:	2f00      	cmp	r7, #0
 8004f66:	d15d      	bne.n	8005024 <_dtoa_r+0x4bc>
 8004f68:	2200      	movs	r2, #0
 8004f6a:	4b81      	ldr	r3, [pc, #516]	; (8005170 <_dtoa_r+0x608>)
 8004f6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f70:	f7fb f95e 	bl	8000230 <__aeabi_dsub>
 8004f74:	462a      	mov	r2, r5
 8004f76:	4633      	mov	r3, r6
 8004f78:	e9cd 0100 	strd	r0, r1, [sp]
 8004f7c:	f7fb fda0 	bl	8000ac0 <__aeabi_dcmpgt>
 8004f80:	2800      	cmp	r0, #0
 8004f82:	f040 8288 	bne.w	8005496 <_dtoa_r+0x92e>
 8004f86:	462a      	mov	r2, r5
 8004f88:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004f8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f90:	f7fb fd78 	bl	8000a84 <__aeabi_dcmplt>
 8004f94:	2800      	cmp	r0, #0
 8004f96:	f040 827c 	bne.w	8005492 <_dtoa_r+0x92a>
 8004f9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004f9e:	e9cd 2300 	strd	r2, r3, [sp]
 8004fa2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	f2c0 8150 	blt.w	800524a <_dtoa_r+0x6e2>
 8004faa:	f1ba 0f0e 	cmp.w	sl, #14
 8004fae:	f300 814c 	bgt.w	800524a <_dtoa_r+0x6e2>
 8004fb2:	4b6a      	ldr	r3, [pc, #424]	; (800515c <_dtoa_r+0x5f4>)
 8004fb4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004fb8:	ed93 7b00 	vldr	d7, [r3]
 8004fbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004fc4:	f280 80d8 	bge.w	8005178 <_dtoa_r+0x610>
 8004fc8:	f1b9 0f00 	cmp.w	r9, #0
 8004fcc:	f300 80d4 	bgt.w	8005178 <_dtoa_r+0x610>
 8004fd0:	f040 825e 	bne.w	8005490 <_dtoa_r+0x928>
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	4b66      	ldr	r3, [pc, #408]	; (8005170 <_dtoa_r+0x608>)
 8004fd8:	ec51 0b17 	vmov	r0, r1, d7
 8004fdc:	f7fb fae0 	bl	80005a0 <__aeabi_dmul>
 8004fe0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004fe4:	f7fb fd62 	bl	8000aac <__aeabi_dcmpge>
 8004fe8:	464f      	mov	r7, r9
 8004fea:	464e      	mov	r6, r9
 8004fec:	2800      	cmp	r0, #0
 8004fee:	f040 8234 	bne.w	800545a <_dtoa_r+0x8f2>
 8004ff2:	2331      	movs	r3, #49	; 0x31
 8004ff4:	f10b 0501 	add.w	r5, fp, #1
 8004ff8:	f88b 3000 	strb.w	r3, [fp]
 8004ffc:	f10a 0a01 	add.w	sl, sl, #1
 8005000:	e22f      	b.n	8005462 <_dtoa_r+0x8fa>
 8005002:	07f2      	lsls	r2, r6, #31
 8005004:	d505      	bpl.n	8005012 <_dtoa_r+0x4aa>
 8005006:	e9d7 2300 	ldrd	r2, r3, [r7]
 800500a:	f7fb fac9 	bl	80005a0 <__aeabi_dmul>
 800500e:	3501      	adds	r5, #1
 8005010:	2301      	movs	r3, #1
 8005012:	1076      	asrs	r6, r6, #1
 8005014:	3708      	adds	r7, #8
 8005016:	e772      	b.n	8004efe <_dtoa_r+0x396>
 8005018:	2502      	movs	r5, #2
 800501a:	e774      	b.n	8004f06 <_dtoa_r+0x39e>
 800501c:	f8cd a020 	str.w	sl, [sp, #32]
 8005020:	464f      	mov	r7, r9
 8005022:	e791      	b.n	8004f48 <_dtoa_r+0x3e0>
 8005024:	4b4d      	ldr	r3, [pc, #308]	; (800515c <_dtoa_r+0x5f4>)
 8005026:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800502a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800502e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005030:	2b00      	cmp	r3, #0
 8005032:	d047      	beq.n	80050c4 <_dtoa_r+0x55c>
 8005034:	4602      	mov	r2, r0
 8005036:	460b      	mov	r3, r1
 8005038:	2000      	movs	r0, #0
 800503a:	494e      	ldr	r1, [pc, #312]	; (8005174 <_dtoa_r+0x60c>)
 800503c:	f7fb fbda 	bl	80007f4 <__aeabi_ddiv>
 8005040:	462a      	mov	r2, r5
 8005042:	4633      	mov	r3, r6
 8005044:	f7fb f8f4 	bl	8000230 <__aeabi_dsub>
 8005048:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800504c:	465d      	mov	r5, fp
 800504e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005052:	f7fb fd55 	bl	8000b00 <__aeabi_d2iz>
 8005056:	4606      	mov	r6, r0
 8005058:	f7fb fa38 	bl	80004cc <__aeabi_i2d>
 800505c:	4602      	mov	r2, r0
 800505e:	460b      	mov	r3, r1
 8005060:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005064:	f7fb f8e4 	bl	8000230 <__aeabi_dsub>
 8005068:	3630      	adds	r6, #48	; 0x30
 800506a:	f805 6b01 	strb.w	r6, [r5], #1
 800506e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005072:	e9cd 0100 	strd	r0, r1, [sp]
 8005076:	f7fb fd05 	bl	8000a84 <__aeabi_dcmplt>
 800507a:	2800      	cmp	r0, #0
 800507c:	d163      	bne.n	8005146 <_dtoa_r+0x5de>
 800507e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005082:	2000      	movs	r0, #0
 8005084:	4937      	ldr	r1, [pc, #220]	; (8005164 <_dtoa_r+0x5fc>)
 8005086:	f7fb f8d3 	bl	8000230 <__aeabi_dsub>
 800508a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800508e:	f7fb fcf9 	bl	8000a84 <__aeabi_dcmplt>
 8005092:	2800      	cmp	r0, #0
 8005094:	f040 80b7 	bne.w	8005206 <_dtoa_r+0x69e>
 8005098:	eba5 030b 	sub.w	r3, r5, fp
 800509c:	429f      	cmp	r7, r3
 800509e:	f77f af7c 	ble.w	8004f9a <_dtoa_r+0x432>
 80050a2:	2200      	movs	r2, #0
 80050a4:	4b30      	ldr	r3, [pc, #192]	; (8005168 <_dtoa_r+0x600>)
 80050a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80050aa:	f7fb fa79 	bl	80005a0 <__aeabi_dmul>
 80050ae:	2200      	movs	r2, #0
 80050b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80050b4:	4b2c      	ldr	r3, [pc, #176]	; (8005168 <_dtoa_r+0x600>)
 80050b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80050ba:	f7fb fa71 	bl	80005a0 <__aeabi_dmul>
 80050be:	e9cd 0100 	strd	r0, r1, [sp]
 80050c2:	e7c4      	b.n	800504e <_dtoa_r+0x4e6>
 80050c4:	462a      	mov	r2, r5
 80050c6:	4633      	mov	r3, r6
 80050c8:	f7fb fa6a 	bl	80005a0 <__aeabi_dmul>
 80050cc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80050d0:	eb0b 0507 	add.w	r5, fp, r7
 80050d4:	465e      	mov	r6, fp
 80050d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80050da:	f7fb fd11 	bl	8000b00 <__aeabi_d2iz>
 80050de:	4607      	mov	r7, r0
 80050e0:	f7fb f9f4 	bl	80004cc <__aeabi_i2d>
 80050e4:	3730      	adds	r7, #48	; 0x30
 80050e6:	4602      	mov	r2, r0
 80050e8:	460b      	mov	r3, r1
 80050ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80050ee:	f7fb f89f 	bl	8000230 <__aeabi_dsub>
 80050f2:	f806 7b01 	strb.w	r7, [r6], #1
 80050f6:	42ae      	cmp	r6, r5
 80050f8:	e9cd 0100 	strd	r0, r1, [sp]
 80050fc:	f04f 0200 	mov.w	r2, #0
 8005100:	d126      	bne.n	8005150 <_dtoa_r+0x5e8>
 8005102:	4b1c      	ldr	r3, [pc, #112]	; (8005174 <_dtoa_r+0x60c>)
 8005104:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005108:	f7fb f894 	bl	8000234 <__adddf3>
 800510c:	4602      	mov	r2, r0
 800510e:	460b      	mov	r3, r1
 8005110:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005114:	f7fb fcd4 	bl	8000ac0 <__aeabi_dcmpgt>
 8005118:	2800      	cmp	r0, #0
 800511a:	d174      	bne.n	8005206 <_dtoa_r+0x69e>
 800511c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005120:	2000      	movs	r0, #0
 8005122:	4914      	ldr	r1, [pc, #80]	; (8005174 <_dtoa_r+0x60c>)
 8005124:	f7fb f884 	bl	8000230 <__aeabi_dsub>
 8005128:	4602      	mov	r2, r0
 800512a:	460b      	mov	r3, r1
 800512c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005130:	f7fb fca8 	bl	8000a84 <__aeabi_dcmplt>
 8005134:	2800      	cmp	r0, #0
 8005136:	f43f af30 	beq.w	8004f9a <_dtoa_r+0x432>
 800513a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800513e:	2b30      	cmp	r3, #48	; 0x30
 8005140:	f105 32ff 	add.w	r2, r5, #4294967295
 8005144:	d002      	beq.n	800514c <_dtoa_r+0x5e4>
 8005146:	f8dd a020 	ldr.w	sl, [sp, #32]
 800514a:	e04a      	b.n	80051e2 <_dtoa_r+0x67a>
 800514c:	4615      	mov	r5, r2
 800514e:	e7f4      	b.n	800513a <_dtoa_r+0x5d2>
 8005150:	4b05      	ldr	r3, [pc, #20]	; (8005168 <_dtoa_r+0x600>)
 8005152:	f7fb fa25 	bl	80005a0 <__aeabi_dmul>
 8005156:	e9cd 0100 	strd	r0, r1, [sp]
 800515a:	e7bc      	b.n	80050d6 <_dtoa_r+0x56e>
 800515c:	08005e78 	.word	0x08005e78
 8005160:	08005e50 	.word	0x08005e50
 8005164:	3ff00000 	.word	0x3ff00000
 8005168:	40240000 	.word	0x40240000
 800516c:	401c0000 	.word	0x401c0000
 8005170:	40140000 	.word	0x40140000
 8005174:	3fe00000 	.word	0x3fe00000
 8005178:	e9dd 6700 	ldrd	r6, r7, [sp]
 800517c:	465d      	mov	r5, fp
 800517e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005182:	4630      	mov	r0, r6
 8005184:	4639      	mov	r1, r7
 8005186:	f7fb fb35 	bl	80007f4 <__aeabi_ddiv>
 800518a:	f7fb fcb9 	bl	8000b00 <__aeabi_d2iz>
 800518e:	4680      	mov	r8, r0
 8005190:	f7fb f99c 	bl	80004cc <__aeabi_i2d>
 8005194:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005198:	f7fb fa02 	bl	80005a0 <__aeabi_dmul>
 800519c:	4602      	mov	r2, r0
 800519e:	460b      	mov	r3, r1
 80051a0:	4630      	mov	r0, r6
 80051a2:	4639      	mov	r1, r7
 80051a4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80051a8:	f7fb f842 	bl	8000230 <__aeabi_dsub>
 80051ac:	f805 6b01 	strb.w	r6, [r5], #1
 80051b0:	eba5 060b 	sub.w	r6, r5, fp
 80051b4:	45b1      	cmp	r9, r6
 80051b6:	4602      	mov	r2, r0
 80051b8:	460b      	mov	r3, r1
 80051ba:	d139      	bne.n	8005230 <_dtoa_r+0x6c8>
 80051bc:	f7fb f83a 	bl	8000234 <__adddf3>
 80051c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051c4:	4606      	mov	r6, r0
 80051c6:	460f      	mov	r7, r1
 80051c8:	f7fb fc7a 	bl	8000ac0 <__aeabi_dcmpgt>
 80051cc:	b9c8      	cbnz	r0, 8005202 <_dtoa_r+0x69a>
 80051ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051d2:	4630      	mov	r0, r6
 80051d4:	4639      	mov	r1, r7
 80051d6:	f7fb fc4b 	bl	8000a70 <__aeabi_dcmpeq>
 80051da:	b110      	cbz	r0, 80051e2 <_dtoa_r+0x67a>
 80051dc:	f018 0f01 	tst.w	r8, #1
 80051e0:	d10f      	bne.n	8005202 <_dtoa_r+0x69a>
 80051e2:	9904      	ldr	r1, [sp, #16]
 80051e4:	4620      	mov	r0, r4
 80051e6:	f000 facc 	bl	8005782 <_Bfree>
 80051ea:	2300      	movs	r3, #0
 80051ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80051ee:	702b      	strb	r3, [r5, #0]
 80051f0:	f10a 0301 	add.w	r3, sl, #1
 80051f4:	6013      	str	r3, [r2, #0]
 80051f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	f000 8241 	beq.w	8005680 <_dtoa_r+0xb18>
 80051fe:	601d      	str	r5, [r3, #0]
 8005200:	e23e      	b.n	8005680 <_dtoa_r+0xb18>
 8005202:	f8cd a020 	str.w	sl, [sp, #32]
 8005206:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800520a:	2a39      	cmp	r2, #57	; 0x39
 800520c:	f105 33ff 	add.w	r3, r5, #4294967295
 8005210:	d108      	bne.n	8005224 <_dtoa_r+0x6bc>
 8005212:	459b      	cmp	fp, r3
 8005214:	d10a      	bne.n	800522c <_dtoa_r+0x6c4>
 8005216:	9b08      	ldr	r3, [sp, #32]
 8005218:	3301      	adds	r3, #1
 800521a:	9308      	str	r3, [sp, #32]
 800521c:	2330      	movs	r3, #48	; 0x30
 800521e:	f88b 3000 	strb.w	r3, [fp]
 8005222:	465b      	mov	r3, fp
 8005224:	781a      	ldrb	r2, [r3, #0]
 8005226:	3201      	adds	r2, #1
 8005228:	701a      	strb	r2, [r3, #0]
 800522a:	e78c      	b.n	8005146 <_dtoa_r+0x5de>
 800522c:	461d      	mov	r5, r3
 800522e:	e7ea      	b.n	8005206 <_dtoa_r+0x69e>
 8005230:	2200      	movs	r2, #0
 8005232:	4b9b      	ldr	r3, [pc, #620]	; (80054a0 <_dtoa_r+0x938>)
 8005234:	f7fb f9b4 	bl	80005a0 <__aeabi_dmul>
 8005238:	2200      	movs	r2, #0
 800523a:	2300      	movs	r3, #0
 800523c:	4606      	mov	r6, r0
 800523e:	460f      	mov	r7, r1
 8005240:	f7fb fc16 	bl	8000a70 <__aeabi_dcmpeq>
 8005244:	2800      	cmp	r0, #0
 8005246:	d09a      	beq.n	800517e <_dtoa_r+0x616>
 8005248:	e7cb      	b.n	80051e2 <_dtoa_r+0x67a>
 800524a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800524c:	2a00      	cmp	r2, #0
 800524e:	f000 808b 	beq.w	8005368 <_dtoa_r+0x800>
 8005252:	9a06      	ldr	r2, [sp, #24]
 8005254:	2a01      	cmp	r2, #1
 8005256:	dc6e      	bgt.n	8005336 <_dtoa_r+0x7ce>
 8005258:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800525a:	2a00      	cmp	r2, #0
 800525c:	d067      	beq.n	800532e <_dtoa_r+0x7c6>
 800525e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005262:	9f07      	ldr	r7, [sp, #28]
 8005264:	9d05      	ldr	r5, [sp, #20]
 8005266:	9a05      	ldr	r2, [sp, #20]
 8005268:	2101      	movs	r1, #1
 800526a:	441a      	add	r2, r3
 800526c:	4620      	mov	r0, r4
 800526e:	9205      	str	r2, [sp, #20]
 8005270:	4498      	add	r8, r3
 8005272:	f000 fb26 	bl	80058c2 <__i2b>
 8005276:	4606      	mov	r6, r0
 8005278:	2d00      	cmp	r5, #0
 800527a:	dd0c      	ble.n	8005296 <_dtoa_r+0x72e>
 800527c:	f1b8 0f00 	cmp.w	r8, #0
 8005280:	dd09      	ble.n	8005296 <_dtoa_r+0x72e>
 8005282:	4545      	cmp	r5, r8
 8005284:	9a05      	ldr	r2, [sp, #20]
 8005286:	462b      	mov	r3, r5
 8005288:	bfa8      	it	ge
 800528a:	4643      	movge	r3, r8
 800528c:	1ad2      	subs	r2, r2, r3
 800528e:	9205      	str	r2, [sp, #20]
 8005290:	1aed      	subs	r5, r5, r3
 8005292:	eba8 0803 	sub.w	r8, r8, r3
 8005296:	9b07      	ldr	r3, [sp, #28]
 8005298:	b1eb      	cbz	r3, 80052d6 <_dtoa_r+0x76e>
 800529a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800529c:	2b00      	cmp	r3, #0
 800529e:	d067      	beq.n	8005370 <_dtoa_r+0x808>
 80052a0:	b18f      	cbz	r7, 80052c6 <_dtoa_r+0x75e>
 80052a2:	4631      	mov	r1, r6
 80052a4:	463a      	mov	r2, r7
 80052a6:	4620      	mov	r0, r4
 80052a8:	f000 fbaa 	bl	8005a00 <__pow5mult>
 80052ac:	9a04      	ldr	r2, [sp, #16]
 80052ae:	4601      	mov	r1, r0
 80052b0:	4606      	mov	r6, r0
 80052b2:	4620      	mov	r0, r4
 80052b4:	f000 fb0e 	bl	80058d4 <__multiply>
 80052b8:	9904      	ldr	r1, [sp, #16]
 80052ba:	9008      	str	r0, [sp, #32]
 80052bc:	4620      	mov	r0, r4
 80052be:	f000 fa60 	bl	8005782 <_Bfree>
 80052c2:	9b08      	ldr	r3, [sp, #32]
 80052c4:	9304      	str	r3, [sp, #16]
 80052c6:	9b07      	ldr	r3, [sp, #28]
 80052c8:	1bda      	subs	r2, r3, r7
 80052ca:	d004      	beq.n	80052d6 <_dtoa_r+0x76e>
 80052cc:	9904      	ldr	r1, [sp, #16]
 80052ce:	4620      	mov	r0, r4
 80052d0:	f000 fb96 	bl	8005a00 <__pow5mult>
 80052d4:	9004      	str	r0, [sp, #16]
 80052d6:	2101      	movs	r1, #1
 80052d8:	4620      	mov	r0, r4
 80052da:	f000 faf2 	bl	80058c2 <__i2b>
 80052de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052e0:	4607      	mov	r7, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	f000 81d0 	beq.w	8005688 <_dtoa_r+0xb20>
 80052e8:	461a      	mov	r2, r3
 80052ea:	4601      	mov	r1, r0
 80052ec:	4620      	mov	r0, r4
 80052ee:	f000 fb87 	bl	8005a00 <__pow5mult>
 80052f2:	9b06      	ldr	r3, [sp, #24]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	4607      	mov	r7, r0
 80052f8:	dc40      	bgt.n	800537c <_dtoa_r+0x814>
 80052fa:	9b00      	ldr	r3, [sp, #0]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d139      	bne.n	8005374 <_dtoa_r+0x80c>
 8005300:	9b01      	ldr	r3, [sp, #4]
 8005302:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005306:	2b00      	cmp	r3, #0
 8005308:	d136      	bne.n	8005378 <_dtoa_r+0x810>
 800530a:	9b01      	ldr	r3, [sp, #4]
 800530c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005310:	0d1b      	lsrs	r3, r3, #20
 8005312:	051b      	lsls	r3, r3, #20
 8005314:	b12b      	cbz	r3, 8005322 <_dtoa_r+0x7ba>
 8005316:	9b05      	ldr	r3, [sp, #20]
 8005318:	3301      	adds	r3, #1
 800531a:	9305      	str	r3, [sp, #20]
 800531c:	f108 0801 	add.w	r8, r8, #1
 8005320:	2301      	movs	r3, #1
 8005322:	9307      	str	r3, [sp, #28]
 8005324:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005326:	2b00      	cmp	r3, #0
 8005328:	d12a      	bne.n	8005380 <_dtoa_r+0x818>
 800532a:	2001      	movs	r0, #1
 800532c:	e030      	b.n	8005390 <_dtoa_r+0x828>
 800532e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005330:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005334:	e795      	b.n	8005262 <_dtoa_r+0x6fa>
 8005336:	9b07      	ldr	r3, [sp, #28]
 8005338:	f109 37ff 	add.w	r7, r9, #4294967295
 800533c:	42bb      	cmp	r3, r7
 800533e:	bfbf      	itttt	lt
 8005340:	9b07      	ldrlt	r3, [sp, #28]
 8005342:	9707      	strlt	r7, [sp, #28]
 8005344:	1afa      	sublt	r2, r7, r3
 8005346:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005348:	bfbb      	ittet	lt
 800534a:	189b      	addlt	r3, r3, r2
 800534c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800534e:	1bdf      	subge	r7, r3, r7
 8005350:	2700      	movlt	r7, #0
 8005352:	f1b9 0f00 	cmp.w	r9, #0
 8005356:	bfb5      	itete	lt
 8005358:	9b05      	ldrlt	r3, [sp, #20]
 800535a:	9d05      	ldrge	r5, [sp, #20]
 800535c:	eba3 0509 	sublt.w	r5, r3, r9
 8005360:	464b      	movge	r3, r9
 8005362:	bfb8      	it	lt
 8005364:	2300      	movlt	r3, #0
 8005366:	e77e      	b.n	8005266 <_dtoa_r+0x6fe>
 8005368:	9f07      	ldr	r7, [sp, #28]
 800536a:	9d05      	ldr	r5, [sp, #20]
 800536c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800536e:	e783      	b.n	8005278 <_dtoa_r+0x710>
 8005370:	9a07      	ldr	r2, [sp, #28]
 8005372:	e7ab      	b.n	80052cc <_dtoa_r+0x764>
 8005374:	2300      	movs	r3, #0
 8005376:	e7d4      	b.n	8005322 <_dtoa_r+0x7ba>
 8005378:	9b00      	ldr	r3, [sp, #0]
 800537a:	e7d2      	b.n	8005322 <_dtoa_r+0x7ba>
 800537c:	2300      	movs	r3, #0
 800537e:	9307      	str	r3, [sp, #28]
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005386:	6918      	ldr	r0, [r3, #16]
 8005388:	f000 fa4d 	bl	8005826 <__hi0bits>
 800538c:	f1c0 0020 	rsb	r0, r0, #32
 8005390:	4440      	add	r0, r8
 8005392:	f010 001f 	ands.w	r0, r0, #31
 8005396:	d047      	beq.n	8005428 <_dtoa_r+0x8c0>
 8005398:	f1c0 0320 	rsb	r3, r0, #32
 800539c:	2b04      	cmp	r3, #4
 800539e:	dd3b      	ble.n	8005418 <_dtoa_r+0x8b0>
 80053a0:	9b05      	ldr	r3, [sp, #20]
 80053a2:	f1c0 001c 	rsb	r0, r0, #28
 80053a6:	4403      	add	r3, r0
 80053a8:	9305      	str	r3, [sp, #20]
 80053aa:	4405      	add	r5, r0
 80053ac:	4480      	add	r8, r0
 80053ae:	9b05      	ldr	r3, [sp, #20]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	dd05      	ble.n	80053c0 <_dtoa_r+0x858>
 80053b4:	461a      	mov	r2, r3
 80053b6:	9904      	ldr	r1, [sp, #16]
 80053b8:	4620      	mov	r0, r4
 80053ba:	f000 fb6f 	bl	8005a9c <__lshift>
 80053be:	9004      	str	r0, [sp, #16]
 80053c0:	f1b8 0f00 	cmp.w	r8, #0
 80053c4:	dd05      	ble.n	80053d2 <_dtoa_r+0x86a>
 80053c6:	4639      	mov	r1, r7
 80053c8:	4642      	mov	r2, r8
 80053ca:	4620      	mov	r0, r4
 80053cc:	f000 fb66 	bl	8005a9c <__lshift>
 80053d0:	4607      	mov	r7, r0
 80053d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80053d4:	b353      	cbz	r3, 800542c <_dtoa_r+0x8c4>
 80053d6:	4639      	mov	r1, r7
 80053d8:	9804      	ldr	r0, [sp, #16]
 80053da:	f000 fbb3 	bl	8005b44 <__mcmp>
 80053de:	2800      	cmp	r0, #0
 80053e0:	da24      	bge.n	800542c <_dtoa_r+0x8c4>
 80053e2:	2300      	movs	r3, #0
 80053e4:	220a      	movs	r2, #10
 80053e6:	9904      	ldr	r1, [sp, #16]
 80053e8:	4620      	mov	r0, r4
 80053ea:	f000 f9e1 	bl	80057b0 <__multadd>
 80053ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053f0:	9004      	str	r0, [sp, #16]
 80053f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	f000 814d 	beq.w	8005696 <_dtoa_r+0xb2e>
 80053fc:	2300      	movs	r3, #0
 80053fe:	4631      	mov	r1, r6
 8005400:	220a      	movs	r2, #10
 8005402:	4620      	mov	r0, r4
 8005404:	f000 f9d4 	bl	80057b0 <__multadd>
 8005408:	9b02      	ldr	r3, [sp, #8]
 800540a:	2b00      	cmp	r3, #0
 800540c:	4606      	mov	r6, r0
 800540e:	dc4f      	bgt.n	80054b0 <_dtoa_r+0x948>
 8005410:	9b06      	ldr	r3, [sp, #24]
 8005412:	2b02      	cmp	r3, #2
 8005414:	dd4c      	ble.n	80054b0 <_dtoa_r+0x948>
 8005416:	e011      	b.n	800543c <_dtoa_r+0x8d4>
 8005418:	d0c9      	beq.n	80053ae <_dtoa_r+0x846>
 800541a:	9a05      	ldr	r2, [sp, #20]
 800541c:	331c      	adds	r3, #28
 800541e:	441a      	add	r2, r3
 8005420:	9205      	str	r2, [sp, #20]
 8005422:	441d      	add	r5, r3
 8005424:	4498      	add	r8, r3
 8005426:	e7c2      	b.n	80053ae <_dtoa_r+0x846>
 8005428:	4603      	mov	r3, r0
 800542a:	e7f6      	b.n	800541a <_dtoa_r+0x8b2>
 800542c:	f1b9 0f00 	cmp.w	r9, #0
 8005430:	dc38      	bgt.n	80054a4 <_dtoa_r+0x93c>
 8005432:	9b06      	ldr	r3, [sp, #24]
 8005434:	2b02      	cmp	r3, #2
 8005436:	dd35      	ble.n	80054a4 <_dtoa_r+0x93c>
 8005438:	f8cd 9008 	str.w	r9, [sp, #8]
 800543c:	9b02      	ldr	r3, [sp, #8]
 800543e:	b963      	cbnz	r3, 800545a <_dtoa_r+0x8f2>
 8005440:	4639      	mov	r1, r7
 8005442:	2205      	movs	r2, #5
 8005444:	4620      	mov	r0, r4
 8005446:	f000 f9b3 	bl	80057b0 <__multadd>
 800544a:	4601      	mov	r1, r0
 800544c:	4607      	mov	r7, r0
 800544e:	9804      	ldr	r0, [sp, #16]
 8005450:	f000 fb78 	bl	8005b44 <__mcmp>
 8005454:	2800      	cmp	r0, #0
 8005456:	f73f adcc 	bgt.w	8004ff2 <_dtoa_r+0x48a>
 800545a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800545c:	465d      	mov	r5, fp
 800545e:	ea6f 0a03 	mvn.w	sl, r3
 8005462:	f04f 0900 	mov.w	r9, #0
 8005466:	4639      	mov	r1, r7
 8005468:	4620      	mov	r0, r4
 800546a:	f000 f98a 	bl	8005782 <_Bfree>
 800546e:	2e00      	cmp	r6, #0
 8005470:	f43f aeb7 	beq.w	80051e2 <_dtoa_r+0x67a>
 8005474:	f1b9 0f00 	cmp.w	r9, #0
 8005478:	d005      	beq.n	8005486 <_dtoa_r+0x91e>
 800547a:	45b1      	cmp	r9, r6
 800547c:	d003      	beq.n	8005486 <_dtoa_r+0x91e>
 800547e:	4649      	mov	r1, r9
 8005480:	4620      	mov	r0, r4
 8005482:	f000 f97e 	bl	8005782 <_Bfree>
 8005486:	4631      	mov	r1, r6
 8005488:	4620      	mov	r0, r4
 800548a:	f000 f97a 	bl	8005782 <_Bfree>
 800548e:	e6a8      	b.n	80051e2 <_dtoa_r+0x67a>
 8005490:	2700      	movs	r7, #0
 8005492:	463e      	mov	r6, r7
 8005494:	e7e1      	b.n	800545a <_dtoa_r+0x8f2>
 8005496:	f8dd a020 	ldr.w	sl, [sp, #32]
 800549a:	463e      	mov	r6, r7
 800549c:	e5a9      	b.n	8004ff2 <_dtoa_r+0x48a>
 800549e:	bf00      	nop
 80054a0:	40240000 	.word	0x40240000
 80054a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054a6:	f8cd 9008 	str.w	r9, [sp, #8]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f000 80fa 	beq.w	80056a4 <_dtoa_r+0xb3c>
 80054b0:	2d00      	cmp	r5, #0
 80054b2:	dd05      	ble.n	80054c0 <_dtoa_r+0x958>
 80054b4:	4631      	mov	r1, r6
 80054b6:	462a      	mov	r2, r5
 80054b8:	4620      	mov	r0, r4
 80054ba:	f000 faef 	bl	8005a9c <__lshift>
 80054be:	4606      	mov	r6, r0
 80054c0:	9b07      	ldr	r3, [sp, #28]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d04c      	beq.n	8005560 <_dtoa_r+0x9f8>
 80054c6:	6871      	ldr	r1, [r6, #4]
 80054c8:	4620      	mov	r0, r4
 80054ca:	f000 f926 	bl	800571a <_Balloc>
 80054ce:	6932      	ldr	r2, [r6, #16]
 80054d0:	3202      	adds	r2, #2
 80054d2:	4605      	mov	r5, r0
 80054d4:	0092      	lsls	r2, r2, #2
 80054d6:	f106 010c 	add.w	r1, r6, #12
 80054da:	300c      	adds	r0, #12
 80054dc:	f000 f912 	bl	8005704 <memcpy>
 80054e0:	2201      	movs	r2, #1
 80054e2:	4629      	mov	r1, r5
 80054e4:	4620      	mov	r0, r4
 80054e6:	f000 fad9 	bl	8005a9c <__lshift>
 80054ea:	9b00      	ldr	r3, [sp, #0]
 80054ec:	f8cd b014 	str.w	fp, [sp, #20]
 80054f0:	f003 0301 	and.w	r3, r3, #1
 80054f4:	46b1      	mov	r9, r6
 80054f6:	9307      	str	r3, [sp, #28]
 80054f8:	4606      	mov	r6, r0
 80054fa:	4639      	mov	r1, r7
 80054fc:	9804      	ldr	r0, [sp, #16]
 80054fe:	f7ff faa4 	bl	8004a4a <quorem>
 8005502:	4649      	mov	r1, r9
 8005504:	4605      	mov	r5, r0
 8005506:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800550a:	9804      	ldr	r0, [sp, #16]
 800550c:	f000 fb1a 	bl	8005b44 <__mcmp>
 8005510:	4632      	mov	r2, r6
 8005512:	9000      	str	r0, [sp, #0]
 8005514:	4639      	mov	r1, r7
 8005516:	4620      	mov	r0, r4
 8005518:	f000 fb2e 	bl	8005b78 <__mdiff>
 800551c:	68c3      	ldr	r3, [r0, #12]
 800551e:	4602      	mov	r2, r0
 8005520:	bb03      	cbnz	r3, 8005564 <_dtoa_r+0x9fc>
 8005522:	4601      	mov	r1, r0
 8005524:	9008      	str	r0, [sp, #32]
 8005526:	9804      	ldr	r0, [sp, #16]
 8005528:	f000 fb0c 	bl	8005b44 <__mcmp>
 800552c:	9a08      	ldr	r2, [sp, #32]
 800552e:	4603      	mov	r3, r0
 8005530:	4611      	mov	r1, r2
 8005532:	4620      	mov	r0, r4
 8005534:	9308      	str	r3, [sp, #32]
 8005536:	f000 f924 	bl	8005782 <_Bfree>
 800553a:	9b08      	ldr	r3, [sp, #32]
 800553c:	b9a3      	cbnz	r3, 8005568 <_dtoa_r+0xa00>
 800553e:	9a06      	ldr	r2, [sp, #24]
 8005540:	b992      	cbnz	r2, 8005568 <_dtoa_r+0xa00>
 8005542:	9a07      	ldr	r2, [sp, #28]
 8005544:	b982      	cbnz	r2, 8005568 <_dtoa_r+0xa00>
 8005546:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800554a:	d029      	beq.n	80055a0 <_dtoa_r+0xa38>
 800554c:	9b00      	ldr	r3, [sp, #0]
 800554e:	2b00      	cmp	r3, #0
 8005550:	dd01      	ble.n	8005556 <_dtoa_r+0x9ee>
 8005552:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005556:	9b05      	ldr	r3, [sp, #20]
 8005558:	1c5d      	adds	r5, r3, #1
 800555a:	f883 8000 	strb.w	r8, [r3]
 800555e:	e782      	b.n	8005466 <_dtoa_r+0x8fe>
 8005560:	4630      	mov	r0, r6
 8005562:	e7c2      	b.n	80054ea <_dtoa_r+0x982>
 8005564:	2301      	movs	r3, #1
 8005566:	e7e3      	b.n	8005530 <_dtoa_r+0x9c8>
 8005568:	9a00      	ldr	r2, [sp, #0]
 800556a:	2a00      	cmp	r2, #0
 800556c:	db04      	blt.n	8005578 <_dtoa_r+0xa10>
 800556e:	d125      	bne.n	80055bc <_dtoa_r+0xa54>
 8005570:	9a06      	ldr	r2, [sp, #24]
 8005572:	bb1a      	cbnz	r2, 80055bc <_dtoa_r+0xa54>
 8005574:	9a07      	ldr	r2, [sp, #28]
 8005576:	bb0a      	cbnz	r2, 80055bc <_dtoa_r+0xa54>
 8005578:	2b00      	cmp	r3, #0
 800557a:	ddec      	ble.n	8005556 <_dtoa_r+0x9ee>
 800557c:	2201      	movs	r2, #1
 800557e:	9904      	ldr	r1, [sp, #16]
 8005580:	4620      	mov	r0, r4
 8005582:	f000 fa8b 	bl	8005a9c <__lshift>
 8005586:	4639      	mov	r1, r7
 8005588:	9004      	str	r0, [sp, #16]
 800558a:	f000 fadb 	bl	8005b44 <__mcmp>
 800558e:	2800      	cmp	r0, #0
 8005590:	dc03      	bgt.n	800559a <_dtoa_r+0xa32>
 8005592:	d1e0      	bne.n	8005556 <_dtoa_r+0x9ee>
 8005594:	f018 0f01 	tst.w	r8, #1
 8005598:	d0dd      	beq.n	8005556 <_dtoa_r+0x9ee>
 800559a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800559e:	d1d8      	bne.n	8005552 <_dtoa_r+0x9ea>
 80055a0:	9b05      	ldr	r3, [sp, #20]
 80055a2:	9a05      	ldr	r2, [sp, #20]
 80055a4:	1c5d      	adds	r5, r3, #1
 80055a6:	2339      	movs	r3, #57	; 0x39
 80055a8:	7013      	strb	r3, [r2, #0]
 80055aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80055ae:	2b39      	cmp	r3, #57	; 0x39
 80055b0:	f105 32ff 	add.w	r2, r5, #4294967295
 80055b4:	d04f      	beq.n	8005656 <_dtoa_r+0xaee>
 80055b6:	3301      	adds	r3, #1
 80055b8:	7013      	strb	r3, [r2, #0]
 80055ba:	e754      	b.n	8005466 <_dtoa_r+0x8fe>
 80055bc:	9a05      	ldr	r2, [sp, #20]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f102 0501 	add.w	r5, r2, #1
 80055c4:	dd06      	ble.n	80055d4 <_dtoa_r+0xa6c>
 80055c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80055ca:	d0e9      	beq.n	80055a0 <_dtoa_r+0xa38>
 80055cc:	f108 0801 	add.w	r8, r8, #1
 80055d0:	9b05      	ldr	r3, [sp, #20]
 80055d2:	e7c2      	b.n	800555a <_dtoa_r+0x9f2>
 80055d4:	9a02      	ldr	r2, [sp, #8]
 80055d6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80055da:	eba5 030b 	sub.w	r3, r5, fp
 80055de:	4293      	cmp	r3, r2
 80055e0:	d021      	beq.n	8005626 <_dtoa_r+0xabe>
 80055e2:	2300      	movs	r3, #0
 80055e4:	220a      	movs	r2, #10
 80055e6:	9904      	ldr	r1, [sp, #16]
 80055e8:	4620      	mov	r0, r4
 80055ea:	f000 f8e1 	bl	80057b0 <__multadd>
 80055ee:	45b1      	cmp	r9, r6
 80055f0:	9004      	str	r0, [sp, #16]
 80055f2:	f04f 0300 	mov.w	r3, #0
 80055f6:	f04f 020a 	mov.w	r2, #10
 80055fa:	4649      	mov	r1, r9
 80055fc:	4620      	mov	r0, r4
 80055fe:	d105      	bne.n	800560c <_dtoa_r+0xaa4>
 8005600:	f000 f8d6 	bl	80057b0 <__multadd>
 8005604:	4681      	mov	r9, r0
 8005606:	4606      	mov	r6, r0
 8005608:	9505      	str	r5, [sp, #20]
 800560a:	e776      	b.n	80054fa <_dtoa_r+0x992>
 800560c:	f000 f8d0 	bl	80057b0 <__multadd>
 8005610:	4631      	mov	r1, r6
 8005612:	4681      	mov	r9, r0
 8005614:	2300      	movs	r3, #0
 8005616:	220a      	movs	r2, #10
 8005618:	4620      	mov	r0, r4
 800561a:	f000 f8c9 	bl	80057b0 <__multadd>
 800561e:	4606      	mov	r6, r0
 8005620:	e7f2      	b.n	8005608 <_dtoa_r+0xaa0>
 8005622:	f04f 0900 	mov.w	r9, #0
 8005626:	2201      	movs	r2, #1
 8005628:	9904      	ldr	r1, [sp, #16]
 800562a:	4620      	mov	r0, r4
 800562c:	f000 fa36 	bl	8005a9c <__lshift>
 8005630:	4639      	mov	r1, r7
 8005632:	9004      	str	r0, [sp, #16]
 8005634:	f000 fa86 	bl	8005b44 <__mcmp>
 8005638:	2800      	cmp	r0, #0
 800563a:	dcb6      	bgt.n	80055aa <_dtoa_r+0xa42>
 800563c:	d102      	bne.n	8005644 <_dtoa_r+0xadc>
 800563e:	f018 0f01 	tst.w	r8, #1
 8005642:	d1b2      	bne.n	80055aa <_dtoa_r+0xa42>
 8005644:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005648:	2b30      	cmp	r3, #48	; 0x30
 800564a:	f105 32ff 	add.w	r2, r5, #4294967295
 800564e:	f47f af0a 	bne.w	8005466 <_dtoa_r+0x8fe>
 8005652:	4615      	mov	r5, r2
 8005654:	e7f6      	b.n	8005644 <_dtoa_r+0xadc>
 8005656:	4593      	cmp	fp, r2
 8005658:	d105      	bne.n	8005666 <_dtoa_r+0xafe>
 800565a:	2331      	movs	r3, #49	; 0x31
 800565c:	f10a 0a01 	add.w	sl, sl, #1
 8005660:	f88b 3000 	strb.w	r3, [fp]
 8005664:	e6ff      	b.n	8005466 <_dtoa_r+0x8fe>
 8005666:	4615      	mov	r5, r2
 8005668:	e79f      	b.n	80055aa <_dtoa_r+0xa42>
 800566a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80056d0 <_dtoa_r+0xb68>
 800566e:	e007      	b.n	8005680 <_dtoa_r+0xb18>
 8005670:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005672:	f8df b060 	ldr.w	fp, [pc, #96]	; 80056d4 <_dtoa_r+0xb6c>
 8005676:	b11b      	cbz	r3, 8005680 <_dtoa_r+0xb18>
 8005678:	f10b 0308 	add.w	r3, fp, #8
 800567c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800567e:	6013      	str	r3, [r2, #0]
 8005680:	4658      	mov	r0, fp
 8005682:	b017      	add	sp, #92	; 0x5c
 8005684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005688:	9b06      	ldr	r3, [sp, #24]
 800568a:	2b01      	cmp	r3, #1
 800568c:	f77f ae35 	ble.w	80052fa <_dtoa_r+0x792>
 8005690:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005692:	9307      	str	r3, [sp, #28]
 8005694:	e649      	b.n	800532a <_dtoa_r+0x7c2>
 8005696:	9b02      	ldr	r3, [sp, #8]
 8005698:	2b00      	cmp	r3, #0
 800569a:	dc03      	bgt.n	80056a4 <_dtoa_r+0xb3c>
 800569c:	9b06      	ldr	r3, [sp, #24]
 800569e:	2b02      	cmp	r3, #2
 80056a0:	f73f aecc 	bgt.w	800543c <_dtoa_r+0x8d4>
 80056a4:	465d      	mov	r5, fp
 80056a6:	4639      	mov	r1, r7
 80056a8:	9804      	ldr	r0, [sp, #16]
 80056aa:	f7ff f9ce 	bl	8004a4a <quorem>
 80056ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80056b2:	f805 8b01 	strb.w	r8, [r5], #1
 80056b6:	9a02      	ldr	r2, [sp, #8]
 80056b8:	eba5 030b 	sub.w	r3, r5, fp
 80056bc:	429a      	cmp	r2, r3
 80056be:	ddb0      	ble.n	8005622 <_dtoa_r+0xaba>
 80056c0:	2300      	movs	r3, #0
 80056c2:	220a      	movs	r2, #10
 80056c4:	9904      	ldr	r1, [sp, #16]
 80056c6:	4620      	mov	r0, r4
 80056c8:	f000 f872 	bl	80057b0 <__multadd>
 80056cc:	9004      	str	r0, [sp, #16]
 80056ce:	e7ea      	b.n	80056a6 <_dtoa_r+0xb3e>
 80056d0:	08005e40 	.word	0x08005e40
 80056d4:	08005e42 	.word	0x08005e42

080056d8 <_localeconv_r>:
 80056d8:	4b04      	ldr	r3, [pc, #16]	; (80056ec <_localeconv_r+0x14>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6a18      	ldr	r0, [r3, #32]
 80056de:	4b04      	ldr	r3, [pc, #16]	; (80056f0 <_localeconv_r+0x18>)
 80056e0:	2800      	cmp	r0, #0
 80056e2:	bf08      	it	eq
 80056e4:	4618      	moveq	r0, r3
 80056e6:	30f0      	adds	r0, #240	; 0xf0
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop
 80056ec:	20000030 	.word	0x20000030
 80056f0:	20000094 	.word	0x20000094

080056f4 <malloc>:
 80056f4:	4b02      	ldr	r3, [pc, #8]	; (8005700 <malloc+0xc>)
 80056f6:	4601      	mov	r1, r0
 80056f8:	6818      	ldr	r0, [r3, #0]
 80056fa:	f000 baf7 	b.w	8005cec <_malloc_r>
 80056fe:	bf00      	nop
 8005700:	20000030 	.word	0x20000030

08005704 <memcpy>:
 8005704:	b510      	push	{r4, lr}
 8005706:	1e43      	subs	r3, r0, #1
 8005708:	440a      	add	r2, r1
 800570a:	4291      	cmp	r1, r2
 800570c:	d100      	bne.n	8005710 <memcpy+0xc>
 800570e:	bd10      	pop	{r4, pc}
 8005710:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005714:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005718:	e7f7      	b.n	800570a <memcpy+0x6>

0800571a <_Balloc>:
 800571a:	b570      	push	{r4, r5, r6, lr}
 800571c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800571e:	4604      	mov	r4, r0
 8005720:	460e      	mov	r6, r1
 8005722:	b93d      	cbnz	r5, 8005734 <_Balloc+0x1a>
 8005724:	2010      	movs	r0, #16
 8005726:	f7ff ffe5 	bl	80056f4 <malloc>
 800572a:	6260      	str	r0, [r4, #36]	; 0x24
 800572c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005730:	6005      	str	r5, [r0, #0]
 8005732:	60c5      	str	r5, [r0, #12]
 8005734:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005736:	68eb      	ldr	r3, [r5, #12]
 8005738:	b183      	cbz	r3, 800575c <_Balloc+0x42>
 800573a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005742:	b9b8      	cbnz	r0, 8005774 <_Balloc+0x5a>
 8005744:	2101      	movs	r1, #1
 8005746:	fa01 f506 	lsl.w	r5, r1, r6
 800574a:	1d6a      	adds	r2, r5, #5
 800574c:	0092      	lsls	r2, r2, #2
 800574e:	4620      	mov	r0, r4
 8005750:	f000 fabe 	bl	8005cd0 <_calloc_r>
 8005754:	b160      	cbz	r0, 8005770 <_Balloc+0x56>
 8005756:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800575a:	e00e      	b.n	800577a <_Balloc+0x60>
 800575c:	2221      	movs	r2, #33	; 0x21
 800575e:	2104      	movs	r1, #4
 8005760:	4620      	mov	r0, r4
 8005762:	f000 fab5 	bl	8005cd0 <_calloc_r>
 8005766:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005768:	60e8      	str	r0, [r5, #12]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d1e4      	bne.n	800573a <_Balloc+0x20>
 8005770:	2000      	movs	r0, #0
 8005772:	bd70      	pop	{r4, r5, r6, pc}
 8005774:	6802      	ldr	r2, [r0, #0]
 8005776:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800577a:	2300      	movs	r3, #0
 800577c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005780:	e7f7      	b.n	8005772 <_Balloc+0x58>

08005782 <_Bfree>:
 8005782:	b570      	push	{r4, r5, r6, lr}
 8005784:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005786:	4606      	mov	r6, r0
 8005788:	460d      	mov	r5, r1
 800578a:	b93c      	cbnz	r4, 800579c <_Bfree+0x1a>
 800578c:	2010      	movs	r0, #16
 800578e:	f7ff ffb1 	bl	80056f4 <malloc>
 8005792:	6270      	str	r0, [r6, #36]	; 0x24
 8005794:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005798:	6004      	str	r4, [r0, #0]
 800579a:	60c4      	str	r4, [r0, #12]
 800579c:	b13d      	cbz	r5, 80057ae <_Bfree+0x2c>
 800579e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80057a0:	686a      	ldr	r2, [r5, #4]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057a8:	6029      	str	r1, [r5, #0]
 80057aa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80057ae:	bd70      	pop	{r4, r5, r6, pc}

080057b0 <__multadd>:
 80057b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057b4:	690d      	ldr	r5, [r1, #16]
 80057b6:	461f      	mov	r7, r3
 80057b8:	4606      	mov	r6, r0
 80057ba:	460c      	mov	r4, r1
 80057bc:	f101 0c14 	add.w	ip, r1, #20
 80057c0:	2300      	movs	r3, #0
 80057c2:	f8dc 0000 	ldr.w	r0, [ip]
 80057c6:	b281      	uxth	r1, r0
 80057c8:	fb02 7101 	mla	r1, r2, r1, r7
 80057cc:	0c0f      	lsrs	r7, r1, #16
 80057ce:	0c00      	lsrs	r0, r0, #16
 80057d0:	fb02 7000 	mla	r0, r2, r0, r7
 80057d4:	b289      	uxth	r1, r1
 80057d6:	3301      	adds	r3, #1
 80057d8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80057dc:	429d      	cmp	r5, r3
 80057de:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80057e2:	f84c 1b04 	str.w	r1, [ip], #4
 80057e6:	dcec      	bgt.n	80057c2 <__multadd+0x12>
 80057e8:	b1d7      	cbz	r7, 8005820 <__multadd+0x70>
 80057ea:	68a3      	ldr	r3, [r4, #8]
 80057ec:	42ab      	cmp	r3, r5
 80057ee:	dc12      	bgt.n	8005816 <__multadd+0x66>
 80057f0:	6861      	ldr	r1, [r4, #4]
 80057f2:	4630      	mov	r0, r6
 80057f4:	3101      	adds	r1, #1
 80057f6:	f7ff ff90 	bl	800571a <_Balloc>
 80057fa:	6922      	ldr	r2, [r4, #16]
 80057fc:	3202      	adds	r2, #2
 80057fe:	f104 010c 	add.w	r1, r4, #12
 8005802:	4680      	mov	r8, r0
 8005804:	0092      	lsls	r2, r2, #2
 8005806:	300c      	adds	r0, #12
 8005808:	f7ff ff7c 	bl	8005704 <memcpy>
 800580c:	4621      	mov	r1, r4
 800580e:	4630      	mov	r0, r6
 8005810:	f7ff ffb7 	bl	8005782 <_Bfree>
 8005814:	4644      	mov	r4, r8
 8005816:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800581a:	3501      	adds	r5, #1
 800581c:	615f      	str	r7, [r3, #20]
 800581e:	6125      	str	r5, [r4, #16]
 8005820:	4620      	mov	r0, r4
 8005822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005826 <__hi0bits>:
 8005826:	0c02      	lsrs	r2, r0, #16
 8005828:	0412      	lsls	r2, r2, #16
 800582a:	4603      	mov	r3, r0
 800582c:	b9b2      	cbnz	r2, 800585c <__hi0bits+0x36>
 800582e:	0403      	lsls	r3, r0, #16
 8005830:	2010      	movs	r0, #16
 8005832:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005836:	bf04      	itt	eq
 8005838:	021b      	lsleq	r3, r3, #8
 800583a:	3008      	addeq	r0, #8
 800583c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005840:	bf04      	itt	eq
 8005842:	011b      	lsleq	r3, r3, #4
 8005844:	3004      	addeq	r0, #4
 8005846:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800584a:	bf04      	itt	eq
 800584c:	009b      	lsleq	r3, r3, #2
 800584e:	3002      	addeq	r0, #2
 8005850:	2b00      	cmp	r3, #0
 8005852:	db06      	blt.n	8005862 <__hi0bits+0x3c>
 8005854:	005b      	lsls	r3, r3, #1
 8005856:	d503      	bpl.n	8005860 <__hi0bits+0x3a>
 8005858:	3001      	adds	r0, #1
 800585a:	4770      	bx	lr
 800585c:	2000      	movs	r0, #0
 800585e:	e7e8      	b.n	8005832 <__hi0bits+0xc>
 8005860:	2020      	movs	r0, #32
 8005862:	4770      	bx	lr

08005864 <__lo0bits>:
 8005864:	6803      	ldr	r3, [r0, #0]
 8005866:	f013 0207 	ands.w	r2, r3, #7
 800586a:	4601      	mov	r1, r0
 800586c:	d00b      	beq.n	8005886 <__lo0bits+0x22>
 800586e:	07da      	lsls	r2, r3, #31
 8005870:	d423      	bmi.n	80058ba <__lo0bits+0x56>
 8005872:	0798      	lsls	r0, r3, #30
 8005874:	bf49      	itett	mi
 8005876:	085b      	lsrmi	r3, r3, #1
 8005878:	089b      	lsrpl	r3, r3, #2
 800587a:	2001      	movmi	r0, #1
 800587c:	600b      	strmi	r3, [r1, #0]
 800587e:	bf5c      	itt	pl
 8005880:	600b      	strpl	r3, [r1, #0]
 8005882:	2002      	movpl	r0, #2
 8005884:	4770      	bx	lr
 8005886:	b298      	uxth	r0, r3
 8005888:	b9a8      	cbnz	r0, 80058b6 <__lo0bits+0x52>
 800588a:	0c1b      	lsrs	r3, r3, #16
 800588c:	2010      	movs	r0, #16
 800588e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005892:	bf04      	itt	eq
 8005894:	0a1b      	lsreq	r3, r3, #8
 8005896:	3008      	addeq	r0, #8
 8005898:	071a      	lsls	r2, r3, #28
 800589a:	bf04      	itt	eq
 800589c:	091b      	lsreq	r3, r3, #4
 800589e:	3004      	addeq	r0, #4
 80058a0:	079a      	lsls	r2, r3, #30
 80058a2:	bf04      	itt	eq
 80058a4:	089b      	lsreq	r3, r3, #2
 80058a6:	3002      	addeq	r0, #2
 80058a8:	07da      	lsls	r2, r3, #31
 80058aa:	d402      	bmi.n	80058b2 <__lo0bits+0x4e>
 80058ac:	085b      	lsrs	r3, r3, #1
 80058ae:	d006      	beq.n	80058be <__lo0bits+0x5a>
 80058b0:	3001      	adds	r0, #1
 80058b2:	600b      	str	r3, [r1, #0]
 80058b4:	4770      	bx	lr
 80058b6:	4610      	mov	r0, r2
 80058b8:	e7e9      	b.n	800588e <__lo0bits+0x2a>
 80058ba:	2000      	movs	r0, #0
 80058bc:	4770      	bx	lr
 80058be:	2020      	movs	r0, #32
 80058c0:	4770      	bx	lr

080058c2 <__i2b>:
 80058c2:	b510      	push	{r4, lr}
 80058c4:	460c      	mov	r4, r1
 80058c6:	2101      	movs	r1, #1
 80058c8:	f7ff ff27 	bl	800571a <_Balloc>
 80058cc:	2201      	movs	r2, #1
 80058ce:	6144      	str	r4, [r0, #20]
 80058d0:	6102      	str	r2, [r0, #16]
 80058d2:	bd10      	pop	{r4, pc}

080058d4 <__multiply>:
 80058d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058d8:	4614      	mov	r4, r2
 80058da:	690a      	ldr	r2, [r1, #16]
 80058dc:	6923      	ldr	r3, [r4, #16]
 80058de:	429a      	cmp	r2, r3
 80058e0:	bfb8      	it	lt
 80058e2:	460b      	movlt	r3, r1
 80058e4:	4688      	mov	r8, r1
 80058e6:	bfbc      	itt	lt
 80058e8:	46a0      	movlt	r8, r4
 80058ea:	461c      	movlt	r4, r3
 80058ec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80058f0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80058f4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80058f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80058fc:	eb07 0609 	add.w	r6, r7, r9
 8005900:	42b3      	cmp	r3, r6
 8005902:	bfb8      	it	lt
 8005904:	3101      	addlt	r1, #1
 8005906:	f7ff ff08 	bl	800571a <_Balloc>
 800590a:	f100 0514 	add.w	r5, r0, #20
 800590e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005912:	462b      	mov	r3, r5
 8005914:	2200      	movs	r2, #0
 8005916:	4573      	cmp	r3, lr
 8005918:	d316      	bcc.n	8005948 <__multiply+0x74>
 800591a:	f104 0214 	add.w	r2, r4, #20
 800591e:	f108 0114 	add.w	r1, r8, #20
 8005922:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005926:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800592a:	9300      	str	r3, [sp, #0]
 800592c:	9b00      	ldr	r3, [sp, #0]
 800592e:	9201      	str	r2, [sp, #4]
 8005930:	4293      	cmp	r3, r2
 8005932:	d80c      	bhi.n	800594e <__multiply+0x7a>
 8005934:	2e00      	cmp	r6, #0
 8005936:	dd03      	ble.n	8005940 <__multiply+0x6c>
 8005938:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800593c:	2b00      	cmp	r3, #0
 800593e:	d05d      	beq.n	80059fc <__multiply+0x128>
 8005940:	6106      	str	r6, [r0, #16]
 8005942:	b003      	add	sp, #12
 8005944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005948:	f843 2b04 	str.w	r2, [r3], #4
 800594c:	e7e3      	b.n	8005916 <__multiply+0x42>
 800594e:	f8b2 b000 	ldrh.w	fp, [r2]
 8005952:	f1bb 0f00 	cmp.w	fp, #0
 8005956:	d023      	beq.n	80059a0 <__multiply+0xcc>
 8005958:	4689      	mov	r9, r1
 800595a:	46ac      	mov	ip, r5
 800595c:	f04f 0800 	mov.w	r8, #0
 8005960:	f859 4b04 	ldr.w	r4, [r9], #4
 8005964:	f8dc a000 	ldr.w	sl, [ip]
 8005968:	b2a3      	uxth	r3, r4
 800596a:	fa1f fa8a 	uxth.w	sl, sl
 800596e:	fb0b a303 	mla	r3, fp, r3, sl
 8005972:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005976:	f8dc 4000 	ldr.w	r4, [ip]
 800597a:	4443      	add	r3, r8
 800597c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005980:	fb0b 840a 	mla	r4, fp, sl, r8
 8005984:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005988:	46e2      	mov	sl, ip
 800598a:	b29b      	uxth	r3, r3
 800598c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005990:	454f      	cmp	r7, r9
 8005992:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005996:	f84a 3b04 	str.w	r3, [sl], #4
 800599a:	d82b      	bhi.n	80059f4 <__multiply+0x120>
 800599c:	f8cc 8004 	str.w	r8, [ip, #4]
 80059a0:	9b01      	ldr	r3, [sp, #4]
 80059a2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80059a6:	3204      	adds	r2, #4
 80059a8:	f1ba 0f00 	cmp.w	sl, #0
 80059ac:	d020      	beq.n	80059f0 <__multiply+0x11c>
 80059ae:	682b      	ldr	r3, [r5, #0]
 80059b0:	4689      	mov	r9, r1
 80059b2:	46a8      	mov	r8, r5
 80059b4:	f04f 0b00 	mov.w	fp, #0
 80059b8:	f8b9 c000 	ldrh.w	ip, [r9]
 80059bc:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80059c0:	fb0a 440c 	mla	r4, sl, ip, r4
 80059c4:	445c      	add	r4, fp
 80059c6:	46c4      	mov	ip, r8
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80059ce:	f84c 3b04 	str.w	r3, [ip], #4
 80059d2:	f859 3b04 	ldr.w	r3, [r9], #4
 80059d6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80059da:	0c1b      	lsrs	r3, r3, #16
 80059dc:	fb0a b303 	mla	r3, sl, r3, fp
 80059e0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80059e4:	454f      	cmp	r7, r9
 80059e6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80059ea:	d805      	bhi.n	80059f8 <__multiply+0x124>
 80059ec:	f8c8 3004 	str.w	r3, [r8, #4]
 80059f0:	3504      	adds	r5, #4
 80059f2:	e79b      	b.n	800592c <__multiply+0x58>
 80059f4:	46d4      	mov	ip, sl
 80059f6:	e7b3      	b.n	8005960 <__multiply+0x8c>
 80059f8:	46e0      	mov	r8, ip
 80059fa:	e7dd      	b.n	80059b8 <__multiply+0xe4>
 80059fc:	3e01      	subs	r6, #1
 80059fe:	e799      	b.n	8005934 <__multiply+0x60>

08005a00 <__pow5mult>:
 8005a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a04:	4615      	mov	r5, r2
 8005a06:	f012 0203 	ands.w	r2, r2, #3
 8005a0a:	4606      	mov	r6, r0
 8005a0c:	460f      	mov	r7, r1
 8005a0e:	d007      	beq.n	8005a20 <__pow5mult+0x20>
 8005a10:	3a01      	subs	r2, #1
 8005a12:	4c21      	ldr	r4, [pc, #132]	; (8005a98 <__pow5mult+0x98>)
 8005a14:	2300      	movs	r3, #0
 8005a16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005a1a:	f7ff fec9 	bl	80057b0 <__multadd>
 8005a1e:	4607      	mov	r7, r0
 8005a20:	10ad      	asrs	r5, r5, #2
 8005a22:	d035      	beq.n	8005a90 <__pow5mult+0x90>
 8005a24:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005a26:	b93c      	cbnz	r4, 8005a38 <__pow5mult+0x38>
 8005a28:	2010      	movs	r0, #16
 8005a2a:	f7ff fe63 	bl	80056f4 <malloc>
 8005a2e:	6270      	str	r0, [r6, #36]	; 0x24
 8005a30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005a34:	6004      	str	r4, [r0, #0]
 8005a36:	60c4      	str	r4, [r0, #12]
 8005a38:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005a3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005a40:	b94c      	cbnz	r4, 8005a56 <__pow5mult+0x56>
 8005a42:	f240 2171 	movw	r1, #625	; 0x271
 8005a46:	4630      	mov	r0, r6
 8005a48:	f7ff ff3b 	bl	80058c2 <__i2b>
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005a52:	4604      	mov	r4, r0
 8005a54:	6003      	str	r3, [r0, #0]
 8005a56:	f04f 0800 	mov.w	r8, #0
 8005a5a:	07eb      	lsls	r3, r5, #31
 8005a5c:	d50a      	bpl.n	8005a74 <__pow5mult+0x74>
 8005a5e:	4639      	mov	r1, r7
 8005a60:	4622      	mov	r2, r4
 8005a62:	4630      	mov	r0, r6
 8005a64:	f7ff ff36 	bl	80058d4 <__multiply>
 8005a68:	4639      	mov	r1, r7
 8005a6a:	4681      	mov	r9, r0
 8005a6c:	4630      	mov	r0, r6
 8005a6e:	f7ff fe88 	bl	8005782 <_Bfree>
 8005a72:	464f      	mov	r7, r9
 8005a74:	106d      	asrs	r5, r5, #1
 8005a76:	d00b      	beq.n	8005a90 <__pow5mult+0x90>
 8005a78:	6820      	ldr	r0, [r4, #0]
 8005a7a:	b938      	cbnz	r0, 8005a8c <__pow5mult+0x8c>
 8005a7c:	4622      	mov	r2, r4
 8005a7e:	4621      	mov	r1, r4
 8005a80:	4630      	mov	r0, r6
 8005a82:	f7ff ff27 	bl	80058d4 <__multiply>
 8005a86:	6020      	str	r0, [r4, #0]
 8005a88:	f8c0 8000 	str.w	r8, [r0]
 8005a8c:	4604      	mov	r4, r0
 8005a8e:	e7e4      	b.n	8005a5a <__pow5mult+0x5a>
 8005a90:	4638      	mov	r0, r7
 8005a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a96:	bf00      	nop
 8005a98:	08005f40 	.word	0x08005f40

08005a9c <__lshift>:
 8005a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005aa0:	460c      	mov	r4, r1
 8005aa2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005aa6:	6923      	ldr	r3, [r4, #16]
 8005aa8:	6849      	ldr	r1, [r1, #4]
 8005aaa:	eb0a 0903 	add.w	r9, sl, r3
 8005aae:	68a3      	ldr	r3, [r4, #8]
 8005ab0:	4607      	mov	r7, r0
 8005ab2:	4616      	mov	r6, r2
 8005ab4:	f109 0501 	add.w	r5, r9, #1
 8005ab8:	42ab      	cmp	r3, r5
 8005aba:	db32      	blt.n	8005b22 <__lshift+0x86>
 8005abc:	4638      	mov	r0, r7
 8005abe:	f7ff fe2c 	bl	800571a <_Balloc>
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	4680      	mov	r8, r0
 8005ac6:	f100 0114 	add.w	r1, r0, #20
 8005aca:	461a      	mov	r2, r3
 8005acc:	4553      	cmp	r3, sl
 8005ace:	db2b      	blt.n	8005b28 <__lshift+0x8c>
 8005ad0:	6920      	ldr	r0, [r4, #16]
 8005ad2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005ad6:	f104 0314 	add.w	r3, r4, #20
 8005ada:	f016 021f 	ands.w	r2, r6, #31
 8005ade:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005ae2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005ae6:	d025      	beq.n	8005b34 <__lshift+0x98>
 8005ae8:	f1c2 0e20 	rsb	lr, r2, #32
 8005aec:	2000      	movs	r0, #0
 8005aee:	681e      	ldr	r6, [r3, #0]
 8005af0:	468a      	mov	sl, r1
 8005af2:	4096      	lsls	r6, r2
 8005af4:	4330      	orrs	r0, r6
 8005af6:	f84a 0b04 	str.w	r0, [sl], #4
 8005afa:	f853 0b04 	ldr.w	r0, [r3], #4
 8005afe:	459c      	cmp	ip, r3
 8005b00:	fa20 f00e 	lsr.w	r0, r0, lr
 8005b04:	d814      	bhi.n	8005b30 <__lshift+0x94>
 8005b06:	6048      	str	r0, [r1, #4]
 8005b08:	b108      	cbz	r0, 8005b0e <__lshift+0x72>
 8005b0a:	f109 0502 	add.w	r5, r9, #2
 8005b0e:	3d01      	subs	r5, #1
 8005b10:	4638      	mov	r0, r7
 8005b12:	f8c8 5010 	str.w	r5, [r8, #16]
 8005b16:	4621      	mov	r1, r4
 8005b18:	f7ff fe33 	bl	8005782 <_Bfree>
 8005b1c:	4640      	mov	r0, r8
 8005b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b22:	3101      	adds	r1, #1
 8005b24:	005b      	lsls	r3, r3, #1
 8005b26:	e7c7      	b.n	8005ab8 <__lshift+0x1c>
 8005b28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	e7cd      	b.n	8005acc <__lshift+0x30>
 8005b30:	4651      	mov	r1, sl
 8005b32:	e7dc      	b.n	8005aee <__lshift+0x52>
 8005b34:	3904      	subs	r1, #4
 8005b36:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b3a:	f841 2f04 	str.w	r2, [r1, #4]!
 8005b3e:	459c      	cmp	ip, r3
 8005b40:	d8f9      	bhi.n	8005b36 <__lshift+0x9a>
 8005b42:	e7e4      	b.n	8005b0e <__lshift+0x72>

08005b44 <__mcmp>:
 8005b44:	6903      	ldr	r3, [r0, #16]
 8005b46:	690a      	ldr	r2, [r1, #16]
 8005b48:	1a9b      	subs	r3, r3, r2
 8005b4a:	b530      	push	{r4, r5, lr}
 8005b4c:	d10c      	bne.n	8005b68 <__mcmp+0x24>
 8005b4e:	0092      	lsls	r2, r2, #2
 8005b50:	3014      	adds	r0, #20
 8005b52:	3114      	adds	r1, #20
 8005b54:	1884      	adds	r4, r0, r2
 8005b56:	4411      	add	r1, r2
 8005b58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005b5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005b60:	4295      	cmp	r5, r2
 8005b62:	d003      	beq.n	8005b6c <__mcmp+0x28>
 8005b64:	d305      	bcc.n	8005b72 <__mcmp+0x2e>
 8005b66:	2301      	movs	r3, #1
 8005b68:	4618      	mov	r0, r3
 8005b6a:	bd30      	pop	{r4, r5, pc}
 8005b6c:	42a0      	cmp	r0, r4
 8005b6e:	d3f3      	bcc.n	8005b58 <__mcmp+0x14>
 8005b70:	e7fa      	b.n	8005b68 <__mcmp+0x24>
 8005b72:	f04f 33ff 	mov.w	r3, #4294967295
 8005b76:	e7f7      	b.n	8005b68 <__mcmp+0x24>

08005b78 <__mdiff>:
 8005b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b7c:	460d      	mov	r5, r1
 8005b7e:	4607      	mov	r7, r0
 8005b80:	4611      	mov	r1, r2
 8005b82:	4628      	mov	r0, r5
 8005b84:	4614      	mov	r4, r2
 8005b86:	f7ff ffdd 	bl	8005b44 <__mcmp>
 8005b8a:	1e06      	subs	r6, r0, #0
 8005b8c:	d108      	bne.n	8005ba0 <__mdiff+0x28>
 8005b8e:	4631      	mov	r1, r6
 8005b90:	4638      	mov	r0, r7
 8005b92:	f7ff fdc2 	bl	800571a <_Balloc>
 8005b96:	2301      	movs	r3, #1
 8005b98:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ba0:	bfa4      	itt	ge
 8005ba2:	4623      	movge	r3, r4
 8005ba4:	462c      	movge	r4, r5
 8005ba6:	4638      	mov	r0, r7
 8005ba8:	6861      	ldr	r1, [r4, #4]
 8005baa:	bfa6      	itte	ge
 8005bac:	461d      	movge	r5, r3
 8005bae:	2600      	movge	r6, #0
 8005bb0:	2601      	movlt	r6, #1
 8005bb2:	f7ff fdb2 	bl	800571a <_Balloc>
 8005bb6:	692b      	ldr	r3, [r5, #16]
 8005bb8:	60c6      	str	r6, [r0, #12]
 8005bba:	6926      	ldr	r6, [r4, #16]
 8005bbc:	f105 0914 	add.w	r9, r5, #20
 8005bc0:	f104 0214 	add.w	r2, r4, #20
 8005bc4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005bc8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005bcc:	f100 0514 	add.w	r5, r0, #20
 8005bd0:	f04f 0e00 	mov.w	lr, #0
 8005bd4:	f852 ab04 	ldr.w	sl, [r2], #4
 8005bd8:	f859 4b04 	ldr.w	r4, [r9], #4
 8005bdc:	fa1e f18a 	uxtah	r1, lr, sl
 8005be0:	b2a3      	uxth	r3, r4
 8005be2:	1ac9      	subs	r1, r1, r3
 8005be4:	0c23      	lsrs	r3, r4, #16
 8005be6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005bea:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005bee:	b289      	uxth	r1, r1
 8005bf0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005bf4:	45c8      	cmp	r8, r9
 8005bf6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005bfa:	4694      	mov	ip, r2
 8005bfc:	f845 3b04 	str.w	r3, [r5], #4
 8005c00:	d8e8      	bhi.n	8005bd4 <__mdiff+0x5c>
 8005c02:	45bc      	cmp	ip, r7
 8005c04:	d304      	bcc.n	8005c10 <__mdiff+0x98>
 8005c06:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005c0a:	b183      	cbz	r3, 8005c2e <__mdiff+0xb6>
 8005c0c:	6106      	str	r6, [r0, #16]
 8005c0e:	e7c5      	b.n	8005b9c <__mdiff+0x24>
 8005c10:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005c14:	fa1e f381 	uxtah	r3, lr, r1
 8005c18:	141a      	asrs	r2, r3, #16
 8005c1a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c24:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005c28:	f845 3b04 	str.w	r3, [r5], #4
 8005c2c:	e7e9      	b.n	8005c02 <__mdiff+0x8a>
 8005c2e:	3e01      	subs	r6, #1
 8005c30:	e7e9      	b.n	8005c06 <__mdiff+0x8e>

08005c32 <__d2b>:
 8005c32:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005c36:	460e      	mov	r6, r1
 8005c38:	2101      	movs	r1, #1
 8005c3a:	ec59 8b10 	vmov	r8, r9, d0
 8005c3e:	4615      	mov	r5, r2
 8005c40:	f7ff fd6b 	bl	800571a <_Balloc>
 8005c44:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005c48:	4607      	mov	r7, r0
 8005c4a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005c4e:	bb34      	cbnz	r4, 8005c9e <__d2b+0x6c>
 8005c50:	9301      	str	r3, [sp, #4]
 8005c52:	f1b8 0300 	subs.w	r3, r8, #0
 8005c56:	d027      	beq.n	8005ca8 <__d2b+0x76>
 8005c58:	a802      	add	r0, sp, #8
 8005c5a:	f840 3d08 	str.w	r3, [r0, #-8]!
 8005c5e:	f7ff fe01 	bl	8005864 <__lo0bits>
 8005c62:	9900      	ldr	r1, [sp, #0]
 8005c64:	b1f0      	cbz	r0, 8005ca4 <__d2b+0x72>
 8005c66:	9a01      	ldr	r2, [sp, #4]
 8005c68:	f1c0 0320 	rsb	r3, r0, #32
 8005c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c70:	430b      	orrs	r3, r1
 8005c72:	40c2      	lsrs	r2, r0
 8005c74:	617b      	str	r3, [r7, #20]
 8005c76:	9201      	str	r2, [sp, #4]
 8005c78:	9b01      	ldr	r3, [sp, #4]
 8005c7a:	61bb      	str	r3, [r7, #24]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	bf14      	ite	ne
 8005c80:	2102      	movne	r1, #2
 8005c82:	2101      	moveq	r1, #1
 8005c84:	6139      	str	r1, [r7, #16]
 8005c86:	b1c4      	cbz	r4, 8005cba <__d2b+0x88>
 8005c88:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005c8c:	4404      	add	r4, r0
 8005c8e:	6034      	str	r4, [r6, #0]
 8005c90:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005c94:	6028      	str	r0, [r5, #0]
 8005c96:	4638      	mov	r0, r7
 8005c98:	b003      	add	sp, #12
 8005c9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ca2:	e7d5      	b.n	8005c50 <__d2b+0x1e>
 8005ca4:	6179      	str	r1, [r7, #20]
 8005ca6:	e7e7      	b.n	8005c78 <__d2b+0x46>
 8005ca8:	a801      	add	r0, sp, #4
 8005caa:	f7ff fddb 	bl	8005864 <__lo0bits>
 8005cae:	9b01      	ldr	r3, [sp, #4]
 8005cb0:	617b      	str	r3, [r7, #20]
 8005cb2:	2101      	movs	r1, #1
 8005cb4:	6139      	str	r1, [r7, #16]
 8005cb6:	3020      	adds	r0, #32
 8005cb8:	e7e5      	b.n	8005c86 <__d2b+0x54>
 8005cba:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005cbe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005cc2:	6030      	str	r0, [r6, #0]
 8005cc4:	6918      	ldr	r0, [r3, #16]
 8005cc6:	f7ff fdae 	bl	8005826 <__hi0bits>
 8005cca:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005cce:	e7e1      	b.n	8005c94 <__d2b+0x62>

08005cd0 <_calloc_r>:
 8005cd0:	b538      	push	{r3, r4, r5, lr}
 8005cd2:	fb02 f401 	mul.w	r4, r2, r1
 8005cd6:	4621      	mov	r1, r4
 8005cd8:	f000 f808 	bl	8005cec <_malloc_r>
 8005cdc:	4605      	mov	r5, r0
 8005cde:	b118      	cbz	r0, 8005ce8 <_calloc_r+0x18>
 8005ce0:	4622      	mov	r2, r4
 8005ce2:	2100      	movs	r1, #0
 8005ce4:	f7fe fb60 	bl	80043a8 <memset>
 8005ce8:	4628      	mov	r0, r5
 8005cea:	bd38      	pop	{r3, r4, r5, pc}

08005cec <_malloc_r>:
 8005cec:	b570      	push	{r4, r5, r6, lr}
 8005cee:	1ccd      	adds	r5, r1, #3
 8005cf0:	f025 0503 	bic.w	r5, r5, #3
 8005cf4:	3508      	adds	r5, #8
 8005cf6:	2d0c      	cmp	r5, #12
 8005cf8:	bf38      	it	cc
 8005cfa:	250c      	movcc	r5, #12
 8005cfc:	2d00      	cmp	r5, #0
 8005cfe:	4606      	mov	r6, r0
 8005d00:	db01      	blt.n	8005d06 <_malloc_r+0x1a>
 8005d02:	42a9      	cmp	r1, r5
 8005d04:	d903      	bls.n	8005d0e <_malloc_r+0x22>
 8005d06:	230c      	movs	r3, #12
 8005d08:	6033      	str	r3, [r6, #0]
 8005d0a:	2000      	movs	r0, #0
 8005d0c:	bd70      	pop	{r4, r5, r6, pc}
 8005d0e:	f000 f869 	bl	8005de4 <__malloc_lock>
 8005d12:	4a21      	ldr	r2, [pc, #132]	; (8005d98 <_malloc_r+0xac>)
 8005d14:	6814      	ldr	r4, [r2, #0]
 8005d16:	4621      	mov	r1, r4
 8005d18:	b991      	cbnz	r1, 8005d40 <_malloc_r+0x54>
 8005d1a:	4c20      	ldr	r4, [pc, #128]	; (8005d9c <_malloc_r+0xb0>)
 8005d1c:	6823      	ldr	r3, [r4, #0]
 8005d1e:	b91b      	cbnz	r3, 8005d28 <_malloc_r+0x3c>
 8005d20:	4630      	mov	r0, r6
 8005d22:	f000 f83d 	bl	8005da0 <_sbrk_r>
 8005d26:	6020      	str	r0, [r4, #0]
 8005d28:	4629      	mov	r1, r5
 8005d2a:	4630      	mov	r0, r6
 8005d2c:	f000 f838 	bl	8005da0 <_sbrk_r>
 8005d30:	1c43      	adds	r3, r0, #1
 8005d32:	d124      	bne.n	8005d7e <_malloc_r+0x92>
 8005d34:	230c      	movs	r3, #12
 8005d36:	6033      	str	r3, [r6, #0]
 8005d38:	4630      	mov	r0, r6
 8005d3a:	f000 f854 	bl	8005de6 <__malloc_unlock>
 8005d3e:	e7e4      	b.n	8005d0a <_malloc_r+0x1e>
 8005d40:	680b      	ldr	r3, [r1, #0]
 8005d42:	1b5b      	subs	r3, r3, r5
 8005d44:	d418      	bmi.n	8005d78 <_malloc_r+0x8c>
 8005d46:	2b0b      	cmp	r3, #11
 8005d48:	d90f      	bls.n	8005d6a <_malloc_r+0x7e>
 8005d4a:	600b      	str	r3, [r1, #0]
 8005d4c:	50cd      	str	r5, [r1, r3]
 8005d4e:	18cc      	adds	r4, r1, r3
 8005d50:	4630      	mov	r0, r6
 8005d52:	f000 f848 	bl	8005de6 <__malloc_unlock>
 8005d56:	f104 000b 	add.w	r0, r4, #11
 8005d5a:	1d23      	adds	r3, r4, #4
 8005d5c:	f020 0007 	bic.w	r0, r0, #7
 8005d60:	1ac3      	subs	r3, r0, r3
 8005d62:	d0d3      	beq.n	8005d0c <_malloc_r+0x20>
 8005d64:	425a      	negs	r2, r3
 8005d66:	50e2      	str	r2, [r4, r3]
 8005d68:	e7d0      	b.n	8005d0c <_malloc_r+0x20>
 8005d6a:	428c      	cmp	r4, r1
 8005d6c:	684b      	ldr	r3, [r1, #4]
 8005d6e:	bf16      	itet	ne
 8005d70:	6063      	strne	r3, [r4, #4]
 8005d72:	6013      	streq	r3, [r2, #0]
 8005d74:	460c      	movne	r4, r1
 8005d76:	e7eb      	b.n	8005d50 <_malloc_r+0x64>
 8005d78:	460c      	mov	r4, r1
 8005d7a:	6849      	ldr	r1, [r1, #4]
 8005d7c:	e7cc      	b.n	8005d18 <_malloc_r+0x2c>
 8005d7e:	1cc4      	adds	r4, r0, #3
 8005d80:	f024 0403 	bic.w	r4, r4, #3
 8005d84:	42a0      	cmp	r0, r4
 8005d86:	d005      	beq.n	8005d94 <_malloc_r+0xa8>
 8005d88:	1a21      	subs	r1, r4, r0
 8005d8a:	4630      	mov	r0, r6
 8005d8c:	f000 f808 	bl	8005da0 <_sbrk_r>
 8005d90:	3001      	adds	r0, #1
 8005d92:	d0cf      	beq.n	8005d34 <_malloc_r+0x48>
 8005d94:	6025      	str	r5, [r4, #0]
 8005d96:	e7db      	b.n	8005d50 <_malloc_r+0x64>
 8005d98:	2000022c 	.word	0x2000022c
 8005d9c:	20000230 	.word	0x20000230

08005da0 <_sbrk_r>:
 8005da0:	b538      	push	{r3, r4, r5, lr}
 8005da2:	4c06      	ldr	r4, [pc, #24]	; (8005dbc <_sbrk_r+0x1c>)
 8005da4:	2300      	movs	r3, #0
 8005da6:	4605      	mov	r5, r0
 8005da8:	4608      	mov	r0, r1
 8005daa:	6023      	str	r3, [r4, #0]
 8005dac:	f7fb fb10 	bl	80013d0 <_sbrk>
 8005db0:	1c43      	adds	r3, r0, #1
 8005db2:	d102      	bne.n	8005dba <_sbrk_r+0x1a>
 8005db4:	6823      	ldr	r3, [r4, #0]
 8005db6:	b103      	cbz	r3, 8005dba <_sbrk_r+0x1a>
 8005db8:	602b      	str	r3, [r5, #0]
 8005dba:	bd38      	pop	{r3, r4, r5, pc}
 8005dbc:	200002a8 	.word	0x200002a8

08005dc0 <__ascii_mbtowc>:
 8005dc0:	b082      	sub	sp, #8
 8005dc2:	b901      	cbnz	r1, 8005dc6 <__ascii_mbtowc+0x6>
 8005dc4:	a901      	add	r1, sp, #4
 8005dc6:	b142      	cbz	r2, 8005dda <__ascii_mbtowc+0x1a>
 8005dc8:	b14b      	cbz	r3, 8005dde <__ascii_mbtowc+0x1e>
 8005dca:	7813      	ldrb	r3, [r2, #0]
 8005dcc:	600b      	str	r3, [r1, #0]
 8005dce:	7812      	ldrb	r2, [r2, #0]
 8005dd0:	1c10      	adds	r0, r2, #0
 8005dd2:	bf18      	it	ne
 8005dd4:	2001      	movne	r0, #1
 8005dd6:	b002      	add	sp, #8
 8005dd8:	4770      	bx	lr
 8005dda:	4610      	mov	r0, r2
 8005ddc:	e7fb      	b.n	8005dd6 <__ascii_mbtowc+0x16>
 8005dde:	f06f 0001 	mvn.w	r0, #1
 8005de2:	e7f8      	b.n	8005dd6 <__ascii_mbtowc+0x16>

08005de4 <__malloc_lock>:
 8005de4:	4770      	bx	lr

08005de6 <__malloc_unlock>:
 8005de6:	4770      	bx	lr

08005de8 <__ascii_wctomb>:
 8005de8:	b149      	cbz	r1, 8005dfe <__ascii_wctomb+0x16>
 8005dea:	2aff      	cmp	r2, #255	; 0xff
 8005dec:	bf85      	ittet	hi
 8005dee:	238a      	movhi	r3, #138	; 0x8a
 8005df0:	6003      	strhi	r3, [r0, #0]
 8005df2:	700a      	strbls	r2, [r1, #0]
 8005df4:	f04f 30ff 	movhi.w	r0, #4294967295
 8005df8:	bf98      	it	ls
 8005dfa:	2001      	movls	r0, #1
 8005dfc:	4770      	bx	lr
 8005dfe:	4608      	mov	r0, r1
 8005e00:	4770      	bx	lr
	...

08005e04 <_init>:
 8005e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e06:	bf00      	nop
 8005e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e0a:	bc08      	pop	{r3}
 8005e0c:	469e      	mov	lr, r3
 8005e0e:	4770      	bx	lr

08005e10 <_fini>:
 8005e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e12:	bf00      	nop
 8005e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e16:	bc08      	pop	{r3}
 8005e18:	469e      	mov	lr, r3
 8005e1a:	4770      	bx	lr
