set tool_name "Custom Verilog HDL"
set corner_file_list {
	{{"Slow Model"} {assignment2A.vo assignment2A_v.sdo}}
}
