INFO: [VRFC 10-2263] Analyzing Verilog file "D:/P_vhdl_Vi/ADC_AFE_ISERDESE3_KRIA2/ADC_AFE_ISERDESE3_KRIA2.sim/sim_1/synth/timing/xsim/kriaSimulation_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUFDS_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUFDS_HD21
INFO: [VRFC 10-311] analyzing module IBUFDS_HD22
INFO: [VRFC 10-311] analyzing module KRIA_IDDRE
INFO: [VRFC 10-311] analyzing module glbl
