$date
	Sun Feb  5 22:50:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module or_g_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#5
1!
1#
#10
0#
1"
#15
1#
#20
