// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.494000,HLS_SYN_LAT=2127,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=10,HLS_SYN_FF=1795,HLS_SYN_LUT=1834}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 10'b1;
parameter    ap_ST_fsm_pp0_stage0 = 10'b10;
parameter    ap_ST_fsm_pp0_stage1 = 10'b100;
parameter    ap_ST_fsm_pp0_stage2 = 10'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 10'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 10'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 10'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 10'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 10'b100000000;
parameter    ap_ST_fsm_state88 = 10'b1000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv56_0 = 56'b00000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv59_1 = 59'b1;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv7_30 = 7'b110000;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv59_2 = 59'b10;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv7_50 = 7'b1010000;
parameter    ap_const_lv8_6 = 8'b110;
parameter    ap_const_lv59_3 = 59'b11;
parameter    ap_const_lv8_7 = 8'b111;
parameter    ap_const_lv8_70 = 8'b1110000;
parameter    ap_const_lv32_9 = 32'b1001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [8:0] indvar_flatten_reg_392;
reg   [4:0] i_reg_403;
reg   [4:0] j_reg_414;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_790;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [31:0] grp_fu_430_p2;
reg   [31:0] reg_506;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_790;
reg    ap_enable_reg_pp0_iter10;
reg   [0:0] ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_790;
wire   [0:0] exitcond_flatten_fu_512_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_790;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_790;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_790;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_790;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_790;
reg   [0:0] ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_790;
reg   [0:0] ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_790;
wire   [8:0] indvar_flatten_next_fu_518_p2;
reg   [8:0] indvar_flatten_next_reg_794;
wire   [4:0] j_mid2_fu_536_p3;
reg   [4:0] j_mid2_reg_799;
reg   [4:0] ap_pipeline_reg_pp0_iter1_j_mid2_reg_799;
reg   [4:0] ap_pipeline_reg_pp0_iter2_j_mid2_reg_799;
reg   [4:0] ap_pipeline_reg_pp0_iter3_j_mid2_reg_799;
reg   [4:0] ap_pipeline_reg_pp0_iter4_j_mid2_reg_799;
reg   [4:0] ap_pipeline_reg_pp0_iter5_j_mid2_reg_799;
reg   [4:0] ap_pipeline_reg_pp0_iter6_j_mid2_reg_799;
reg   [4:0] ap_pipeline_reg_pp0_iter7_j_mid2_reg_799;
reg   [4:0] ap_pipeline_reg_pp0_iter8_j_mid2_reg_799;
reg   [4:0] ap_pipeline_reg_pp0_iter9_j_mid2_reg_799;
reg   [4:0] ap_pipeline_reg_pp0_iter10_j_mid2_reg_799;
wire   [4:0] tmp_mid2_v_fu_544_p3;
reg   [4:0] tmp_mid2_v_reg_811;
reg   [4:0] ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_811;
reg   [4:0] ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_811;
reg   [4:0] ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_811;
reg   [4:0] ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_811;
reg   [4:0] ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_811;
reg   [4:0] ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_811;
reg   [4:0] ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_811;
reg   [4:0] ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_811;
reg   [4:0] ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_811;
reg   [4:0] ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_811;
wire   [7:0] tmp_fu_552_p3;
reg   [7:0] tmp_reg_817;
wire   [6:0] tmp_2_cast3_fu_641_p1;
reg   [6:0] tmp_2_cast3_reg_898;
wire   [31:0] grp_fu_434_p2;
reg   [31:0] tmp_6_reg_933;
wire   [31:0] grp_fu_440_p2;
reg   [31:0] tmp_6_8_reg_938;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_938;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_938;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_8_reg_938;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_8_reg_938;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_8_reg_938;
reg   [31:0] tmp_6_1_reg_963;
reg   [31:0] tmp_6_9_reg_968;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_968;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_968;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_9_reg_968;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_9_reg_968;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_9_reg_968;
reg   [31:0] tmp_6_2_reg_993;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_2_reg_993;
reg   [31:0] tmp_6_s_reg_998;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_998;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_998;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_s_reg_998;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_s_reg_998;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_s_reg_998;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_s_reg_998;
wire   [0:0] ap_CS_fsm_pp0_stage7;
reg   [31:0] tmp_6_3_reg_1023;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_3_reg_1023;
reg   [31:0] tmp_6_10_reg_1038;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1038;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1038;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_10_reg_1038;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_10_reg_1038;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_10_reg_1038;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_10_reg_1038;
wire   [4:0] j_1_fu_760_p2;
reg   [4:0] j_1_reg_1053;
reg   [31:0] tmp_6_4_reg_1058;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_4_reg_1058;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_4_reg_1058;
reg   [31:0] tmp_6_11_reg_1073;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1073;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1073;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1073;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_11_reg_1073;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_11_reg_1073;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_11_reg_1073;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_11_reg_1073;
wire   [31:0] grp_fu_425_p2;
reg   [31:0] tmp_s_reg_1088;
reg   [31:0] tmp_6_5_reg_1093;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_5_reg_1093;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_5_reg_1093;
reg   [31:0] tmp_6_12_reg_1098;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1098;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1098;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1098;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_12_reg_1098;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_12_reg_1098;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_12_reg_1098;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_12_reg_1098;
reg   [31:0] tmp_6_6_reg_1103;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_6_reg_1103;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_6_reg_1103;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_6_reg_1103;
reg   [31:0] tmp_6_13_reg_1108;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1108;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1108;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1108;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_13_reg_1108;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_13_reg_1108;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_13_reg_1108;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_13_reg_1108;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_13_reg_1108;
reg   [31:0] tmp_6_7_reg_1113;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_7_reg_1113;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_7_reg_1113;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_7_reg_1113;
reg   [31:0] tmp_6_14_reg_1118;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1118;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1118;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1118;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_14_reg_1118;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_14_reg_1118;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_14_reg_1118;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_14_reg_1118;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_14_reg_1118;
reg   [31:0] tmp_1_1_reg_1123;
reg   [31:0] tmp_1_2_reg_1128;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] tmp_1_3_reg_1133;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] tmp_1_4_reg_1138;
reg   [31:0] tmp_1_5_reg_1143;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] tmp_1_6_reg_1148;
reg   [31:0] tmp_1_7_reg_1153;
reg    ap_enable_reg_pp0_iter5;
reg   [31:0] tmp_1_8_reg_1158;
reg   [31:0] tmp_1_s_reg_1163;
reg    ap_enable_reg_pp0_iter7;
reg   [31:0] tmp_1_10_reg_1168;
reg    ap_enable_reg_pp0_iter8;
reg   [31:0] tmp_1_11_reg_1173;
reg   [31:0] tmp_1_12_reg_1178;
reg    ap_enable_reg_pp0_iter9;
reg   [31:0] tmp_1_13_reg_1183;
reg   [8:0] indvar_flatten_phi_fu_396_p4;
reg   [4:0] i_phi_fu_407_p4;
reg   [4:0] j_phi_fu_418_p4;
wire   [63:0] tmp_3_fu_560_p1;
wire   [63:0] tmp_2_fu_566_p1;
wire   [63:0] tmp_5_fu_577_p3;
wire   [63:0] tmp_21_cast_fu_596_p1;
wire   [63:0] tmp_8_fu_607_p3;
wire   [63:0] tmp_21_fu_617_p3;
wire   [63:0] tmp_10_fu_631_p3;
wire   [63:0] tmp_23_cast_fu_650_p1;
wire   [63:0] tmp_12_fu_661_p3;
wire   [63:0] tmp_23_fu_671_p3;
wire   [63:0] tmp_14_fu_685_p3;
wire   [63:0] tmp_25_cast_fu_700_p1;
wire   [63:0] tmp_16_fu_711_p3;
wire   [63:0] tmp_25_fu_721_p3;
wire   [63:0] tmp_18_fu_735_p3;
wire   [63:0] tmp_27_cast_fu_754_p1;
wire   [63:0] tmp_28_cast_fu_785_p1;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [31:0] grp_fu_425_p0;
reg   [31:0] grp_fu_425_p1;
reg   [31:0] grp_fu_430_p0;
reg   [31:0] grp_fu_430_p1;
wire   [0:0] exitcond_fu_530_p2;
wire   [4:0] i_1_fu_524_p2;
wire   [7:0] tmp_4_fu_572_p2;
wire   [5:0] tmp_2_cast_fu_587_p1;
wire   [5:0] tmp_20_fu_590_p2;
wire   [7:0] tmp_7_fu_602_p2;
wire   [7:0] tmp_9_fu_626_p2;
wire   [6:0] tmp_22_fu_644_p2;
wire   [7:0] tmp_11_fu_656_p2;
wire   [7:0] tmp_13_fu_680_p2;
wire   [6:0] tmp_24_fu_695_p2;
wire   [7:0] tmp_15_fu_706_p2;
wire   [7:0] tmp_17_fu_730_p2;
wire   [7:0] tmp_2_cast4_fu_745_p1;
wire   [7:0] tmp_26_fu_748_p2;
wire   [8:0] tmp_19_fu_765_p3;
wire   [9:0] tmp_2_cast5_fu_776_p1;
wire   [9:0] tmp_20_cast_fu_772_p1;
wire   [9:0] tmp_27_fu_779_p2;
wire   [0:0] ap_CS_fsm_state88;
reg   [9:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

matmul_hw_fadd_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32dEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_425_p0),
    .din1(grp_fu_425_p1),
    .ce(1'b1),
    .dout(grp_fu_425_p2)
);

matmul_hw_fadd_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32dEe_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_430_p0),
    .din1(grp_fu_430_p1),
    .ce(1'b1),
    .dout(grp_fu_430_p2)
);

matmul_hw_fmul_32eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32eOg_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_0_Dout_A),
    .din1(b_0_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_434_p2)
);

matmul_hw_fmul_32eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32eOg_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_1_Dout_A),
    .din1(b_1_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_440_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_512_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_790 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & ~(exitcond_flatten_reg_790 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_790 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_403 <= tmp_mid2_v_reg_811;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_403 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_790 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_392 <= indvar_flatten_next_reg_794;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_392 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_790 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_414 <= j_1_reg_1053;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_414 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_790 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_790;
        ap_pipeline_reg_pp0_iter10_j_mid2_reg_799 <= ap_pipeline_reg_pp0_iter9_j_mid2_reg_799;
        ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_811 <= ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_811;
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790 <= exitcond_flatten_reg_790;
        ap_pipeline_reg_pp0_iter1_j_mid2_reg_799 <= j_mid2_reg_799;
        ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_811 <= tmp_mid2_v_reg_811;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_790 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790;
        ap_pipeline_reg_pp0_iter2_j_mid2_reg_799 <= ap_pipeline_reg_pp0_iter1_j_mid2_reg_799;
        ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1073 <= tmp_6_11_reg_1073;
        ap_pipeline_reg_pp0_iter2_tmp_6_4_reg_1058 <= tmp_6_4_reg_1058;
        ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_811 <= ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_811;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_790 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_790;
        ap_pipeline_reg_pp0_iter3_j_mid2_reg_799 <= ap_pipeline_reg_pp0_iter2_j_mid2_reg_799;
        ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1073 <= ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1073;
        ap_pipeline_reg_pp0_iter3_tmp_6_4_reg_1058 <= ap_pipeline_reg_pp0_iter2_tmp_6_4_reg_1058;
        ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_811 <= ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_811;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_790 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_790;
        ap_pipeline_reg_pp0_iter4_j_mid2_reg_799 <= ap_pipeline_reg_pp0_iter3_j_mid2_reg_799;
        ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1073 <= ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1073;
        ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_811 <= ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_811;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_790 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_790;
        ap_pipeline_reg_pp0_iter5_j_mid2_reg_799 <= ap_pipeline_reg_pp0_iter4_j_mid2_reg_799;
        ap_pipeline_reg_pp0_iter5_tmp_6_11_reg_1073 <= ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1073;
        ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_811 <= ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_811;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_790 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_790;
        ap_pipeline_reg_pp0_iter6_j_mid2_reg_799 <= ap_pipeline_reg_pp0_iter5_j_mid2_reg_799;
        ap_pipeline_reg_pp0_iter6_tmp_6_11_reg_1073 <= ap_pipeline_reg_pp0_iter5_tmp_6_11_reg_1073;
        ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_811 <= ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_811;
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_790 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_790;
        ap_pipeline_reg_pp0_iter7_j_mid2_reg_799 <= ap_pipeline_reg_pp0_iter6_j_mid2_reg_799;
        ap_pipeline_reg_pp0_iter7_tmp_6_11_reg_1073 <= ap_pipeline_reg_pp0_iter6_tmp_6_11_reg_1073;
        ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_811 <= ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_811;
        ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_790 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_790;
        ap_pipeline_reg_pp0_iter8_j_mid2_reg_799 <= ap_pipeline_reg_pp0_iter7_j_mid2_reg_799;
        ap_pipeline_reg_pp0_iter8_tmp_6_11_reg_1073 <= ap_pipeline_reg_pp0_iter7_tmp_6_11_reg_1073;
        ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_811 <= ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_811;
        ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_790 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_790;
        ap_pipeline_reg_pp0_iter9_j_mid2_reg_799 <= ap_pipeline_reg_pp0_iter8_j_mid2_reg_799;
        ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_811 <= ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_811;
        exitcond_flatten_reg_790 <= exitcond_flatten_fu_512_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1038 <= tmp_6_10_reg_1038;
        ap_pipeline_reg_pp0_iter1_tmp_6_3_reg_1023 <= tmp_6_3_reg_1023;
        ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1038 <= ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1038;
        ap_pipeline_reg_pp0_iter3_tmp_6_10_reg_1038 <= ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1038;
        ap_pipeline_reg_pp0_iter4_tmp_6_10_reg_1038 <= ap_pipeline_reg_pp0_iter3_tmp_6_10_reg_1038;
        ap_pipeline_reg_pp0_iter5_tmp_6_10_reg_1038 <= ap_pipeline_reg_pp0_iter4_tmp_6_10_reg_1038;
        ap_pipeline_reg_pp0_iter6_tmp_6_10_reg_1038 <= ap_pipeline_reg_pp0_iter5_tmp_6_10_reg_1038;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_2_reg_993 <= tmp_6_2_reg_993;
        ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_998 <= tmp_6_s_reg_998;
        ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_998 <= ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_998;
        ap_pipeline_reg_pp0_iter3_tmp_6_s_reg_998 <= ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_998;
        ap_pipeline_reg_pp0_iter4_tmp_6_s_reg_998 <= ap_pipeline_reg_pp0_iter3_tmp_6_s_reg_998;
        ap_pipeline_reg_pp0_iter5_tmp_6_s_reg_998 <= ap_pipeline_reg_pp0_iter4_tmp_6_s_reg_998;
        ap_pipeline_reg_pp0_iter6_tmp_6_s_reg_998 <= ap_pipeline_reg_pp0_iter5_tmp_6_s_reg_998;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_938 <= tmp_6_8_reg_938;
        ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_938 <= ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_938;
        ap_pipeline_reg_pp0_iter3_tmp_6_8_reg_938 <= ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_938;
        ap_pipeline_reg_pp0_iter4_tmp_6_8_reg_938 <= ap_pipeline_reg_pp0_iter3_tmp_6_8_reg_938;
        ap_pipeline_reg_pp0_iter5_tmp_6_8_reg_938 <= ap_pipeline_reg_pp0_iter4_tmp_6_8_reg_938;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_968 <= tmp_6_9_reg_968;
        ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_968 <= ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_968;
        ap_pipeline_reg_pp0_iter3_tmp_6_9_reg_968 <= ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_968;
        ap_pipeline_reg_pp0_iter4_tmp_6_9_reg_968 <= ap_pipeline_reg_pp0_iter3_tmp_6_9_reg_968;
        ap_pipeline_reg_pp0_iter5_tmp_6_9_reg_968 <= ap_pipeline_reg_pp0_iter4_tmp_6_9_reg_968;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1098 <= tmp_6_12_reg_1098;
        ap_pipeline_reg_pp0_iter2_tmp_6_5_reg_1093 <= tmp_6_5_reg_1093;
        ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1098 <= ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1098;
        ap_pipeline_reg_pp0_iter3_tmp_6_5_reg_1093 <= ap_pipeline_reg_pp0_iter2_tmp_6_5_reg_1093;
        ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1098 <= ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1098;
        ap_pipeline_reg_pp0_iter5_tmp_6_12_reg_1098 <= ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1098;
        ap_pipeline_reg_pp0_iter6_tmp_6_12_reg_1098 <= ap_pipeline_reg_pp0_iter5_tmp_6_12_reg_1098;
        ap_pipeline_reg_pp0_iter7_tmp_6_12_reg_1098 <= ap_pipeline_reg_pp0_iter6_tmp_6_12_reg_1098;
        ap_pipeline_reg_pp0_iter8_tmp_6_12_reg_1098 <= ap_pipeline_reg_pp0_iter7_tmp_6_12_reg_1098;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1108 <= tmp_6_13_reg_1108;
        ap_pipeline_reg_pp0_iter2_tmp_6_6_reg_1103 <= tmp_6_6_reg_1103;
        ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1108 <= ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1108;
        ap_pipeline_reg_pp0_iter3_tmp_6_6_reg_1103 <= ap_pipeline_reg_pp0_iter2_tmp_6_6_reg_1103;
        ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1108 <= ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1108;
        ap_pipeline_reg_pp0_iter4_tmp_6_6_reg_1103 <= ap_pipeline_reg_pp0_iter3_tmp_6_6_reg_1103;
        ap_pipeline_reg_pp0_iter5_tmp_6_13_reg_1108 <= ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1108;
        ap_pipeline_reg_pp0_iter6_tmp_6_13_reg_1108 <= ap_pipeline_reg_pp0_iter5_tmp_6_13_reg_1108;
        ap_pipeline_reg_pp0_iter7_tmp_6_13_reg_1108 <= ap_pipeline_reg_pp0_iter6_tmp_6_13_reg_1108;
        ap_pipeline_reg_pp0_iter8_tmp_6_13_reg_1108 <= ap_pipeline_reg_pp0_iter7_tmp_6_13_reg_1108;
        ap_pipeline_reg_pp0_iter9_tmp_6_13_reg_1108 <= ap_pipeline_reg_pp0_iter8_tmp_6_13_reg_1108;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1118 <= tmp_6_14_reg_1118;
        ap_pipeline_reg_pp0_iter2_tmp_6_7_reg_1113 <= tmp_6_7_reg_1113;
        ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1118 <= ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1118;
        ap_pipeline_reg_pp0_iter3_tmp_6_7_reg_1113 <= ap_pipeline_reg_pp0_iter2_tmp_6_7_reg_1113;
        ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1118 <= ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1118;
        ap_pipeline_reg_pp0_iter4_tmp_6_7_reg_1113 <= ap_pipeline_reg_pp0_iter3_tmp_6_7_reg_1113;
        ap_pipeline_reg_pp0_iter5_tmp_6_14_reg_1118 <= ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1118;
        ap_pipeline_reg_pp0_iter6_tmp_6_14_reg_1118 <= ap_pipeline_reg_pp0_iter5_tmp_6_14_reg_1118;
        ap_pipeline_reg_pp0_iter7_tmp_6_14_reg_1118 <= ap_pipeline_reg_pp0_iter6_tmp_6_14_reg_1118;
        ap_pipeline_reg_pp0_iter8_tmp_6_14_reg_1118 <= ap_pipeline_reg_pp0_iter7_tmp_6_14_reg_1118;
        ap_pipeline_reg_pp0_iter9_tmp_6_14_reg_1118 <= ap_pipeline_reg_pp0_iter8_tmp_6_14_reg_1118;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_794 <= indvar_flatten_next_fu_518_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_790 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        j_1_reg_1053 <= j_1_fu_760_p2;
        tmp_6_10_reg_1038 <= grp_fu_440_p2;
        tmp_6_3_reg_1023 <= grp_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_512_p2))) begin
        j_mid2_reg_799 <= j_mid2_fu_536_p3;
        tmp_reg_817[7 : 3] <= tmp_fu_552_p3[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_790)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_790)))) begin
        reg_506 <= grp_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_790) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        tmp_1_10_reg_1168 <= grp_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_790))) begin
        tmp_1_11_reg_1173 <= grp_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_790))) begin
        tmp_1_12_reg_1178 <= grp_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_790))) begin
        tmp_1_13_reg_1183 <= grp_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790))) begin
        tmp_1_1_reg_1123 <= grp_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_790))) begin
        tmp_1_2_reg_1128 <= grp_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_790) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        tmp_1_3_reg_1133 <= grp_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_790))) begin
        tmp_1_4_reg_1138 <= grp_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_790))) begin
        tmp_1_5_reg_1143 <= grp_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_790))) begin
        tmp_1_6_reg_1148 <= grp_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_790))) begin
        tmp_1_7_reg_1153 <= grp_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_790))) begin
        tmp_1_8_reg_1158 <= grp_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_790))) begin
        tmp_1_s_reg_1163 <= grp_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_790 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_2_cast3_reg_898[4 : 0] <= tmp_2_cast3_fu_641_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_790 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        tmp_6_11_reg_1073 <= grp_fu_440_p2;
        tmp_6_4_reg_1058 <= grp_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790))) begin
        tmp_6_12_reg_1098 <= grp_fu_440_p2;
        tmp_6_5_reg_1093 <= grp_fu_434_p2;
        tmp_s_reg_1088 <= grp_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790))) begin
        tmp_6_13_reg_1108 <= grp_fu_440_p2;
        tmp_6_6_reg_1103 <= grp_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790))) begin
        tmp_6_14_reg_1118 <= grp_fu_440_p2;
        tmp_6_7_reg_1113 <= grp_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_790 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_6_1_reg_963 <= grp_fu_434_p2;
        tmp_6_9_reg_968 <= grp_fu_440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_790 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_6_2_reg_993 <= grp_fu_434_p2;
        tmp_6_s_reg_998 <= grp_fu_440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_790 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_6_8_reg_938 <= grp_fu_440_p2;
        tmp_6_reg_933 <= grp_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_512_p2))) begin
        tmp_mid2_v_reg_811 <= tmp_mid2_v_fu_544_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_0_Addr_A_orig = tmp_18_fu_735_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_0_Addr_A_orig = tmp_16_fu_711_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_14_fu_685_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_12_fu_661_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_10_fu_631_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_8_fu_607_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_5_fu_577_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_3_fu_560_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_1_Addr_A_orig = tmp_18_fu_735_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_1_Addr_A_orig = tmp_16_fu_711_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_14_fu_685_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_12_fu_661_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_10_fu_631_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_8_fu_607_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_5_fu_577_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_3_fu_560_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_0_Addr_A_orig = tmp_27_cast_fu_754_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_0_Addr_A_orig = tmp_25_fu_721_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_0_Addr_A_orig = tmp_25_cast_fu_700_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_0_Addr_A_orig = tmp_23_fu_671_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_23_cast_fu_650_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_21_fu_617_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_21_cast_fu_596_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_2_fu_566_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_1_Addr_A_orig = tmp_27_cast_fu_754_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_1_Addr_A_orig = tmp_25_fu_721_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_1_Addr_A_orig = tmp_25_cast_fu_700_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_1_Addr_A_orig = tmp_23_fu_671_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_23_cast_fu_650_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_21_fu_617_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_21_cast_fu_596_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_2_fu_566_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_790))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_425_p0 = tmp_1_6_reg_1148;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_425_p0 = tmp_1_5_reg_1143;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_425_p0 = tmp_1_4_reg_1138;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_425_p0 = tmp_1_3_reg_1133;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_425_p0 = tmp_1_2_reg_1128;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_425_p0 = tmp_1_1_reg_1123;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_425_p0 = tmp_s_reg_1088;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_425_p0 = tmp_6_reg_933;
    end else begin
        grp_fu_425_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_425_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_7_reg_1113;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_425_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_6_reg_1103;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_425_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_5_reg_1093;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_425_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_4_reg_1058;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_425_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_3_reg_1023;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_425_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_2_reg_993;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_425_p1 = tmp_6_1_reg_963;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_425_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_425_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_430_p0 = tmp_1_13_reg_1183;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_430_p0 = tmp_1_12_reg_1178;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_430_p0 = tmp_1_11_reg_1173;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_430_p0 = tmp_1_10_reg_1168;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_430_p0 = tmp_1_s_reg_1163;
    end else if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_430_p0 = reg_506;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_430_p0 = tmp_1_8_reg_1158;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_430_p0 = tmp_1_7_reg_1153;
    end else begin
        grp_fu_430_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter9_tmp_6_14_reg_1118;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter9_tmp_6_13_reg_1108;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter8_tmp_6_12_reg_1098;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter8_tmp_6_11_reg_1073;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter6_tmp_6_10_reg_1038;
    end else if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter6_tmp_6_s_reg_998;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter5_tmp_6_9_reg_968;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter5_tmp_6_8_reg_938;
    end else begin
        grp_fu_430_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_790 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_407_p4 = tmp_mid2_v_reg_811;
    end else begin
        i_phi_fu_407_p4 = i_reg_403;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_790 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_396_p4 = indvar_flatten_next_reg_794;
    end else begin
        indvar_flatten_phi_fu_396_p4 = indvar_flatten_reg_392;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_790 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_418_p4 = j_1_reg_1053;
    end else begin
        j_phi_fu_418_p4 = j_reg_414;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_512_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter10) & ~(1'b1 == ap_enable_reg_pp0_iter9))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state88 = ap_CS_fsm[ap_const_lv32_9];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_28_cast_fu_785_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = reg_506;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_512_p2 = ((indvar_flatten_phi_fu_396_p4 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_fu_530_p2 = ((j_phi_fu_418_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign i_1_fu_524_p2 = (i_phi_fu_407_p4 + ap_const_lv5_1);

assign indvar_flatten_next_fu_518_p2 = (indvar_flatten_phi_fu_396_p4 + ap_const_lv9_1);

assign j_1_fu_760_p2 = (j_mid2_reg_799 + ap_const_lv5_1);

assign j_mid2_fu_536_p3 = ((exitcond_fu_530_p2[0:0] === 1'b1) ? ap_const_lv5_0 : j_phi_fu_418_p4);

assign tmp_10_fu_631_p3 = {{ap_const_lv56_0}, {tmp_9_fu_626_p2}};

assign tmp_11_fu_656_p2 = (tmp_reg_817 | ap_const_lv8_4);

assign tmp_12_fu_661_p3 = {{ap_const_lv56_0}, {tmp_11_fu_656_p2}};

assign tmp_13_fu_680_p2 = (tmp_reg_817 | ap_const_lv8_5);

assign tmp_14_fu_685_p3 = {{ap_const_lv56_0}, {tmp_13_fu_680_p2}};

assign tmp_15_fu_706_p2 = (tmp_reg_817 | ap_const_lv8_6);

assign tmp_16_fu_711_p3 = {{ap_const_lv56_0}, {tmp_15_fu_706_p2}};

assign tmp_17_fu_730_p2 = (tmp_reg_817 | ap_const_lv8_7);

assign tmp_18_fu_735_p3 = {{ap_const_lv56_0}, {tmp_17_fu_730_p2}};

assign tmp_19_fu_765_p3 = {{ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_811}, {ap_const_lv4_0}};

assign tmp_20_cast_fu_772_p1 = tmp_19_fu_765_p3;

assign tmp_20_fu_590_p2 = (tmp_2_cast_fu_587_p1 + ap_const_lv6_10);

assign tmp_21_cast_fu_596_p1 = tmp_20_fu_590_p2;

assign tmp_21_fu_617_p3 = {{ap_const_lv59_1}, {j_mid2_reg_799}};

assign tmp_22_fu_644_p2 = (tmp_2_cast3_fu_641_p1 + ap_const_lv7_30);

assign tmp_23_cast_fu_650_p1 = tmp_22_fu_644_p2;

assign tmp_23_fu_671_p3 = {{ap_const_lv59_2}, {j_mid2_reg_799}};

assign tmp_24_fu_695_p2 = ($signed(tmp_2_cast3_reg_898) + $signed(ap_const_lv7_50));

assign tmp_25_cast_fu_700_p1 = tmp_24_fu_695_p2;

assign tmp_25_fu_721_p3 = {{ap_const_lv59_3}, {j_mid2_reg_799}};

assign tmp_26_fu_748_p2 = (tmp_2_cast4_fu_745_p1 + ap_const_lv8_70);

assign tmp_27_cast_fu_754_p1 = tmp_26_fu_748_p2;

assign tmp_27_fu_779_p2 = (tmp_2_cast5_fu_776_p1 + tmp_20_cast_fu_772_p1);

assign tmp_28_cast_fu_785_p1 = tmp_27_fu_779_p2;

assign tmp_2_cast3_fu_641_p1 = j_mid2_reg_799;

assign tmp_2_cast4_fu_745_p1 = j_mid2_reg_799;

assign tmp_2_cast5_fu_776_p1 = ap_pipeline_reg_pp0_iter10_j_mid2_reg_799;

assign tmp_2_cast_fu_587_p1 = j_mid2_reg_799;

assign tmp_2_fu_566_p1 = j_mid2_fu_536_p3;

assign tmp_3_fu_560_p1 = tmp_fu_552_p3;

assign tmp_4_fu_572_p2 = (tmp_reg_817 | ap_const_lv8_1);

assign tmp_5_fu_577_p3 = {{ap_const_lv56_0}, {tmp_4_fu_572_p2}};

assign tmp_7_fu_602_p2 = (tmp_reg_817 | ap_const_lv8_2);

assign tmp_8_fu_607_p3 = {{ap_const_lv56_0}, {tmp_7_fu_602_p2}};

assign tmp_9_fu_626_p2 = (tmp_reg_817 | ap_const_lv8_3);

assign tmp_fu_552_p3 = {{tmp_mid2_v_fu_544_p3}, {ap_const_lv3_0}};

assign tmp_mid2_v_fu_544_p3 = ((exitcond_fu_530_p2[0:0] === 1'b1) ? i_1_fu_524_p2 : i_phi_fu_407_p4);

always @ (posedge ap_clk) begin
    tmp_reg_817[2:0] <= 3'b000;
    tmp_2_cast3_reg_898[6:5] <= 2'b00;
end

endmodule //matmul_hw
