<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="28" e="28"/>
<c f="1" b="29" e="28"/>
<c f="1" b="31" e="31"/>
<c f="1" b="32" e="31"/>
<c f="1" b="70" e="70"/>
<c f="1" b="71" e="70"/>
<c f="1" b="147" e="147"/>
<c f="1" b="148" e="148"/>
<c f="1" b="149" e="149"/>
<c f="1" b="150" e="150"/>
<c f="1" b="151" e="151"/>
<c f="1" b="152" e="152"/>
<c f="1" b="153" e="153"/>
<c f="1" b="154" e="154"/>
<c f="1" b="155" e="155"/>
<c f="1" b="156" e="156"/>
<c f="1" b="157" e="157"/>
<c f="1" b="158" e="158"/>
<c f="1" b="159" e="159"/>
<c f="1" b="160" e="160"/>
<c f="1" b="161" e="161"/>
<c f="1" b="162" e="162"/>
<c f="1" b="163" e="163"/>
<c f="1" b="164" e="164"/>
<c f="1" b="165" e="165"/>
<c f="1" b="166" e="166"/>
<c f="1" b="167" e="167"/>
<c f="1" b="168" e="168"/>
<c f="1" b="169" e="169"/>
<c f="1" b="170" e="169"/>
<c f="1" b="173" e="173"/>
<c f="1" b="174" e="173"/>
<c f="1" b="178" e="178"/>
<c f="1" b="179" e="178"/>
<c f="1" b="181" e="181"/>
<c f="1" b="182" e="181"/>
<c f="1" b="187" e="187"/>
<c f="1" b="188" e="187"/>
<c f="1" b="192" e="192"/>
<c f="1" b="193" e="192"/>
<c f="1" b="196" e="196"/>
<c f="1" b="197" e="196"/>
<c f="1" b="199" e="199"/>
<c f="1" b="200" e="199"/>
<c f="1" b="203" e="203"/>
<c f="1" b="204" e="203"/>
<c f="1" b="212" e="212"/>
<c f="1" b="213" e="213"/>
<c f="1" b="214" e="213"/>
<c f="1" b="223" e="223"/>
<c f="1" b="224" e="223"/>
<c f="1" b="235" e="235"/>
<c f="1" b="236" e="235"/>
<c f="1" b="246" e="246"/>
<c f="1" b="247" e="246"/>
<c f="1" b="254" e="254"/>
<c f="1" b="255" e="254"/>
<c f="1" b="259" e="259"/>
<c f="1" b="260" e="259"/>
<c f="1" b="261" e="261"/>
<c f="1" b="262" e="261"/>
<c f="1" b="263" e="263"/>
<c f="1" b="264" e="263"/>
<c f="1" b="269" e="269"/>
<c f="1" b="270" e="269"/>
</Comments>
<Macros>
<m f="1" bl="64" bc="5" el="64" ec="41"/>
<m f="1" bl="80" bc="5" el="80" ec="58"/>
<m f="1" bl="81" bc="5" el="81" ec="56"/>
<m f="1" bl="255" bc="3" el="255" ec="72"/>
<m f="1" bl="256" bc="3" el="257" ec="56"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="34" e="50"/>
<c f="2" b="52" e="50"/>
<c f="2" b="62" e="62"/>
<c f="2" b="63" e="62"/>
<c f="2" b="76" e="76"/>
<c f="2" b="78" e="76"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="ffffd84d90253346a25ee5ec6be7aa9d_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="24" lineend="76" original="">
<cr namespace="llvm" access="none" depth="0" kind="class" name="NVPTXInstrInfo" id="ffffd84d90253346a25ee5ec6be7aa9d_eacb1ff5836d652af9fc3d83f656de4f" file="2" linestart="26" lineend="74">
<cr access="public" kind="class" name="NVPTXInstrInfo" id="ffffd84d90253346a25ee5ec6be7aa9d_121b0955593b3644e4372ec480822766" file="2" linestart="26" lineend="26"/>
<fl name="RegInfo" id="ffffd84d90253346a25ee5ec6be7aa9d_4cd1ee87bca410bd14a754c545fa293d" file="2" linestart="27" lineend="27" const="true" access="private" proto="const llvm::NVPTXRegisterInfo">
<QualType const="true">
<rt>
<cr id="c15b3344dd6941922a2360b87e09b8bb_5de22675f44a7a90b800e65887c8d953"/>
</rt>
</QualType>
</fl>
<m name="anchor" id="ffffd84d90253346a25ee5ec6be7aa9d_e07c93ab616c2e2ddd0bceb816a6759f" file="2" linestart="28" lineend="28" virtual="true" access="private" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<Decl access="public"/>
<c name="NVPTXInstrInfo" id="ffffd84d90253346a25ee5ec6be7aa9d_53e8e3291726020df8b4e6323c1c1fe6" file="2" linestart="30" lineend="30" explicit="true" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="llvm::NVPTXSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b0c48f59d7ed0c50e08d8e9395349f96_9e89c7d7a2ab756566e0150d8fb91abb"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getRegisterInfo" id="ffffd84d90253346a25ee5ec6be7aa9d_dc16e04138c5ba827df2afd1620b5938" file="2" linestart="32" lineend="32" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::NVPTXRegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="c15b3344dd6941922a2360b87e09b8bb_5de22675f44a7a90b800e65887c8d953"/>
</rt>
</QualType>
</lrf>
</fpt>
<Stmt>
<u lb="32" cb="52" le="32" ce="70">
<rx lb="32" cb="54" le="32" ce="61" pvirg="true">
<mex lb="32" cb="61" kind="lvalue" id="ffffd84d90253346a25ee5ec6be7aa9d_4cd1ee87bca410bd14a754c545fa293d" nm="RegInfo" arrow="1">
<n19 lb="32" cb="61"/>
</mex>
</rx>
</u>

</Stmt>
</m>
<m name="copyPhysReg" id="ffffd84d90253346a25ee5ec6be7aa9d_c74fe6a373479810c70c2ce1316a78bf" file="2" linestart="52" lineend="54" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isMoveInstr" id="ffffd84d90253346a25ee5ec6be7aa9d_79625109d8354eac1977b3a36f04e2da" file="2" linestart="55" lineend="56" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLoadInstr" id="ffffd84d90253346a25ee5ec6be7aa9d_6a0fe39e255f39d71198ad277fe05a12" file="2" linestart="57" lineend="57" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AddrSpace" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isStoreInstr" id="ffffd84d90253346a25ee5ec6be7aa9d_cea4245dd7996b0ba58e7f99ef178e8d" file="2" linestart="58" lineend="58" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AddrSpace" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isReadSpecialReg" id="ffffd84d90253346a25ee5ec6be7aa9d_501e045bd3aae8200b3d6b380cdf7e0e" file="2" linestart="59" lineend="59" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="CanTailMerge" id="ffffd84d90253346a25ee5ec6be7aa9d_bada6150ede62766f790bc9b35fca6d0" file="2" linestart="61" lineend="61" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="AnalyzeBranch" id="ffffd84d90253346a25ee5ec6be7aa9d_21a1f525ca3c121ec60962f688d32718" file="2" linestart="63" lineend="65" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AllowModify" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="RemoveBranch" id="ffffd84d90253346a25ee5ec6be7aa9d_b48722c5b06ebdfd75924d15310c56ea" file="2" linestart="66" lineend="66" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="InsertBranch" id="ffffd84d90253346a25ee5ec6be7aa9d_c11b4cf7b3039608ba170e55ff7899cb" file="2" linestart="67" lineend="69" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getLdStCodeAddrSpace" id="ffffd84d90253346a25ee5ec6be7aa9d_d23861afeb23942a9b22882949ce1813" file="2" linestart="70" lineend="72" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="70" cb="63" le="72" ce="3">
<rx lb="71" cb="5" le="71" ce="36" pvirg="true">
<n32 lb="71" cb="12" le="71" ce="36">
<mce lb="71" cb="12" le="71" ce="36" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="71" cb="12" le="71" ce="29" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<mce lb="71" cb="12" le="71" ce="27" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="71" cb="12" le="71" ce="15" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" point="1">
<drx lb="71" cb="12" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="71" cb="26">
<n45 lb="71" cb="26">
<flit/>
</n45>
</n32>
</mce>
</mex>
</mce>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="operator=" id="ffffd84d90253346a25ee5ec6be7aa9d_142d65d76ddd91f2d116ace8e4da8f42" file="2" linestart="26" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::NVPTXInstrInfo &amp;">
<lrf>
<rt>
<cr id="ffffd84d90253346a25ee5ec6be7aa9d_eacb1ff5836d652af9fc3d83f656de4f"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::NVPTXInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ffffd84d90253346a25ee5ec6be7aa9d_eacb1ff5836d652af9fc3d83f656de4f"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~NVPTXInstrInfo" id="ffffd84d90253346a25ee5ec6be7aa9d_ec005af3d0cda8d3331fa5bb2f638e44" file="2" linestart="26" lineend="26" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<c name="NVPTXInstrInfo" id="ffffd84d90253346a25ee5ec6be7aa9d_1a0af52456302aff5e5dcf816f603b7c" file="2" linestart="26" lineend="26" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::NVPTXInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ffffd84d90253346a25ee5ec6be7aa9d_eacb1ff5836d652af9fc3d83f656de4f"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="10" e="10"/>
<c f="3" b="11" e="11"/>
<c f="3" b="12" e="12"/>
<c f="3" b="14" e="12"/>
<c f="3" b="36" e="36"/>
<c f="3" b="38" e="36"/>
</Comments>
<Macros/>
<ns name="llvm" id="f165c0a6253dc6fe2c36eed6d75216bd_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="19" lineend="36" original="">
<cr namespace="llvm" access="none" kind="class" name="NVPTXSubtarget" id="f165c0a6253dc6fe2c36eed6d75216bd_9e89c7d7a2ab756566e0150d8fb91abb" file="3" linestart="20" lineend="20" previous="c15b3344dd6941922a2360b87e09b8bb_9e89c7d7a2ab756566e0150d8fb91abb"/>
<cr namespace="llvm" access="none" depth="1" kind="class" name="NVPTXFrameLowering" id="f165c0a6253dc6fe2c36eed6d75216bd_d1dec050ea63ba2e65a1e6d601624aff" file="3" linestart="21" lineend="34">
<base access="public">
<rt>
<cr id="9ce16da58065b4e32bc19fccd9c585d4_320b0db6d9dd2fdd56f3ced1f5d0dad6"/>
</rt>
</base>
<cr access="public" kind="class" name="NVPTXFrameLowering" id="f165c0a6253dc6fe2c36eed6d75216bd_1fb52b8bff33acc7a8bee69a0d27b2f4" file="3" linestart="21" lineend="21"/>
<fl name="is64bit" id="f165c0a6253dc6fe2c36eed6d75216bd_b886735353f4161e455a8d6bb8d4fa83" file="3" linestart="22" lineend="22" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<Decl access="public"/>
<c name="NVPTXFrameLowering" id="f165c0a6253dc6fe2c36eed6d75216bd_a15ff9dba766ae8e5a98c7e6d5eaccb6" file="3" linestart="25" lineend="25" explicit="true" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="llvm::NVPTXSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b0c48f59d7ed0c50e08d8e9395349f96_9e89c7d7a2ab756566e0150d8fb91abb"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="hasFP" id="f165c0a6253dc6fe2c36eed6d75216bd_cabc951199b4ef9dd37c3f834f17c96c" file="3" linestart="27" lineend="27" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="emitPrologue" id="f165c0a6253dc6fe2c36eed6d75216bd_ad237232a2c2b139c3d727f43d3c05aa" file="3" linestart="28" lineend="28" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="emitEpilogue" id="f165c0a6253dc6fe2c36eed6d75216bd_b69e3a9a8588266df528637c963e6aa9" file="3" linestart="29" lineend="29" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="eliminateCallFramePseudoInstr" id="f165c0a6253dc6fe2c36eed6d75216bd_627f62add390e7b695de5e5dc61a6429" file="3" linestart="31" lineend="33" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="f165c0a6253dc6fe2c36eed6d75216bd_3754212869f407b5c9628241c8dbc141" file="3" linestart="21" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::NVPTXFrameLowering &amp;">
<lrf>
<rt>
<cr id="f165c0a6253dc6fe2c36eed6d75216bd_d1dec050ea63ba2e65a1e6d601624aff"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::NVPTXFrameLowering &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f165c0a6253dc6fe2c36eed6d75216bd_d1dec050ea63ba2e65a1e6d601624aff"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~NVPTXFrameLowering" id="f165c0a6253dc6fe2c36eed6d75216bd_0764c78badae3a753e2155e254c8ad30" file="3" linestart="21" lineend="21" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="56284067061ab14cf7af2ff95ff1be95_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="23" lineend="23"/>
<m name="anchor" id="56284067061ab14cf7af2ff95ff1be95_e07c93ab616c2e2ddd0bceb816a6759f" file="1" linestart="29" lineend="29" previous="ffffd84d90253346a25ee5ec6be7aa9d_e07c93ab616c2e2ddd0bceb816a6759f" access="private" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="29" cb="31" le="29" ce="32"/>

</Stmt>
</m>
<c name="NVPTXInstrInfo" id="56284067061ab14cf7af2ff95ff1be95_53e8e3291726020df8b4e6323c1c1fe6" file="1" linestart="32" lineend="33" previous="ffffd84d90253346a25ee5ec6be7aa9d_53e8e3291726020df8b4e6323c1c1fe6" explicit="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="llvm::NVPTXSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b0c48f59d7ed0c50e08d8e9395349f96_9e89c7d7a2ab756566e0150d8fb91abb"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<initlist id="ffffd84d90253346a25ee5ec6be7aa9d_4cd1ee87bca410bd14a754c545fa293d">
<Stmt>
<n10 lb="33" cb="28" le="33" ce="39">
<typeptr id="c15b3344dd6941922a2360b87e09b8bb_59d6dca1e3aa060faafcf44b4dbd3075"/>
<temp/>
<n32 lb="33" cb="36">
<drx lb="33" cb="36" kind="lvalue" nm="STI"/>
</n32>
</n10>

</Stmt>
</initlist>
<Stmt>
<u lb="33" cb="41" le="33" ce="42"/>

</Stmt>
</c>
<m name="copyPhysReg" id="56284067061ab14cf7af2ff95ff1be95_c74fe6a373479810c70c2ce1316a78bf" file="1" linestart="35" lineend="66" previous="ffffd84d90253346a25ee5ec6be7aa9d_c74fe6a373479810c70c2ce1316a78bf" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="37" cb="60" le="66" ce="1">
<dst lb="38" cb="3" le="38" ce="65">
<exp pvirg="true"/>
<Var nm="MRI">
<lrf>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</lrf>
<n32 lb="38" cb="36" le="38" ce="64">
<mce lb="38" cb="36" le="38" ce="64" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="38" cb="36" le="38" ce="53" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" arrow="1">
<mce lb="38" cb="36" le="38" ce="50" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="38" cb="36" le="38" ce="40" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="38" cb="36" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="39" cb="3" le="39" ce="63">
<exp pvirg="true"/>
<Var nm="DestRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<mce lb="39" cb="39" le="39" ce="62" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="39" cb="39" le="39" ce="43" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<drx lb="39" cb="39" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="39" cb="55">
<drx lb="39" cb="55" kind="lvalue" nm="DestReg"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="40" cb="3" le="40" ce="61">
<exp pvirg="true"/>
<Var nm="SrcRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<mce lb="40" cb="38" le="40" ce="60" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="40" cb="38" le="40" ce="42" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<drx lb="40" cb="38" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="40" cb="54">
<drx lb="40" cb="54" kind="lvalue" nm="SrcReg"/>
</n32>
</mce>
</Var>
</dst>
<if lb="42" cb="3" le="43" ce="72">
<xop lb="42" cb="7" le="42" ce="17" kind="!=">
<n32 lb="42" cb="7">
<drx lb="42" cb="7" kind="lvalue" nm="DestRC"/>
</n32>
<n32 lb="42" cb="17">
<drx lb="42" cb="17" kind="lvalue" nm="SrcRC"/>
</n32>
</xop>
<ce lb="43" cb="5" le="43" ce="72" nbparm="2" id="4490f7744b0eb140a59a313798e92590_076b9cad29acb461cd973fe7b1e7adb4">
<exp pvirg="true"/>
<n32 lb="43" cb="5">
<drx lb="43" cb="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_076b9cad29acb461cd973fe7b1e7adb4" nm="report_fatal_error"/>
</n32>
<n32 lb="43" cb="24">
<n52 lb="43" cb="24">
<slit/>
</n52>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</if>
</u>

</Stmt>
</m>
<m name="isMoveInstr" id="56284067061ab14cf7af2ff95ff1be95_79625109d8354eac1977b3a36f04e2da" file="1" linestart="68" lineend="89" previous="ffffd84d90253346a25ee5ec6be7aa9d_79625109d8354eac1977b3a36f04e2da" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="69" cb="59" le="89" ce="1">
<dst lb="71" cb="3" le="71" ce="22">
<exp pvirg="true"/>
<Var nm="isMove" value="true">
<bt name="bool"/>
<n9 lb="71" cb="17"/>
</Var>
</dst>
<dst lb="73" cb="3" le="74" ce="79">
<exp pvirg="true"/>
<Var nm="TSFlags" value="true">
<bt name="unsigned int"/>
<n32 lb="74" cb="7" le="74" ce="64">
<xop lb="74" cb="7" le="74" ce="64" kind="&gt;&gt;">
<n46 lb="74" cb="7" le="74" ce="52">
<exp pvirg="true"/>
<xop lb="74" cb="8" le="74" ce="38" kind="&amp;">
<n32 lb="74" cb="8" le="74" ce="21">
<mex lb="74" cb="8" le="74" ce="21" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_ea8d632a8cd33cc06ec4b19d36dc0708" nm="TSFlags" point="1">
<mce lb="74" cb="8" le="74" ce="19" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="74" cb="8" le="74" ce="11" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" point="1">
<drx lb="74" cb="8" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mex>
</n32>
<n32 lb="74" cb="31" le="74" ce="38">
<drx lb="74" cb="31" le="74" ce="38" id="638b962bd063d5b64b339bf2ce0bcee7_f702eff79458682e35a09093deb76c26" nm="SimpleMoveMask"/>
</n32>
</xop>
</n46>
<n32 lb="74" cb="57" le="74" ce="64">
<drx lb="74" cb="57" le="74" ce="64" id="638b962bd063d5b64b339bf2ce0bcee7_144e73cc8548181ac467684a6ec54c9b" nm="SimpleMoveShift"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<xop lb="75" cb="3" le="75" ce="25" kind="=">
<drx lb="75" cb="3" kind="lvalue" nm="isMove"/>
<n46 lb="75" cb="12" le="75" ce="25">
<exp pvirg="true"/>
<xop lb="75" cb="13" le="75" ce="24" kind="==">
<n32 lb="75" cb="13">
<drx lb="75" cb="13" kind="lvalue" nm="TSFlags"/>
</n32>
<n32 lb="75" cb="24">
<n45 lb="75" cb="24">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
<if lb="77" cb="3" le="86" ce="3">
<n32 lb="77" cb="7">
<drx lb="77" cb="7" kind="lvalue" nm="isMove"/>
</n32>
<u lb="77" cb="15" le="86" ce="3">
<dst lb="78" cb="5" le="78" ce="43">
<exp pvirg="true"/>
<Var nm="dest" value="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
<n10 lb="78" cb="27" le="78" ce="42">
<typeptr id="84c010a1a9c2223bad1481218c714125_1edfba01b9c649111c0c78c167d4ba1c"/>
<temp/>
<mce lb="78" cb="27" le="78" ce="42" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="78" cb="27" le="78" ce="30" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" point="1">
<drx lb="78" cb="27" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="78" cb="41">
<n45 lb="78" cb="41">
<flit/>
</n45>
</n32>
</mce>
</n10>
</Var>
</dst>
<dst lb="79" cb="5" le="79" ce="42">
<exp pvirg="true"/>
<Var nm="src" value="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
<n10 lb="79" cb="26" le="79" ce="41">
<typeptr id="84c010a1a9c2223bad1481218c714125_1edfba01b9c649111c0c78c167d4ba1c"/>
<temp/>
<mce lb="79" cb="26" le="79" ce="41" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="79" cb="26" le="79" ce="29" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" point="1">
<drx lb="79" cb="26" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="79" cb="40">
<n45 lb="79" cb="40"/>
</n32>
</mce>
</n10>
</Var>
</dst>
<ocast lb="80" cb="5" le="80" ce="5">
<bt name="void"/>
<n46 lb="80" cb="5" le="80" ce="5">
<exp pvirg="true"/>
<xop lb="80" cb="5" le="80" ce="5" kind="||">
<n46 lb="80" cb="5" le="80" ce="5">
<exp pvirg="true"/>
<uo lb="80" cb="5" le="80" ce="5" kind="!">
<uo lb="80" cb="5" le="80" ce="5" kind="!">
<n46 lb="80" cb="5" le="80" ce="5">
<exp pvirg="true"/>
<xop lb="80" cb="5" le="80" ce="5" kind="&amp;&amp;">
<mce lb="80" cb="5" le="80" ce="5" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="80" cb="5" le="80" ce="5" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="80" cb="5">
<drx lb="80" cb="5" kind="lvalue" nm="dest"/>
</n32>
</mex>
</mce>
<n32 lb="80" cb="5">
<n32 lb="80" cb="5">
<n52 lb="80" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="80" cb="5" le="80" ce="5">
<n46 lb="80" cb="5" le="80" ce="5">
<exp pvirg="true"/>
<xop lb="80" cb="5" le="80" ce="5" kind=",">
<ce lb="80" cb="5" le="80" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="80" cb="5">
<drx lb="80" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="80" cb="5">
<n52 lb="80" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="80" cb="5">
<n52 lb="80" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="80" cb="5">
<n45 lb="80" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="80" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<ocast lb="81" cb="5" le="81" ce="5">
<bt name="void"/>
<n46 lb="81" cb="5" le="81" ce="5">
<exp pvirg="true"/>
<xop lb="81" cb="5" le="81" ce="5" kind="||">
<n46 lb="81" cb="5" le="81" ce="5">
<exp pvirg="true"/>
<uo lb="81" cb="5" le="81" ce="5" kind="!">
<uo lb="81" cb="5" le="81" ce="5" kind="!">
<n46 lb="81" cb="5" le="81" ce="5">
<exp pvirg="true"/>
<xop lb="81" cb="5" le="81" ce="5" kind="&amp;&amp;">
<mce lb="81" cb="5" le="81" ce="5" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="81" cb="5" le="81" ce="5" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="81" cb="5">
<drx lb="81" cb="5" kind="lvalue" nm="src"/>
</n32>
</mex>
</mce>
<n32 lb="81" cb="5">
<n32 lb="81" cb="5">
<n52 lb="81" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="81" cb="5" le="81" ce="5">
<n46 lb="81" cb="5" le="81" ce="5">
<exp pvirg="true"/>
<xop lb="81" cb="5" le="81" ce="5" kind=",">
<ce lb="81" cb="5" le="81" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="81" cb="5">
<drx lb="81" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="81" cb="5">
<n52 lb="81" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="81" cb="5">
<n52 lb="81" cb="5"/>
</n32>
<n32 lb="81" cb="5">
<n45 lb="81" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="81" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<xop lb="83" cb="5" le="83" ce="25" kind="=">
<drx lb="83" cb="5" kind="lvalue" nm="SrcReg"/>
<mce lb="83" cb="14" le="83" ce="25" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="83" cb="14" le="83" ce="18" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="83" cb="14">
<drx lb="83" cb="14" kind="lvalue" nm="src"/>
</n32>
</mex>
</mce>
</xop>
<xop lb="84" cb="5" le="84" ce="27" kind="=">
<drx lb="84" cb="5" kind="lvalue" nm="DestReg"/>
<mce lb="84" cb="15" le="84" ce="27" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="84" cb="15" le="84" ce="20" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="84" cb="15">
<drx lb="84" cb="15" kind="lvalue" nm="dest"/>
</n32>
</mex>
</mce>
</xop>
<rx lb="85" cb="5" le="85" ce="12" pvirg="true">
<n9 lb="85" cb="12"/>
</rx>
</u>
</if>
<rx lb="88" cb="3" le="88" ce="10" pvirg="true">
<n9 lb="88" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="isReadSpecialReg" id="56284067061ab14cf7af2ff95ff1be95_501e045bd3aae8200b3d6b380cdf7e0e" file="1" linestart="91" lineend="110" previous="ffffd84d90253346a25ee5ec6be7aa9d_501e045bd3aae8200b3d6b380cdf7e0e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="91" cb="63" le="110" ce="1">
<sy lb="92" cb="3" le="109" ce="3">
<mce lb="92" cb="11" le="92" ce="24" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="92" cb="11" le="92" ce="14" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" point="1">
<n32 lb="92" cb="11">
<drx lb="92" cb="11" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
<u lb="92" cb="27" le="109" ce="3">
<dx lb="93" cb="3" le="94" ce="12">
<rx lb="94" cb="5" le="94" ce="12" pvirg="true">
<n9 lb="94" cb="12"/>
</rx>
</dx>
<rx lb="108" cb="5" le="108" ce="12" pvirg="true">
<n9 lb="108" cb="12"/>
</rx>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="isLoadInstr" id="56284067061ab14cf7af2ff95ff1be95_6a0fe39e255f39d71198ad277fe05a12" file="1" linestart="112" lineend="121" previous="ffffd84d90253346a25ee5ec6be7aa9d_6a0fe39e255f39d71198ad277fe05a12" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AddrSpace" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="113" cb="61" le="121" ce="1">
<dst lb="114" cb="3" le="114" ce="22">
<exp pvirg="true"/>
<Var nm="isLoad" value="true">
<bt name="bool"/>
<n9 lb="114" cb="17"/>
</Var>
</dst>
<dst lb="115" cb="3" le="116" ce="71">
<exp pvirg="true"/>
<Var nm="TSFlags" value="true">
<bt name="unsigned int"/>
<n32 lb="116" cb="7" le="116" ce="60">
<xop lb="116" cb="7" le="116" ce="60" kind="&gt;&gt;">
<n46 lb="116" cb="7" le="116" ce="48">
<exp pvirg="true"/>
<xop lb="116" cb="8" le="116" ce="38" kind="&amp;">
<n32 lb="116" cb="8" le="116" ce="21">
<mex lb="116" cb="8" le="116" ce="21" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_ea8d632a8cd33cc06ec4b19d36dc0708" nm="TSFlags" point="1">
<mce lb="116" cb="8" le="116" ce="19" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="116" cb="8" le="116" ce="11" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" point="1">
<drx lb="116" cb="8" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mex>
</n32>
<n32 lb="116" cb="31" le="116" ce="38">
<drx lb="116" cb="31" le="116" ce="38" id="638b962bd063d5b64b339bf2ce0bcee7_f58a6a664305454034bf5f992060b778" nm="isLoadMask"/>
</n32>
</xop>
</n46>
<n32 lb="116" cb="53" le="116" ce="60">
<drx lb="116" cb="53" le="116" ce="60" id="638b962bd063d5b64b339bf2ce0bcee7_b2d41fccea108270dd6dc43d18340077" nm="isLoadShift"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<xop lb="117" cb="3" le="117" ce="25" kind="=">
<drx lb="117" cb="3" kind="lvalue" nm="isLoad"/>
<n46 lb="117" cb="12" le="117" ce="25">
<exp pvirg="true"/>
<xop lb="117" cb="13" le="117" ce="24" kind="==">
<n32 lb="117" cb="13">
<drx lb="117" cb="13" kind="lvalue" nm="TSFlags"/>
</n32>
<n32 lb="117" cb="24">
<n45 lb="117" cb="24">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
<if lb="118" cb="3" le="119" ce="40">
<n32 lb="118" cb="7">
<drx lb="118" cb="7" kind="lvalue" nm="isLoad"/>
</n32>
<xop lb="119" cb="5" le="119" ce="40" kind="=">
<drx lb="119" cb="5" kind="lvalue" nm="AddrSpace"/>
<mce lb="119" cb="17" le="119" ce="40" nbparm="1" id="ffffd84d90253346a25ee5ec6be7aa9d_d23861afeb23942a9b22882949ce1813">
<exp pvirg="true"/>
<mex lb="119" cb="17" id="ffffd84d90253346a25ee5ec6be7aa9d_d23861afeb23942a9b22882949ce1813" nm="getLdStCodeAddrSpace" arrow="1">
<n19 lb="119" cb="17"/>
</mex>
<drx lb="119" cb="38" kind="lvalue" nm="MI"/>
</mce>
</xop>
</if>
<rx lb="120" cb="3" le="120" ce="10" pvirg="true">
<n32 lb="120" cb="10">
<drx lb="120" cb="10" kind="lvalue" nm="isLoad"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isStoreInstr" id="56284067061ab14cf7af2ff95ff1be95_cea4245dd7996b0ba58e7f99ef178e8d" file="1" linestart="123" lineend="132" previous="ffffd84d90253346a25ee5ec6be7aa9d_cea4245dd7996b0ba58e7f99ef178e8d" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AddrSpace" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="124" cb="62" le="132" ce="1">
<dst lb="125" cb="3" le="125" ce="23">
<exp pvirg="true"/>
<Var nm="isStore" value="true">
<bt name="bool"/>
<n9 lb="125" cb="18"/>
</Var>
</dst>
<dst lb="126" cb="3" le="127" ce="73">
<exp pvirg="true"/>
<Var nm="TSFlags" value="true">
<bt name="unsigned int"/>
<n32 lb="127" cb="7" le="127" ce="61">
<xop lb="127" cb="7" le="127" ce="61" kind="&gt;&gt;">
<n46 lb="127" cb="7" le="127" ce="49">
<exp pvirg="true"/>
<xop lb="127" cb="8" le="127" ce="38" kind="&amp;">
<n32 lb="127" cb="8" le="127" ce="21">
<mex lb="127" cb="8" le="127" ce="21" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_ea8d632a8cd33cc06ec4b19d36dc0708" nm="TSFlags" point="1">
<mce lb="127" cb="8" le="127" ce="19" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="127" cb="8" le="127" ce="11" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" point="1">
<drx lb="127" cb="8" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mex>
</n32>
<n32 lb="127" cb="31" le="127" ce="38">
<drx lb="127" cb="31" le="127" ce="38" id="638b962bd063d5b64b339bf2ce0bcee7_b12ad65bcd4954d176daeedfd1c3d2b4" nm="isStoreMask"/>
</n32>
</xop>
</n46>
<n32 lb="127" cb="54" le="127" ce="61">
<drx lb="127" cb="54" le="127" ce="61" id="638b962bd063d5b64b339bf2ce0bcee7_8f387cdf5327c25b5131adb36e72ead0" nm="isStoreShift"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<xop lb="128" cb="3" le="128" ce="26" kind="=">
<drx lb="128" cb="3" kind="lvalue" nm="isStore"/>
<n46 lb="128" cb="13" le="128" ce="26">
<exp pvirg="true"/>
<xop lb="128" cb="14" le="128" ce="25" kind="==">
<n32 lb="128" cb="14">
<drx lb="128" cb="14" kind="lvalue" nm="TSFlags"/>
</n32>
<n32 lb="128" cb="25">
<n45 lb="128" cb="25">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
<if lb="129" cb="3" le="130" ce="40">
<n32 lb="129" cb="7">
<drx lb="129" cb="7" kind="lvalue" nm="isStore"/>
</n32>
<xop lb="130" cb="5" le="130" ce="40" kind="=">
<drx lb="130" cb="5" kind="lvalue" nm="AddrSpace"/>
<mce lb="130" cb="17" le="130" ce="40" nbparm="1" id="ffffd84d90253346a25ee5ec6be7aa9d_d23861afeb23942a9b22882949ce1813">
<exp pvirg="true"/>
<mex lb="130" cb="17" id="ffffd84d90253346a25ee5ec6be7aa9d_d23861afeb23942a9b22882949ce1813" nm="getLdStCodeAddrSpace" arrow="1">
<n19 lb="130" cb="17"/>
</mex>
<drx lb="130" cb="38" kind="lvalue" nm="MI"/>
</mce>
</xop>
</if>
<rx lb="131" cb="3" le="131" ce="10" pvirg="true">
<n32 lb="131" cb="10">
<drx lb="131" cb="10" kind="lvalue" nm="isStore"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="CanTailMerge" id="56284067061ab14cf7af2ff95ff1be95_bada6150ede62766f790bc9b35fca6d0" file="1" linestart="134" lineend="145" previous="ffffd84d90253346a25ee5ec6be7aa9d_bada6150ede62766f790bc9b35fca6d0" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="134" cb="65" le="145" ce="1">
<dst lb="135" cb="3" le="135" ce="25">
<exp pvirg="true"/>
<Var nm="addrspace" value="true">
<bt name="unsigned int"/>
<n32 lb="135" cb="24">
<n45 lb="135" cb="24">
<flit/>
</n45>
</n32>
</Var>
</dst>
<if lb="138" cb="3" le="140" ce="14">
<mce lb="138" cb="7" le="138" ce="33" nbparm="2" id="ffffd84d90253346a25ee5ec6be7aa9d_6a0fe39e255f39d71198ad277fe05a12">
<exp pvirg="true"/>
<mex lb="138" cb="7" id="ffffd84d90253346a25ee5ec6be7aa9d_6a0fe39e255f39d71198ad277fe05a12" nm="isLoadInstr" arrow="1">
<n19 lb="138" cb="7"/>
</mex>
<uo lb="138" cb="19" le="138" ce="20" kind="*">
<n32 lb="138" cb="20">
<drx lb="138" cb="20" kind="lvalue" nm="MI"/>
</n32>
</uo>
<drx lb="138" cb="24" kind="lvalue" nm="addrspace"/>
</mce>
<if lb="139" cb="5" le="140" ce="14">
<xop lb="139" cb="9" le="139" ce="46" kind="==">
<n32 lb="139" cb="9">
<drx lb="139" cb="9" kind="lvalue" nm="addrspace"/>
</n32>
<n32 lb="139" cb="22" le="139" ce="46">
<drx lb="139" cb="22" le="139" ce="46" id="638b962bd063d5b64b339bf2ce0bcee7_f02db59d162b237649b1345994898127" nm="SHARED"/>
</n32>
</xop>
<rx lb="140" cb="7" le="140" ce="14" pvirg="true">
<n9 lb="140" cb="14"/>
</rx>
</if>
</if>
<if lb="141" cb="3" le="143" ce="14">
<mce lb="141" cb="7" le="141" ce="34" nbparm="2" id="ffffd84d90253346a25ee5ec6be7aa9d_cea4245dd7996b0ba58e7f99ef178e8d">
<exp pvirg="true"/>
<mex lb="141" cb="7" id="ffffd84d90253346a25ee5ec6be7aa9d_cea4245dd7996b0ba58e7f99ef178e8d" nm="isStoreInstr" arrow="1">
<n19 lb="141" cb="7"/>
</mex>
<uo lb="141" cb="20" le="141" ce="21" kind="*">
<n32 lb="141" cb="21">
<drx lb="141" cb="21" kind="lvalue" nm="MI"/>
</n32>
</uo>
<drx lb="141" cb="25" kind="lvalue" nm="addrspace"/>
</mce>
<if lb="142" cb="5" le="143" ce="14">
<xop lb="142" cb="9" le="142" ce="46" kind="==">
<n32 lb="142" cb="9">
<drx lb="142" cb="9" kind="lvalue" nm="addrspace"/>
</n32>
<n32 lb="142" cb="22" le="142" ce="46">
<drx lb="142" cb="22" le="142" ce="46" id="638b962bd063d5b64b339bf2ce0bcee7_f02db59d162b237649b1345994898127" nm="SHARED"/>
</n32>
</xop>
<rx lb="143" cb="7" le="143" ce="14" pvirg="true">
<n9 lb="143" cb="14"/>
</rx>
</if>
</if>
<rx lb="144" cb="3" le="144" ce="10" pvirg="true">
<n9 lb="144" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="AnalyzeBranch" id="56284067061ab14cf7af2ff95ff1be95_21a1f525ca3c121ec60962f688d32718" file="1" linestart="170" lineend="225" previous="ffffd84d90253346a25ee5ec6be7aa9d_21a1f525ca3c121ec60962f688d32718" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="0781fffcd635d820a7f74e261caa02d7_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AllowModify" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="172" cb="68" le="225" ce="1">
<dst lb="174" cb="3" le="174" ce="44">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="174" cb="35" le="174" ce="43">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="174" cb="35" le="174" ce="43">
<exp pvirg="true"/>
<mce lb="174" cb="35" le="174" ce="43" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="174" cb="35" le="174" ce="39" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="174" cb="35" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<dst lb="179" cb="3" le="179" ce="29">
<exp pvirg="true"/>
<Var nm="LastInst">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="179" cb="28">
<mce lb="179" cb="28" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="179" cb="28" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="179" cb="28">
<drx lb="179" cb="28" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="197" cb="3" le="197" ce="35">
<exp pvirg="true"/>
<Var nm="SecondLastInst">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="197" cb="34">
<mce lb="197" cb="34" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="197" cb="34" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="197" cb="34">
<drx lb="197" cb="34" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<rx lb="224" cb="3" le="224" ce="10" pvirg="true">
<n9 lb="224" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="RemoveBranch" id="56284067061ab14cf7af2ff95ff1be95_b48722c5b06ebdfd75924d15310c56ea" file="1" linestart="227" lineend="249" previous="ffffd84d90253346a25ee5ec6be7aa9d_b48722c5b06ebdfd75924d15310c56ea" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="227" cb="69" le="249" ce="1">
<dst lb="228" cb="3" le="228" ce="44">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="228" cb="35" le="228" ce="43">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="228" cb="35" le="228" ce="43">
<exp pvirg="true"/>
<mce lb="228" cb="35" le="228" ce="43" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="228" cb="35" le="228" ce="39" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="228" cb="35" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<if lb="229" cb="3" le="230" ce="12">
<ocx lb="229" cb="7" le="229" ce="22" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e">
<exp pvirg="true"/>
<n32 lb="229" cb="9">
<drx lb="229" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e" nm="operator=="/>
</n32>
<n32 lb="229" cb="7">
<drx lb="229" cb="7" kind="lvalue" nm="I"/>
</n32>
<mte lb="229" cb="12" le="229" ce="22">
<exp pvirg="true"/>
<n32 lb="229" cb="12" le="229" ce="22">
<mce lb="229" cb="12" le="229" ce="22" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806">
<exp pvirg="true"/>
<mex lb="229" cb="12" le="229" ce="16" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806" nm="begin" point="1">
<drx lb="229" cb="12" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<rx lb="230" cb="5" le="230" ce="12" pvirg="true">
<n32 lb="230" cb="12">
<n45 lb="230" cb="12">
<flit/>
</n45>
</n32>
</rx>
</if>
<ocx lb="231" cb="3" le="231" ce="5" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9">
<exp pvirg="true"/>
<n32 lb="231" cb="3">
<drx lb="231" cb="3" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9" nm="operator--"/>
</n32>
<drx lb="231" cb="5" kind="lvalue" nm="I"/>
</ocx>
<mce lb="236" cb="3" le="236" ce="22" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="236" cb="3" le="236" ce="6" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<ocx lb="236" cb="3" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="236" cb="4">
<drx lb="236" cb="4" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="236" cb="3">
<drx lb="236" cb="3" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
</mce>
<ocx lb="238" cb="3" le="238" ce="15" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_58635620bb56bef2f3bef55cb6c3137b">
<exp pvirg="true"/>
<n32 lb="238" cb="5">
<drx lb="238" cb="5" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_58635620bb56bef2f3bef55cb6c3137b" nm="operator="/>
</n32>
<drx lb="238" cb="3" kind="lvalue" nm="I"/>
<mte lb="238" cb="7" le="238" ce="15">
<exp pvirg="true"/>
<mce lb="238" cb="7" le="238" ce="15" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="238" cb="7" le="238" ce="11" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="238" cb="7" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</ocx>
<if lb="240" cb="3" le="241" ce="12">
<ocx lb="240" cb="7" le="240" ce="22" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e">
<exp pvirg="true"/>
<n32 lb="240" cb="9">
<drx lb="240" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_730bb1d7cfb8affca7f5654039e13d6e" nm="operator=="/>
</n32>
<n32 lb="240" cb="7">
<drx lb="240" cb="7" kind="lvalue" nm="I"/>
</n32>
<mte lb="240" cb="12" le="240" ce="22">
<exp pvirg="true"/>
<n32 lb="240" cb="12" le="240" ce="22">
<mce lb="240" cb="12" le="240" ce="22" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806">
<exp pvirg="true"/>
<mex lb="240" cb="12" le="240" ce="16" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806" nm="begin" point="1">
<drx lb="240" cb="12" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<rx lb="241" cb="5" le="241" ce="12" pvirg="true">
<n32 lb="241" cb="12">
<n45 lb="241" cb="12">
<flit/>
</n45>
</n32>
</rx>
</if>
<ocx lb="242" cb="3" le="242" ce="5" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9">
<exp pvirg="true"/>
<n32 lb="242" cb="3">
<drx lb="242" cb="3" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9" nm="operator--"/>
</n32>
<drx lb="242" cb="5" kind="lvalue" nm="I"/>
</ocx>
<mce lb="247" cb="3" le="247" ce="22" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="247" cb="3" le="247" ce="6" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<ocx lb="247" cb="3" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="247" cb="4">
<drx lb="247" cb="4" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="247" cb="3">
<drx lb="247" cb="3" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
</mce>
<rx lb="248" cb="3" le="248" ce="10" pvirg="true">
<n32 lb="248" cb="10">
<n45 lb="248" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="InsertBranch" id="56284067061ab14cf7af2ff95ff1be95_c11b4cf7b3039608ba170e55ff7899cb" file="1" linestart="251" lineend="273" previous="ffffd84d90253346a25ee5ec6be7aa9d_c11b4cf7b3039608ba170e55ff7899cb" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="0781fffcd635d820a7f74e261caa02d7_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="253" cb="69" le="273" ce="1">
<ocast lb="255" cb="3" le="255" ce="3">
<bt name="void"/>
<n46 lb="255" cb="3" le="255" ce="3">
<exp pvirg="true"/>
<xop lb="255" cb="3" le="255" ce="3" kind="||">
<n46 lb="255" cb="3" le="255" ce="3">
<exp pvirg="true"/>
<uo lb="255" cb="3" le="255" ce="3" kind="!">
<uo lb="255" cb="3" le="255" ce="3" kind="!">
<n46 lb="255" cb="3" le="255" ce="3">
<exp pvirg="true"/>
<xop lb="255" cb="3" le="255" ce="3" kind="&amp;&amp;">
<n32 lb="255" cb="3">
<n32 lb="255" cb="3">
<drx lb="255" cb="3" kind="lvalue" nm="TBB"/>
</n32>
</n32>
<n32 lb="255" cb="3">
<n32 lb="255" cb="3">
<n52 lb="255" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="255" cb="3" le="255" ce="3">
<n46 lb="255" cb="3" le="255" ce="3">
<exp pvirg="true"/>
<xop lb="255" cb="3" le="255" ce="3" kind=",">
<ce lb="255" cb="3" le="255" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="255" cb="3">
<drx lb="255" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="255" cb="3">
<n52 lb="255" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="255" cb="3">
<n52 lb="255" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="255" cb="3">
<n45 lb="255" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="255" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<ocast lb="256" cb="3" le="256" ce="3">
<bt name="void"/>
<n46 lb="256" cb="3" le="256" ce="3">
<exp pvirg="true"/>
<xop lb="256" cb="3" le="256" ce="3" kind="||">
<n46 lb="256" cb="3" le="256" ce="3">
<exp pvirg="true"/>
<uo lb="256" cb="3" le="256" ce="3" kind="!">
<uo lb="256" cb="3" le="256" ce="3" kind="!">
<n46 lb="256" cb="3" le="256" ce="3">
<exp pvirg="true"/>
<xop lb="256" cb="3" le="256" ce="3" kind="&amp;&amp;">
<n46 lb="256" cb="3" le="256" ce="3">
<exp pvirg="true"/>
<xop lb="256" cb="3" le="256" ce="3" kind="||">
<xop lb="256" cb="3" le="256" ce="3" kind="==">
<mce lb="256" cb="3" le="256" ce="3" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4">
<exp pvirg="true"/>
<mex lb="256" cb="3" le="256" ce="3" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4" nm="size" point="1">
<n32 lb="256" cb="3">
<drx lb="256" cb="3" kind="lvalue" nm="Cond"/>
</n32>
</mex>
</mce>
<n32 lb="256" cb="3">
<n45 lb="256" cb="3">
<flit/>
</n45>
</n32>
</xop>
<xop lb="256" cb="3" le="256" ce="3" kind="==">
<mce lb="256" cb="3" le="256" ce="3" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4">
<exp pvirg="true"/>
<mex lb="256" cb="3" le="256" ce="3" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4" nm="size" point="1">
<n32 lb="256" cb="3">
<drx lb="256" cb="3" kind="lvalue" nm="Cond"/>
</n32>
</mex>
</mce>
<n32 lb="256" cb="3">
<n45 lb="256" cb="3"/>
</n32>
</xop>
</xop>
</n46>
<n32 lb="256" cb="3">
<n32 lb="256" cb="3">
<n52 lb="256" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="256" cb="3" le="256" ce="3">
<n46 lb="256" cb="3" le="256" ce="3">
<exp pvirg="true"/>
<xop lb="256" cb="3" le="256" ce="3" kind=",">
<ce lb="256" cb="3" le="256" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="256" cb="3">
<drx lb="256" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="256" cb="3">
<n52 lb="256" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="256" cb="3">
<n52 lb="256" cb="3"/>
</n32>
<n32 lb="256" cb="3">
<n45 lb="256" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="256" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<if lb="260" cb="3" le="267" ce="3">
<uo lb="260" cb="7" le="260" ce="8" kind="!">
<n32 lb="260" cb="8">
<n32 lb="260" cb="8">
<drx lb="260" cb="8" kind="lvalue" nm="FBB"/>
</n32>
</n32>
</uo>
<u lb="260" cb="13" le="267" ce="3">
<rx lb="266" cb="5" le="266" ce="12" pvirg="true">
<n32 lb="266" cb="12">
<n45 lb="266" cb="12"/>
</n32>
</rx>
</u>
</if>
<rx lb="272" cb="3" le="272" ce="10" pvirg="true">
<n32 lb="272" cb="10">
<n45 lb="272" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
