<profile>

<section name = "Vitis HLS Report for 'deQAM_Pipeline_VITIS_LOOP_95_4'" level="0">
<item name = "Date">Mon Dec  5 17:17:09 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">qam</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 12.449 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_95_4">?, ?, 3, 3, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 86, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 56, -</column>
<column name="Register">-, -, 84, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dcmp_64ns_64ns_1_1_no_dsp_1_U28">dcmp_64ns_64ns_1_1_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="uitodp_32ns_64_2_no_dsp_1_U29">uitodp_32ns_64_2_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln70_fu_205_p2">+, 0, 0, 12, 4, 4</column>
<column name="i_V_2_fu_218_p2">+, 0, 0, 12, 4, 2</column>
<column name="and_ln1827_1_fu_174_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1827_fu_169_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1549_fu_194_p2">icmp, 0, 0, 15, 22, 22</column>
<column name="icmp_ln1827_1_fu_157_p2">icmp, 0, 0, 24, 52, 1</column>
<column name="icmp_ln1827_fu_151_p2">icmp, 0, 0, 11, 11, 2</column>
<column name="or_ln1827_fu_163_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln96_fu_210_p3">select, 0, 0, 4, 1, 4</column>
<column name="xor_ln1549_fu_199_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_V_1">9, 2, 4, 8</column>
<column name="i_V_fu_56">9, 2, 4, 8</column>
<column name="v_V_1_fu_60">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="conv_i_i1_reg_283">64, 0, 64, 0</column>
<column name="i_V_1_reg_272">4, 0, 4, 0</column>
<column name="i_V_fu_56">4, 0, 4, 0</column>
<column name="select_ln95_cast_reg_267">4, 0, 4, 0</column>
<column name="v_V_1_fu_60">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, deQAM_Pipeline_VITIS_LOOP_95_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, deQAM_Pipeline_VITIS_LOOP_95_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, deQAM_Pipeline_VITIS_LOOP_95_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, deQAM_Pipeline_VITIS_LOOP_95_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, deQAM_Pipeline_VITIS_LOOP_95_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, deQAM_Pipeline_VITIS_LOOP_95_4, return value</column>
<column name="select_ln70_1_cast">in, 2, ap_none, select_ln70_1_cast, scalar</column>
<column name="or_ln1827_1">in, 1, ap_none, or_ln1827_1, scalar</column>
<column name="op2_assign">in, 64, ap_none, op2_assign, scalar</column>
<column name="read_in_imag_V_2">in, 22, ap_none, read_in_imag_V_2, scalar</column>
<column name="select_ln95">in, 3, ap_none, select_ln95, scalar</column>
<column name="v_V_1_out">out, 4, ap_vld, v_V_1_out, pointer</column>
<column name="v_V_1_out_ap_vld">out, 1, ap_vld, v_V_1_out, pointer</column>
</table>
</item>
</section>
</profile>
