
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000016  00800100  00000448  000004dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000448  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  00800116  00800116  000004f2  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000004f2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000524  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b8  00000000  00000000  00000564  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000108d  00000000  00000000  0000061c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000996  00000000  00000000  000016a9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000089b  00000000  00000000  0000203f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000018c  00000000  00000000  000028dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000050a  00000000  00000000  00002a68  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000829  00000000  00000000  00002f72  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000098  00000000  00000000  0000379b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 0b 02 	jmp	0x416	; 0x416 <__vector_4>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e8 e4       	ldi	r30, 0x48	; 72
  7c:	f4 e0       	ldi	r31, 0x04	; 4
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a6 31       	cpi	r26, 0x16	; 22
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a6 e1       	ldi	r26, 0x16	; 22
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a8 31       	cpi	r26, 0x18	; 24
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 b1 01 	call	0x362	; 0x362 <main>
  9e:	0c 94 22 02 	jmp	0x444	; 0x444 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
    }

}/* lcd_puts_p */
  a6:	88 b1       	in	r24, 0x08	; 8
  a8:	84 60       	ori	r24, 0x04	; 4
  aa:	88 b9       	out	0x08, r24	; 8
  ac:	85 e0       	ldi	r24, 0x05	; 5
  ae:	8a 95       	dec	r24
  b0:	f1 f7       	brne	.-4      	; 0xae <toggle_e+0x8>
  b2:	00 00       	nop
  b4:	88 b1       	in	r24, 0x08	; 8
  b6:	8b 7f       	andi	r24, 0xFB	; 251
  b8:	88 b9       	out	0x08, r24	; 8
  ba:	08 95       	ret

000000bc <lcd_write>:
  bc:	cf 93       	push	r28
  be:	c8 2f       	mov	r28, r24
  c0:	66 23       	and	r22, r22
  c2:	21 f0       	breq	.+8      	; 0xcc <lcd_write+0x10>
  c4:	88 b1       	in	r24, 0x08	; 8
  c6:	81 60       	ori	r24, 0x01	; 1
  c8:	88 b9       	out	0x08, r24	; 8
  ca:	03 c0       	rjmp	.+6      	; 0xd2 <lcd_write+0x16>
  cc:	88 b1       	in	r24, 0x08	; 8
  ce:	8e 7f       	andi	r24, 0xFE	; 254
  d0:	88 b9       	out	0x08, r24	; 8
  d2:	88 b1       	in	r24, 0x08	; 8
  d4:	8d 7f       	andi	r24, 0xFD	; 253
  d6:	88 b9       	out	0x08, r24	; 8
  d8:	8a b1       	in	r24, 0x0a	; 10
  da:	84 60       	ori	r24, 0x04	; 4
  dc:	8a b9       	out	0x0a, r24	; 10
  de:	8a b1       	in	r24, 0x0a	; 10
  e0:	88 60       	ori	r24, 0x08	; 8
  e2:	8a b9       	out	0x0a, r24	; 10
  e4:	8a b1       	in	r24, 0x0a	; 10
  e6:	80 61       	ori	r24, 0x10	; 16
  e8:	8a b9       	out	0x0a, r24	; 10
  ea:	8a b1       	in	r24, 0x0a	; 10
  ec:	80 62       	ori	r24, 0x20	; 32
  ee:	8a b9       	out	0x0a, r24	; 10
  f0:	8b b1       	in	r24, 0x0b	; 11
  f2:	8f 7d       	andi	r24, 0xDF	; 223
  f4:	8b b9       	out	0x0b, r24	; 11
  f6:	8b b1       	in	r24, 0x0b	; 11
  f8:	8f 7e       	andi	r24, 0xEF	; 239
  fa:	8b b9       	out	0x0b, r24	; 11
  fc:	8b b1       	in	r24, 0x0b	; 11
  fe:	87 7f       	andi	r24, 0xF7	; 247
 100:	8b b9       	out	0x0b, r24	; 11
 102:	8b b1       	in	r24, 0x0b	; 11
 104:	8b 7f       	andi	r24, 0xFB	; 251
 106:	8b b9       	out	0x0b, r24	; 11
 108:	cc 23       	and	r28, r28
 10a:	1c f4       	brge	.+6      	; 0x112 <lcd_write+0x56>
 10c:	8b b1       	in	r24, 0x0b	; 11
 10e:	80 62       	ori	r24, 0x20	; 32
 110:	8b b9       	out	0x0b, r24	; 11
 112:	c6 ff       	sbrs	r28, 6
 114:	03 c0       	rjmp	.+6      	; 0x11c <lcd_write+0x60>
 116:	8b b1       	in	r24, 0x0b	; 11
 118:	80 61       	ori	r24, 0x10	; 16
 11a:	8b b9       	out	0x0b, r24	; 11
 11c:	c5 ff       	sbrs	r28, 5
 11e:	03 c0       	rjmp	.+6      	; 0x126 <lcd_write+0x6a>
 120:	8b b1       	in	r24, 0x0b	; 11
 122:	88 60       	ori	r24, 0x08	; 8
 124:	8b b9       	out	0x0b, r24	; 11
 126:	c4 ff       	sbrs	r28, 4
 128:	03 c0       	rjmp	.+6      	; 0x130 <lcd_write+0x74>
 12a:	8b b1       	in	r24, 0x0b	; 11
 12c:	84 60       	ori	r24, 0x04	; 4
 12e:	8b b9       	out	0x0b, r24	; 11
 130:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 134:	8b b1       	in	r24, 0x0b	; 11
 136:	8f 7d       	andi	r24, 0xDF	; 223
 138:	8b b9       	out	0x0b, r24	; 11
 13a:	8b b1       	in	r24, 0x0b	; 11
 13c:	8f 7e       	andi	r24, 0xEF	; 239
 13e:	8b b9       	out	0x0b, r24	; 11
 140:	8b b1       	in	r24, 0x0b	; 11
 142:	87 7f       	andi	r24, 0xF7	; 247
 144:	8b b9       	out	0x0b, r24	; 11
 146:	8b b1       	in	r24, 0x0b	; 11
 148:	8b 7f       	andi	r24, 0xFB	; 251
 14a:	8b b9       	out	0x0b, r24	; 11
 14c:	c3 ff       	sbrs	r28, 3
 14e:	03 c0       	rjmp	.+6      	; 0x156 <lcd_write+0x9a>
 150:	8b b1       	in	r24, 0x0b	; 11
 152:	80 62       	ori	r24, 0x20	; 32
 154:	8b b9       	out	0x0b, r24	; 11
 156:	c2 ff       	sbrs	r28, 2
 158:	03 c0       	rjmp	.+6      	; 0x160 <lcd_write+0xa4>
 15a:	8b b1       	in	r24, 0x0b	; 11
 15c:	80 61       	ori	r24, 0x10	; 16
 15e:	8b b9       	out	0x0b, r24	; 11
 160:	c1 ff       	sbrs	r28, 1
 162:	03 c0       	rjmp	.+6      	; 0x16a <lcd_write+0xae>
 164:	8b b1       	in	r24, 0x0b	; 11
 166:	88 60       	ori	r24, 0x08	; 8
 168:	8b b9       	out	0x0b, r24	; 11
 16a:	c0 ff       	sbrs	r28, 0
 16c:	03 c0       	rjmp	.+6      	; 0x174 <lcd_write+0xb8>
 16e:	8b b1       	in	r24, 0x0b	; 11
 170:	84 60       	ori	r24, 0x04	; 4
 172:	8b b9       	out	0x0b, r24	; 11
 174:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 178:	8b b1       	in	r24, 0x0b	; 11
 17a:	84 60       	ori	r24, 0x04	; 4
 17c:	8b b9       	out	0x0b, r24	; 11
 17e:	8b b1       	in	r24, 0x0b	; 11
 180:	88 60       	ori	r24, 0x08	; 8
 182:	8b b9       	out	0x0b, r24	; 11
 184:	8b b1       	in	r24, 0x0b	; 11
 186:	80 61       	ori	r24, 0x10	; 16
 188:	8b b9       	out	0x0b, r24	; 11
 18a:	8b b1       	in	r24, 0x0b	; 11
 18c:	80 62       	ori	r24, 0x20	; 32
 18e:	8b b9       	out	0x0b, r24	; 11
 190:	cf 91       	pop	r28
 192:	08 95       	ret

00000194 <lcd_read>:
 194:	88 23       	and	r24, r24
 196:	21 f0       	breq	.+8      	; 0x1a0 <lcd_read+0xc>
 198:	88 b1       	in	r24, 0x08	; 8
 19a:	81 60       	ori	r24, 0x01	; 1
 19c:	88 b9       	out	0x08, r24	; 8
 19e:	03 c0       	rjmp	.+6      	; 0x1a6 <lcd_read+0x12>
 1a0:	88 b1       	in	r24, 0x08	; 8
 1a2:	8e 7f       	andi	r24, 0xFE	; 254
 1a4:	88 b9       	out	0x08, r24	; 8
 1a6:	88 b1       	in	r24, 0x08	; 8
 1a8:	82 60       	ori	r24, 0x02	; 2
 1aa:	88 b9       	out	0x08, r24	; 8
 1ac:	8a b1       	in	r24, 0x0a	; 10
 1ae:	8b 7f       	andi	r24, 0xFB	; 251
 1b0:	8a b9       	out	0x0a, r24	; 10
 1b2:	8a b1       	in	r24, 0x0a	; 10
 1b4:	87 7f       	andi	r24, 0xF7	; 247
 1b6:	8a b9       	out	0x0a, r24	; 10
 1b8:	8a b1       	in	r24, 0x0a	; 10
 1ba:	8f 7e       	andi	r24, 0xEF	; 239
 1bc:	8a b9       	out	0x0a, r24	; 10
 1be:	8a b1       	in	r24, 0x0a	; 10
 1c0:	8f 7d       	andi	r24, 0xDF	; 223
 1c2:	8a b9       	out	0x0a, r24	; 10
 1c4:	88 b1       	in	r24, 0x08	; 8
 1c6:	84 60       	ori	r24, 0x04	; 4
 1c8:	88 b9       	out	0x08, r24	; 8
 1ca:	85 e0       	ldi	r24, 0x05	; 5
 1cc:	8a 95       	dec	r24
 1ce:	f1 f7       	brne	.-4      	; 0x1cc <lcd_read+0x38>
 1d0:	00 00       	nop
 1d2:	4a 99       	sbic	0x09, 2	; 9
 1d4:	02 c0       	rjmp	.+4      	; 0x1da <lcd_read+0x46>
 1d6:	80 e0       	ldi	r24, 0x00	; 0
 1d8:	01 c0       	rjmp	.+2      	; 0x1dc <lcd_read+0x48>
 1da:	80 e1       	ldi	r24, 0x10	; 16
 1dc:	4b 99       	sbic	0x09, 3	; 9
 1de:	80 62       	ori	r24, 0x20	; 32
 1e0:	4c 99       	sbic	0x09, 4	; 9
 1e2:	80 64       	ori	r24, 0x40	; 64
 1e4:	4d 99       	sbic	0x09, 5	; 9
 1e6:	80 68       	ori	r24, 0x80	; 128
 1e8:	98 b1       	in	r25, 0x08	; 8
 1ea:	9b 7f       	andi	r25, 0xFB	; 251
 1ec:	98 b9       	out	0x08, r25	; 8
 1ee:	95 e0       	ldi	r25, 0x05	; 5
 1f0:	9a 95       	dec	r25
 1f2:	f1 f7       	brne	.-4      	; 0x1f0 <lcd_read+0x5c>
 1f4:	00 00       	nop
 1f6:	98 b1       	in	r25, 0x08	; 8
 1f8:	94 60       	ori	r25, 0x04	; 4
 1fa:	98 b9       	out	0x08, r25	; 8
 1fc:	95 e0       	ldi	r25, 0x05	; 5
 1fe:	9a 95       	dec	r25
 200:	f1 f7       	brne	.-4      	; 0x1fe <lcd_read+0x6a>
 202:	00 00       	nop
 204:	4a 99       	sbic	0x09, 2	; 9
 206:	81 60       	ori	r24, 0x01	; 1
 208:	4b 99       	sbic	0x09, 3	; 9
 20a:	82 60       	ori	r24, 0x02	; 2
 20c:	4c 99       	sbic	0x09, 4	; 9
 20e:	84 60       	ori	r24, 0x04	; 4
 210:	4d 99       	sbic	0x09, 5	; 9
 212:	88 60       	ori	r24, 0x08	; 8
 214:	98 b1       	in	r25, 0x08	; 8
 216:	9b 7f       	andi	r25, 0xFB	; 251
 218:	98 b9       	out	0x08, r25	; 8
 21a:	08 95       	ret

0000021c <lcd_waitbusy>:
 21c:	80 e0       	ldi	r24, 0x00	; 0
 21e:	0e 94 ca 00 	call	0x194	; 0x194 <lcd_read>
 222:	88 23       	and	r24, r24
 224:	dc f3       	brlt	.-10     	; 0x21c <lcd_waitbusy>
 226:	85 e1       	ldi	r24, 0x15	; 21
 228:	8a 95       	dec	r24
 22a:	f1 f7       	brne	.-4      	; 0x228 <lcd_waitbusy+0xc>
 22c:	00 00       	nop
 22e:	80 e0       	ldi	r24, 0x00	; 0
 230:	0e 94 ca 00 	call	0x194	; 0x194 <lcd_read>
 234:	08 95       	ret

00000236 <lcd_command>:
 236:	cf 93       	push	r28
 238:	c8 2f       	mov	r28, r24
 23a:	0e 94 0e 01 	call	0x21c	; 0x21c <lcd_waitbusy>
 23e:	60 e0       	ldi	r22, 0x00	; 0
 240:	8c 2f       	mov	r24, r28
 242:	0e 94 5e 00 	call	0xbc	; 0xbc <lcd_write>
 246:	cf 91       	pop	r28
 248:	08 95       	ret

0000024a <lcd_clrscr>:
 24a:	81 e0       	ldi	r24, 0x01	; 1
 24c:	0e 94 1b 01 	call	0x236	; 0x236 <lcd_command>
 250:	08 95       	ret

00000252 <lcd_putc>:
 252:	cf 93       	push	r28
 254:	c8 2f       	mov	r28, r24
 256:	0e 94 0e 01 	call	0x21c	; 0x21c <lcd_waitbusy>
 25a:	ca 30       	cpi	r28, 0x0A	; 10
 25c:	49 f4       	brne	.+18     	; 0x270 <lcd_putc+0x1e>
 25e:	80 34       	cpi	r24, 0x40	; 64
 260:	10 f4       	brcc	.+4      	; 0x266 <lcd_putc+0x14>
 262:	80 e4       	ldi	r24, 0x40	; 64
 264:	01 c0       	rjmp	.+2      	; 0x268 <lcd_putc+0x16>
 266:	80 e0       	ldi	r24, 0x00	; 0
 268:	80 58       	subi	r24, 0x80	; 128
 26a:	0e 94 1b 01 	call	0x236	; 0x236 <lcd_command>
 26e:	04 c0       	rjmp	.+8      	; 0x278 <lcd_putc+0x26>
 270:	61 e0       	ldi	r22, 0x01	; 1
 272:	8c 2f       	mov	r24, r28
 274:	0e 94 5e 00 	call	0xbc	; 0xbc <lcd_write>
 278:	cf 91       	pop	r28
 27a:	08 95       	ret

0000027c <lcd_puts>:
 27c:	cf 93       	push	r28
 27e:	df 93       	push	r29
 280:	fc 01       	movw	r30, r24
 282:	03 c0       	rjmp	.+6      	; 0x28a <lcd_puts+0xe>
 284:	0e 94 29 01 	call	0x252	; 0x252 <lcd_putc>
 288:	fe 01       	movw	r30, r28
 28a:	ef 01       	movw	r28, r30
 28c:	21 96       	adiw	r28, 0x01	; 1
 28e:	80 81       	ld	r24, Z
 290:	81 11       	cpse	r24, r1
 292:	f8 cf       	rjmp	.-16     	; 0x284 <lcd_puts+0x8>
 294:	df 91       	pop	r29
 296:	cf 91       	pop	r28
 298:	08 95       	ret

0000029a <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 29a:	cf 93       	push	r28
 29c:	c8 2f       	mov	r28, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
 29e:	87 b1       	in	r24, 0x07	; 7
 2a0:	81 60       	ori	r24, 0x01	; 1
 2a2:	87 b9       	out	0x07, r24	; 7
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
 2a4:	87 b1       	in	r24, 0x07	; 7
 2a6:	82 60       	ori	r24, 0x02	; 2
 2a8:	87 b9       	out	0x07, r24	; 7
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
 2aa:	87 b1       	in	r24, 0x07	; 7
 2ac:	84 60       	ori	r24, 0x04	; 4
 2ae:	87 b9       	out	0x07, r24	; 7
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
 2b0:	8a b1       	in	r24, 0x0a	; 10
 2b2:	84 60       	ori	r24, 0x04	; 4
 2b4:	8a b9       	out	0x0a, r24	; 10
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
 2b6:	8a b1       	in	r24, 0x0a	; 10
 2b8:	88 60       	ori	r24, 0x08	; 8
 2ba:	8a b9       	out	0x0a, r24	; 10
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
 2bc:	8a b1       	in	r24, 0x0a	; 10
 2be:	80 61       	ori	r24, 0x10	; 16
 2c0:	8a b9       	out	0x0a, r24	; 10
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
 2c2:	8a b1       	in	r24, 0x0a	; 10
 2c4:	80 62       	ori	r24, 0x20	; 32
 2c6:	8a b9       	out	0x0a, r24	; 10
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2c8:	8f ef       	ldi	r24, 0xFF	; 255
 2ca:	99 ef       	ldi	r25, 0xF9	; 249
 2cc:	01 97       	sbiw	r24, 0x01	; 1
 2ce:	f1 f7       	brne	.-4      	; 0x2cc <lcd_init+0x32>
 2d0:	00 c0       	rjmp	.+0      	; 0x2d2 <lcd_init+0x38>
 2d2:	00 00       	nop
    }
    delay(LCD_DELAY_BOOTUP);             /* wait 16ms or more after power-on       */
    
    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);    // LCD_FUNCTION>>4;
 2d4:	8b b1       	in	r24, 0x0b	; 11
 2d6:	88 60       	ori	r24, 0x08	; 8
 2d8:	8b b9       	out	0x0b, r24	; 11
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);    // LCD_FUNCTION_8BIT>>4;
 2da:	8b b1       	in	r24, 0x0b	; 11
 2dc:	84 60       	ori	r24, 0x04	; 4
 2de:	8b b9       	out	0x0b, r24	; 11
    lcd_e_toggle();
 2e0:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 2e4:	8f e1       	ldi	r24, 0x1F	; 31
 2e6:	9e e4       	ldi	r25, 0x4E	; 78
 2e8:	01 97       	sbiw	r24, 0x01	; 1
 2ea:	f1 f7       	brne	.-4      	; 0x2e8 <lcd_init+0x4e>
 2ec:	00 c0       	rjmp	.+0      	; 0x2ee <lcd_init+0x54>
 2ee:	00 00       	nop
    delay(LCD_DELAY_INIT);               /* delay, busy flag can't be checked here */
   
    /* repeat last command */ 
    lcd_e_toggle();      
 2f0:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 2f4:	8f ef       	ldi	r24, 0xFF	; 255
 2f6:	90 e0       	ldi	r25, 0x00	; 0
 2f8:	01 97       	sbiw	r24, 0x01	; 1
 2fa:	f1 f7       	brne	.-4      	; 0x2f8 <lcd_init+0x5e>
 2fc:	00 c0       	rjmp	.+0      	; 0x2fe <lcd_init+0x64>
 2fe:	00 00       	nop
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */
    
    /* repeat last command a third time */
    lcd_e_toggle();      
 300:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 304:	8f ef       	ldi	r24, 0xFF	; 255
 306:	90 e0       	ldi	r25, 0x00	; 0
 308:	01 97       	sbiw	r24, 0x01	; 1
 30a:	f1 f7       	brne	.-4      	; 0x308 <lcd_init+0x6e>
 30c:	00 c0       	rjmp	.+0      	; 0x30e <lcd_init+0x74>
 30e:	00 00       	nop
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
 310:	8b b1       	in	r24, 0x0b	; 11
 312:	8b 7f       	andi	r24, 0xFB	; 251
 314:	8b b9       	out	0x0b, r24	; 11
    lcd_e_toggle();
 316:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 31a:	8f ef       	ldi	r24, 0xFF	; 255
 31c:	90 e0       	ldi	r25, 0x00	; 0
 31e:	01 97       	sbiw	r24, 0x01	; 1
 320:	f1 f7       	brne	.-4      	; 0x31e <lcd_init+0x84>
 322:	00 c0       	rjmp	.+0      	; 0x324 <lcd_init+0x8a>
 324:	00 00       	nop
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
	lcd_command(KS0073_4LINES_MODE);
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
#else
    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
 326:	88 e2       	ldi	r24, 0x28	; 40
 328:	0e 94 1b 01 	call	0x236	; 0x236 <lcd_command>
#endif
    lcd_command(LCD_DISP_OFF);              /* display off                  */
 32c:	88 e0       	ldi	r24, 0x08	; 8
 32e:	0e 94 1b 01 	call	0x236	; 0x236 <lcd_command>
    lcd_clrscr();                           /* display clear                */ 
 332:	0e 94 25 01 	call	0x24a	; 0x24a <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
 336:	86 e0       	ldi	r24, 0x06	; 6
 338:	0e 94 1b 01 	call	0x236	; 0x236 <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
 33c:	8c 2f       	mov	r24, r28
 33e:	0e 94 1b 01 	call	0x236	; 0x236 <lcd_command>

}/* lcd_init */
 342:	cf 91       	pop	r28
 344:	08 95       	ret

00000346 <init>:
}

void init()
{
	//Button-Interrupts
	PCMSK1|=(1<<PCINT11);   //erlaubt PCINT11 einen Interrupt auszulösen
 346:	ec e6       	ldi	r30, 0x6C	; 108
 348:	f0 e0       	ldi	r31, 0x00	; 0
 34a:	80 81       	ld	r24, Z
 34c:	88 60       	ori	r24, 0x08	; 8
 34e:	80 83       	st	Z, r24
	PCMSK1 |=(1<<PCINT12);  //erlaubt PCINT12 einen Interrupt auszulösen
 350:	80 81       	ld	r24, Z
 352:	80 61       	ori	r24, 0x10	; 16
 354:	80 83       	st	Z, r24
	PCICR |=(1<<PCIE1); //festgelegt, wann Interrupt aufgerufen wird PCIE1 = any change on any PCINT14..8
 356:	e8 e6       	ldi	r30, 0x68	; 104
 358:	f0 e0       	ldi	r31, 0x00	; 0
 35a:	80 81       	ld	r24, Z
 35c:	82 60       	ori	r24, 0x02	; 2
 35e:	80 83       	st	Z, r24
 360:	08 95       	ret

00000362 <main>:
	int value;
} EepromData;

int main(void)
{
	sei();
 362:	78 94       	sei
	
	lcd_init(LCD_DISP_ON);
 364:	8c e0       	ldi	r24, 0x0C	; 12
 366:	0e 94 4d 01 	call	0x29a	; 0x29a <lcd_init>
	
	init();
 36a:	0e 94 a3 01 	call	0x346	; 0x346 <init>
		
	while(1)
	{
		lcd_clrscr();
 36e:	0e 94 25 01 	call	0x24a	; 0x24a <lcd_clrscr>
		
		if(buttonPressed == 1)
 372:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <__data_end>
 376:	90 91 17 01 	lds	r25, 0x0117	; 0x800117 <__data_end+0x1>
 37a:	01 97       	sbiw	r24, 0x01	; 1
 37c:	a1 f5       	brne	.+104    	; 0x3e6 <main+0x84>
		{
			if(systemStatus)
 37e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 382:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 386:	89 2b       	or	r24, r25
 388:	a1 f0       	breq	.+40     	; 0x3b2 <main+0x50>
			{
				lcd_clrscr();
 38a:	0e 94 25 01 	call	0x24a	; 0x24a <lcd_clrscr>
				lcd_puts("Good Bye!");
 38e:	82 e0       	ldi	r24, 0x02	; 2
 390:	91 e0       	ldi	r25, 0x01	; 1
 392:	0e 94 3e 01 	call	0x27c	; 0x27c <lcd_puts>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 396:	2f ef       	ldi	r18, 0xFF	; 255
 398:	8b e4       	ldi	r24, 0x4B	; 75
 39a:	9d e1       	ldi	r25, 0x1D	; 29
 39c:	21 50       	subi	r18, 0x01	; 1
 39e:	80 40       	sbci	r24, 0x00	; 0
 3a0:	90 40       	sbci	r25, 0x00	; 0
 3a2:	e1 f7       	brne	.-8      	; 0x39c <main+0x3a>
 3a4:	00 c0       	rjmp	.+0      	; 0x3a6 <main+0x44>
 3a6:	00 00       	nop
				_delay_ms(600);
				systemStatus=0;
 3a8:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 3ac:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
 3b0:	15 c0       	rjmp	.+42     	; 0x3dc <main+0x7a>
			}
			else
			{
				lcd_clrscr();
 3b2:	0e 94 25 01 	call	0x24a	; 0x24a <lcd_clrscr>
				lcd_puts("Hello!");
 3b6:	8c e0       	ldi	r24, 0x0C	; 12
 3b8:	91 e0       	ldi	r25, 0x01	; 1
 3ba:	0e 94 3e 01 	call	0x27c	; 0x27c <lcd_puts>
 3be:	2f ef       	ldi	r18, 0xFF	; 255
 3c0:	8b e4       	ldi	r24, 0x4B	; 75
 3c2:	9d e1       	ldi	r25, 0x1D	; 29
 3c4:	21 50       	subi	r18, 0x01	; 1
 3c6:	80 40       	sbci	r24, 0x00	; 0
 3c8:	90 40       	sbci	r25, 0x00	; 0
 3ca:	e1 f7       	brne	.-8      	; 0x3c4 <main+0x62>
 3cc:	00 c0       	rjmp	.+0      	; 0x3ce <main+0x6c>
 3ce:	00 00       	nop
				_delay_ms(600);
				systemStatus=1;
 3d0:	81 e0       	ldi	r24, 0x01	; 1
 3d2:	90 e0       	ldi	r25, 0x00	; 0
 3d4:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 3d8:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
			}
			buttonPressed = 0;
 3dc:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <__data_end+0x1>
 3e0:	10 92 16 01 	sts	0x0116, r1	; 0x800116 <__data_end>
 3e4:	0e c0       	rjmp	.+28     	; 0x402 <__EEPROM_REGION_LENGTH__+0x2>
		}
		else if(buttonPressed == 2)
 3e6:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <__data_end>
 3ea:	90 91 17 01 	lds	r25, 0x0117	; 0x800117 <__data_end+0x1>
 3ee:	02 97       	sbiw	r24, 0x02	; 2
 3f0:	41 f4       	brne	.+16     	; 0x402 <__EEPROM_REGION_LENGTH__+0x2>
		{						
			lcd_puts("t");	
 3f2:	83 e1       	ldi	r24, 0x13	; 19
 3f4:	91 e0       	ldi	r25, 0x01	; 1
 3f6:	0e 94 3e 01 	call	0x27c	; 0x27c <lcd_puts>
			buttonPressed = 0;
 3fa:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <__data_end+0x1>
 3fe:	10 92 16 01 	sts	0x0116, r1	; 0x800116 <__data_end>
 402:	2f ef       	ldi	r18, 0xFF	; 255
 404:	83 ed       	ldi	r24, 0xD3	; 211
 406:	90 e3       	ldi	r25, 0x30	; 48
 408:	21 50       	subi	r18, 0x01	; 1
 40a:	80 40       	sbci	r24, 0x00	; 0
 40c:	90 40       	sbci	r25, 0x00	; 0
 40e:	e1 f7       	brne	.-8      	; 0x408 <__EEPROM_REGION_LENGTH__+0x8>
 410:	00 c0       	rjmp	.+0      	; 0x412 <__EEPROM_REGION_LENGTH__+0x12>
 412:	00 00       	nop
 414:	ac cf       	rjmp	.-168    	; 0x36e <main+0xc>

00000416 <__vector_4>:
	PCICR |=(1<<PCIE1); //festgelegt, wann Interrupt aufgerufen wird PCIE1 = any change on any PCINT14..8
	
}

ISR(PCINT1_vect)
{	
 416:	1f 92       	push	r1
 418:	0f 92       	push	r0
 41a:	0f b6       	in	r0, 0x3f	; 63
 41c:	0f 92       	push	r0
 41e:	11 24       	eor	r1, r1
 420:	8f 93       	push	r24
 422:	9f 93       	push	r25
	if(PINC & (1 << PINC3) == (1<<PINC3))
 424:	30 9b       	sbis	0x06, 0	; 6
 426:	06 c0       	rjmp	.+12     	; 0x434 <__vector_4+0x1e>
	{
		buttonPressed = 1;
 428:	81 e0       	ldi	r24, 0x01	; 1
 42a:	90 e0       	ldi	r25, 0x00	; 0
 42c:	90 93 17 01 	sts	0x0117, r25	; 0x800117 <__data_end+0x1>
 430:	80 93 16 01 	sts	0x0116, r24	; 0x800116 <__data_end>
		//lcd_puts("test1");
		//_delay_ms(1000);
	}
	
	if(PINC & (1 << PINC4) == (1<<PINC4))
 434:	86 b1       	in	r24, 0x06	; 6
	{
		//lcd_puts("hallooo");
		//_delay_ms(1000);
	}
 436:	9f 91       	pop	r25
 438:	8f 91       	pop	r24
 43a:	0f 90       	pop	r0
 43c:	0f be       	out	0x3f, r0	; 63
 43e:	0f 90       	pop	r0
 440:	1f 90       	pop	r1
 442:	18 95       	reti

00000444 <_exit>:
 444:	f8 94       	cli

00000446 <__stop_program>:
 446:	ff cf       	rjmp	.-2      	; 0x446 <__stop_program>
