{
  "modules": {
    "RisingEdge_DFlipFlop_AsyncResetHigh": {
      "ports": [
        {
          "type": "input",
          "name": "D"
        },
        {
          "type": "input",
          "name": "async_reset"
        },
        {
          "type": "input",
          "name": "clk"
        },
        {
          "type": "output",
          "name": "Q"
        }
      ],
      "instances": [
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_D_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_3",
          "connections": [
            {
              "fromDevice": "D",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$175",
              "toIO": "input_0_3",
              "delay": 235.697
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_4",
          "connections": [
            {
              "fromDevice": "async_reset",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$175",
              "toIO": "input_0_4",
              "delay": 158.641
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_3",
          "connections": [
            {
              "fromDevice": "async_reset",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$173",
              "toIO": "input_0_3",
              "delay": 234.813
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_4",
          "connections": [
            {
              "fromDevice": "async_reset",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$171",
              "toIO": "input_0_4",
              "delay": 2228.53
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_1",
          "connections": [
            {
              "fromDevice": "async_reset",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$169",
              "toIO": "input_0_1",
              "delay": 698.03
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_0",
          "connections": [
            {
              "fromDevice": "async_reset",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$167",
              "toIO": "input_0_0",
              "delay": 848.604
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_clk_output_0_0_to_latch_$sdff~0^Q~0_clock_0_0",
          "connections": [
            {
              "fromDevice": "clk",
              "fromIO": "output_0_0",
              "toDevice": "latch_$sdff~0^Q~0",
              "toIO": "clock_0_0",
              "delay": 10
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_clk_output_0_0_to_latch_$sdff~2^Q~0_clock_0_0",
          "connections": [
            {
              "fromDevice": "clk",
              "fromIO": "output_0_0",
              "toDevice": "latch_$sdff~2^Q~0",
              "toIO": "clock_0_0",
              "delay": 10
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_clk_output_0_0_to_latch_$sdff~1^Q~0_clock_0_0",
          "connections": [
            {
              "fromDevice": "clk",
              "fromIO": "output_0_0",
              "toDevice": "latch_$sdff~1^Q~0",
              "toIO": "clock_0_0",
              "delay": 10
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_clk_output_0_0_to_latch_$sdff~3^Q~0_clock_0_0",
          "connections": [
            {
              "fromDevice": "clk",
              "fromIO": "output_0_0",
              "toDevice": "latch_$sdff~3^Q~0",
              "toIO": "clock_0_0",
              "delay": 10
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_clk_output_0_0_to_latch_Q_clock_0_0",
          "connections": [
            {
              "fromDevice": "clk",
              "fromIO": "output_0_0",
              "toDevice": "latch_Q",
              "toIO": "clock_0_0",
              "delay": 10
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
          "connections": [
            {
              "fromDevice": "latch_Q",
              "fromIO": "output_0_0",
              "toDevice": "Q",
              "toIO": "input_0_0",
              "delay": 775.085
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_1",
          "connections": [
            {
              "fromDevice": "lut_gnd",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$175",
              "toIO": "input_0_1",
              "delay": 556
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_1",
          "connections": [
            {
              "fromDevice": "lut_gnd",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$173",
              "toIO": "input_0_1",
              "delay": 203
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_1",
          "connections": [
            {
              "fromDevice": "lut_gnd",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$171",
              "toIO": "input_0_1",
              "delay": 203
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_2",
          "connections": [
            {
              "fromDevice": "lut_gnd",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$169",
              "toIO": "input_0_2",
              "delay": 556
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_2",
          "connections": [
            {
              "fromDevice": "lut_gnd",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$167",
              "toIO": "input_0_2",
              "delay": 556
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$167_output_0_0_to_latch_Q_input_0_0",
          "connections": [
            {
              "fromDevice": "lut_$auto$rtlil.cc:2714:MuxGate$167",
              "fromIO": "output_0_0",
              "toDevice": "latch_Q",
              "toIO": "input_0_0",
              "delay": 96
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$169_output_0_0_to_latch_$sdff~3^Q~0_input_0_0",
          "connections": [
            {
              "fromDevice": "lut_$auto$rtlil.cc:2714:MuxGate$169",
              "fromIO": "output_0_0",
              "toDevice": "latch_$sdff~3^Q~0",
              "toIO": "input_0_0",
              "delay": 96
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_latch_$sdff~3^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_1",
          "connections": [
            {
              "fromDevice": "latch_$sdff~3^Q~0",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$167",
              "toIO": "input_0_1",
              "delay": 0
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$171_output_0_0_to_latch_$sdff~1^Q~0_input_0_0",
          "connections": [
            {
              "fromDevice": "lut_$auto$rtlil.cc:2714:MuxGate$171",
              "fromIO": "output_0_0",
              "toDevice": "latch_$sdff~1^Q~0",
              "toIO": "input_0_0",
              "delay": 107
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_latch_$sdff~1^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_0",
          "connections": [
            {
              "fromDevice": "latch_$sdff~1^Q~0",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$173",
              "toIO": "input_0_0",
              "delay": 173
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$173_output_0_0_to_latch_$sdff~2^Q~0_input_0_0",
          "connections": [
            {
              "fromDevice": "lut_$auto$rtlil.cc:2714:MuxGate$173",
              "fromIO": "output_0_0",
              "toDevice": "latch_$sdff~2^Q~0",
              "toIO": "input_0_0",
              "delay": 107
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_latch_$sdff~2^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_3",
          "connections": [
            {
              "fromDevice": "latch_$sdff~2^Q~0",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$169",
              "toIO": "input_0_3",
              "delay": 173
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$175_output_0_0_to_latch_$sdff~0^Q~0_input_0_0",
          "connections": [
            {
              "fromDevice": "lut_$auto$rtlil.cc:2714:MuxGate$175",
              "fromIO": "output_0_0",
              "toDevice": "latch_$sdff~0^Q~0",
              "toIO": "input_0_0",
              "delay": 107
            }
          ]
        },
        {
          "type": "fpga_interconnect",
          "name": "routing_segment_latch_$sdff~0^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_2",
          "connections": [
            {
              "fromDevice": "latch_$sdff~0^Q~0",
              "fromIO": "output_0_0",
              "toDevice": "lut_$auto$rtlil.cc:2714:MuxGate$171",
              "toIO": "input_0_2",
              "delay": 526
            }
          ]
        },
        {
          "type": "LUT_K",
          "name": "lut_$auto$rtlil.cc:2714:MuxGate$175",
          "K": "5",
          "LUT_MASK": "32'b00000100000001000000010100000000",
          "delays": [
            {
              "from": "in[1]",
              "to": "out",
              "delay": 152
            },
            {
              "from": "in[3]",
              "to": "out",
              "delay": 150
            },
            {
              "from": "in[4]",
              "to": "out",
              "delay": 118
            }
          ]
        },
        {
          "type": "DFF",
          "name": "latch_$sdff~0^Q~0",
          "delays": 303,
          "timingChecks": -46
        },
        {
          "type": "LUT_K",
          "name": "lut_gnd",
          "K": "5",
          "LUT_MASK": "32'b00000000000000000000000000000000"
        },
        {
          "type": "LUT_K",
          "name": "lut_$auto$rtlil.cc:2714:MuxGate$173",
          "K": "5",
          "LUT_MASK": "32'b00000000000000000000110000001010",
          "delays": [
            {
              "from": "in[0]",
              "to": "out",
              "delay": 152
            },
            {
              "from": "in[1]",
              "to": "out",
              "delay": 152
            },
            {
              "from": "in[3]",
              "to": "out",
              "delay": 150
            }
          ]
        },
        {
          "type": "DFF",
          "name": "latch_$sdff~2^Q~0",
          "delays": 303,
          "timingChecks": -46
        },
        {
          "type": "LUT_K",
          "name": "lut_$auto$rtlil.cc:2714:MuxGate$171",
          "K": "5",
          "LUT_MASK": "32'b00000000010001000000000001010000",
          "delays": [
            {
              "from": "in[1]",
              "to": "out",
              "delay": 152
            },
            {
              "from": "in[2]",
              "to": "out",
              "delay": 150
            },
            {
              "from": "in[4]",
              "to": "out",
              "delay": 118
            }
          ]
        },
        {
          "type": "DFF",
          "name": "latch_$sdff~1^Q~0",
          "delays": 303,
          "timingChecks": -46
        },
        {
          "type": "LUT_K",
          "name": "lut_$auto$rtlil.cc:2714:MuxGate$169",
          "K": "5",
          "LUT_MASK": "32'b00000000000000000101000101000000",
          "delays": [
            {
              "from": "in[1]",
              "to": "out",
              "delay": 152
            },
            {
              "from": "in[2]",
              "to": "out",
              "delay": 150
            },
            {
              "from": "in[3]",
              "to": "out",
              "delay": 150
            }
          ]
        },
        {
          "type": "DFF",
          "name": "latch_$sdff~3^Q~0",
          "delays": 303,
          "timingChecks": -46
        },
        {
          "type": "LUT_K",
          "name": "lut_$auto$rtlil.cc:2714:MuxGate$167",
          "K": "5",
          "LUT_MASK": "32'b00000000000000000000000011100100",
          "delays": [
            {
              "from": "in[0]",
              "to": "out",
              "delay": 152
            },
            {
              "from": "in[1]",
              "to": "out",
              "delay": 152
            },
            {
              "from": "in[2]",
              "to": "out",
              "delay": 150
            }
          ]
        },
        {
          "type": "DFF",
          "name": "latch_Q",
          "delays": 303,
          "timingChecks": -46
        }
      ],
      "connections": [
        {
          "from": "Q_input_0_0",
          "to": "Q",
          "fromDevice": "Q",
          "fromIO": "input_0_0",
          "toDevice": "Q",
          "toIO": ""
        },
        {
          "from": "D",
          "to": "D_output_0_0",
          "fromDevice": "D",
          "fromIO": "",
          "toDevice": "D",
          "toIO": "output_0_0"
        },
        {
          "from": "async_reset",
          "to": "async_reset_output_0_0",
          "fromDevice": "async_reset",
          "fromIO": "",
          "toDevice": "async_reset",
          "toIO": "output_0_0"
        },
        {
          "from": "clk",
          "to": "clk_output_0_0",
          "fromDevice": "clk",
          "fromIO": "",
          "toDevice": "clk",
          "toIO": "output_0_0"
        }
      ]
    }
  }
}