INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DATA/lab_practise/project_1/project_1.srcs/sources_1/new/up_down_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DATA/lab_practise/project_1/project_1.srcs/sim_1/new/TB_up_down_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_up_down_Counter
