// Seed: 16652678
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    output id_7,
    output logic id_8,
    output id_9,
    input id_10,
    input logic id_11
);
  assign id_9 = 1;
  logic id_12;
  always @(posedge 1'b0 or 1'h0) id_2 = id_5;
  assign id_1 = id_3;
endmodule
