static const T_1 * F_1 ( T_2 V_1 ) {\r\nint V_2 ;\r\nfor ( V_2 = F_2 ( V_3 ) - 1 ; V_2 >= 0 ; V_2 -- )\r\nif ( V_3 [ V_2 ] . V_1 == V_1 )\r\nreturn & V_3 [ V_2 ] ;\r\nreturn NULL ;\r\n}\r\nstatic const T_3 * F_3 ( T_2 V_4 ) {\r\nint V_2 ;\r\nfor ( V_2 = F_2 ( V_5 ) - 1 ; V_2 >= 0 ; V_2 -- )\r\nif ( V_5 [ V_2 ] . V_4 == V_4 )\r\nreturn & V_5 [ V_2 ] ;\r\nreturn NULL ;\r\n}\r\nstatic int\r\nF_4 ( T_4 * V_6 , T_5 * V_7 , T_6 * V_8 , void * V_9 ) {\r\nint V_10 = 0 ;\r\nT_7 * V_11 ;\r\nT_2 V_1 = 0 ;\r\nconst T_8 * V_12 ;\r\nconst T_1 * V_13 ;\r\nT_9 * V_14 ;\r\nT_6 * V_15 ;\r\nif ( V_9 == NULL )\r\nreturn 0 ;\r\nV_11 = F_5 ( V_9 ) ;\r\nF_6 ( V_11 ) ;\r\nif ( V_11 -> V_16 . V_17 != 1 )\r\nreturn V_10 ;\r\nif ( V_11 -> V_16 . V_18 == 0 ) {\r\nV_1 = V_11 -> V_16 . V_19 ;\r\n} else {\r\nreturn V_10 ;\r\n}\r\nV_13 = F_1 ( V_1 ) ;\r\nif ( ! V_13 )\r\nreturn V_10 ;\r\nV_14 = F_7 ( V_8 , V_20 , V_6 , V_10 , - 1 , V_21 ) ;\r\nV_15 = F_8 ( V_14 , V_22 ) ;\r\nF_9 ( V_15 , V_23 , V_6 , 0 , 0 , V_1 ) ;\r\nV_12 = F_10 ( V_1 , F_11 ( V_24 ) ) ;\r\nif ( V_12 ) {\r\nF_12 ( V_14 , L_1 , V_12 ) ;\r\nF_12 ( V_11 -> V_16 . V_25 , L_2 , V_12 ) ;\r\nif ( V_11 -> V_26 >= 0 )\r\nF_12 ( F_13 ( F_14 ( V_8 ) , V_11 -> V_26 ) , L_3 , V_12 ) ;\r\n}\r\nif ( V_13 -> V_27 )\r\nV_10 = V_13 -> V_27 ( V_6 , V_7 , V_15 , NULL ) ;\r\nelse\r\nif ( F_15 ( V_6 , V_10 ) > 0 ) {\r\nF_16 ( V_8 , V_7 , & V_28 , V_6 , V_10 , - 1 ) ;\r\nV_10 += F_15 ( V_6 , V_10 ) ;\r\n}\r\nreturn V_10 ;\r\n}\r\nstatic int\r\nF_17 ( T_4 * V_6 , T_5 * V_7 , T_6 * V_8 , void * V_9 ) {\r\nT_10 V_10 = 0 ;\r\nT_7 * V_11 ;\r\nT_2 V_1 = 0 ;\r\nconst T_8 * V_12 ;\r\nconst T_1 * V_13 ;\r\nT_9 * V_14 ;\r\nT_6 * V_15 ;\r\nif ( V_9 == NULL )\r\nreturn 0 ;\r\nV_11 = F_5 ( V_9 ) ;\r\nF_6 ( V_11 ) ;\r\nif ( V_11 -> V_16 . V_17 != 2 )\r\nreturn V_10 ;\r\nif ( V_11 -> V_16 . V_18 != 0 )\r\nreturn V_10 ;\r\nV_1 = V_11 -> V_16 . V_19 ;\r\nV_13 = F_1 ( V_1 ) ;\r\nif ( ! V_13 )\r\nreturn V_10 ;\r\nV_14 = F_7 ( V_8 , V_20 , V_6 , V_10 , - 1 , V_21 ) ;\r\nV_15 = F_8 ( V_14 , V_22 ) ;\r\nF_9 ( V_15 , V_23 , V_6 , 0 , 0 , V_1 ) ;\r\nV_12 = F_10 ( V_1 , F_11 ( V_24 ) ) ;\r\nif ( V_12 ) {\r\nF_12 ( V_14 , L_1 , V_12 ) ;\r\nF_12 ( V_11 -> V_16 . V_25 , L_2 , V_12 ) ;\r\nif ( V_11 -> V_26 >= 0 )\r\nF_12 ( F_13 ( F_14 ( V_8 ) , V_11 -> V_26 ) , L_3 , V_12 ) ;\r\n}\r\nif ( V_13 -> V_29 )\r\nV_10 = V_13 -> V_29 ( V_6 , V_7 , V_15 , NULL ) ;\r\nelse\r\nif ( F_15 ( V_6 , V_10 ) > 0 ) {\r\nF_16 ( V_8 , V_7 , & V_30 , V_6 , V_10 , - 1 ) ;\r\nV_10 += F_15 ( V_6 , V_10 ) ;\r\n}\r\nreturn V_10 ;\r\n}\r\nstatic int\r\nF_18 ( T_4 * V_6 , T_5 * V_7 , T_6 * V_8 , void * V_9 ) {\r\nint V_10 = 0 ;\r\nT_7 * V_11 ;\r\nT_2 V_4 ;\r\nconst T_3 * V_31 ;\r\nconst T_8 * V_12 ;\r\nT_9 * V_14 ;\r\nT_6 * V_15 ;\r\nif ( V_9 == NULL )\r\nreturn 0 ;\r\nV_11 = F_5 ( V_9 ) ;\r\nF_6 ( V_11 ) ;\r\nif ( V_11 -> V_16 . V_17 != 3 )\r\nreturn V_10 ;\r\nif ( V_11 -> V_16 . V_18 != 0 )\r\nreturn V_10 ;\r\nV_4 = V_11 -> V_16 . V_19 ;\r\nV_31 = F_3 ( V_4 ) ;\r\nif ( ! V_31 )\r\nreturn V_10 ;\r\nV_14 = F_7 ( V_8 , V_20 , V_6 , V_10 , - 1 , V_21 ) ;\r\nV_15 = F_8 ( V_14 , V_22 ) ;\r\nF_9 ( V_15 , V_32 , V_6 , 0 , 0 , V_4 ) ;\r\nV_12 = F_10 ( V_4 , F_11 ( V_33 ) ) ;\r\nif ( V_12 ) {\r\nF_12 ( V_14 , L_1 , V_12 ) ;\r\nF_12 ( V_11 -> V_16 . V_25 , L_2 , V_12 ) ;\r\nif ( V_11 -> V_26 >= 0 )\r\nF_12 ( F_13 ( F_14 ( V_8 ) , V_11 -> V_26 ) , L_3 , V_12 ) ;\r\n}\r\nif ( V_31 -> V_34 )\r\nV_10 = V_31 -> V_34 ( V_6 , V_7 , V_15 , NULL ) ;\r\nelse\r\nif ( F_15 ( V_6 , V_10 ) > 0 ) {\r\nF_16 ( V_8 , V_7 , & V_28 , V_6 , V_10 , - 1 ) ;\r\nV_10 += F_15 ( V_6 , V_10 ) ;\r\n}\r\nreturn V_10 ;\r\n}\r\nvoid F_19 ( void ) {\r\nint V_2 ;\r\n#if 0\r\ndissector_handle_t q931_handle;\r\n#endif\r\nT_11 V_35 ;\r\nT_11 V_36 ;\r\nT_11 V_37 ;\r\n#if 0\r\nq931_handle = find_dissector("q931");\r\n#endif\r\nV_35 = F_20 ( F_4 , V_20 ) ;\r\nV_36 = F_20 ( F_17 , V_20 ) ;\r\nfor ( V_2 = 0 ; V_2 < ( int ) F_2 ( V_3 ) ; V_2 ++ ) {\r\nF_21 ( L_4 , V_3 [ V_2 ] . V_1 , V_35 ) ;\r\nF_21 ( L_5 , V_3 [ V_2 ] . V_1 , V_36 ) ;\r\n}\r\nfor ( V_2 = 0 ; V_2 < ( int ) F_2 ( V_38 ) ; V_2 ++ ) {\r\nif( V_38 -> V_27 )\r\nF_22 ( L_6 , V_38 [ V_2 ] . V_39 , F_20 ( V_38 [ V_2 ] . V_27 , V_20 ) ) ;\r\nif( V_38 -> V_29 )\r\nF_22 ( L_7 , V_38 [ V_2 ] . V_39 , F_20 ( V_38 [ V_2 ] . V_29 , V_20 ) ) ;\r\n}\r\nV_37 = F_20 ( F_18 , V_20 ) ;\r\nfor ( V_2 = 0 ; V_2 < ( int ) F_2 ( V_5 ) ; V_2 ++ ) {\r\nF_21 ( L_8 , V_5 [ V_2 ] . V_4 , V_37 ) ;\r\n}\r\n}\r\nvoid F_23 ( void ) {\r\nstatic T_12 V_40 [] = {\r\n{ & V_41 ,\r\n{ L_9 , L_10 ,\r\nV_42 , V_43 , NULL , 0 ,\r\nNULL , V_44 }\r\n} ,\r\n{ & V_23 ,\r\n{ L_11 , L_12 ,\r\nV_45 , V_43 , F_11 ( V_24 ) , 0x0 ,\r\nNULL , V_44 }\r\n} ,\r\n{ & V_32 ,\r\n{ L_13 , L_14 ,\r\nV_45 , V_43 , F_11 ( V_33 ) , 0x0 ,\r\nNULL , V_44 }\r\n} ,\r\n#include "packet-isdn-sup-hfarr.c"\r\n} ;\r\nstatic T_10 * V_46 [] = {\r\n& V_22 ,\r\n#include "packet-isdn-sup-ettarr.c"\r\n} ;\r\nstatic T_13 V_47 [] = {\r\n#if 0\r\n{ &ei_isdn_sup_unsupported_arg_type, { "isdn_sup.unsupported.arg_type", PI_UNDECODED, PI_WARN, "UNSUPPORTED ARGUMENT TYPE (ETSI sup)", EXPFILL }},\r\n#endif\r\n{ & V_30 , { L_15 , V_48 , V_49 , L_16 , V_50 } } ,\r\n{ & V_28 , { L_17 , V_48 , V_49 , L_18 , V_50 } } ,\r\n} ;\r\nT_14 * V_51 ;\r\nV_20 = F_24 ( V_52 , V_53 , V_54 ) ;\r\nF_25 ( V_20 , V_40 , F_2 ( V_40 ) ) ;\r\nF_26 ( V_46 , F_2 ( V_46 ) ) ;\r\nV_51 = F_27 ( V_20 ) ;\r\nF_28 ( V_51 , V_47 , F_2 ( V_47 ) ) ;\r\n}
