

================================================================
== Vitis HLS Report for 'switch_buffered'
================================================================
* Date:           Sat Sep  4 22:06:47 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        switch_buffered_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.313 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_switch_2stage_fu_160  |switch_2stage  |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        +-------------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    136|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     187|    518|    -|
|Memory           |        -|    -|     128|     64|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     324|    736|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------+---------+----+-----+-----+-----+
    |            Instance           |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+---------------+---------+----+-----+-----+-----+
    |call_ret_switch_2stage_fu_160  |switch_2stage  |        0|   0|  187|  518|    0|
    +-------------------------------+---------------+---------+----+-----+-----+-----+
    |Total                          |               |        0|   0|  187|  518|    0|
    +-------------------------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |F1_Sreg_Array_U  |F1_Sreg_Array  |        0|  64|  32|    0|     8|   32|     1|          256|
    |F2_Sreg_Array_U  |F1_Sreg_Array  |        0|  64|  32|    0|     8|   32|     1|          256|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |               |        0| 128|  64|    0|    16|   64|     2|          512|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln213_1_fu_380_p2    |         +|   0|  0|  13|           4|           2|
    |add_ln213_2_fu_454_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln213_3_fu_432_p2    |         +|   0|  0|  13|           4|           2|
    |add_ln213_fu_402_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln57_1_fu_288_p2     |         +|   0|  0|  11|           3|           2|
    |add_ln57_fu_237_p2       |         +|   0|  0|  11|           3|           2|
    |acpt1                    |       and|   0|  0|   2|           1|           1|
    |acpt2                    |       and|   0|  0|   2|           1|           1|
    |read_grant_1_fu_414_p2   |       and|   0|  0|   2|           1|           1|
    |read_grant_fu_362_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_fu_336_p2     |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln108_fu_349_p2     |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln870_1_fu_271_p2   |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln870_fu_220_p2     |      icmp|   0|  0|   9|           4|           1|
    |or_ln81_1_fu_426_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln81_fu_374_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln57_1_fu_294_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln57_fu_243_p3    |    select|   0|  0|   3|           1|           1|
    |X1_v_fu_226_p2           |       xor|   0|  0|   2|           1|           2|
    |X2_v_fu_277_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln81_1_fu_420_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln81_fu_368_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 136|          50|          38|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------+----+-----------+-----+-----------+
    |   Name   | LUT| Input Size| Bits| Total Bits|
    +----------+----+-----------+-----+-----------+
    |F1_cnt_V  |   9|          2|    4|          8|
    |F2_cnt_V  |   9|          2|    4|          8|
    +----------+----+-----------+-----+-----------+
    |Total     |  18|          4|    8|         16|
    +----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |F1_cnt_V   |  4|   0|    4|          0|
    |F2_cnt_V   |  4|   0|    4|          0|
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  9|   0|    9|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+-----------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+----------+-----+-----+--------------+-----------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_none|  switch_buffered|  return value|
|ap_rst    |   in|    1|  ap_ctrl_none|  switch_buffered|  return value|
|I1        |   in|   64|       ap_none|               I1|        scalar|
|I2        |   in|   64|       ap_none|               I2|        scalar|
|Odd_i     |   in|   64|       ap_none|              Odd|       pointer|
|Odd_o     |  out|   64|       ap_none|              Odd|       pointer|
|Even_i    |   in|   64|       ap_none|             Even|       pointer|
|Even_o    |  out|   64|       ap_none|             Even|       pointer|
|acpt1     |  out|    1|       ap_none|            acpt1|       pointer|
|acpt2     |  out|    1|       ap_none|            acpt2|       pointer|
+----------+-----+-----+--------------+-----------------+--------------+

