
stm32f405rg-ros-core-controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f3b0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  0800f540  0800f540  0001f540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fb14  0800fb14  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800fb14  0800fb14  0001fb14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fb1c  0800fb1c  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800fb1c  0800fb1c  0001fb1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fb24  0800fb24  0001fb24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800fb28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000062b8  200001f4  0800fd1c  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200064ac  0800fd1c  000264ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000302f7  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005de3  00000000  00000000  0005051b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001f48  00000000  00000000  00056300  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001d20  00000000  00000000  00058248  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002934d  00000000  00000000  00059f68  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001b401  00000000  00000000  000832b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dcae9  00000000  00000000  0009e6b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017b19f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000086e0  00000000  00000000  0017b21c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f528 	.word	0x0800f528

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800f528 	.word	0x0800f528

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001f4:	f000 b972 	b.w	80004dc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	4688      	mov	r8, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0803 	orr.w	r8, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbb8 f7fe 	udiv	r7, r8, lr
 8000248:	fa1f fc85 	uxth.w	ip, r5
 800024c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000250:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000254:	fb07 f10c 	mul.w	r1, r7, ip
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000262:	f080 811b 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8118 	bls.w	800049c <__udivmoddi4+0x28c>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fc0c 	mul.w	ip, r0, ip
 8000284:	45a4      	cmp	ip, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	192c      	adds	r4, r5, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800028e:	f080 8107 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000292:	45a4      	cmp	ip, r4
 8000294:	f240 8104 	bls.w	80004a0 <__udivmoddi4+0x290>
 8000298:	3802      	subs	r0, #2
 800029a:	442c      	add	r4, r5
 800029c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a0:	eba4 040c 	sub.w	r4, r4, ip
 80002a4:	2700      	movs	r7, #0
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80eb 	beq.w	8000496 <__udivmoddi4+0x286>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d147      	bne.n	8000366 <__udivmoddi4+0x156>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2c4>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	4698      	mov	r8, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4800 	strd	r4, r8, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	1b49      	subs	r1, r1, r5
 8000304:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000308:	fa1f f885 	uxth.w	r8, r5
 800030c:	2701      	movs	r7, #1
 800030e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fb0e 111c 	mls	r1, lr, ip, r1
 8000318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800031c:	fb08 f10c 	mul.w	r1, r8, ip
 8000320:	4299      	cmp	r1, r3
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x124>
 8000324:	18eb      	adds	r3, r5, r3
 8000326:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4299      	cmp	r1, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 8000332:	4684      	mov	ip, r0
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb1 f0fe 	udiv	r0, r1, lr
 800033c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	45a0      	cmp	r8, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x14c>
 800034c:	192c      	adds	r4, r5, r4
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x14a>
 8000354:	45a0      	cmp	r8, r4
 8000356:	f200 80b6 	bhi.w	80004c6 <__udivmoddi4+0x2b6>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 0408 	sub.w	r4, r4, r8
 8000360:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000364:	e79f      	b.n	80002a6 <__udivmoddi4+0x96>
 8000366:	f1c7 0c20 	rsb	ip, r7, #32
 800036a:	40bb      	lsls	r3, r7
 800036c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000370:	ea4e 0e03 	orr.w	lr, lr, r3
 8000374:	fa01 f407 	lsl.w	r4, r1, r7
 8000378:	fa20 f50c 	lsr.w	r5, r0, ip
 800037c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000380:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000384:	4325      	orrs	r5, r4
 8000386:	fbb3 f9f8 	udiv	r9, r3, r8
 800038a:	0c2c      	lsrs	r4, r5, #16
 800038c:	fb08 3319 	mls	r3, r8, r9, r3
 8000390:	fa1f fa8e 	uxth.w	sl, lr
 8000394:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000398:	fb09 f40a 	mul.w	r4, r9, sl
 800039c:	429c      	cmp	r4, r3
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f107 	lsl.w	r1, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003b0:	f080 8087 	bcs.w	80004c2 <__udivmoddi4+0x2b2>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f240 8084 	bls.w	80004c2 <__udivmoddi4+0x2b2>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4473      	add	r3, lr
 80003c0:	1b1b      	subs	r3, r3, r4
 80003c2:	b2ad      	uxth	r5, r5
 80003c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c8:	fb08 3310 	mls	r3, r8, r0, r3
 80003cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d4:	45a2      	cmp	sl, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1e 0404 	adds.w	r4, lr, r4
 80003dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e0:	d26b      	bcs.n	80004ba <__udivmoddi4+0x2aa>
 80003e2:	45a2      	cmp	sl, r4
 80003e4:	d969      	bls.n	80004ba <__udivmoddi4+0x2aa>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4474      	add	r4, lr
 80003ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ee:	fba0 8902 	umull	r8, r9, r0, r2
 80003f2:	eba4 040a 	sub.w	r4, r4, sl
 80003f6:	454c      	cmp	r4, r9
 80003f8:	46c2      	mov	sl, r8
 80003fa:	464b      	mov	r3, r9
 80003fc:	d354      	bcc.n	80004a8 <__udivmoddi4+0x298>
 80003fe:	d051      	beq.n	80004a4 <__udivmoddi4+0x294>
 8000400:	2e00      	cmp	r6, #0
 8000402:	d069      	beq.n	80004d8 <__udivmoddi4+0x2c8>
 8000404:	ebb1 050a 	subs.w	r5, r1, sl
 8000408:	eb64 0403 	sbc.w	r4, r4, r3
 800040c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000410:	40fd      	lsrs	r5, r7
 8000412:	40fc      	lsrs	r4, r7
 8000414:	ea4c 0505 	orr.w	r5, ip, r5
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f703 	lsr.w	r7, r0, r3
 8000428:	4095      	lsls	r5, r2
 800042a:	fa01 f002 	lsl.w	r0, r1, r2
 800042e:	fa21 f303 	lsr.w	r3, r1, r3
 8000432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000436:	4338      	orrs	r0, r7
 8000438:	0c01      	lsrs	r1, r0, #16
 800043a:	fbb3 f7fe 	udiv	r7, r3, lr
 800043e:	fa1f f885 	uxth.w	r8, r5
 8000442:	fb0e 3317 	mls	r3, lr, r7, r3
 8000446:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044a:	fb07 f308 	mul.w	r3, r7, r8
 800044e:	428b      	cmp	r3, r1
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x256>
 8000456:	1869      	adds	r1, r5, r1
 8000458:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800045c:	d22f      	bcs.n	80004be <__udivmoddi4+0x2ae>
 800045e:	428b      	cmp	r3, r1
 8000460:	d92d      	bls.n	80004be <__udivmoddi4+0x2ae>
 8000462:	3f02      	subs	r7, #2
 8000464:	4429      	add	r1, r5
 8000466:	1acb      	subs	r3, r1, r3
 8000468:	b281      	uxth	r1, r0
 800046a:	fbb3 f0fe 	udiv	r0, r3, lr
 800046e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb00 f308 	mul.w	r3, r0, r8
 800047a:	428b      	cmp	r3, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000484:	d217      	bcs.n	80004b6 <__udivmoddi4+0x2a6>
 8000486:	428b      	cmp	r3, r1
 8000488:	d915      	bls.n	80004b6 <__udivmoddi4+0x2a6>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000494:	e73b      	b.n	800030e <__udivmoddi4+0xfe>
 8000496:	4637      	mov	r7, r6
 8000498:	4630      	mov	r0, r6
 800049a:	e709      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049c:	4607      	mov	r7, r0
 800049e:	e6e7      	b.n	8000270 <__udivmoddi4+0x60>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6fb      	b.n	800029c <__udivmoddi4+0x8c>
 80004a4:	4541      	cmp	r1, r8
 80004a6:	d2ab      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ac:	eb69 020e 	sbc.w	r2, r9, lr
 80004b0:	3801      	subs	r0, #1
 80004b2:	4613      	mov	r3, r2
 80004b4:	e7a4      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b6:	4660      	mov	r0, ip
 80004b8:	e7e9      	b.n	800048e <__udivmoddi4+0x27e>
 80004ba:	4618      	mov	r0, r3
 80004bc:	e795      	b.n	80003ea <__udivmoddi4+0x1da>
 80004be:	4667      	mov	r7, ip
 80004c0:	e7d1      	b.n	8000466 <__udivmoddi4+0x256>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e77c      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c6:	3802      	subs	r0, #2
 80004c8:	442c      	add	r4, r5
 80004ca:	e747      	b.n	800035c <__udivmoddi4+0x14c>
 80004cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d0:	442b      	add	r3, r5
 80004d2:	e72f      	b.n	8000334 <__udivmoddi4+0x124>
 80004d4:	4638      	mov	r0, r7
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xda>
 80004d8:	4637      	mov	r7, r6
 80004da:	e6e9      	b.n	80002b0 <__udivmoddi4+0xa0>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004e0:	b480      	push	{r7}
 80004e2:	b085      	sub	sp, #20
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	60f8      	str	r0, [r7, #12]
 80004e8:	60b9      	str	r1, [r7, #8]
 80004ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	4a07      	ldr	r2, [pc, #28]	; (800050c <vApplicationGetIdleTaskMemory+0x2c>)
 80004f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004f2:	68bb      	ldr	r3, [r7, #8]
 80004f4:	4a06      	ldr	r2, [pc, #24]	; (8000510 <vApplicationGetIdleTaskMemory+0x30>)
 80004f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	2280      	movs	r2, #128	; 0x80
 80004fc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004fe:	bf00      	nop
 8000500:	3714      	adds	r7, #20
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	20000210 	.word	0x20000210
 8000510:	20000264 	.word	0x20000264

08000514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000514:	b5b0      	push	{r4, r5, r7, lr}
 8000516:	b0aa      	sub	sp, #168	; 0xa8
 8000518:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051a:	f004 fad9 	bl	8004ad0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051e:	f000 f8eb 	bl	80006f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000522:	f000 f9b7 	bl	8000894 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000526:	f000 f951 	bl	80007cc <MX_CAN1_Init>
  MX_I2C1_Init();
 800052a:	f000 f985 	bl	8000838 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ctrl = read_id();
 800052e:	f000 fc67 	bl	8000e00 <read_id>
 8000532:	4603      	mov	r3, r0
 8000534:	461a      	mov	r2, r3
 8000536:	4b5f      	ldr	r3, [pc, #380]	; (80006b4 <main+0x1a0>)
 8000538:	701a      	strb	r2, [r3, #0]
  MPU9250_calibrate();
 800053a:	f000 fc97 	bl	8000e6c <MPU9250_calibrate>

  HAL_Delay(2000);
 800053e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000542:	f004 fb07 	bl	8004b54 <HAL_Delay>
  MPU9250_init();
 8000546:	f000 fc6f 	bl	8000e28 <MPU9250_init>
  HAL_Delay(500);
 800054a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800054e:	f004 fb01 	bl	8004b54 <HAL_Delay>
  init_ROS();
 8000552:	f002 ffff 	bl	8003554 <init_ROS>
  HAL_Delay(500);
 8000556:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800055a:	f004 fafb 	bl	8004b54 <HAL_Delay>

  left_wheels_Header.DLC = 4;
 800055e:	4b56      	ldr	r3, [pc, #344]	; (80006b8 <main+0x1a4>)
 8000560:	2204      	movs	r2, #4
 8000562:	611a      	str	r2, [r3, #16]
  left_wheels_Header.IDE = CAN_ID_STD;
 8000564:	4b54      	ldr	r3, [pc, #336]	; (80006b8 <main+0x1a4>)
 8000566:	2200      	movs	r2, #0
 8000568:	609a      	str	r2, [r3, #8]
  left_wheels_Header.RTR = CAN_RTR_DATA;
 800056a:	4b53      	ldr	r3, [pc, #332]	; (80006b8 <main+0x1a4>)
 800056c:	2200      	movs	r2, #0
 800056e:	60da      	str	r2, [r3, #12]
  left_wheels_Header.StdId = 0xF;
 8000570:	4b51      	ldr	r3, [pc, #324]	; (80006b8 <main+0x1a4>)
 8000572:	220f      	movs	r2, #15
 8000574:	601a      	str	r2, [r3, #0]

  right_wheels_Header.DLC = 4;
 8000576:	4b51      	ldr	r3, [pc, #324]	; (80006bc <main+0x1a8>)
 8000578:	2204      	movs	r2, #4
 800057a:	611a      	str	r2, [r3, #16]
  right_wheels_Header.IDE = CAN_ID_STD;
 800057c:	4b4f      	ldr	r3, [pc, #316]	; (80006bc <main+0x1a8>)
 800057e:	2200      	movs	r2, #0
 8000580:	609a      	str	r2, [r3, #8]
  right_wheels_Header.RTR = CAN_RTR_DATA;
 8000582:	4b4e      	ldr	r3, [pc, #312]	; (80006bc <main+0x1a8>)
 8000584:	2200      	movs	r2, #0
 8000586:	60da      	str	r2, [r3, #12]
  right_wheels_Header.StdId = 0x1F;
 8000588:	4b4c      	ldr	r3, [pc, #304]	; (80006bc <main+0x1a8>)
 800058a:	221f      	movs	r2, #31
 800058c:	601a      	str	r2, [r3, #0]

  sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800058e:	4b4c      	ldr	r3, [pc, #304]	; (80006c0 <main+0x1ac>)
 8000590:	2200      	movs	r2, #0
 8000592:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterIdHigh = 0;
 8000594:	4b4a      	ldr	r3, [pc, #296]	; (80006c0 <main+0x1ac>)
 8000596:	2200      	movs	r2, #0
 8000598:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0;
 800059a:	4b49      	ldr	r3, [pc, #292]	; (80006c0 <main+0x1ac>)
 800059c:	2200      	movs	r2, #0
 800059e:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0;
 80005a0:	4b47      	ldr	r3, [pc, #284]	; (80006c0 <main+0x1ac>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0;
 80005a6:	4b46      	ldr	r3, [pc, #280]	; (80006c0 <main+0x1ac>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80005ac:	4b44      	ldr	r3, [pc, #272]	; (80006c0 <main+0x1ac>)
 80005ae:	2201      	movs	r2, #1
 80005b0:	61da      	str	r2, [r3, #28]
  //sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
  sFilterConfig.FilterActivation = ENABLE;
 80005b2:	4b43      	ldr	r3, [pc, #268]	; (80006c0 <main+0x1ac>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	621a      	str	r2, [r3, #32]
  HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 80005b8:	4941      	ldr	r1, [pc, #260]	; (80006c0 <main+0x1ac>)
 80005ba:	4842      	ldr	r0, [pc, #264]	; (80006c4 <main+0x1b0>)
 80005bc:	f004 fbe8 	bl	8004d90 <HAL_CAN_ConfigFilter>

  HAL_CAN_Start(&hcan1);
 80005c0:	4840      	ldr	r0, [pc, #256]	; (80006c4 <main+0x1b0>)
 80005c2:	f004 fcc5 	bl	8004f50 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80005c6:	2102      	movs	r1, #2
 80005c8:	483e      	ldr	r0, [pc, #248]	; (80006c4 <main+0x1b0>)
 80005ca:	f004 fef2 	bl	80053b2 <HAL_CAN_ActivateNotification>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005ce:	4b3e      	ldr	r3, [pc, #248]	; (80006c8 <main+0x1b4>)
 80005d0:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 80005d4:	461d      	mov	r5, r3
 80005d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005e2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80005e6:	2100      	movs	r1, #0
 80005e8:	4618      	mov	r0, r3
 80005ea:	f00c fecb 	bl	800d384 <osThreadCreate>
 80005ee:	4602      	mov	r2, r0
 80005f0:	4b36      	ldr	r3, [pc, #216]	; (80006cc <main+0x1b8>)
 80005f2:	601a      	str	r2, [r3, #0]

  /* definition and creation of task1 */
  osThreadDef(task1, StartTask02, osPriorityNormal, 0, 128);
 80005f4:	4b36      	ldr	r3, [pc, #216]	; (80006d0 <main+0x1bc>)
 80005f6:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80005fa:	461d      	mov	r5, r3
 80005fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000600:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000604:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task1Handle = osThreadCreate(osThread(task1), NULL);
 8000608:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f00c feb8 	bl	800d384 <osThreadCreate>
 8000614:	4602      	mov	r2, r0
 8000616:	4b2f      	ldr	r3, [pc, #188]	; (80006d4 <main+0x1c0>)
 8000618:	601a      	str	r2, [r3, #0]

  /* definition and creation of task2 */
  osThreadDef(task2, StartTask03, osPriorityHigh, 0, 128);
 800061a:	4b2f      	ldr	r3, [pc, #188]	; (80006d8 <main+0x1c4>)
 800061c:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000620:	461d      	mov	r5, r3
 8000622:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000624:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000626:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800062a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task2Handle = osThreadCreate(osThread(task2), NULL);
 800062e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000632:	2100      	movs	r1, #0
 8000634:	4618      	mov	r0, r3
 8000636:	f00c fea5 	bl	800d384 <osThreadCreate>
 800063a:	4602      	mov	r2, r0
 800063c:	4b27      	ldr	r3, [pc, #156]	; (80006dc <main+0x1c8>)
 800063e:	601a      	str	r2, [r3, #0]

  /* definition and creation of task3 */
  osThreadDef(task3, StartTask04, osPriorityNormal, 0, 128);
 8000640:	4b27      	ldr	r3, [pc, #156]	; (80006e0 <main+0x1cc>)
 8000642:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000646:	461d      	mov	r5, r3
 8000648:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800064a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800064c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000650:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task3Handle = osThreadCreate(osThread(task3), NULL);
 8000654:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f00c fe92 	bl	800d384 <osThreadCreate>
 8000660:	4602      	mov	r2, r0
 8000662:	4b20      	ldr	r3, [pc, #128]	; (80006e4 <main+0x1d0>)
 8000664:	601a      	str	r2, [r3, #0]

  /* definition and creation of task4 */
  osThreadDef(task4, StartTask05, osPriorityIdle, 0, 128);
 8000666:	4b20      	ldr	r3, [pc, #128]	; (80006e8 <main+0x1d4>)
 8000668:	f107 041c 	add.w	r4, r7, #28
 800066c:	461d      	mov	r5, r3
 800066e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000670:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000672:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000676:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task4Handle = osThreadCreate(osThread(task4), NULL);
 800067a:	f107 031c 	add.w	r3, r7, #28
 800067e:	2100      	movs	r1, #0
 8000680:	4618      	mov	r0, r3
 8000682:	f00c fe7f 	bl	800d384 <osThreadCreate>
 8000686:	4602      	mov	r2, r0
 8000688:	4b18      	ldr	r3, [pc, #96]	; (80006ec <main+0x1d8>)
 800068a:	601a      	str	r2, [r3, #0]

  /* definition and creation of task5 */
  osThreadDef(task5, StartTask06, osPriorityIdle, 0, 128);
 800068c:	4b18      	ldr	r3, [pc, #96]	; (80006f0 <main+0x1dc>)
 800068e:	463c      	mov	r4, r7
 8000690:	461d      	mov	r5, r3
 8000692:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000694:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000696:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800069a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task5Handle = osThreadCreate(osThread(task5), NULL);
 800069e:	463b      	mov	r3, r7
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f00c fe6e 	bl	800d384 <osThreadCreate>
 80006a8:	4602      	mov	r2, r0
 80006aa:	4b12      	ldr	r3, [pc, #72]	; (80006f4 <main+0x1e0>)
 80006ac:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006ae:	f00c fe62 	bl	800d376 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006b2:	e7fe      	b.n	80006b2 <main+0x19e>
 80006b4:	2000046c 	.word	0x2000046c
 80006b8:	20004a1c 	.word	0x20004a1c
 80006bc:	20004ed8 	.word	0x20004ed8
 80006c0:	200049e4 	.word	0x200049e4
 80006c4:	20004f18 	.word	0x20004f18
 80006c8:	0800f54c 	.word	0x0800f54c
 80006cc:	20004a10 	.word	0x20004a10
 80006d0:	0800f570 	.word	0x0800f570
 80006d4:	20004a9c 	.word	0x20004a9c
 80006d8:	0800f594 	.word	0x0800f594
 80006dc:	20004f88 	.word	0x20004f88
 80006e0:	0800f5b8 	.word	0x0800f5b8
 80006e4:	20004ac4 	.word	0x20004ac4
 80006e8:	0800f5dc 	.word	0x0800f5dc
 80006ec:	20004aac 	.word	0x20004aac
 80006f0:	0800f600 	.word	0x0800f600
 80006f4:	20004aa4 	.word	0x20004aa4

080006f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b094      	sub	sp, #80	; 0x50
 80006fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fe:	f107 0320 	add.w	r3, r7, #32
 8000702:	2230      	movs	r2, #48	; 0x30
 8000704:	2100      	movs	r1, #0
 8000706:	4618      	mov	r0, r3
 8000708:	f00e fdd1 	bl	800f2ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800070c:	f107 030c 	add.w	r3, r7, #12
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	605a      	str	r2, [r3, #4]
 8000716:	609a      	str	r2, [r3, #8]
 8000718:	60da      	str	r2, [r3, #12]
 800071a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800071c:	2300      	movs	r3, #0
 800071e:	60bb      	str	r3, [r7, #8]
 8000720:	4b28      	ldr	r3, [pc, #160]	; (80007c4 <SystemClock_Config+0xcc>)
 8000722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000724:	4a27      	ldr	r2, [pc, #156]	; (80007c4 <SystemClock_Config+0xcc>)
 8000726:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800072a:	6413      	str	r3, [r2, #64]	; 0x40
 800072c:	4b25      	ldr	r3, [pc, #148]	; (80007c4 <SystemClock_Config+0xcc>)
 800072e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000734:	60bb      	str	r3, [r7, #8]
 8000736:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000738:	2300      	movs	r3, #0
 800073a:	607b      	str	r3, [r7, #4]
 800073c:	4b22      	ldr	r3, [pc, #136]	; (80007c8 <SystemClock_Config+0xd0>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a21      	ldr	r2, [pc, #132]	; (80007c8 <SystemClock_Config+0xd0>)
 8000742:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000746:	6013      	str	r3, [r2, #0]
 8000748:	4b1f      	ldr	r3, [pc, #124]	; (80007c8 <SystemClock_Config+0xd0>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000750:	607b      	str	r3, [r7, #4]
 8000752:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000754:	2301      	movs	r3, #1
 8000756:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000758:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800075c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075e:	2302      	movs	r3, #2
 8000760:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000762:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000766:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000768:	2304      	movs	r3, #4
 800076a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800076c:	23a8      	movs	r3, #168	; 0xa8
 800076e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000770:	2302      	movs	r3, #2
 8000772:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000774:	2307      	movs	r3, #7
 8000776:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000778:	f107 0320 	add.w	r3, r7, #32
 800077c:	4618      	mov	r0, r3
 800077e:	f008 fff3 	bl	8009768 <HAL_RCC_OscConfig>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000788:	f000 faae 	bl	8000ce8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800078c:	230f      	movs	r3, #15
 800078e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000790:	2302      	movs	r3, #2
 8000792:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000798:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800079c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800079e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007a4:	f107 030c 	add.w	r3, r7, #12
 80007a8:	2105      	movs	r1, #5
 80007aa:	4618      	mov	r0, r3
 80007ac:	f009 fa4c 	bl	8009c48 <HAL_RCC_ClockConfig>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007b6:	f000 fa97 	bl	8000ce8 <Error_Handler>
  }
}
 80007ba:	bf00      	nop
 80007bc:	3750      	adds	r7, #80	; 0x50
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40023800 	.word	0x40023800
 80007c8:	40007000 	.word	0x40007000

080007cc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80007d0:	4b17      	ldr	r3, [pc, #92]	; (8000830 <MX_CAN1_Init+0x64>)
 80007d2:	4a18      	ldr	r2, [pc, #96]	; (8000834 <MX_CAN1_Init+0x68>)
 80007d4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80007d6:	4b16      	ldr	r3, [pc, #88]	; (8000830 <MX_CAN1_Init+0x64>)
 80007d8:	2203      	movs	r2, #3
 80007da:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80007dc:	4b14      	ldr	r3, [pc, #80]	; (8000830 <MX_CAN1_Init+0x64>)
 80007de:	2200      	movs	r2, #0
 80007e0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007e2:	4b13      	ldr	r3, [pc, #76]	; (8000830 <MX_CAN1_Init+0x64>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 80007e8:	4b11      	ldr	r3, [pc, #68]	; (8000830 <MX_CAN1_Init+0x64>)
 80007ea:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 80007ee:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80007f0:	4b0f      	ldr	r3, [pc, #60]	; (8000830 <MX_CAN1_Init+0x64>)
 80007f2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80007f6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80007f8:	4b0d      	ldr	r3, [pc, #52]	; (8000830 <MX_CAN1_Init+0x64>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80007fe:	4b0c      	ldr	r3, [pc, #48]	; (8000830 <MX_CAN1_Init+0x64>)
 8000800:	2200      	movs	r2, #0
 8000802:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000804:	4b0a      	ldr	r3, [pc, #40]	; (8000830 <MX_CAN1_Init+0x64>)
 8000806:	2200      	movs	r2, #0
 8000808:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800080a:	4b09      	ldr	r3, [pc, #36]	; (8000830 <MX_CAN1_Init+0x64>)
 800080c:	2200      	movs	r2, #0
 800080e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000810:	4b07      	ldr	r3, [pc, #28]	; (8000830 <MX_CAN1_Init+0x64>)
 8000812:	2200      	movs	r2, #0
 8000814:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000816:	4b06      	ldr	r3, [pc, #24]	; (8000830 <MX_CAN1_Init+0x64>)
 8000818:	2200      	movs	r2, #0
 800081a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800081c:	4804      	ldr	r0, [pc, #16]	; (8000830 <MX_CAN1_Init+0x64>)
 800081e:	f004 f9bb 	bl	8004b98 <HAL_CAN_Init>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000828:	f000 fa5e 	bl	8000ce8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800082c:	bf00      	nop
 800082e:	bd80      	pop	{r7, pc}
 8000830:	20004f18 	.word	0x20004f18
 8000834:	40006400 	.word	0x40006400

08000838 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800083c:	4b12      	ldr	r3, [pc, #72]	; (8000888 <MX_I2C1_Init+0x50>)
 800083e:	4a13      	ldr	r2, [pc, #76]	; (800088c <MX_I2C1_Init+0x54>)
 8000840:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000842:	4b11      	ldr	r3, [pc, #68]	; (8000888 <MX_I2C1_Init+0x50>)
 8000844:	4a12      	ldr	r2, [pc, #72]	; (8000890 <MX_I2C1_Init+0x58>)
 8000846:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000848:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <MX_I2C1_Init+0x50>)
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <MX_I2C1_Init+0x50>)
 8000850:	2200      	movs	r2, #0
 8000852:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000854:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <MX_I2C1_Init+0x50>)
 8000856:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800085a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800085c:	4b0a      	ldr	r3, [pc, #40]	; (8000888 <MX_I2C1_Init+0x50>)
 800085e:	2200      	movs	r2, #0
 8000860:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000862:	4b09      	ldr	r3, [pc, #36]	; (8000888 <MX_I2C1_Init+0x50>)
 8000864:	2200      	movs	r2, #0
 8000866:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000868:	4b07      	ldr	r3, [pc, #28]	; (8000888 <MX_I2C1_Init+0x50>)
 800086a:	2200      	movs	r2, #0
 800086c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800086e:	4b06      	ldr	r3, [pc, #24]	; (8000888 <MX_I2C1_Init+0x50>)
 8000870:	2200      	movs	r2, #0
 8000872:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000874:	4804      	ldr	r0, [pc, #16]	; (8000888 <MX_I2C1_Init+0x50>)
 8000876:	f005 fab3 	bl	8005de0 <HAL_I2C_Init>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000880:	f000 fa32 	bl	8000ce8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20004a40 	.word	0x20004a40
 800088c:	40005400 	.word	0x40005400
 8000890:	00061a80 	.word	0x00061a80

08000894 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000894:	b480      	push	{r7}
 8000896:	b085      	sub	sp, #20
 8000898:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	60fb      	str	r3, [r7, #12]
 800089e:	4b17      	ldr	r3, [pc, #92]	; (80008fc <MX_GPIO_Init+0x68>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	4a16      	ldr	r2, [pc, #88]	; (80008fc <MX_GPIO_Init+0x68>)
 80008a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008a8:	6313      	str	r3, [r2, #48]	; 0x30
 80008aa:	4b14      	ldr	r3, [pc, #80]	; (80008fc <MX_GPIO_Init+0x68>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	60bb      	str	r3, [r7, #8]
 80008ba:	4b10      	ldr	r3, [pc, #64]	; (80008fc <MX_GPIO_Init+0x68>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	4a0f      	ldr	r2, [pc, #60]	; (80008fc <MX_GPIO_Init+0x68>)
 80008c0:	f043 0301 	orr.w	r3, r3, #1
 80008c4:	6313      	str	r3, [r2, #48]	; 0x30
 80008c6:	4b0d      	ldr	r3, [pc, #52]	; (80008fc <MX_GPIO_Init+0x68>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	607b      	str	r3, [r7, #4]
 80008d6:	4b09      	ldr	r3, [pc, #36]	; (80008fc <MX_GPIO_Init+0x68>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008da:	4a08      	ldr	r2, [pc, #32]	; (80008fc <MX_GPIO_Init+0x68>)
 80008dc:	f043 0302 	orr.w	r3, r3, #2
 80008e0:	6313      	str	r3, [r2, #48]	; 0x30
 80008e2:	4b06      	ldr	r3, [pc, #24]	; (80008fc <MX_GPIO_Init+0x68>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e6:	f003 0302 	and.w	r3, r3, #2
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]

}
 80008ee:	bf00      	nop
 80008f0:	3714      	adds	r7, #20
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	40023800 	.word	0x40023800

08000900 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
	can_res++;
 8000908:	4b6d      	ldr	r3, [pc, #436]	; (8000ac0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c0>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	3301      	adds	r3, #1
 800090e:	4a6c      	ldr	r2, [pc, #432]	; (8000ac0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c0>)
 8000910:	6013      	str	r3, [r2, #0]
	HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &can_RxHeader, canRXData);
 8000912:	4b6c      	ldr	r3, [pc, #432]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000914:	4a6c      	ldr	r2, [pc, #432]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000916:	2100      	movs	r1, #0
 8000918:	486c      	ldr	r0, [pc, #432]	; (8000acc <HAL_CAN_RxFifo0MsgPendingCallback+0x1cc>)
 800091a:	f004 fc38 	bl	800518e <HAL_CAN_GetRxMessage>

	if (can_RxHeader.StdId == 0xA) {
 800091e:	4b6a      	ldr	r3, [pc, #424]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	2b0a      	cmp	r3, #10
 8000924:	d11c      	bne.n	8000960 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>
		speedRXDataLeftFrontWheel = canRXData[0];
 8000926:	4b67      	ldr	r3, [pc, #412]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000928:	781a      	ldrb	r2, [r3, #0]
 800092a:	4b69      	ldr	r3, [pc, #420]	; (8000ad0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d0>)
 800092c:	701a      	strb	r2, [r3, #0]
		sideRXDataLeftFrontWheel = canRXData[1];
 800092e:	4b65      	ldr	r3, [pc, #404]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000930:	785a      	ldrb	r2, [r3, #1]
 8000932:	4b68      	ldr	r3, [pc, #416]	; (8000ad4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d4>)
 8000934:	701a      	strb	r2, [r3, #0]
		speedRXDataLeftBackWheel = canRXData[2];
 8000936:	4b63      	ldr	r3, [pc, #396]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000938:	789a      	ldrb	r2, [r3, #2]
 800093a:	4b67      	ldr	r3, [pc, #412]	; (8000ad8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d8>)
 800093c:	701a      	strb	r2, [r3, #0]
		sideRXDataLeftBackWheel = canRXData[3];
 800093e:	4b61      	ldr	r3, [pc, #388]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000940:	78da      	ldrb	r2, [r3, #3]
 8000942:	4b66      	ldr	r3, [pc, #408]	; (8000adc <HAL_CAN_RxFifo0MsgPendingCallback+0x1dc>)
 8000944:	701a      	strb	r2, [r3, #0]
		current_left_1 = canRXData[4];
 8000946:	4b5f      	ldr	r3, [pc, #380]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000948:	791a      	ldrb	r2, [r3, #4]
 800094a:	4b65      	ldr	r3, [pc, #404]	; (8000ae0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e0>)
 800094c:	701a      	strb	r2, [r3, #0]
		current_left_2 = canRXData[5];
 800094e:	4b5d      	ldr	r3, [pc, #372]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000950:	795a      	ldrb	r2, [r3, #5]
 8000952:	4b64      	ldr	r3, [pc, #400]	; (8000ae4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e4>)
 8000954:	701a      	strb	r2, [r3, #0]
		temp_left = canRXData[6];
 8000956:	4b5b      	ldr	r3, [pc, #364]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000958:	799a      	ldrb	r2, [r3, #6]
 800095a:	4b63      	ldr	r3, [pc, #396]	; (8000ae8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 800095c:	701a      	strb	r2, [r3, #0]
 800095e:	e08f      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x1A) {
 8000960:	4b59      	ldr	r3, [pc, #356]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2b1a      	cmp	r3, #26
 8000966:	d11c      	bne.n	80009a2 <HAL_CAN_RxFifo0MsgPendingCallback+0xa2>
		speedRXDataRightFrontWheel = canRXData[0];
 8000968:	4b56      	ldr	r3, [pc, #344]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 800096a:	781a      	ldrb	r2, [r3, #0]
 800096c:	4b5f      	ldr	r3, [pc, #380]	; (8000aec <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 800096e:	701a      	strb	r2, [r3, #0]
		sideRXDataRightFrontWheel = canRXData[1];
 8000970:	4b54      	ldr	r3, [pc, #336]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000972:	785a      	ldrb	r2, [r3, #1]
 8000974:	4b5e      	ldr	r3, [pc, #376]	; (8000af0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000976:	701a      	strb	r2, [r3, #0]
		speedRXDataRightBackWheel = canRXData[2];
 8000978:	4b52      	ldr	r3, [pc, #328]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 800097a:	789a      	ldrb	r2, [r3, #2]
 800097c:	4b5d      	ldr	r3, [pc, #372]	; (8000af4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 800097e:	701a      	strb	r2, [r3, #0]
		sideRXDataRightBackWheel = canRXData[3];
 8000980:	4b50      	ldr	r3, [pc, #320]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000982:	78da      	ldrb	r2, [r3, #3]
 8000984:	4b5c      	ldr	r3, [pc, #368]	; (8000af8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000986:	701a      	strb	r2, [r3, #0]
		current_right_1 = canRXData[4];
 8000988:	4b4e      	ldr	r3, [pc, #312]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 800098a:	791a      	ldrb	r2, [r3, #4]
 800098c:	4b5b      	ldr	r3, [pc, #364]	; (8000afc <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 800098e:	701a      	strb	r2, [r3, #0]
		current_right_2 = canRXData[5];
 8000990:	4b4c      	ldr	r3, [pc, #304]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000992:	795a      	ldrb	r2, [r3, #5]
 8000994:	4b5a      	ldr	r3, [pc, #360]	; (8000b00 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8000996:	701a      	strb	r2, [r3, #0]
		temp_right = canRXData[6];
 8000998:	4b4a      	ldr	r3, [pc, #296]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 800099a:	799a      	ldrb	r2, [r3, #6]
 800099c:	4b59      	ldr	r3, [pc, #356]	; (8000b04 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800099e:	701a      	strb	r2, [r3, #0]
 80009a0:	e06e      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x1D) {
 80009a2:	4b49      	ldr	r3, [pc, #292]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	2b1d      	cmp	r3, #29
 80009a8:	d109      	bne.n	80009be <HAL_CAN_RxFifo0MsgPendingCallback+0xbe>
		sensorData1 = canRXData[0];
 80009aa:	4b46      	ldr	r3, [pc, #280]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 80009ac:	781a      	ldrb	r2, [r3, #0]
 80009ae:	4b56      	ldr	r3, [pc, #344]	; (8000b08 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 80009b0:	701a      	strb	r2, [r3, #0]
		sensors_data[0]++;
 80009b2:	4b56      	ldr	r3, [pc, #344]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	3301      	adds	r3, #1
 80009b8:	4a54      	ldr	r2, [pc, #336]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80009ba:	6013      	str	r3, [r2, #0]
 80009bc:	e060      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x2D) {
 80009be:	4b42      	ldr	r3, [pc, #264]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	2b2d      	cmp	r3, #45	; 0x2d
 80009c4:	d109      	bne.n	80009da <HAL_CAN_RxFifo0MsgPendingCallback+0xda>
		sensorData2 = canRXData[0];
 80009c6:	4b3f      	ldr	r3, [pc, #252]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 80009c8:	781a      	ldrb	r2, [r3, #0]
 80009ca:	4b51      	ldr	r3, [pc, #324]	; (8000b10 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80009cc:	701a      	strb	r2, [r3, #0]
		sensors_data[1]++;
 80009ce:	4b4f      	ldr	r3, [pc, #316]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	3301      	adds	r3, #1
 80009d4:	4a4d      	ldr	r2, [pc, #308]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80009d6:	6053      	str	r3, [r2, #4]
 80009d8:	e052      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x3D) {
 80009da:	4b3b      	ldr	r3, [pc, #236]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	2b3d      	cmp	r3, #61	; 0x3d
 80009e0:	d109      	bne.n	80009f6 <HAL_CAN_RxFifo0MsgPendingCallback+0xf6>
		sensorData3 = canRXData[0];
 80009e2:	4b38      	ldr	r3, [pc, #224]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 80009e4:	781a      	ldrb	r2, [r3, #0]
 80009e6:	4b4b      	ldr	r3, [pc, #300]	; (8000b14 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 80009e8:	701a      	strb	r2, [r3, #0]
		sensors_data[2]++;
 80009ea:	4b48      	ldr	r3, [pc, #288]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	3301      	adds	r3, #1
 80009f0:	4a46      	ldr	r2, [pc, #280]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80009f2:	6093      	str	r3, [r2, #8]
 80009f4:	e044      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x4D) {
 80009f6:	4b34      	ldr	r3, [pc, #208]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	2b4d      	cmp	r3, #77	; 0x4d
 80009fc:	d109      	bne.n	8000a12 <HAL_CAN_RxFifo0MsgPendingCallback+0x112>
		sensorData4 = canRXData[0];
 80009fe:	4b31      	ldr	r3, [pc, #196]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000a00:	781a      	ldrb	r2, [r3, #0]
 8000a02:	4b45      	ldr	r3, [pc, #276]	; (8000b18 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8000a04:	701a      	strb	r2, [r3, #0]
		sensors_data[3]++;
 8000a06:	4b41      	ldr	r3, [pc, #260]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a08:	68db      	ldr	r3, [r3, #12]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	4a3f      	ldr	r2, [pc, #252]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a0e:	60d3      	str	r3, [r2, #12]
 8000a10:	e036      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x5D) {
 8000a12:	4b2d      	ldr	r3, [pc, #180]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	2b5d      	cmp	r3, #93	; 0x5d
 8000a18:	d109      	bne.n	8000a2e <HAL_CAN_RxFifo0MsgPendingCallback+0x12e>
		sensorData5 = canRXData[0];
 8000a1a:	4b2a      	ldr	r3, [pc, #168]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000a1c:	781a      	ldrb	r2, [r3, #0]
 8000a1e:	4b3f      	ldr	r3, [pc, #252]	; (8000b1c <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 8000a20:	701a      	strb	r2, [r3, #0]
		sensors_data[4]++;
 8000a22:	4b3a      	ldr	r3, [pc, #232]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a24:	691b      	ldr	r3, [r3, #16]
 8000a26:	3301      	adds	r3, #1
 8000a28:	4a38      	ldr	r2, [pc, #224]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a2a:	6113      	str	r3, [r2, #16]
 8000a2c:	e028      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x6D) {
 8000a2e:	4b26      	ldr	r3, [pc, #152]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	2b6d      	cmp	r3, #109	; 0x6d
 8000a34:	d109      	bne.n	8000a4a <HAL_CAN_RxFifo0MsgPendingCallback+0x14a>
		sensorData6 = canRXData[0];
 8000a36:	4b23      	ldr	r3, [pc, #140]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000a38:	781a      	ldrb	r2, [r3, #0]
 8000a3a:	4b39      	ldr	r3, [pc, #228]	; (8000b20 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 8000a3c:	701a      	strb	r2, [r3, #0]
		sensors_data[5]++;
 8000a3e:	4b33      	ldr	r3, [pc, #204]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a40:	695b      	ldr	r3, [r3, #20]
 8000a42:	3301      	adds	r3, #1
 8000a44:	4a31      	ldr	r2, [pc, #196]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a46:	6153      	str	r3, [r2, #20]
 8000a48:	e01a      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x7D) {
 8000a4a:	4b1f      	ldr	r3, [pc, #124]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	2b7d      	cmp	r3, #125	; 0x7d
 8000a50:	d109      	bne.n	8000a66 <HAL_CAN_RxFifo0MsgPendingCallback+0x166>
		sensorData7 = canRXData[0];
 8000a52:	4b1c      	ldr	r3, [pc, #112]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000a54:	781a      	ldrb	r2, [r3, #0]
 8000a56:	4b33      	ldr	r3, [pc, #204]	; (8000b24 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8000a58:	701a      	strb	r2, [r3, #0]
		sensors_data[6]++;
 8000a5a:	4b2c      	ldr	r3, [pc, #176]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a5c:	699b      	ldr	r3, [r3, #24]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	4a2a      	ldr	r2, [pc, #168]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a62:	6193      	str	r3, [r2, #24]
 8000a64:	e00c      	b.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
	}
	else if (can_RxHeader.StdId == 0x8D) {
 8000a66:	4b18      	ldr	r3, [pc, #96]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	2b8d      	cmp	r3, #141	; 0x8d
 8000a6c:	d108      	bne.n	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
		sensorData8 = canRXData[0];
 8000a6e:	4b15      	ldr	r3, [pc, #84]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000a70:	781a      	ldrb	r2, [r3, #0]
 8000a72:	4b2d      	ldr	r3, [pc, #180]	; (8000b28 <HAL_CAN_RxFifo0MsgPendingCallback+0x228>)
 8000a74:	701a      	strb	r2, [r3, #0]
		sensors_data[7]++;
 8000a76:	4b25      	ldr	r3, [pc, #148]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a78:	69db      	ldr	r3, [r3, #28]
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	4a23      	ldr	r2, [pc, #140]	; (8000b0c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8000a7e:	61d3      	str	r3, [r2, #28]
	}
	diagnostics_data[0] = current_left_1;
 8000a80:	4b17      	ldr	r3, [pc, #92]	; (8000ae0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e0>)
 8000a82:	781a      	ldrb	r2, [r3, #0]
 8000a84:	4b29      	ldr	r3, [pc, #164]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8000a86:	701a      	strb	r2, [r3, #0]
	diagnostics_data[1] = current_left_2;
 8000a88:	4b16      	ldr	r3, [pc, #88]	; (8000ae4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e4>)
 8000a8a:	781a      	ldrb	r2, [r3, #0]
 8000a8c:	4b27      	ldr	r3, [pc, #156]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8000a8e:	705a      	strb	r2, [r3, #1]
	diagnostics_data[2] = current_right_1;
 8000a90:	4b1a      	ldr	r3, [pc, #104]	; (8000afc <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8000a92:	781a      	ldrb	r2, [r3, #0]
 8000a94:	4b25      	ldr	r3, [pc, #148]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8000a96:	709a      	strb	r2, [r3, #2]
	diagnostics_data[3] = current_right_2;
 8000a98:	4b19      	ldr	r3, [pc, #100]	; (8000b00 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8000a9a:	781a      	ldrb	r2, [r3, #0]
 8000a9c:	4b23      	ldr	r3, [pc, #140]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8000a9e:	70da      	strb	r2, [r3, #3]
	diagnostics_data[4] = temp_left;
 8000aa0:	4b11      	ldr	r3, [pc, #68]	; (8000ae8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 8000aa2:	781a      	ldrb	r2, [r3, #0]
 8000aa4:	4b21      	ldr	r3, [pc, #132]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8000aa6:	711a      	strb	r2, [r3, #4]
	diagnostics_data[5] = temp_right;
 8000aa8:	4b16      	ldr	r3, [pc, #88]	; (8000b04 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 8000aaa:	781a      	ldrb	r2, [r3, #0]
 8000aac:	4b1f      	ldr	r3, [pc, #124]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8000aae:	715a      	strb	r2, [r3, #5]
	can_RxHeader.StdId = 0x0000;
 8000ab0:	4b05      	ldr	r3, [pc, #20]	; (8000ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000464 	.word	0x20000464
 8000ac4:	20004ecc 	.word	0x20004ecc
 8000ac8:	20004f48 	.word	0x20004f48
 8000acc:	20004f18 	.word	0x20004f18
 8000ad0:	20004aa8 	.word	0x20004aa8
 8000ad4:	20004f0c 	.word	0x20004f0c
 8000ad8:	20004ab0 	.word	0x20004ab0
 8000adc:	20004ac0 	.word	0x20004ac0
 8000ae0:	2000047f 	.word	0x2000047f
 8000ae4:	20000480 	.word	0x20000480
 8000ae8:	20000482 	.word	0x20000482
 8000aec:	20004f14 	.word	0x20004f14
 8000af0:	20004ef0 	.word	0x20004ef0
 8000af4:	20004ac8 	.word	0x20004ac8
 8000af8:	20004a18 	.word	0x20004a18
 8000afc:	2000047d 	.word	0x2000047d
 8000b00:	2000047e 	.word	0x2000047e
 8000b04:	20000481 	.word	0x20000481
 8000b08:	20000475 	.word	0x20000475
 8000b0c:	20004f64 	.word	0x20004f64
 8000b10:	20000476 	.word	0x20000476
 8000b14:	20000477 	.word	0x20000477
 8000b18:	20000478 	.word	0x20000478
 8000b1c:	20000479 	.word	0x20000479
 8000b20:	2000047a 	.word	0x2000047a
 8000b24:	2000047b 	.word	0x2000047b
 8000b28:	2000047c 	.word	0x2000047c
 8000b2c:	20000484 	.word	0x20000484

08000b30 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000b38:	f00d fe2a 	bl	800e790 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  gyro_handler();
 8000b3c:	f002 ff08 	bl	8003950 <gyro_handler>
	  osDelay(4);
 8000b40:	2004      	movs	r0, #4
 8000b42:	f00c fc6b 	bl	800d41c <osDelay>
	  accel_handler();
 8000b46:	f002 ff31 	bl	80039ac <accel_handler>
	  osDelay(4);
 8000b4a:	2004      	movs	r0, #4
 8000b4c:	f00c fc66 	bl	800d41c <osDelay>
	  gyro_handler();
 8000b50:	e7f4      	b.n	8000b3c <StartDefaultTask+0xc>
	...

08000b54 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  MPU9250_getAllData(allData);
 8000b5c:	4803      	ldr	r0, [pc, #12]	; (8000b6c <StartTask02+0x18>)
 8000b5e:	f000 fb9d 	bl	800129c <MPU9250_getAllData>
	  osDelay(10);
 8000b62:	200a      	movs	r0, #10
 8000b64:	f00c fc5a 	bl	800d41c <osDelay>
	  MPU9250_getAllData(allData);
 8000b68:	e7f8      	b.n	8000b5c <StartTask02+0x8>
 8000b6a:	bf00      	nop
 8000b6c:	20004f00 	.word	0x20004f00

08000b70 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	  left_wheels_data[0] = sideDataLeftFrontWheel;
 8000b78:	4b2f      	ldr	r3, [pc, #188]	; (8000c38 <StartTask03+0xc8>)
 8000b7a:	f993 3000 	ldrsb.w	r3, [r3]
 8000b7e:	b2da      	uxtb	r2, r3
 8000b80:	4b2e      	ldr	r3, [pc, #184]	; (8000c3c <StartTask03+0xcc>)
 8000b82:	701a      	strb	r2, [r3, #0]
	  left_wheels_data[1] = speedDataLeftFrontWheel;
 8000b84:	4b2e      	ldr	r3, [pc, #184]	; (8000c40 <StartTask03+0xd0>)
 8000b86:	f993 3000 	ldrsb.w	r3, [r3]
 8000b8a:	b2da      	uxtb	r2, r3
 8000b8c:	4b2b      	ldr	r3, [pc, #172]	; (8000c3c <StartTask03+0xcc>)
 8000b8e:	705a      	strb	r2, [r3, #1]
	  left_wheels_data[2] = sideDataLeftBackWheel;
 8000b90:	4b2c      	ldr	r3, [pc, #176]	; (8000c44 <StartTask03+0xd4>)
 8000b92:	f993 3000 	ldrsb.w	r3, [r3]
 8000b96:	b2da      	uxtb	r2, r3
 8000b98:	4b28      	ldr	r3, [pc, #160]	; (8000c3c <StartTask03+0xcc>)
 8000b9a:	709a      	strb	r2, [r3, #2]
	  left_wheels_data[3] = speedDataLeftBackWheel;
 8000b9c:	4b2a      	ldr	r3, [pc, #168]	; (8000c48 <StartTask03+0xd8>)
 8000b9e:	f993 3000 	ldrsb.w	r3, [r3]
 8000ba2:	b2da      	uxtb	r2, r3
 8000ba4:	4b25      	ldr	r3, [pc, #148]	; (8000c3c <StartTask03+0xcc>)
 8000ba6:	70da      	strb	r2, [r3, #3]
	  right_wheels_data[0] = sideDataRightFrontWheel;
 8000ba8:	4b28      	ldr	r3, [pc, #160]	; (8000c4c <StartTask03+0xdc>)
 8000baa:	f993 3000 	ldrsb.w	r3, [r3]
 8000bae:	b2da      	uxtb	r2, r3
 8000bb0:	4b27      	ldr	r3, [pc, #156]	; (8000c50 <StartTask03+0xe0>)
 8000bb2:	701a      	strb	r2, [r3, #0]
	  right_wheels_data[1] = speedDataRightFrontWheel;
 8000bb4:	4b27      	ldr	r3, [pc, #156]	; (8000c54 <StartTask03+0xe4>)
 8000bb6:	f993 3000 	ldrsb.w	r3, [r3]
 8000bba:	b2da      	uxtb	r2, r3
 8000bbc:	4b24      	ldr	r3, [pc, #144]	; (8000c50 <StartTask03+0xe0>)
 8000bbe:	705a      	strb	r2, [r3, #1]
	  right_wheels_data[2] = sideDataRightBackWheel;
 8000bc0:	4b25      	ldr	r3, [pc, #148]	; (8000c58 <StartTask03+0xe8>)
 8000bc2:	f993 3000 	ldrsb.w	r3, [r3]
 8000bc6:	b2da      	uxtb	r2, r3
 8000bc8:	4b21      	ldr	r3, [pc, #132]	; (8000c50 <StartTask03+0xe0>)
 8000bca:	709a      	strb	r2, [r3, #2]
	  right_wheels_data[3] = speedDataRightBackWheel;
 8000bcc:	4b23      	ldr	r3, [pc, #140]	; (8000c5c <StartTask03+0xec>)
 8000bce:	f993 3000 	ldrsb.w	r3, [r3]
 8000bd2:	b2da      	uxtb	r2, r3
 8000bd4:	4b1e      	ldr	r3, [pc, #120]	; (8000c50 <StartTask03+0xe0>)
 8000bd6:	70da      	strb	r2, [r3, #3]
	  if( HAL_CAN_AddTxMessage(&hcan1, &left_wheels_Header, left_wheels_data, &TxMailbox) == HAL_OK) {
 8000bd8:	4b21      	ldr	r3, [pc, #132]	; (8000c60 <StartTask03+0xf0>)
 8000bda:	4a18      	ldr	r2, [pc, #96]	; (8000c3c <StartTask03+0xcc>)
 8000bdc:	4921      	ldr	r1, [pc, #132]	; (8000c64 <StartTask03+0xf4>)
 8000bde:	4822      	ldr	r0, [pc, #136]	; (8000c68 <StartTask03+0xf8>)
 8000be0:	f004 f9fa 	bl	8004fd8 <HAL_CAN_AddTxMessage>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d104      	bne.n	8000bf4 <StartTask03+0x84>
		  can2++;
 8000bea:	4b20      	ldr	r3, [pc, #128]	; (8000c6c <StartTask03+0xfc>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	4a1e      	ldr	r2, [pc, #120]	; (8000c6c <StartTask03+0xfc>)
 8000bf2:	6013      	str	r3, [r2, #0]
	  }
	  osDelay(3);
 8000bf4:	2003      	movs	r0, #3
 8000bf6:	f00c fc11 	bl	800d41c <osDelay>
	  HAL_CAN_AddTxMessage(&hcan1, &right_wheels_Header, right_wheels_data, &TxMailbox);
 8000bfa:	4b19      	ldr	r3, [pc, #100]	; (8000c60 <StartTask03+0xf0>)
 8000bfc:	4a14      	ldr	r2, [pc, #80]	; (8000c50 <StartTask03+0xe0>)
 8000bfe:	491c      	ldr	r1, [pc, #112]	; (8000c70 <StartTask03+0x100>)
 8000c00:	4819      	ldr	r0, [pc, #100]	; (8000c68 <StartTask03+0xf8>)
 8000c02:	f004 f9e9 	bl	8004fd8 <HAL_CAN_AddTxMessage>
	  osDelay(3);
 8000c06:	2003      	movs	r0, #3
 8000c08:	f00c fc08 	bl	800d41c <osDelay>
	  rpm_left_front_handler();
 8000c0c:	f002 fdf2 	bl	80037f4 <rpm_left_front_handler>
	  osDelay(3);
 8000c10:	2003      	movs	r0, #3
 8000c12:	f00c fc03 	bl	800d41c <osDelay>
	  rpm_left_back_handler();
 8000c16:	f002 fe61 	bl	80038dc <rpm_left_back_handler>
	  osDelay(3);
 8000c1a:	2003      	movs	r0, #3
 8000c1c:	f00c fbfe 	bl	800d41c <osDelay>
	  rpm_right_front_handler();
 8000c20:	f002 fdae 	bl	8003780 <rpm_right_front_handler>
	  osDelay(3);
 8000c24:	2003      	movs	r0, #3
 8000c26:	f00c fbf9 	bl	800d41c <osDelay>
	  rpm_right_back_handler();
 8000c2a:	f002 fe1d 	bl	8003868 <rpm_right_back_handler>
	  osDelay(3);
 8000c2e:	2003      	movs	r0, #3
 8000c30:	f00c fbf4 	bl	800d41c <osDelay>
	  left_wheels_data[0] = sideDataLeftFrontWheel;
 8000c34:	e7a0      	b.n	8000b78 <StartTask03+0x8>
 8000c36:	bf00      	nop
 8000c38:	20000472 	.word	0x20000472
 8000c3c:	2000048c 	.word	0x2000048c
 8000c40:	2000046e 	.word	0x2000046e
 8000c44:	20000474 	.word	0x20000474
 8000c48:	20000470 	.word	0x20000470
 8000c4c:	20000471 	.word	0x20000471
 8000c50:	20000490 	.word	0x20000490
 8000c54:	2000046d 	.word	0x2000046d
 8000c58:	20000473 	.word	0x20000473
 8000c5c:	2000046f 	.word	0x2000046f
 8000c60:	20004ef4 	.word	0x20004ef4
 8000c64:	20004a1c 	.word	0x20004a1c
 8000c68:	20004f18 	.word	0x20004f18
 8000c6c:	20004a94 	.word	0x20004a94
 8000c70:	20004ed8 	.word	0x20004ed8

08000c74 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
	  //diagnostics_data_handler();
	  sensors1_3_data_handler();
 8000c7c:	f002 fd14 	bl	80036a8 <sensors1_3_data_handler>
	  osDelay(4);
 8000c80:	2004      	movs	r0, #4
 8000c82:	f00c fbcb 	bl	800d41c <osDelay>
	  sensors4_6_data_handler();
 8000c86:	f002 fd45 	bl	8003714 <sensors4_6_data_handler>
	  osDelay(4);
 8000c8a:	2004      	movs	r0, #4
 8000c8c:	f00c fbc6 	bl	800d41c <osDelay>
	  sensors1_3_data_handler();
 8000c90:	e7f4      	b.n	8000c7c <StartTask04+0x8>

08000c92 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void const * argument)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b082      	sub	sp, #8
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  /* Infinite loop */
  for(;;)
  {
	  spinOnce();
 8000c9a:	f002 feb5 	bl	8003a08 <spinOnce>
	  osDelay(10);
 8000c9e:	200a      	movs	r0, #10
 8000ca0:	f00c fbbc 	bl	800d41c <osDelay>
	  spinOnce();
 8000ca4:	e7f9      	b.n	8000c9a <StartTask05+0x8>

08000ca6 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void const * argument)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b082      	sub	sp, #8
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
  /* Infinite loop */
  for(;;)
  {
	  //sensors_data_handler(sensors_data);
	  osDelay(30);
 8000cae:	201e      	movs	r0, #30
 8000cb0:	f00c fbb4 	bl	800d41c <osDelay>
 8000cb4:	e7fb      	b.n	8000cae <StartTask06+0x8>
	...

08000cb8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  ++tick;
 8000cc0:	4b07      	ldr	r3, [pc, #28]	; (8000ce0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	4a06      	ldr	r2, [pc, #24]	; (8000ce0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000cc8:	6013      	str	r3, [r2, #0]
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a05      	ldr	r2, [pc, #20]	; (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d101      	bne.n	8000cd8 <HAL_TIM_PeriodElapsedCallback+0x20>
    HAL_IncTick();
 8000cd4:	f003 ff1e 	bl	8004b14 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000cd8:	bf00      	nop
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20000468 	.word	0x20000468
 8000ce4:	40000400 	.word	0x40000400

08000ce8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
	...

08000cf8 <error>:
void delay(uint32_t delayTime){
	uint32_t startTime =  sysTick_Time;
	while ( (sysTick_Time - startTime) < delayTime );
}

void error(void) {
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000cfc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d00:	481d      	ldr	r0, [pc, #116]	; (8000d78 <error+0x80>)
 8000d02:	f005 f851 	bl	8005da8 <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000d06:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000d0a:	f003 ff23 	bl	8004b54 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000d0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d12:	4819      	ldr	r0, [pc, #100]	; (8000d78 <error+0x80>)
 8000d14:	f005 f848 	bl	8005da8 <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000d18:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000d1c:	f003 ff1a 	bl	8004b54 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000d20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d24:	4814      	ldr	r0, [pc, #80]	; (8000d78 <error+0x80>)
 8000d26:	f005 f83f 	bl	8005da8 <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000d2a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000d2e:	f003 ff11 	bl	8004b54 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000d32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d36:	4810      	ldr	r0, [pc, #64]	; (8000d78 <error+0x80>)
 8000d38:	f005 f836 	bl	8005da8 <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000d3c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000d40:	f003 ff08 	bl	8004b54 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000d44:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d48:	480b      	ldr	r0, [pc, #44]	; (8000d78 <error+0x80>)
 8000d4a:	f005 f82d 	bl	8005da8 <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000d4e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000d52:	f003 feff 	bl	8004b54 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000d56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d5a:	4807      	ldr	r0, [pc, #28]	; (8000d78 <error+0x80>)
 8000d5c:	f005 f824 	bl	8005da8 <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000d60:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000d64:	f003 fef6 	bl	8004b54 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000d68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d6c:	4802      	ldr	r0, [pc, #8]	; (8000d78 <error+0x80>)
 8000d6e:	f005 f81b 	bl	8005da8 <HAL_GPIO_TogglePin>
}
 8000d72:	bf00      	nop
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40021000 	.word	0x40021000

08000d7c <sensor_io_read>:

uint8_t sensor_io_read(uint16_t DeviceAddr, uint8_t RegisterAddr) {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	460a      	mov	r2, r1
 8000d86:	80fb      	strh	r3, [r7, #6]
 8000d88:	4613      	mov	r3, r2
 8000d8a:	717b      	strb	r3, [r7, #5]
	return I2Cx_ReadData(DeviceAddr, RegisterAddr);
 8000d8c:	797a      	ldrb	r2, [r7, #5]
 8000d8e:	88fb      	ldrh	r3, [r7, #6]
 8000d90:	4611      	mov	r1, r2
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 f806 	bl	8000da4 <I2Cx_ReadData>
 8000d98:	4603      	mov	r3, r0
	return HAL_OK;
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <I2Cx_ReadData>:
uint8_t sensor_io_write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value) {
	I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
	return HAL_OK;
}

uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg) {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b088      	sub	sp, #32
 8000da8:	af04      	add	r7, sp, #16
 8000daa:	4603      	mov	r3, r0
 8000dac:	460a      	mov	r2, r1
 8000dae:	80fb      	strh	r3, [r7, #6]
 8000db0:	4613      	mov	r3, r2
 8000db2:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef status = HAL_OK;
 8000db4:	2300      	movs	r3, #0
 8000db6:	73fb      	strb	r3, [r7, #15]
	value = 0;
 8000db8:	4b0f      	ldr	r3, [pc, #60]	; (8000df8 <I2Cx_ReadData+0x54>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Mem_Read(&hi2c1, Addr<<1, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x10000);
 8000dbe:	88fb      	ldrh	r3, [r7, #6]
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	b299      	uxth	r1, r3
 8000dc4:	797b      	ldrb	r3, [r7, #5]
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000dcc:	9302      	str	r3, [sp, #8]
 8000dce:	2301      	movs	r3, #1
 8000dd0:	9301      	str	r3, [sp, #4]
 8000dd2:	4b09      	ldr	r3, [pc, #36]	; (8000df8 <I2Cx_ReadData+0x54>)
 8000dd4:	9300      	str	r3, [sp, #0]
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	4808      	ldr	r0, [pc, #32]	; (8000dfc <I2Cx_ReadData+0x58>)
 8000dda:	f005 fa37 	bl	800624c <HAL_I2C_Mem_Read>
 8000dde:	4603      	mov	r3, r0
 8000de0:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000de2:	7bfb      	ldrb	r3, [r7, #15]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <I2Cx_ReadData+0x48>
	{
	    error();
 8000de8:	f7ff ff86 	bl	8000cf8 <error>
	}
	return value;
 8000dec:	4b02      	ldr	r3, [pc, #8]	; (8000df8 <I2Cx_ReadData+0x54>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	3710      	adds	r7, #16
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	200004d0 	.word	0x200004d0
 8000dfc:	20004a40 	.word	0x20004a40

08000e00 <read_id>:
	if ((read_id()==0xFF)||(read_id()==0x70)||(read_id()==0x48)) {

	}
}

uint8_t read_id(void) {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
	ctrl = 0x00;
 8000e04:	4b07      	ldr	r3, [pc, #28]	; (8000e24 <read_id+0x24>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	701a      	strb	r2, [r3, #0]
	ctrl = sensor_io_read(0x68, 0x75);
 8000e0a:	2175      	movs	r1, #117	; 0x75
 8000e0c:	2068      	movs	r0, #104	; 0x68
 8000e0e:	f7ff ffb5 	bl	8000d7c <sensor_io_read>
 8000e12:	4603      	mov	r3, r0
 8000e14:	461a      	mov	r2, r3
 8000e16:	4b03      	ldr	r3, [pc, #12]	; (8000e24 <read_id+0x24>)
 8000e18:	701a      	strb	r2, [r3, #0]
	return ctrl;
 8000e1a:	4b02      	ldr	r3, [pc, #8]	; (8000e24 <read_id+0x24>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	2000046c 	.word	0x2000046c

08000e28 <MPU9250_init>:

void MPU9250_init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
	//power up gyro
	MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x00);
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	216b      	movs	r1, #107	; 0x6b
 8000e30:	2068      	movs	r0, #104	; 0x68
 8000e32:	f000 fbb3 	bl	800159c <MPU9250_writeReg>
	//delay(100);
	MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x01);
 8000e36:	2201      	movs	r2, #1
 8000e38:	216b      	movs	r1, #107	; 0x6b
 8000e3a:	2068      	movs	r0, #104	; 0x68
 8000e3c:	f000 fbae 	bl	800159c <MPU9250_writeReg>

	MPU9250_writeReg(MPU9250_ADDRESS, CONFIG, 0x03);
 8000e40:	2203      	movs	r2, #3
 8000e42:	211a      	movs	r1, #26
 8000e44:	2068      	movs	r0, #104	; 0x68
 8000e46:	f000 fba9 	bl	800159c <MPU9250_writeReg>

	MPU9250_writeReg(MPU9250_ADDRESS, SMPLRT_DIV, 0x04);
 8000e4a:	2204      	movs	r2, #4
 8000e4c:	2119      	movs	r1, #25
 8000e4e:	2068      	movs	r0, #104	; 0x68
 8000e50:	f000 fba4 	bl	800159c <MPU9250_writeReg>
	//MPU6050_SMPLRT_DIV
	//gyro config 500

	MPU9250_writeReg(MPU9250_ADDRESS, GYRO_CONFIG, 0x08);
 8000e54:	2208      	movs	r2, #8
 8000e56:	211b      	movs	r1, #27
 8000e58:	2068      	movs	r0, #104	; 0x68
 8000e5a:	f000 fb9f 	bl	800159c <MPU9250_writeReg>
	//accel config 8g
	MPU9250_writeReg(MPU9250_ADDRESS, ACCEL_CONFIG, 0x10);
 8000e5e:	2210      	movs	r2, #16
 8000e60:	211c      	movs	r1, #28
 8000e62:	2068      	movs	r0, #104	; 0x68
 8000e64:	f000 fb9a 	bl	800159c <MPU9250_writeReg>

}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <MPU9250_calibrate>:

//void calibrateMPU9250(float * dest1, float * dest2)
void MPU9250_calibrate()
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b08a      	sub	sp, #40	; 0x28
 8000e70:	af00      	add	r7, sp, #0
    uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
    uint16_t ii, packet_count, fifo_count;
    //int32_t gyro_bias[3]  = {0, 0, 0}, accel_bias[3] = {0, 0, 0};

    // reset device
    MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 8000e72:	2280      	movs	r2, #128	; 0x80
 8000e74:	216b      	movs	r1, #107	; 0x6b
 8000e76:	2068      	movs	r0, #104	; 0x68
 8000e78:	f000 fb90 	bl	800159c <MPU9250_writeReg>
    HAL_Delay(100);
 8000e7c:	2064      	movs	r0, #100	; 0x64
 8000e7e:	f003 fe69 	bl	8004b54 <HAL_Delay>

    // get stable time source; Auto select clock source to be PLL gyroscope reference if ready
    // else use the internal oscillator, bits 2:0 = 001
    MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x01);
 8000e82:	2201      	movs	r2, #1
 8000e84:	216b      	movs	r1, #107	; 0x6b
 8000e86:	2068      	movs	r0, #104	; 0x68
 8000e88:	f000 fb88 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_2, 0x00);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	216c      	movs	r1, #108	; 0x6c
 8000e90:	2068      	movs	r0, #104	; 0x68
 8000e92:	f000 fb83 	bl	800159c <MPU9250_writeReg>
    HAL_Delay(200);
 8000e96:	20c8      	movs	r0, #200	; 0xc8
 8000e98:	f003 fe5c 	bl	8004b54 <HAL_Delay>

    // Configure device for bias calculation
    MPU9250_writeReg(MPU9250_ADDRESS, INT_ENABLE, 0x00);   // Disable all interrupts
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2138      	movs	r1, #56	; 0x38
 8000ea0:	2068      	movs	r0, #104	; 0x68
 8000ea2:	f000 fb7b 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, FIFO_EN, 0x00);      // Disable FIFO
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2123      	movs	r1, #35	; 0x23
 8000eaa:	2068      	movs	r0, #104	; 0x68
 8000eac:	f000 fb76 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x00);   // Turn on internal clock source
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	216b      	movs	r1, #107	; 0x6b
 8000eb4:	2068      	movs	r0, #104	; 0x68
 8000eb6:	f000 fb71 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, I2C_MST_CTRL, 0x00); // Disable I2C master
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2124      	movs	r1, #36	; 0x24
 8000ebe:	2068      	movs	r0, #104	; 0x68
 8000ec0:	f000 fb6c 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, USER_CTRL, 0x00);    // Disable FIFO and I2C master modes
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	216a      	movs	r1, #106	; 0x6a
 8000ec8:	2068      	movs	r0, #104	; 0x68
 8000eca:	f000 fb67 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, USER_CTRL, 0x0C);    // Reset FIFO and DMP
 8000ece:	220c      	movs	r2, #12
 8000ed0:	216a      	movs	r1, #106	; 0x6a
 8000ed2:	2068      	movs	r0, #104	; 0x68
 8000ed4:	f000 fb62 	bl	800159c <MPU9250_writeReg>
    HAL_Delay(15);
 8000ed8:	200f      	movs	r0, #15
 8000eda:	f003 fe3b 	bl	8004b54 <HAL_Delay>

    // Configure MPU6050 gyro and accelerometer for bias calculation
    MPU9250_writeReg(MPU9250_ADDRESS, CONFIG, 0x01);      // Set low-pass filter to 188 Hz
 8000ede:	2201      	movs	r2, #1
 8000ee0:	211a      	movs	r1, #26
 8000ee2:	2068      	movs	r0, #104	; 0x68
 8000ee4:	f000 fb5a 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, SMPLRT_DIV, 0x00);  // Set sample rate to 1 kHz
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2119      	movs	r1, #25
 8000eec:	2068      	movs	r0, #104	; 0x68
 8000eee:	f000 fb55 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, GYRO_CONFIG, 0x00);  // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	211b      	movs	r1, #27
 8000ef6:	2068      	movs	r0, #104	; 0x68
 8000ef8:	f000 fb50 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, maximum sensitivity
 8000efc:	2200      	movs	r2, #0
 8000efe:	211c      	movs	r1, #28
 8000f00:	2068      	movs	r0, #104	; 0x68
 8000f02:	f000 fb4b 	bl	800159c <MPU9250_writeReg>

    //uint16_t  gyrosensitivity  = 131;   // = 131 LSB/degrees/sec
    uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g
 8000f06:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f0a:	84bb      	strh	r3, [r7, #36]	; 0x24

    // Configure FIFO to capture accelerometer and gyro data for bias calculation
    MPU9250_writeReg(MPU9250_ADDRESS, USER_CTRL, 0x40);   // Enable FIFO
 8000f0c:	2240      	movs	r2, #64	; 0x40
 8000f0e:	216a      	movs	r1, #106	; 0x6a
 8000f10:	2068      	movs	r0, #104	; 0x68
 8000f12:	f000 fb43 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, FIFO_EN, 0x78);     // Enable gyro and accelerometer sensors for FIFO  (max size 512 bytes in MPU-9150)
 8000f16:	2278      	movs	r2, #120	; 0x78
 8000f18:	2123      	movs	r1, #35	; 0x23
 8000f1a:	2068      	movs	r0, #104	; 0x68
 8000f1c:	f000 fb3e 	bl	800159c <MPU9250_writeReg>
    HAL_Delay(40); // accumulate 40 samples in 40 milliseconds = 480 bytes
 8000f20:	2028      	movs	r0, #40	; 0x28
 8000f22:	f003 fe17 	bl	8004b54 <HAL_Delay>

    // At end of sample accumulation, turn off FIFO sensor read
    MPU9250_writeReg(MPU9250_ADDRESS, FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
 8000f26:	2200      	movs	r2, #0
 8000f28:	2123      	movs	r1, #35	; 0x23
 8000f2a:	2068      	movs	r0, #104	; 0x68
 8000f2c:	f000 fb36 	bl	800159c <MPU9250_writeReg>
    //readBytes(MPU9250_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
    fifo_count = MPU9250_readReg16Bit(MPU9250_ADDRESS, FIFO_COUNTH);
 8000f30:	2172      	movs	r1, #114	; 0x72
 8000f32:	2068      	movs	r0, #104	; 0x68
 8000f34:	f000 fb72 	bl	800161c <MPU9250_readReg16Bit>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	847b      	strh	r3, [r7, #34]	; 0x22
    packet_count = fifo_count / 12;// How many sets of full gyro and accelerometer data for averaging
 8000f3c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000f3e:	4a58      	ldr	r2, [pc, #352]	; (80010a0 <MPU9250_calibrate+0x234>)
 8000f40:	fba2 2303 	umull	r2, r3, r2, r3
 8000f44:	08db      	lsrs	r3, r3, #3
 8000f46:	843b      	strh	r3, [r7, #32]

    for (ii = 0; ii < packet_count; ii++)
 8000f48:	2300      	movs	r3, #0
 8000f4a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000f4c:	e06f      	b.n	800102e <MPU9250_calibrate+0x1c2>
    {
        int16_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
 8000f4e:	2300      	movs	r3, #0
 8000f50:	813b      	strh	r3, [r7, #8]
 8000f52:	2300      	movs	r3, #0
 8000f54:	817b      	strh	r3, [r7, #10]
 8000f56:	2300      	movs	r3, #0
 8000f58:	81bb      	strh	r3, [r7, #12]
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	803b      	strh	r3, [r7, #0]
 8000f5e:	2300      	movs	r3, #0
 8000f60:	807b      	strh	r3, [r7, #2]
 8000f62:	2300      	movs	r3, #0
 8000f64:	80bb      	strh	r3, [r7, #4]
        MPU9250_readMulti(MPU9250_ADDRESS, FIFO_R_W, data, 12); // read data for averaging
 8000f66:	f107 0214 	add.w	r2, r7, #20
 8000f6a:	230c      	movs	r3, #12
 8000f6c:	2174      	movs	r1, #116	; 0x74
 8000f6e:	2068      	movs	r0, #104	; 0x68
 8000f70:	f000 fb74 	bl	800165c <MPU9250_readMulti>
        accel_temp[0] = (int16_t) (((int16_t)data[0] << 8) | data[1]  ) ;  // Form signed 16-bit integer for each sample in FIFO
 8000f74:	7d3b      	ldrb	r3, [r7, #20]
 8000f76:	021b      	lsls	r3, r3, #8
 8000f78:	b21a      	sxth	r2, r3
 8000f7a:	7d7b      	ldrb	r3, [r7, #21]
 8000f7c:	b21b      	sxth	r3, r3
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	b21b      	sxth	r3, r3
 8000f82:	813b      	strh	r3, [r7, #8]
        accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 8000f84:	7dbb      	ldrb	r3, [r7, #22]
 8000f86:	021b      	lsls	r3, r3, #8
 8000f88:	b21a      	sxth	r2, r3
 8000f8a:	7dfb      	ldrb	r3, [r7, #23]
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	b21b      	sxth	r3, r3
 8000f92:	817b      	strh	r3, [r7, #10]
        accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 8000f94:	7e3b      	ldrb	r3, [r7, #24]
 8000f96:	021b      	lsls	r3, r3, #8
 8000f98:	b21a      	sxth	r2, r3
 8000f9a:	7e7b      	ldrb	r3, [r7, #25]
 8000f9c:	b21b      	sxth	r3, r3
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	b21b      	sxth	r3, r3
 8000fa2:	81bb      	strh	r3, [r7, #12]
        gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 8000fa4:	7ebb      	ldrb	r3, [r7, #26]
 8000fa6:	021b      	lsls	r3, r3, #8
 8000fa8:	b21a      	sxth	r2, r3
 8000faa:	7efb      	ldrb	r3, [r7, #27]
 8000fac:	b21b      	sxth	r3, r3
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	b21b      	sxth	r3, r3
 8000fb2:	803b      	strh	r3, [r7, #0]
        gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 8000fb4:	7f3b      	ldrb	r3, [r7, #28]
 8000fb6:	021b      	lsls	r3, r3, #8
 8000fb8:	b21a      	sxth	r2, r3
 8000fba:	7f7b      	ldrb	r3, [r7, #29]
 8000fbc:	b21b      	sxth	r3, r3
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	b21b      	sxth	r3, r3
 8000fc2:	807b      	strh	r3, [r7, #2]
        gyro_temp[2]  = (int16_t) (((int16_t)data[10] << 8) | data[11]) ;
 8000fc4:	7fbb      	ldrb	r3, [r7, #30]
 8000fc6:	021b      	lsls	r3, r3, #8
 8000fc8:	b21a      	sxth	r2, r3
 8000fca:	7ffb      	ldrb	r3, [r7, #31]
 8000fcc:	b21b      	sxth	r3, r3
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	b21b      	sxth	r3, r3
 8000fd2:	80bb      	strh	r3, [r7, #4]

        accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 8000fd4:	4b33      	ldr	r3, [pc, #204]	; (80010a4 <MPU9250_calibrate+0x238>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000fdc:	4413      	add	r3, r2
 8000fde:	4a31      	ldr	r2, [pc, #196]	; (80010a4 <MPU9250_calibrate+0x238>)
 8000fe0:	6013      	str	r3, [r2, #0]
        accel_bias[1] += (int32_t) accel_temp[1];
 8000fe2:	4b30      	ldr	r3, [pc, #192]	; (80010a4 <MPU9250_calibrate+0x238>)
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000fea:	4413      	add	r3, r2
 8000fec:	4a2d      	ldr	r2, [pc, #180]	; (80010a4 <MPU9250_calibrate+0x238>)
 8000fee:	6053      	str	r3, [r2, #4]
        accel_bias[2] += (int32_t) accel_temp[2];
 8000ff0:	4b2c      	ldr	r3, [pc, #176]	; (80010a4 <MPU9250_calibrate+0x238>)
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	4a2a      	ldr	r2, [pc, #168]	; (80010a4 <MPU9250_calibrate+0x238>)
 8000ffc:	6093      	str	r3, [r2, #8]
        gyro_bias[0]  += (int32_t) gyro_temp[0];
 8000ffe:	4b2a      	ldr	r3, [pc, #168]	; (80010a8 <MPU9250_calibrate+0x23c>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001006:	4413      	add	r3, r2
 8001008:	4a27      	ldr	r2, [pc, #156]	; (80010a8 <MPU9250_calibrate+0x23c>)
 800100a:	6013      	str	r3, [r2, #0]
        gyro_bias[1]  += (int32_t) gyro_temp[1];
 800100c:	4b26      	ldr	r3, [pc, #152]	; (80010a8 <MPU9250_calibrate+0x23c>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001014:	4413      	add	r3, r2
 8001016:	4a24      	ldr	r2, [pc, #144]	; (80010a8 <MPU9250_calibrate+0x23c>)
 8001018:	6053      	str	r3, [r2, #4]
        gyro_bias[2]  += (int32_t) gyro_temp[2];
 800101a:	4b23      	ldr	r3, [pc, #140]	; (80010a8 <MPU9250_calibrate+0x23c>)
 800101c:	689b      	ldr	r3, [r3, #8]
 800101e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001022:	4413      	add	r3, r2
 8001024:	4a20      	ldr	r2, [pc, #128]	; (80010a8 <MPU9250_calibrate+0x23c>)
 8001026:	6093      	str	r3, [r2, #8]
    for (ii = 0; ii < packet_count; ii++)
 8001028:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800102a:	3301      	adds	r3, #1
 800102c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800102e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001030:	8c3b      	ldrh	r3, [r7, #32]
 8001032:	429a      	cmp	r2, r3
 8001034:	d38b      	bcc.n	8000f4e <MPU9250_calibrate+0xe2>
    }
    accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 8001036:	4b1b      	ldr	r3, [pc, #108]	; (80010a4 <MPU9250_calibrate+0x238>)
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	8c3b      	ldrh	r3, [r7, #32]
 800103c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001040:	4a18      	ldr	r2, [pc, #96]	; (80010a4 <MPU9250_calibrate+0x238>)
 8001042:	6013      	str	r3, [r2, #0]
    accel_bias[1] /= (int32_t) packet_count;
 8001044:	4b17      	ldr	r3, [pc, #92]	; (80010a4 <MPU9250_calibrate+0x238>)
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	8c3b      	ldrh	r3, [r7, #32]
 800104a:	fb92 f3f3 	sdiv	r3, r2, r3
 800104e:	4a15      	ldr	r2, [pc, #84]	; (80010a4 <MPU9250_calibrate+0x238>)
 8001050:	6053      	str	r3, [r2, #4]
    accel_bias[2] /= (int32_t) packet_count;
 8001052:	4b14      	ldr	r3, [pc, #80]	; (80010a4 <MPU9250_calibrate+0x238>)
 8001054:	689a      	ldr	r2, [r3, #8]
 8001056:	8c3b      	ldrh	r3, [r7, #32]
 8001058:	fb92 f3f3 	sdiv	r3, r2, r3
 800105c:	4a11      	ldr	r2, [pc, #68]	; (80010a4 <MPU9250_calibrate+0x238>)
 800105e:	6093      	str	r3, [r2, #8]
    gyro_bias[0]  /= (int32_t) packet_count;
 8001060:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <MPU9250_calibrate+0x23c>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	8c3b      	ldrh	r3, [r7, #32]
 8001066:	fb92 f3f3 	sdiv	r3, r2, r3
 800106a:	4a0f      	ldr	r2, [pc, #60]	; (80010a8 <MPU9250_calibrate+0x23c>)
 800106c:	6013      	str	r3, [r2, #0]
    gyro_bias[1]  /= (int32_t) packet_count;
 800106e:	4b0e      	ldr	r3, [pc, #56]	; (80010a8 <MPU9250_calibrate+0x23c>)
 8001070:	685a      	ldr	r2, [r3, #4]
 8001072:	8c3b      	ldrh	r3, [r7, #32]
 8001074:	fb92 f3f3 	sdiv	r3, r2, r3
 8001078:	4a0b      	ldr	r2, [pc, #44]	; (80010a8 <MPU9250_calibrate+0x23c>)
 800107a:	6053      	str	r3, [r2, #4]
    gyro_bias[2]  /= (int32_t) packet_count;
 800107c:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <MPU9250_calibrate+0x23c>)
 800107e:	689a      	ldr	r2, [r3, #8]
 8001080:	8c3b      	ldrh	r3, [r7, #32]
 8001082:	fb92 f3f3 	sdiv	r3, r2, r3
 8001086:	4a08      	ldr	r2, [pc, #32]	; (80010a8 <MPU9250_calibrate+0x23c>)
 8001088:	6093      	str	r3, [r2, #8]

    if(accel_bias[2] > 0L) {accel_bias[2] -= (int32_t) accelsensitivity;}  // Remove gravity from the z-axis accelerometer bias calculation
 800108a:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <MPU9250_calibrate+0x238>)
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	2b00      	cmp	r3, #0
 8001090:	dd0c      	ble.n	80010ac <MPU9250_calibrate+0x240>
 8001092:	4b04      	ldr	r3, [pc, #16]	; (80010a4 <MPU9250_calibrate+0x238>)
 8001094:	689a      	ldr	r2, [r3, #8]
 8001096:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	4a02      	ldr	r2, [pc, #8]	; (80010a4 <MPU9250_calibrate+0x238>)
 800109c:	6093      	str	r3, [r2, #8]
 800109e:	e00b      	b.n	80010b8 <MPU9250_calibrate+0x24c>
 80010a0:	aaaaaaab 	.word	0xaaaaaaab
 80010a4:	200004a0 	.word	0x200004a0
 80010a8:	20000494 	.word	0x20000494
    else {accel_bias[2] += (int32_t) accelsensitivity;}
 80010ac:	4b78      	ldr	r3, [pc, #480]	; (8001290 <MPU9250_calibrate+0x424>)
 80010ae:	689a      	ldr	r2, [r3, #8]
 80010b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80010b2:	4413      	add	r3, r2
 80010b4:	4a76      	ldr	r2, [pc, #472]	; (8001290 <MPU9250_calibrate+0x424>)
 80010b6:	6093      	str	r3, [r2, #8]

    // Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
    data[0] = (-gyro_bias[0] / 4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 80010b8:	4b76      	ldr	r3, [pc, #472]	; (8001294 <MPU9250_calibrate+0x428>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	425b      	negs	r3, r3
 80010be:	2b00      	cmp	r3, #0
 80010c0:	da00      	bge.n	80010c4 <MPU9250_calibrate+0x258>
 80010c2:	3303      	adds	r3, #3
 80010c4:	109b      	asrs	r3, r3, #2
 80010c6:	121b      	asrs	r3, r3, #8
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	753b      	strb	r3, [r7, #20]
    data[1] = (-gyro_bias[0] / 4)       & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 80010cc:	4b71      	ldr	r3, [pc, #452]	; (8001294 <MPU9250_calibrate+0x428>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	425b      	negs	r3, r3
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	da00      	bge.n	80010d8 <MPU9250_calibrate+0x26c>
 80010d6:	3303      	adds	r3, #3
 80010d8:	109b      	asrs	r3, r3, #2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	757b      	strb	r3, [r7, #21]
    data[2] = (-gyro_bias[1] / 4  >> 8) & 0xFF;
 80010de:	4b6d      	ldr	r3, [pc, #436]	; (8001294 <MPU9250_calibrate+0x428>)
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	425b      	negs	r3, r3
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	da00      	bge.n	80010ea <MPU9250_calibrate+0x27e>
 80010e8:	3303      	adds	r3, #3
 80010ea:	109b      	asrs	r3, r3, #2
 80010ec:	121b      	asrs	r3, r3, #8
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	75bb      	strb	r3, [r7, #22]
    data[3] = (-gyro_bias[1] / 4)       & 0xFF;
 80010f2:	4b68      	ldr	r3, [pc, #416]	; (8001294 <MPU9250_calibrate+0x428>)
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	425b      	negs	r3, r3
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	da00      	bge.n	80010fe <MPU9250_calibrate+0x292>
 80010fc:	3303      	adds	r3, #3
 80010fe:	109b      	asrs	r3, r3, #2
 8001100:	b2db      	uxtb	r3, r3
 8001102:	75fb      	strb	r3, [r7, #23]
    data[4] = (-gyro_bias[2] / 4  >> 8) & 0xFF;
 8001104:	4b63      	ldr	r3, [pc, #396]	; (8001294 <MPU9250_calibrate+0x428>)
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	425b      	negs	r3, r3
 800110a:	2b00      	cmp	r3, #0
 800110c:	da00      	bge.n	8001110 <MPU9250_calibrate+0x2a4>
 800110e:	3303      	adds	r3, #3
 8001110:	109b      	asrs	r3, r3, #2
 8001112:	121b      	asrs	r3, r3, #8
 8001114:	b2db      	uxtb	r3, r3
 8001116:	763b      	strb	r3, [r7, #24]
    data[5] = (-gyro_bias[2] / 4)       & 0xFF;
 8001118:	4b5e      	ldr	r3, [pc, #376]	; (8001294 <MPU9250_calibrate+0x428>)
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	425b      	negs	r3, r3
 800111e:	2b00      	cmp	r3, #0
 8001120:	da00      	bge.n	8001124 <MPU9250_calibrate+0x2b8>
 8001122:	3303      	adds	r3, #3
 8001124:	109b      	asrs	r3, r3, #2
 8001126:	b2db      	uxtb	r3, r3
 8001128:	767b      	strb	r3, [r7, #25]

    // Push gyro biases to hardware registers
    MPU9250_writeReg(MPU9250_ADDRESS, XG_OFFSET_H, data[0]);
 800112a:	7d3b      	ldrb	r3, [r7, #20]
 800112c:	461a      	mov	r2, r3
 800112e:	2113      	movs	r1, #19
 8001130:	2068      	movs	r0, #104	; 0x68
 8001132:	f000 fa33 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, XG_OFFSET_L, data[1]);
 8001136:	7d7b      	ldrb	r3, [r7, #21]
 8001138:	461a      	mov	r2, r3
 800113a:	2114      	movs	r1, #20
 800113c:	2068      	movs	r0, #104	; 0x68
 800113e:	f000 fa2d 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, YG_OFFSET_H, data[2]);
 8001142:	7dbb      	ldrb	r3, [r7, #22]
 8001144:	461a      	mov	r2, r3
 8001146:	2115      	movs	r1, #21
 8001148:	2068      	movs	r0, #104	; 0x68
 800114a:	f000 fa27 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, YG_OFFSET_L, data[3]);
 800114e:	7dfb      	ldrb	r3, [r7, #23]
 8001150:	461a      	mov	r2, r3
 8001152:	2116      	movs	r1, #22
 8001154:	2068      	movs	r0, #104	; 0x68
 8001156:	f000 fa21 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, ZG_OFFSET_H, data[4]);
 800115a:	7e3b      	ldrb	r3, [r7, #24]
 800115c:	461a      	mov	r2, r3
 800115e:	2117      	movs	r1, #23
 8001160:	2068      	movs	r0, #104	; 0x68
 8001162:	f000 fa1b 	bl	800159c <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, ZG_OFFSET_L, data[5]);
 8001166:	7e7b      	ldrb	r3, [r7, #25]
 8001168:	461a      	mov	r2, r3
 800116a:	2118      	movs	r1, #24
 800116c:	2068      	movs	r0, #104	; 0x68
 800116e:	f000 fa15 	bl	800159c <MPU9250_writeReg>
    // the accelerometer biases calculated above must be divided by 8.


     //int32_t accel_bias_reg[3] = {0, 0, 0}; // A place to hold the factory accelerometer trim biases
     //readBytes(MPU9250_ADDRESS, XA_OFFSET_H, 2, &data[0]); // Read factory accelerometer trim values
     data[0] = MPU9250_readReg(MPU9250_ADDRESS, XA_OFFSET_H);
 8001172:	2177      	movs	r1, #119	; 0x77
 8001174:	2068      	movs	r0, #104	; 0x68
 8001176:	f000 fa31 	bl	80015dc <MPU9250_readReg>
 800117a:	4603      	mov	r3, r0
 800117c:	753b      	strb	r3, [r7, #20]
     data[1] = MPU9250_readReg(MPU9250_ADDRESS, XA_OFFSET_L);
 800117e:	2178      	movs	r1, #120	; 0x78
 8001180:	2068      	movs	r0, #104	; 0x68
 8001182:	f000 fa2b 	bl	80015dc <MPU9250_readReg>
 8001186:	4603      	mov	r3, r0
 8001188:	757b      	strb	r3, [r7, #21]
     data[2] = MPU9250_readReg(MPU9250_ADDRESS, YA_OFFSET_H);
 800118a:	217a      	movs	r1, #122	; 0x7a
 800118c:	2068      	movs	r0, #104	; 0x68
 800118e:	f000 fa25 	bl	80015dc <MPU9250_readReg>
 8001192:	4603      	mov	r3, r0
 8001194:	75bb      	strb	r3, [r7, #22]
     data[3] = MPU9250_readReg(MPU9250_ADDRESS, YA_OFFSET_L);
 8001196:	217b      	movs	r1, #123	; 0x7b
 8001198:	2068      	movs	r0, #104	; 0x68
 800119a:	f000 fa1f 	bl	80015dc <MPU9250_readReg>
 800119e:	4603      	mov	r3, r0
 80011a0:	75fb      	strb	r3, [r7, #23]
     data[4] = MPU9250_readReg(MPU9250_ADDRESS, ZA_OFFSET_H);
 80011a2:	217d      	movs	r1, #125	; 0x7d
 80011a4:	2068      	movs	r0, #104	; 0x68
 80011a6:	f000 fa19 	bl	80015dc <MPU9250_readReg>
 80011aa:	4603      	mov	r3, r0
 80011ac:	763b      	strb	r3, [r7, #24]
     data[5] = MPU9250_readReg(MPU9250_ADDRESS, ZA_OFFSET_L);
 80011ae:	217e      	movs	r1, #126	; 0x7e
 80011b0:	2068      	movs	r0, #104	; 0x68
 80011b2:	f000 fa13 	bl	80015dc <MPU9250_readReg>
 80011b6:	4603      	mov	r3, r0
 80011b8:	767b      	strb	r3, [r7, #25]
     accel_bias_reg[0] = (int32_t) (((int16_t)data[0] << 8) | data[1]  );
 80011ba:	7d3b      	ldrb	r3, [r7, #20]
 80011bc:	021b      	lsls	r3, r3, #8
 80011be:	7d7a      	ldrb	r2, [r7, #21]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	4a35      	ldr	r2, [pc, #212]	; (8001298 <MPU9250_calibrate+0x42c>)
 80011c4:	6013      	str	r3, [r2, #0]
     accel_bias_reg[1] = (int32_t) (((int16_t)data[2] << 8) | data[3]  );
 80011c6:	7dbb      	ldrb	r3, [r7, #22]
 80011c8:	021b      	lsls	r3, r3, #8
 80011ca:	7dfa      	ldrb	r2, [r7, #23]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	4a32      	ldr	r2, [pc, #200]	; (8001298 <MPU9250_calibrate+0x42c>)
 80011d0:	6053      	str	r3, [r2, #4]
     accel_bias_reg[2] = (int32_t) (((int16_t)data[4] << 8) | data[5]  );
 80011d2:	7e3b      	ldrb	r3, [r7, #24]
 80011d4:	021b      	lsls	r3, r3, #8
 80011d6:	7e7a      	ldrb	r2, [r7, #25]
 80011d8:	4313      	orrs	r3, r2
 80011da:	4a2f      	ldr	r2, [pc, #188]	; (8001298 <MPU9250_calibrate+0x42c>)
 80011dc:	6093      	str	r3, [r2, #8]
//     accel_bias_reg[1] = (int32_t) (((int16_t)data[0] << 8) | data[1]);
//     readBytes(MPU9250_ADDRESS, ZA_OFFSET_H, 2, &data[0]);
//     accel_bias_reg[2] = (int32_t) (((int16_t)data[0] << 8) | data[1]);

     //uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
     uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis
 80011de:	2300      	movs	r3, #0
 80011e0:	743b      	strb	r3, [r7, #16]
 80011e2:	2300      	movs	r3, #0
 80011e4:	747b      	strb	r3, [r7, #17]
 80011e6:	2300      	movs	r3, #0
 80011e8:	74bb      	strb	r3, [r7, #18]
    // for(ii = 0; ii < 3; ii++) {
    //     if((accel_bias_reg[ii] & mask)) mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
    // }

     // Construct total accelerometer bias, including calculated average accelerometer bias from above
     accel_bias_reg[0] -= (accel_bias[0] / 8); // Subtract calculated averaged accelerometer bias scaled to 2048 LSB/g (16 g full scale)
 80011ea:	4b2b      	ldr	r3, [pc, #172]	; (8001298 <MPU9250_calibrate+0x42c>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	4b28      	ldr	r3, [pc, #160]	; (8001290 <MPU9250_calibrate+0x424>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	da00      	bge.n	80011f8 <MPU9250_calibrate+0x38c>
 80011f6:	3307      	adds	r3, #7
 80011f8:	10db      	asrs	r3, r3, #3
 80011fa:	425b      	negs	r3, r3
 80011fc:	4413      	add	r3, r2
 80011fe:	4a26      	ldr	r2, [pc, #152]	; (8001298 <MPU9250_calibrate+0x42c>)
 8001200:	6013      	str	r3, [r2, #0]
     accel_bias_reg[1] -= (accel_bias[1] / 8);
 8001202:	4b25      	ldr	r3, [pc, #148]	; (8001298 <MPU9250_calibrate+0x42c>)
 8001204:	685a      	ldr	r2, [r3, #4]
 8001206:	4b22      	ldr	r3, [pc, #136]	; (8001290 <MPU9250_calibrate+0x424>)
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	2b00      	cmp	r3, #0
 800120c:	da00      	bge.n	8001210 <MPU9250_calibrate+0x3a4>
 800120e:	3307      	adds	r3, #7
 8001210:	10db      	asrs	r3, r3, #3
 8001212:	425b      	negs	r3, r3
 8001214:	4413      	add	r3, r2
 8001216:	4a20      	ldr	r2, [pc, #128]	; (8001298 <MPU9250_calibrate+0x42c>)
 8001218:	6053      	str	r3, [r2, #4]
     accel_bias_reg[2] -= (accel_bias[2] / 8);
 800121a:	4b1f      	ldr	r3, [pc, #124]	; (8001298 <MPU9250_calibrate+0x42c>)
 800121c:	689a      	ldr	r2, [r3, #8]
 800121e:	4b1c      	ldr	r3, [pc, #112]	; (8001290 <MPU9250_calibrate+0x424>)
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	2b00      	cmp	r3, #0
 8001224:	da00      	bge.n	8001228 <MPU9250_calibrate+0x3bc>
 8001226:	3307      	adds	r3, #7
 8001228:	10db      	asrs	r3, r3, #3
 800122a:	425b      	negs	r3, r3
 800122c:	4413      	add	r3, r2
 800122e:	4a1a      	ldr	r2, [pc, #104]	; (8001298 <MPU9250_calibrate+0x42c>)
 8001230:	6093      	str	r3, [r2, #8]

     data[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 8001232:	4b19      	ldr	r3, [pc, #100]	; (8001298 <MPU9250_calibrate+0x42c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	121b      	asrs	r3, r3, #8
 8001238:	b2db      	uxtb	r3, r3
 800123a:	753b      	strb	r3, [r7, #20]
     data[1] = (accel_bias_reg[0])      & 0xFF;
 800123c:	4b16      	ldr	r3, [pc, #88]	; (8001298 <MPU9250_calibrate+0x42c>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	b2db      	uxtb	r3, r3
 8001242:	757b      	strb	r3, [r7, #21]
     data[1] = data[1] | mask_bit[0]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8001244:	7d7a      	ldrb	r2, [r7, #21]
 8001246:	7c3b      	ldrb	r3, [r7, #16]
 8001248:	4313      	orrs	r3, r2
 800124a:	b2db      	uxtb	r3, r3
 800124c:	757b      	strb	r3, [r7, #21]
     data[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 800124e:	4b12      	ldr	r3, [pc, #72]	; (8001298 <MPU9250_calibrate+0x42c>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	121b      	asrs	r3, r3, #8
 8001254:	b2db      	uxtb	r3, r3
 8001256:	75bb      	strb	r3, [r7, #22]
     data[3] = (accel_bias_reg[1])      & 0xFF;
 8001258:	4b0f      	ldr	r3, [pc, #60]	; (8001298 <MPU9250_calibrate+0x42c>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	b2db      	uxtb	r3, r3
 800125e:	75fb      	strb	r3, [r7, #23]
     data[3] = data[3] | mask_bit[1]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8001260:	7dfa      	ldrb	r2, [r7, #23]
 8001262:	7c7b      	ldrb	r3, [r7, #17]
 8001264:	4313      	orrs	r3, r2
 8001266:	b2db      	uxtb	r3, r3
 8001268:	75fb      	strb	r3, [r7, #23]
     data[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 800126a:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <MPU9250_calibrate+0x42c>)
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	121b      	asrs	r3, r3, #8
 8001270:	b2db      	uxtb	r3, r3
 8001272:	763b      	strb	r3, [r7, #24]
     data[5] = (accel_bias_reg[2])      & 0xFF;
 8001274:	4b08      	ldr	r3, [pc, #32]	; (8001298 <MPU9250_calibrate+0x42c>)
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	767b      	strb	r3, [r7, #25]
     data[5] = data[5] | mask_bit[2]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 800127c:	7e7a      	ldrb	r2, [r7, #25]
 800127e:	7cbb      	ldrb	r3, [r7, #18]
 8001280:	4313      	orrs	r3, r2
 8001282:	b2db      	uxtb	r3, r3
 8001284:	767b      	strb	r3, [r7, #25]
//     MPU9250_writeReg(MPU9250_ADDRESS, YA_OFFSET_H, data[2]);
//     MPU9250_writeReg(MPU9250_ADDRESS, YA_OFFSET_L, data[3]);
//     MPU9250_writeReg(MPU9250_ADDRESS, ZA_OFFSET_H, data[4]);
//     MPU9250_writeReg(MPU9250_ADDRESS, ZA_OFFSET_L, data[5]);

}
 8001286:	bf00      	nop
 8001288:	3728      	adds	r7, #40	; 0x28
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	200004a0 	.word	0x200004a0
 8001294:	20000494 	.word	0x20000494
 8001298:	200004ac 	.word	0x200004ac

0800129c <MPU9250_getAllData>:

void MPU9250_getAllData(int16_t *Data)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
	uint8_t buffer[12];
	buffer[0] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_XOUT_H);
 80012a4:	2143      	movs	r1, #67	; 0x43
 80012a6:	2068      	movs	r0, #104	; 0x68
 80012a8:	f000 f998 	bl	80015dc <MPU9250_readReg>
 80012ac:	4603      	mov	r3, r0
 80012ae:	733b      	strb	r3, [r7, #12]
	buffer[1] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_XOUT_L);
 80012b0:	2144      	movs	r1, #68	; 0x44
 80012b2:	2068      	movs	r0, #104	; 0x68
 80012b4:	f000 f992 	bl	80015dc <MPU9250_readReg>
 80012b8:	4603      	mov	r3, r0
 80012ba:	737b      	strb	r3, [r7, #13]
	buffer[2] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_YOUT_H);
 80012bc:	2145      	movs	r1, #69	; 0x45
 80012be:	2068      	movs	r0, #104	; 0x68
 80012c0:	f000 f98c 	bl	80015dc <MPU9250_readReg>
 80012c4:	4603      	mov	r3, r0
 80012c6:	73bb      	strb	r3, [r7, #14]
	buffer[3] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_YOUT_L);
 80012c8:	2146      	movs	r1, #70	; 0x46
 80012ca:	2068      	movs	r0, #104	; 0x68
 80012cc:	f000 f986 	bl	80015dc <MPU9250_readReg>
 80012d0:	4603      	mov	r3, r0
 80012d2:	73fb      	strb	r3, [r7, #15]
	buffer[4] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_ZOUT_H);
 80012d4:	2147      	movs	r1, #71	; 0x47
 80012d6:	2068      	movs	r0, #104	; 0x68
 80012d8:	f000 f980 	bl	80015dc <MPU9250_readReg>
 80012dc:	4603      	mov	r3, r0
 80012de:	743b      	strb	r3, [r7, #16]
	buffer[5] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_ZOUT_L);
 80012e0:	2148      	movs	r1, #72	; 0x48
 80012e2:	2068      	movs	r0, #104	; 0x68
 80012e4:	f000 f97a 	bl	80015dc <MPU9250_readReg>
 80012e8:	4603      	mov	r3, r0
 80012ea:	747b      	strb	r3, [r7, #17]
	buffer[6] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_XOUT_H);
 80012ec:	213b      	movs	r1, #59	; 0x3b
 80012ee:	2068      	movs	r0, #104	; 0x68
 80012f0:	f000 f974 	bl	80015dc <MPU9250_readReg>
 80012f4:	4603      	mov	r3, r0
 80012f6:	74bb      	strb	r3, [r7, #18]
	buffer[7] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_XOUT_L);
 80012f8:	213c      	movs	r1, #60	; 0x3c
 80012fa:	2068      	movs	r0, #104	; 0x68
 80012fc:	f000 f96e 	bl	80015dc <MPU9250_readReg>
 8001300:	4603      	mov	r3, r0
 8001302:	74fb      	strb	r3, [r7, #19]
	buffer[8] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_YOUT_H);
 8001304:	213d      	movs	r1, #61	; 0x3d
 8001306:	2068      	movs	r0, #104	; 0x68
 8001308:	f000 f968 	bl	80015dc <MPU9250_readReg>
 800130c:	4603      	mov	r3, r0
 800130e:	753b      	strb	r3, [r7, #20]
	buffer[9] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_YOUT_L);
 8001310:	213e      	movs	r1, #62	; 0x3e
 8001312:	2068      	movs	r0, #104	; 0x68
 8001314:	f000 f962 	bl	80015dc <MPU9250_readReg>
 8001318:	4603      	mov	r3, r0
 800131a:	757b      	strb	r3, [r7, #21]
	buffer[10] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_ZOUT_H);
 800131c:	213f      	movs	r1, #63	; 0x3f
 800131e:	2068      	movs	r0, #104	; 0x68
 8001320:	f000 f95c 	bl	80015dc <MPU9250_readReg>
 8001324:	4603      	mov	r3, r0
 8001326:	75bb      	strb	r3, [r7, #22]
	buffer[11] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_ZOUT_L);
 8001328:	2140      	movs	r1, #64	; 0x40
 800132a:	2068      	movs	r0, #104	; 0x68
 800132c:	f000 f956 	bl	80015dc <MPU9250_readReg>
 8001330:	4603      	mov	r3, r0
 8001332:	75fb      	strb	r3, [r7, #23]
	gyroX=(((int16_t)((uint16_t)buffer[0] << 8) + buffer[1]))/65.5f*3.14f/180.0f;
 8001334:	7b3b      	ldrb	r3, [r7, #12]
 8001336:	021b      	lsls	r3, r3, #8
 8001338:	b21b      	sxth	r3, r3
 800133a:	461a      	mov	r2, r3
 800133c:	7b7b      	ldrb	r3, [r7, #13]
 800133e:	4413      	add	r3, r2
 8001340:	ee07 3a90 	vmov	s15, r3
 8001344:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001348:	eddf 6a53 	vldr	s13, [pc, #332]	; 8001498 <MPU9250_getAllData+0x1fc>
 800134c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001350:	ed9f 7a52 	vldr	s14, [pc, #328]	; 800149c <MPU9250_getAllData+0x200>
 8001354:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001358:	eddf 6a51 	vldr	s13, [pc, #324]	; 80014a0 <MPU9250_getAllData+0x204>
 800135c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001360:	4b50      	ldr	r3, [pc, #320]	; (80014a4 <MPU9250_getAllData+0x208>)
 8001362:	edc3 7a00 	vstr	s15, [r3]
	gyroY=(((int16_t)((uint16_t)buffer[2] << 8) + buffer[3]))/65.5f*3.14f/180.0f;
 8001366:	7bbb      	ldrb	r3, [r7, #14]
 8001368:	021b      	lsls	r3, r3, #8
 800136a:	b21b      	sxth	r3, r3
 800136c:	461a      	mov	r2, r3
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	4413      	add	r3, r2
 8001372:	ee07 3a90 	vmov	s15, r3
 8001376:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800137a:	eddf 6a47 	vldr	s13, [pc, #284]	; 8001498 <MPU9250_getAllData+0x1fc>
 800137e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001382:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800149c <MPU9250_getAllData+0x200>
 8001386:	ee27 7a87 	vmul.f32	s14, s15, s14
 800138a:	eddf 6a45 	vldr	s13, [pc, #276]	; 80014a0 <MPU9250_getAllData+0x204>
 800138e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001392:	4b45      	ldr	r3, [pc, #276]	; (80014a8 <MPU9250_getAllData+0x20c>)
 8001394:	edc3 7a00 	vstr	s15, [r3]
	gyroZ=(((int16_t)((uint16_t)buffer[4] << 8) + buffer[5]))/65.5f*3.14f/180.0f;
 8001398:	7c3b      	ldrb	r3, [r7, #16]
 800139a:	021b      	lsls	r3, r3, #8
 800139c:	b21b      	sxth	r3, r3
 800139e:	461a      	mov	r2, r3
 80013a0:	7c7b      	ldrb	r3, [r7, #17]
 80013a2:	4413      	add	r3, r2
 80013a4:	ee07 3a90 	vmov	s15, r3
 80013a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ac:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001498 <MPU9250_getAllData+0x1fc>
 80013b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013b4:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800149c <MPU9250_getAllData+0x200>
 80013b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013bc:	eddf 6a38 	vldr	s13, [pc, #224]	; 80014a0 <MPU9250_getAllData+0x204>
 80013c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013c4:	4b39      	ldr	r3, [pc, #228]	; (80014ac <MPU9250_getAllData+0x210>)
 80013c6:	edc3 7a00 	vstr	s15, [r3]
//	accelX=((((int16_t)((uint16_t)buffer[6] << 8) + buffer[7])))/4096.0f*9.8f;
//	accelY=((((int16_t)((uint16_t)buffer[8] << 8) + buffer[9])))/4096.0f*9.8f;
	accelX=((((int16_t)((uint16_t)buffer[6] << 8) + buffer[7])))/4096.0f*9.8f;
 80013ca:	7cbb      	ldrb	r3, [r7, #18]
 80013cc:	021b      	lsls	r3, r3, #8
 80013ce:	b21b      	sxth	r3, r3
 80013d0:	461a      	mov	r2, r3
 80013d2:	7cfb      	ldrb	r3, [r7, #19]
 80013d4:	4413      	add	r3, r2
 80013d6:	ee07 3a90 	vmov	s15, r3
 80013da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013de:	eddf 6a34 	vldr	s13, [pc, #208]	; 80014b0 <MPU9250_getAllData+0x214>
 80013e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013e6:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80014b4 <MPU9250_getAllData+0x218>
 80013ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ee:	4b32      	ldr	r3, [pc, #200]	; (80014b8 <MPU9250_getAllData+0x21c>)
 80013f0:	edc3 7a00 	vstr	s15, [r3]
	accelY=((((int16_t)((uint16_t)buffer[8] << 8) + buffer[9])))/4096.0f*9.8f;
 80013f4:	7d3b      	ldrb	r3, [r7, #20]
 80013f6:	021b      	lsls	r3, r3, #8
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	461a      	mov	r2, r3
 80013fc:	7d7b      	ldrb	r3, [r7, #21]
 80013fe:	4413      	add	r3, r2
 8001400:	ee07 3a90 	vmov	s15, r3
 8001404:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001408:	eddf 6a29 	vldr	s13, [pc, #164]	; 80014b0 <MPU9250_getAllData+0x214>
 800140c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001410:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80014b4 <MPU9250_getAllData+0x218>
 8001414:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001418:	4b28      	ldr	r3, [pc, #160]	; (80014bc <MPU9250_getAllData+0x220>)
 800141a:	edc3 7a00 	vstr	s15, [r3]
	accelZ=(((int16_t)((uint16_t)buffer[10] << 8) + buffer[11]))/4096.0f*9.8f;
 800141e:	7dbb      	ldrb	r3, [r7, #22]
 8001420:	021b      	lsls	r3, r3, #8
 8001422:	b21b      	sxth	r3, r3
 8001424:	461a      	mov	r2, r3
 8001426:	7dfb      	ldrb	r3, [r7, #23]
 8001428:	4413      	add	r3, r2
 800142a:	ee07 3a90 	vmov	s15, r3
 800142e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001432:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80014b0 <MPU9250_getAllData+0x214>
 8001436:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800143a:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80014b4 <MPU9250_getAllData+0x218>
 800143e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001442:	4b1f      	ldr	r3, [pc, #124]	; (80014c0 <MPU9250_getAllData+0x224>)
 8001444:	edc3 7a00 	vstr	s15, [r3]
	gyroX_filtered = filter(gyroX);
 8001448:	4b16      	ldr	r3, [pc, #88]	; (80014a4 <MPU9250_getAllData+0x208>)
 800144a:	edd3 7a00 	vldr	s15, [r3]
 800144e:	eeb0 0a67 	vmov.f32	s0, s15
 8001452:	f000 f83d 	bl	80014d0 <filter>
 8001456:	eef0 7a40 	vmov.f32	s15, s0
 800145a:	4b1a      	ldr	r3, [pc, #104]	; (80014c4 <MPU9250_getAllData+0x228>)
 800145c:	edc3 7a00 	vstr	s15, [r3]
	gyroY_filtered = filter(gyroY);
 8001460:	4b11      	ldr	r3, [pc, #68]	; (80014a8 <MPU9250_getAllData+0x20c>)
 8001462:	edd3 7a00 	vldr	s15, [r3]
 8001466:	eeb0 0a67 	vmov.f32	s0, s15
 800146a:	f000 f831 	bl	80014d0 <filter>
 800146e:	eef0 7a40 	vmov.f32	s15, s0
 8001472:	4b15      	ldr	r3, [pc, #84]	; (80014c8 <MPU9250_getAllData+0x22c>)
 8001474:	edc3 7a00 	vstr	s15, [r3]
	gyroZ_filtered = filter(gyroZ);
 8001478:	4b0c      	ldr	r3, [pc, #48]	; (80014ac <MPU9250_getAllData+0x210>)
 800147a:	edd3 7a00 	vldr	s15, [r3]
 800147e:	eeb0 0a67 	vmov.f32	s0, s15
 8001482:	f000 f825 	bl	80014d0 <filter>
 8001486:	eef0 7a40 	vmov.f32	s15, s0
 800148a:	4b10      	ldr	r3, [pc, #64]	; (80014cc <MPU9250_getAllData+0x230>)
 800148c:	edc3 7a00 	vstr	s15, [r3]
//	accelX=((((int16_t)((uint16_t)buffer[6] << 8) + buffer[7])));
//	accelY=((((int16_t)((uint16_t)buffer[8] << 8) + buffer[9])));
//	accelZ=((((int16_t)((uint16_t)buffer[10] << 8) + buffer[11])));
	//accelX_offset=(((int16_t)((uint16_t)buffer[6] << 8) + buffer[7]))/4096.0f*9.8f;
}
 8001490:	bf00      	nop
 8001492:	3718      	adds	r7, #24
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	42830000 	.word	0x42830000
 800149c:	4048f5c3 	.word	0x4048f5c3
 80014a0:	43340000 	.word	0x43340000
 80014a4:	20004a98 	.word	0x20004a98
 80014a8:	20004f40 	.word	0x20004f40
 80014ac:	20004ab4 	.word	0x20004ab4
 80014b0:	45800000 	.word	0x45800000
 80014b4:	411ccccd 	.word	0x411ccccd
 80014b8:	20004a14 	.word	0x20004a14
 80014bc:	20004a0c 	.word	0x20004a0c
 80014c0:	20004ef8 	.word	0x20004ef8
 80014c4:	20004efc 	.word	0x20004efc
 80014c8:	20004ed4 	.word	0x20004ed4
 80014cc:	20004f44 	.word	0x20004f44

080014d0 <filter>:

float filter(float val) { //функция фильтрации
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	ed87 0a01 	vstr	s0, [r7, #4]
	Pc = P + varProcess;
 80014da:	4b28      	ldr	r3, [pc, #160]	; (800157c <filter+0xac>)
 80014dc:	ed93 7a00 	vldr	s14, [r3]
 80014e0:	4b27      	ldr	r3, [pc, #156]	; (8001580 <filter+0xb0>)
 80014e2:	edd3 7a00 	vldr	s15, [r3]
 80014e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ea:	4b26      	ldr	r3, [pc, #152]	; (8001584 <filter+0xb4>)
 80014ec:	edc3 7a00 	vstr	s15, [r3]
	G = Pc/(Pc + varVolt);
 80014f0:	4b24      	ldr	r3, [pc, #144]	; (8001584 <filter+0xb4>)
 80014f2:	edd3 6a00 	vldr	s13, [r3]
 80014f6:	4b23      	ldr	r3, [pc, #140]	; (8001584 <filter+0xb4>)
 80014f8:	ed93 7a00 	vldr	s14, [r3]
 80014fc:	4b22      	ldr	r3, [pc, #136]	; (8001588 <filter+0xb8>)
 80014fe:	edd3 7a00 	vldr	s15, [r3]
 8001502:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001506:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800150a:	4b20      	ldr	r3, [pc, #128]	; (800158c <filter+0xbc>)
 800150c:	edc3 7a00 	vstr	s15, [r3]
	P = (1-G)*Pc;
 8001510:	4b1e      	ldr	r3, [pc, #120]	; (800158c <filter+0xbc>)
 8001512:	edd3 7a00 	vldr	s15, [r3]
 8001516:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800151a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800151e:	4b19      	ldr	r3, [pc, #100]	; (8001584 <filter+0xb4>)
 8001520:	edd3 7a00 	vldr	s15, [r3]
 8001524:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001528:	4b14      	ldr	r3, [pc, #80]	; (800157c <filter+0xac>)
 800152a:	edc3 7a00 	vstr	s15, [r3]
	Xp = Xe;
 800152e:	4b18      	ldr	r3, [pc, #96]	; (8001590 <filter+0xc0>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a18      	ldr	r2, [pc, #96]	; (8001594 <filter+0xc4>)
 8001534:	6013      	str	r3, [r2, #0]
	Zp = Xp;
 8001536:	4b17      	ldr	r3, [pc, #92]	; (8001594 <filter+0xc4>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a17      	ldr	r2, [pc, #92]	; (8001598 <filter+0xc8>)
 800153c:	6013      	str	r3, [r2, #0]
	Xe = G*(val-Zp)+Xp; // "фильтрованное" значение
 800153e:	4b16      	ldr	r3, [pc, #88]	; (8001598 <filter+0xc8>)
 8001540:	edd3 7a00 	vldr	s15, [r3]
 8001544:	ed97 7a01 	vldr	s14, [r7, #4]
 8001548:	ee37 7a67 	vsub.f32	s14, s14, s15
 800154c:	4b0f      	ldr	r3, [pc, #60]	; (800158c <filter+0xbc>)
 800154e:	edd3 7a00 	vldr	s15, [r3]
 8001552:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001556:	4b0f      	ldr	r3, [pc, #60]	; (8001594 <filter+0xc4>)
 8001558:	edd3 7a00 	vldr	s15, [r3]
 800155c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001560:	4b0b      	ldr	r3, [pc, #44]	; (8001590 <filter+0xc0>)
 8001562:	edc3 7a00 	vstr	s15, [r3]
return(Xe);
 8001566:	4b0a      	ldr	r3, [pc, #40]	; (8001590 <filter+0xc0>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	ee07 3a90 	vmov	s15, r3
}
 800156e:	eeb0 0a67 	vmov.f32	s0, s15
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	20000004 	.word	0x20000004
 8001580:	20000000 	.word	0x20000000
 8001584:	200004bc 	.word	0x200004bc
 8001588:	200004b8 	.word	0x200004b8
 800158c:	200004c0 	.word	0x200004c0
 8001590:	200004cc 	.word	0x200004cc
 8001594:	200004c4 	.word	0x200004c4
 8001598:	200004c8 	.word	0x200004c8

0800159c <MPU9250_writeReg>:

void MPU9250_writeReg(uint16_t Addr, uint8_t reg, uint8_t value)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af02      	add	r7, sp, #8
 80015a2:	4603      	mov	r3, r0
 80015a4:	80fb      	strh	r3, [r7, #6]
 80015a6:	460b      	mov	r3, r1
 80015a8:	717b      	strb	r3, [r7, #5]
 80015aa:	4613      	mov	r3, r2
 80015ac:	713b      	strb	r3, [r7, #4]
	uint8_t buf[2];
	buf[0] = reg;
 80015ae:	797b      	ldrb	r3, [r7, #5]
 80015b0:	733b      	strb	r3, [r7, #12]
	buf[1] = value;
 80015b2:	793b      	ldrb	r3, [r7, #4]
 80015b4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(Addr << 1), buf, 2, 1000);
 80015b6:	88fb      	ldrh	r3, [r7, #6]
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	b299      	uxth	r1, r3
 80015bc:	f107 020c 	add.w	r2, r7, #12
 80015c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	2302      	movs	r3, #2
 80015c8:	4803      	ldr	r0, [pc, #12]	; (80015d8 <MPU9250_writeReg+0x3c>)
 80015ca:	f004 fd41 	bl	8006050 <HAL_I2C_Master_Transmit>
}
 80015ce:	bf00      	nop
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20004a40 	.word	0x20004a40

080015dc <MPU9250_readReg>:
	HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(Addr << 1), buf, 5, 1000);
}

// Read an 8-bit register
uint8_t MPU9250_readReg(uint16_t Addr, uint8_t reg)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b088      	sub	sp, #32
 80015e0:	af04      	add	r7, sp, #16
 80015e2:	4603      	mov	r3, r0
 80015e4:	460a      	mov	r2, r1
 80015e6:	80fb      	strh	r3, [r7, #6]
 80015e8:	4613      	mov	r3, r2
 80015ea:	717b      	strb	r3, [r7, #5]
  uint8_t value;
  HAL_I2C_Mem_Read(&hi2c1, (uint16_t)(Addr << 1), reg, 1, &value, 1, 1000);
 80015ec:	88fb      	ldrh	r3, [r7, #6]
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	b299      	uxth	r1, r3
 80015f2:	797b      	ldrb	r3, [r7, #5]
 80015f4:	b29a      	uxth	r2, r3
 80015f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015fa:	9302      	str	r3, [sp, #8]
 80015fc:	2301      	movs	r3, #1
 80015fe:	9301      	str	r3, [sp, #4]
 8001600:	f107 030f 	add.w	r3, r7, #15
 8001604:	9300      	str	r3, [sp, #0]
 8001606:	2301      	movs	r3, #1
 8001608:	4803      	ldr	r0, [pc, #12]	; (8001618 <MPU9250_readReg+0x3c>)
 800160a:	f004 fe1f 	bl	800624c <HAL_I2C_Mem_Read>
  return value;
 800160e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3710      	adds	r7, #16
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20004a40 	.word	0x20004a40

0800161c <MPU9250_readReg16Bit>:

// Read a 16-bit register
uint16_t MPU9250_readReg16Bit(uint16_t Addr, uint8_t reg)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	460a      	mov	r2, r1
 8001626:	80fb      	strh	r3, [r7, #6]
 8001628:	4613      	mov	r3, r2
 800162a:	717b      	strb	r3, [r7, #5]
  uint16_t value;
  uint8_t buff[2];
  MPU9250_readMulti(Addr, reg, buff, 2);
 800162c:	f107 0208 	add.w	r2, r7, #8
 8001630:	7979      	ldrb	r1, [r7, #5]
 8001632:	88f8      	ldrh	r0, [r7, #6]
 8001634:	2302      	movs	r3, #2
 8001636:	f000 f811 	bl	800165c <MPU9250_readMulti>
  uint16_t tmp;
  tmp = buff[0];
 800163a:	7a3b      	ldrb	r3, [r7, #8]
 800163c:	81fb      	strh	r3, [r7, #14]
  tmp <<= 8;
 800163e:	89fb      	ldrh	r3, [r7, #14]
 8001640:	021b      	lsls	r3, r3, #8
 8001642:	81fb      	strh	r3, [r7, #14]
  tmp |= buff[1];
 8001644:	7a7b      	ldrb	r3, [r7, #9]
 8001646:	b29a      	uxth	r2, r3
 8001648:	89fb      	ldrh	r3, [r7, #14]
 800164a:	4313      	orrs	r3, r2
 800164c:	81fb      	strh	r3, [r7, #14]
  value = tmp;
 800164e:	89fb      	ldrh	r3, [r7, #14]
 8001650:	81bb      	strh	r3, [r7, #12]
  return value;
 8001652:	89bb      	ldrh	r3, [r7, #12]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <MPU9250_readMulti>:
}

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void MPU9250_readMulti(uint16_t Addr, uint8_t reg, uint8_t * dst, uint8_t count)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b086      	sub	sp, #24
 8001660:	af04      	add	r7, sp, #16
 8001662:	603a      	str	r2, [r7, #0]
 8001664:	461a      	mov	r2, r3
 8001666:	4603      	mov	r3, r0
 8001668:	80fb      	strh	r3, [r7, #6]
 800166a:	460b      	mov	r3, r1
 800166c:	717b      	strb	r3, [r7, #5]
 800166e:	4613      	mov	r3, r2
 8001670:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)(Addr << 1), reg, 1, dst, count, 1000);
 8001672:	88fb      	ldrh	r3, [r7, #6]
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	b299      	uxth	r1, r3
 8001678:	797b      	ldrb	r3, [r7, #5]
 800167a:	b298      	uxth	r0, r3
 800167c:	793b      	ldrb	r3, [r7, #4]
 800167e:	b29b      	uxth	r3, r3
 8001680:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001684:	9202      	str	r2, [sp, #8]
 8001686:	9301      	str	r3, [sp, #4]
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	2301      	movs	r3, #1
 800168e:	4602      	mov	r2, r0
 8001690:	4803      	ldr	r0, [pc, #12]	; (80016a0 <MPU9250_readMulti+0x44>)
 8001692:	f004 fddb 	bl	800624c <HAL_I2C_Mem_Read>
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20004a40 	.word	0x20004a40

080016a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	607b      	str	r3, [r7, #4]
 80016ae:	4b13      	ldr	r3, [pc, #76]	; (80016fc <HAL_MspInit+0x58>)
 80016b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016b2:	4a12      	ldr	r2, [pc, #72]	; (80016fc <HAL_MspInit+0x58>)
 80016b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016b8:	6453      	str	r3, [r2, #68]	; 0x44
 80016ba:	4b10      	ldr	r3, [pc, #64]	; (80016fc <HAL_MspInit+0x58>)
 80016bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016c2:	607b      	str	r3, [r7, #4]
 80016c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	603b      	str	r3, [r7, #0]
 80016ca:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <HAL_MspInit+0x58>)
 80016cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ce:	4a0b      	ldr	r2, [pc, #44]	; (80016fc <HAL_MspInit+0x58>)
 80016d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016d4:	6413      	str	r3, [r2, #64]	; 0x40
 80016d6:	4b09      	ldr	r3, [pc, #36]	; (80016fc <HAL_MspInit+0x58>)
 80016d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016de:	603b      	str	r3, [r7, #0]
 80016e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80016e2:	2200      	movs	r2, #0
 80016e4:	2100      	movs	r1, #0
 80016e6:	2005      	movs	r0, #5
 80016e8:	f004 f96a 	bl	80059c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80016ec:	2005      	movs	r0, #5
 80016ee:	f004 f983 	bl	80059f8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40023800 	.word	0x40023800

08001700 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b08a      	sub	sp, #40	; 0x28
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a21      	ldr	r2, [pc, #132]	; (80017a4 <HAL_CAN_MspInit+0xa4>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d13c      	bne.n	800179c <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	613b      	str	r3, [r7, #16]
 8001726:	4b20      	ldr	r3, [pc, #128]	; (80017a8 <HAL_CAN_MspInit+0xa8>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172a:	4a1f      	ldr	r2, [pc, #124]	; (80017a8 <HAL_CAN_MspInit+0xa8>)
 800172c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001730:	6413      	str	r3, [r2, #64]	; 0x40
 8001732:	4b1d      	ldr	r3, [pc, #116]	; (80017a8 <HAL_CAN_MspInit+0xa8>)
 8001734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001736:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	4b19      	ldr	r3, [pc, #100]	; (80017a8 <HAL_CAN_MspInit+0xa8>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	4a18      	ldr	r2, [pc, #96]	; (80017a8 <HAL_CAN_MspInit+0xa8>)
 8001748:	f043 0302 	orr.w	r3, r3, #2
 800174c:	6313      	str	r3, [r2, #48]	; 0x30
 800174e:	4b16      	ldr	r3, [pc, #88]	; (80017a8 <HAL_CAN_MspInit+0xa8>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800175a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800175e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001760:	2302      	movs	r3, #2
 8001762:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001768:	2303      	movs	r3, #3
 800176a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800176c:	2309      	movs	r3, #9
 800176e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	4619      	mov	r1, r3
 8001776:	480d      	ldr	r0, [pc, #52]	; (80017ac <HAL_CAN_MspInit+0xac>)
 8001778:	f004 f97c 	bl	8005a74 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800177c:	2200      	movs	r2, #0
 800177e:	2100      	movs	r1, #0
 8001780:	2014      	movs	r0, #20
 8001782:	f004 f91d 	bl	80059c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001786:	2014      	movs	r0, #20
 8001788:	f004 f936 	bl	80059f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800178c:	2200      	movs	r2, #0
 800178e:	2100      	movs	r1, #0
 8001790:	2015      	movs	r0, #21
 8001792:	f004 f915 	bl	80059c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001796:	2015      	movs	r0, #21
 8001798:	f004 f92e 	bl	80059f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800179c:	bf00      	nop
 800179e:	3728      	adds	r7, #40	; 0x28
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40006400 	.word	0x40006400
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40020400 	.word	0x40020400

080017b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08a      	sub	sp, #40	; 0x28
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b8:	f107 0314 	add.w	r3, r7, #20
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
 80017c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a1d      	ldr	r2, [pc, #116]	; (8001844 <HAL_I2C_MspInit+0x94>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d133      	bne.n	800183a <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	613b      	str	r3, [r7, #16]
 80017d6:	4b1c      	ldr	r3, [pc, #112]	; (8001848 <HAL_I2C_MspInit+0x98>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	4a1b      	ldr	r2, [pc, #108]	; (8001848 <HAL_I2C_MspInit+0x98>)
 80017dc:	f043 0302 	orr.w	r3, r3, #2
 80017e0:	6313      	str	r3, [r2, #48]	; 0x30
 80017e2:	4b19      	ldr	r3, [pc, #100]	; (8001848 <HAL_I2C_MspInit+0x98>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	613b      	str	r3, [r7, #16]
 80017ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017ee:	23c0      	movs	r3, #192	; 0xc0
 80017f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017f2:	2312      	movs	r3, #18
 80017f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017f6:	2301      	movs	r3, #1
 80017f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fa:	2303      	movs	r3, #3
 80017fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017fe:	2304      	movs	r3, #4
 8001800:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001802:	f107 0314 	add.w	r3, r7, #20
 8001806:	4619      	mov	r1, r3
 8001808:	4810      	ldr	r0, [pc, #64]	; (800184c <HAL_I2C_MspInit+0x9c>)
 800180a:	f004 f933 	bl	8005a74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	4b0d      	ldr	r3, [pc, #52]	; (8001848 <HAL_I2C_MspInit+0x98>)
 8001814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001816:	4a0c      	ldr	r2, [pc, #48]	; (8001848 <HAL_I2C_MspInit+0x98>)
 8001818:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800181c:	6413      	str	r3, [r2, #64]	; 0x40
 800181e:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <HAL_I2C_MspInit+0x98>)
 8001820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001822:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800182a:	2200      	movs	r2, #0
 800182c:	2100      	movs	r1, #0
 800182e:	201f      	movs	r0, #31
 8001830:	f004 f8c6 	bl	80059c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001834:	201f      	movs	r0, #31
 8001836:	f004 f8df 	bl	80059f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800183a:	bf00      	nop
 800183c:	3728      	adds	r7, #40	; 0x28
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40005400 	.word	0x40005400
 8001848:	40023800 	.word	0x40023800
 800184c:	40020400 	.word	0x40020400

08001850 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08c      	sub	sp, #48	; 0x30
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001858:	2300      	movs	r3, #0
 800185a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800185c:	2300      	movs	r3, #0
 800185e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 8001860:	2200      	movs	r2, #0
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	201d      	movs	r0, #29
 8001866:	f004 f8ab 	bl	80059c0 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800186a:	201d      	movs	r0, #29
 800186c:	f004 f8c4 	bl	80059f8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001870:	2300      	movs	r3, #0
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	4b1f      	ldr	r3, [pc, #124]	; (80018f4 <HAL_InitTick+0xa4>)
 8001876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001878:	4a1e      	ldr	r2, [pc, #120]	; (80018f4 <HAL_InitTick+0xa4>)
 800187a:	f043 0302 	orr.w	r3, r3, #2
 800187e:	6413      	str	r3, [r2, #64]	; 0x40
 8001880:	4b1c      	ldr	r3, [pc, #112]	; (80018f4 <HAL_InitTick+0xa4>)
 8001882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001884:	f003 0302 	and.w	r3, r3, #2
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800188c:	f107 0210 	add.w	r2, r7, #16
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	4611      	mov	r1, r2
 8001896:	4618      	mov	r0, r3
 8001898:	f008 fbb4 	bl	800a004 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800189c:	f008 fb9e 	bl	8009fdc <HAL_RCC_GetPCLK1Freq>
 80018a0:	4603      	mov	r3, r0
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80018a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a8:	4a13      	ldr	r2, [pc, #76]	; (80018f8 <HAL_InitTick+0xa8>)
 80018aa:	fba2 2303 	umull	r2, r3, r2, r3
 80018ae:	0c9b      	lsrs	r3, r3, #18
 80018b0:	3b01      	subs	r3, #1
 80018b2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 80018b4:	4b11      	ldr	r3, [pc, #68]	; (80018fc <HAL_InitTick+0xac>)
 80018b6:	4a12      	ldr	r2, [pc, #72]	; (8001900 <HAL_InitTick+0xb0>)
 80018b8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000 / 1000) - 1;
 80018ba:	4b10      	ldr	r3, [pc, #64]	; (80018fc <HAL_InitTick+0xac>)
 80018bc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018c0:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80018c2:	4a0e      	ldr	r2, [pc, #56]	; (80018fc <HAL_InitTick+0xac>)
 80018c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018c6:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80018c8:	4b0c      	ldr	r3, [pc, #48]	; (80018fc <HAL_InitTick+0xac>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ce:	4b0b      	ldr	r3, [pc, #44]	; (80018fc <HAL_InitTick+0xac>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 80018d4:	4809      	ldr	r0, [pc, #36]	; (80018fc <HAL_InitTick+0xac>)
 80018d6:	f008 fbc7 	bl	800a068 <HAL_TIM_Base_Init>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d104      	bne.n	80018ea <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 80018e0:	4806      	ldr	r0, [pc, #24]	; (80018fc <HAL_InitTick+0xac>)
 80018e2:	f008 fbf6 	bl	800a0d2 <HAL_TIM_Base_Start_IT>
 80018e6:	4603      	mov	r3, r0
 80018e8:	e000      	b.n	80018ec <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3730      	adds	r7, #48	; 0x30
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40023800 	.word	0x40023800
 80018f8:	431bde83 	.word	0x431bde83
 80018fc:	20004f8c 	.word	0x20004f8c
 8001900:	40000400 	.word	0x40000400

08001904 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001908:	bf00      	nop
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001912:	b480      	push	{r7}
 8001914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001916:	e7fe      	b.n	8001916 <HardFault_Handler+0x4>

08001918 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800191c:	e7fe      	b.n	800191c <MemManage_Handler+0x4>

0800191e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800191e:	b480      	push	{r7}
 8001920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001922:	e7fe      	b.n	8001922 <BusFault_Handler+0x4>

08001924 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001928:	e7fe      	b.n	8001928 <UsageFault_Handler+0x4>

0800192a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800192a:	b480      	push	{r7}
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
	...

08001948 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800194c:	4802      	ldr	r0, [pc, #8]	; (8001958 <CAN1_RX0_IRQHandler+0x10>)
 800194e:	f003 fd56 	bl	80053fe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20004f18 	.word	0x20004f18

0800195c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001960:	4802      	ldr	r0, [pc, #8]	; (800196c <CAN1_RX1_IRQHandler+0x10>)
 8001962:	f003 fd4c 	bl	80053fe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	20004f18 	.word	0x20004f18

08001970 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001974:	4802      	ldr	r0, [pc, #8]	; (8001980 <TIM3_IRQHandler+0x10>)
 8001976:	f008 fbd0 	bl	800a11a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	20004f8c 	.word	0x20004f8c

08001984 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001988:	4802      	ldr	r0, [pc, #8]	; (8001994 <I2C1_EV_IRQHandler+0x10>)
 800198a:	f004 fe85 	bl	8006698 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	20004a40 	.word	0x20004a40

08001998 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800199c:	4802      	ldr	r0, [pc, #8]	; (80019a8 <OTG_FS_IRQHandler+0x10>)
 800199e:	f006 feaf 	bl	8008700 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	200060a0 	.word	0x200060a0

080019ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
	return 1;
 80019b0:	2301      	movs	r3, #1
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <_kill>:

int _kill(int pid, int sig)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80019c6:	f00d fc2d 	bl	800f224 <__errno>
 80019ca:	4602      	mov	r2, r0
 80019cc:	2316      	movs	r3, #22
 80019ce:	6013      	str	r3, [r2, #0]
	return -1;
 80019d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <_exit>:

void _exit (int status)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80019e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	f7ff ffe7 	bl	80019bc <_kill>
	while (1) {}		/* Make sure we hang here */
 80019ee:	e7fe      	b.n	80019ee <_exit+0x12>

080019f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019f8:	4a14      	ldr	r2, [pc, #80]	; (8001a4c <_sbrk+0x5c>)
 80019fa:	4b15      	ldr	r3, [pc, #84]	; (8001a50 <_sbrk+0x60>)
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a04:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <_sbrk+0x64>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d102      	bne.n	8001a12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a0c:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <_sbrk+0x64>)
 8001a0e:	4a12      	ldr	r2, [pc, #72]	; (8001a58 <_sbrk+0x68>)
 8001a10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a12:	4b10      	ldr	r3, [pc, #64]	; (8001a54 <_sbrk+0x64>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4413      	add	r3, r2
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d207      	bcs.n	8001a30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a20:	f00d fc00 	bl	800f224 <__errno>
 8001a24:	4602      	mov	r2, r0
 8001a26:	230c      	movs	r3, #12
 8001a28:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001a2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a2e:	e009      	b.n	8001a44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a30:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <_sbrk+0x64>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a36:	4b07      	ldr	r3, [pc, #28]	; (8001a54 <_sbrk+0x64>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	4a05      	ldr	r2, [pc, #20]	; (8001a54 <_sbrk+0x64>)
 8001a40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a42:	68fb      	ldr	r3, [r7, #12]
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3718      	adds	r7, #24
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	20020000 	.word	0x20020000
 8001a50:	00000400 	.word	0x00000400
 8001a54:	200004d4 	.word	0x200004d4
 8001a58:	200064b0 	.word	0x200064b0

08001a5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a60:	4b08      	ldr	r3, [pc, #32]	; (8001a84 <SystemInit+0x28>)
 8001a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a66:	4a07      	ldr	r2, [pc, #28]	; (8001a84 <SystemInit+0x28>)
 8001a68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a70:	4b04      	ldr	r3, [pc, #16]	; (8001a84 <SystemInit+0x28>)
 8001a72:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a76:	609a      	str	r2, [r3, #8]
#endif
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	e000ed00 	.word	0xe000ed00

08001a88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ac0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001a8c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001a8e:	e003      	b.n	8001a98 <LoopCopyDataInit>

08001a90 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001a90:	4b0c      	ldr	r3, [pc, #48]	; (8001ac4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001a92:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001a94:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001a96:	3104      	adds	r1, #4

08001a98 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001a98:	480b      	ldr	r0, [pc, #44]	; (8001ac8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001a9a:	4b0c      	ldr	r3, [pc, #48]	; (8001acc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001a9c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001a9e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001aa0:	d3f6      	bcc.n	8001a90 <CopyDataInit>
  ldr  r2, =_sbss
 8001aa2:	4a0b      	ldr	r2, [pc, #44]	; (8001ad0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001aa4:	e002      	b.n	8001aac <LoopFillZerobss>

08001aa6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001aa6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001aa8:	f842 3b04 	str.w	r3, [r2], #4

08001aac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001aae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001ab0:	d3f9      	bcc.n	8001aa6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ab2:	f7ff ffd3 	bl	8001a5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ab6:	f00d fbbb 	bl	800f230 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aba:	f7fe fd2b 	bl	8000514 <main>
  bx  lr    
 8001abe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ac0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001ac4:	0800fb28 	.word	0x0800fb28
  ldr  r0, =_sdata
 8001ac8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001acc:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 8001ad0:	200001f4 	.word	0x200001f4
  ldr  r3, = _ebss
 8001ad4:	200064ac 	.word	0x200064ac

08001ad8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ad8:	e7fe      	b.n	8001ad8 <ADC_IRQHandler>
	...

08001adc <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	0a5a      	lsrs	r2, r3, #9
 8001aec:	490f      	ldr	r1, [pc, #60]	; (8001b2c <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8001aee:	fba1 1202 	umull	r1, r2, r1, r2
 8001af2:	09d2      	lsrs	r2, r2, #7
 8001af4:	490e      	ldr	r1, [pc, #56]	; (8001b30 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 8001af6:	fb01 f202 	mul.w	r2, r1, r2
 8001afa:	1a9b      	subs	r3, r3, r2
 8001afc:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	0a5b      	lsrs	r3, r3, #9
 8001b04:	4a09      	ldr	r2, [pc, #36]	; (8001b2c <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8001b06:	fba2 2303 	umull	r2, r3, r2, r3
 8001b0a:	09db      	lsrs	r3, r3, #7
 8001b0c:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	441a      	add	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	68fa      	ldr	r2, [r7, #12]
 8001b1e:	601a      	str	r2, [r3, #0]
}
 8001b20:	bf00      	nop
 8001b22:	3714      	adds	r7, #20
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr
 8001b2c:	00044b83 	.word	0x00044b83
 8001b30:	3b9aca00 	.word	0x3b9aca00

08001b34 <_ZN3ros3Msg19serializeAvrFloat64EPhf>:
   * @param[in] f value to serialize.
   *
   * @return number of bytes to advance the buffer pointer.
   *
   */
  static int serializeAvrFloat64(unsigned char* outbuffer, const float f)
 8001b34:	b480      	push	{r7}
 8001b36:	b087      	sub	sp, #28
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	ed87 0a00 	vstr	s0, [r7]
  {
    const int32_t* val = (int32_t*) &f;
 8001b40:	463b      	mov	r3, r7
 8001b42:	613b      	str	r3, [r7, #16]
    int32_t exp = ((*val >> 23) & 255);
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	15db      	asrs	r3, r3, #23
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	617b      	str	r3, [r7, #20]
    if (exp != 0)
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d003      	beq.n	8001b5c <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x28>
    {
      exp += 1023 - 127;
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8001b5a:	617b      	str	r3, [r7, #20]
    }

    int32_t sig = *val;
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	60fb      	str	r3, [r7, #12]
    *(outbuffer++) = 0;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	1c5a      	adds	r2, r3, #1
 8001b66:	607a      	str	r2, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	1c5a      	adds	r2, r3, #1
 8001b70:	607a      	str	r2, [r7, #4]
 8001b72:	2200      	movs	r2, #0
 8001b74:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	1c5a      	adds	r2, r3, #1
 8001b7a:	607a      	str	r2, [r7, #4]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig << 5) & 0xff;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	0159      	lsls	r1, r3, #5
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	1c5a      	adds	r2, r3, #1
 8001b88:	607a      	str	r2, [r7, #4]
 8001b8a:	b2ca      	uxtb	r2, r1
 8001b8c:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig >> 3) & 0xff;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	10d9      	asrs	r1, r3, #3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	1c5a      	adds	r2, r3, #1
 8001b96:	607a      	str	r2, [r7, #4]
 8001b98:	b2ca      	uxtb	r2, r1
 8001b9a:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig >> 11) & 0xff;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	12d9      	asrs	r1, r3, #11
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	1c5a      	adds	r2, r3, #1
 8001ba4:	607a      	str	r2, [r7, #4]
 8001ba6:	b2ca      	uxtb	r2, r1
 8001ba8:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((sig >> 19) & 0x0F);
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	011b      	lsls	r3, r3, #4
 8001bae:	b25a      	sxtb	r2, r3
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	14db      	asrs	r3, r3, #19
 8001bb4:	b25b      	sxtb	r3, r3
 8001bb6:	f003 030f 	and.w	r3, r3, #15
 8001bba:	b25b      	sxtb	r3, r3
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	b259      	sxtb	r1, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	1c5a      	adds	r2, r3, #1
 8001bc4:	607a      	str	r2, [r7, #4]
 8001bc6:	b2ca      	uxtb	r2, r1
 8001bc8:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (exp >> 4) & 0x7F;
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	111b      	asrs	r3, r3, #4
 8001bce:	b2da      	uxtb	r2, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	1c59      	adds	r1, r3, #1
 8001bd4:	6079      	str	r1, [r7, #4]
 8001bd6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001bda:	b2d2      	uxtb	r2, r2
 8001bdc:	701a      	strb	r2, [r3, #0]

    // Mark negative bit as necessary.
    if (f < 0)
 8001bde:	edd7 7a00 	vldr	s15, [r7]
 8001be2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bea:	d508      	bpl.n	8001bfe <_ZN3ros3Msg19serializeAvrFloat64EPhf+0xca>
    {
      *(outbuffer - 1) |= 0x80;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	781a      	ldrb	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	3b01      	subs	r3, #1
 8001bf6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001bfa:	b2d2      	uxtb	r2, r2
 8001bfc:	701a      	strb	r2, [r3, #0]
    }

    return 8;
 8001bfe:	2308      	movs	r3, #8
  }
 8001c00:	4618      	mov	r0, r3
 8001c02:	371c      	adds	r7, #28
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>:
   * @param[in] inbuffer pointer for buffer to deserialize from.
   * @param[out] f pointer to place the deserialized value in.
   *
   * @return number of bytes to advance the buffer pointer.
   */
  static int deserializeAvrFloat64(const unsigned char* inbuffer, float* f)
 8001c0c:	b480      	push	{r7}
 8001c0e:	b085      	sub	sp, #20
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
  {
    uint32_t* val = (uint32_t*)f;
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	60fb      	str	r3, [r7, #12]
    inbuffer += 3;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	3303      	adds	r3, #3
 8001c1e:	607b      	str	r3, [r7, #4]

    // Copy truncated mantissa.
    *val = ((uint32_t)(*(inbuffer++)) >> 5 & 0x07);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	1c5a      	adds	r2, r3, #1
 8001c24:	607a      	str	r2, [r7, #4]
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	095b      	lsrs	r3, r3, #5
 8001c2a:	f003 0207 	and.w	r2, r3, #7
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 3;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	1c5a      	adds	r2, r3, #1
 8001c36:	607a      	str	r2, [r7, #4]
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	00da      	lsls	r2, r3, #3
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	431a      	orrs	r2, r3
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 11;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	1c5a      	adds	r2, r3, #1
 8001c4a:	607a      	str	r2, [r7, #4]
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	02da      	lsls	r2, r3, #11
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	431a      	orrs	r2, r3
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*inbuffer) & 0x0f) << 19;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	04db      	lsls	r3, r3, #19
 8001c64:	f403 03f0 	and.w	r3, r3, #7864320	; 0x780000
 8001c68:	431a      	orrs	r2, r3
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	601a      	str	r2, [r3, #0]

    // Copy truncated exponent.
    uint32_t exp = ((uint32_t)(*(inbuffer++)) & 0xf0) >> 4;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	1c5a      	adds	r2, r3, #1
 8001c72:	607a      	str	r2, [r7, #4]
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	091b      	lsrs	r3, r3, #4
 8001c78:	f003 030f 	and.w	r3, r3, #15
 8001c7c:	60bb      	str	r3, [r7, #8]
    exp |= ((uint32_t)(*inbuffer) & 0x7f) << 4;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	011b      	lsls	r3, r3, #4
 8001c84:	f403 62fe 	and.w	r2, r3, #2032	; 0x7f0
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	60bb      	str	r3, [r7, #8]
    if (exp != 0)
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d008      	beq.n	8001ca6 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0x9a>
    {
      *val |= ((exp) - 1023 + 127) << 23;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 8001c9e:	05db      	lsls	r3, r3, #23
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	601a      	str	r2, [r3, #0]
    }

    // Copy negative sign.
    *val |= ((uint32_t)(*(inbuffer++)) & 0x80) << 24;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	1c5a      	adds	r2, r3, #1
 8001caa:	607a      	str	r2, [r7, #4]
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	061b      	lsls	r3, r3, #24
 8001cb0:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	431a      	orrs	r2, r3
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	601a      	str	r2, [r3, #0]

    return 8;
 8001cbe:	2308      	movs	r3, #8
  }
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3714      	adds	r7, #20
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	601a      	str	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
	...

08001cf0 <_ZN3ros3MsgC1Ev>:
class Msg
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	4a04      	ldr	r2, [pc, #16]	; (8001d0c <_ZN3ros3MsgC1Ev+0x1c>)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	601a      	str	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4618      	mov	r0, r3
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	0800fb04 	.word	0x0800fb04

08001d10 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
      data()
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7ff ffe8 	bl	8001cf0 <_ZN3ros3MsgC1Ev>
 8001d20:	4a06      	ldr	r2, [pc, #24]	; (8001d3c <_ZN8std_msgs4TimeC1Ev+0x2c>)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	3304      	adds	r3, #4
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff ffce 	bl	8001ccc <_ZN3ros4TimeC1Ev>
    {
    }
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4618      	mov	r0, r3
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	0800faec 	.word	0x0800faec

08001d40 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6859      	ldr	r1, [r3, #4]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	683a      	ldr	r2, [r7, #0]
 8001d56:	4413      	add	r3, r2
 8001d58:	b2ca      	uxtb	r2, r1
 8001d5a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	0a19      	lsrs	r1, r3, #8
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	3301      	adds	r3, #1
 8001d66:	683a      	ldr	r2, [r7, #0]
 8001d68:	4413      	add	r3, r2
 8001d6a:	b2ca      	uxtb	r2, r1
 8001d6c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	0c19      	lsrs	r1, r3, #16
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	3302      	adds	r3, #2
 8001d78:	683a      	ldr	r2, [r7, #0]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	b2ca      	uxtb	r2, r1
 8001d7e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	0e19      	lsrs	r1, r3, #24
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	3303      	adds	r3, #3
 8001d8a:	683a      	ldr	r2, [r7, #0]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	b2ca      	uxtb	r2, r1
 8001d90:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	3304      	adds	r3, #4
 8001d96:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6899      	ldr	r1, [r3, #8]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	683a      	ldr	r2, [r7, #0]
 8001da0:	4413      	add	r3, r2
 8001da2:	b2ca      	uxtb	r2, r1
 8001da4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	0a19      	lsrs	r1, r3, #8
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	3301      	adds	r3, #1
 8001db0:	683a      	ldr	r2, [r7, #0]
 8001db2:	4413      	add	r3, r2
 8001db4:	b2ca      	uxtb	r2, r1
 8001db6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	0c19      	lsrs	r1, r3, #16
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	3302      	adds	r3, #2
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	b2ca      	uxtb	r2, r1
 8001dc8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	0e19      	lsrs	r1, r3, #24
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	3303      	adds	r3, #3
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	b2ca      	uxtb	r2, r1
 8001dda:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	3304      	adds	r3, #4
 8001de0:	60fb      	str	r3, [r7, #12]
      return offset;
 8001de2:	68fb      	ldr	r3, [r7, #12]
    }
 8001de4:	4618      	mov	r0, r3
 8001de6:	3714      	adds	r7, #20
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8001df0:	b480      	push	{r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	683a      	ldr	r2, [r7, #0]
 8001e02:	4413      	add	r3, r2
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	461a      	mov	r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685a      	ldr	r2, [r3, #4]
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	3301      	adds	r3, #1
 8001e14:	6839      	ldr	r1, [r7, #0]
 8001e16:	440b      	add	r3, r1
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	021b      	lsls	r3, r3, #8
 8001e1c:	431a      	orrs	r2, r3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685a      	ldr	r2, [r3, #4]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	3302      	adds	r3, #2
 8001e2a:	6839      	ldr	r1, [r7, #0]
 8001e2c:	440b      	add	r3, r1
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	041b      	lsls	r3, r3, #16
 8001e32:	431a      	orrs	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685a      	ldr	r2, [r3, #4]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	3303      	adds	r3, #3
 8001e40:	6839      	ldr	r1, [r7, #0]
 8001e42:	440b      	add	r3, r1
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	061b      	lsls	r3, r3, #24
 8001e48:	431a      	orrs	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	3304      	adds	r3, #4
 8001e52:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	4413      	add	r3, r2
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	689a      	ldr	r2, [r3, #8]
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	6839      	ldr	r1, [r7, #0]
 8001e6c:	440b      	add	r3, r1
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	021b      	lsls	r3, r3, #8
 8001e72:	431a      	orrs	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689a      	ldr	r2, [r3, #8]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	3302      	adds	r3, #2
 8001e80:	6839      	ldr	r1, [r7, #0]
 8001e82:	440b      	add	r3, r1
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	041b      	lsls	r3, r3, #16
 8001e88:	431a      	orrs	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	689a      	ldr	r2, [r3, #8]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	3303      	adds	r3, #3
 8001e96:	6839      	ldr	r1, [r7, #0]
 8001e98:	440b      	add	r3, r1
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	061b      	lsls	r3, r3, #24
 8001e9e:	431a      	orrs	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	3304      	adds	r3, #4
 8001ea8:	60fb      	str	r3, [r7, #12]
     return offset;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
    }
 8001eac:	4618      	mov	r0, r3
 8001eae:	3714      	adds	r7, #20
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	4b03      	ldr	r3, [pc, #12]	; (8001ed0 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	0800f61c 	.word	0x0800f61c

08001ed4 <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	4b03      	ldr	r3, [pc, #12]	; (8001eec <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 8001ede:	4618      	mov	r0, r3
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	0800f62c 	.word	0x0800f62c

08001ef0 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7ff fef8 	bl	8001cf0 <_ZN3ros3MsgC1Ev>
 8001f00:	4a0b      	ldr	r2, [pc, #44]	; (8001f30 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	601a      	str	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	809a      	strh	r2, [r3, #4]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4a09      	ldr	r2, [pc, #36]	; (8001f34 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a07      	ldr	r2, [pc, #28]	; (8001f34 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001f16:	60da      	str	r2, [r3, #12]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	4a06      	ldr	r2, [pc, #24]	; (8001f34 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001f1c:	611a      	str	r2, [r3, #16]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	615a      	str	r2, [r3, #20]
    {
    }
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4618      	mov	r0, r3
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	0800fad4 	.word	0x0800fad4
 8001f34:	0800f650 	.word	0x0800f650

08001f38 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b088      	sub	sp, #32
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001f42:	2300      	movs	r3, #0
 8001f44:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	8899      	ldrh	r1, [r3, #4]
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	4413      	add	r3, r2
 8001f50:	b2ca      	uxtb	r2, r1
 8001f52:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	889b      	ldrh	r3, [r3, #4]
 8001f58:	0a1b      	lsrs	r3, r3, #8
 8001f5a:	b299      	uxth	r1, r3
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	3301      	adds	r3, #1
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	4413      	add	r3, r2
 8001f64:	b2ca      	uxtb	r2, r1
 8001f66:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	3302      	adds	r3, #2
 8001f6c:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7fe f92c 	bl	80001d0 <strlen>
 8001f78:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	683a      	ldr	r2, [r7, #0]
 8001f7e:	4413      	add	r3, r2
 8001f80:	69b9      	ldr	r1, [r7, #24]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f001 fd52 	bl	8003a2c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	3304      	adds	r3, #4
 8001f8c:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	683a      	ldr	r2, [r7, #0]
 8001f92:	18d0      	adds	r0, r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	69ba      	ldr	r2, [r7, #24]
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f00d f97c 	bl	800f298 <memcpy>
      offset += length_topic_name;
 8001fa0:	69fa      	ldr	r2, [r7, #28]
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7fe f90f 	bl	80001d0 <strlen>
 8001fb2:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	4413      	add	r3, r2
 8001fba:	6979      	ldr	r1, [r7, #20]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f001 fd35 	bl	8003a2c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	3304      	adds	r3, #4
 8001fc6:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	18d0      	adds	r0, r2, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	f00d f95f 	bl	800f298 <memcpy>
      offset += length_message_type;
 8001fda:	69fa      	ldr	r2, [r7, #28]
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	4413      	add	r3, r2
 8001fe0:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7fe f8f2 	bl	80001d0 <strlen>
 8001fec:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	683a      	ldr	r2, [r7, #0]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	6939      	ldr	r1, [r7, #16]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f001 fd18 	bl	8003a2c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	3304      	adds	r3, #4
 8002000:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	18d0      	adds	r0, r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	691b      	ldr	r3, [r3, #16]
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	4619      	mov	r1, r3
 8002010:	f00d f942 	bl	800f298 <memcpy>
      offset += length_md5sum;
 8002014:	69fa      	ldr	r2, [r7, #28]
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	4413      	add	r3, r2
 800201a:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	695b      	ldr	r3, [r3, #20]
 8002020:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 8002022:	68f9      	ldr	r1, [r7, #12]
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	4413      	add	r3, r2
 800202a:	b2ca      	uxtb	r2, r1
 800202c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	0a19      	lsrs	r1, r3, #8
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	3301      	adds	r3, #1
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	4413      	add	r3, r2
 800203a:	b2ca      	uxtb	r2, r1
 800203c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	0c19      	lsrs	r1, r3, #16
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	3302      	adds	r3, #2
 8002046:	683a      	ldr	r2, [r7, #0]
 8002048:	4413      	add	r3, r2
 800204a:	b2ca      	uxtb	r2, r1
 800204c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	0e19      	lsrs	r1, r3, #24
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	3303      	adds	r3, #3
 8002056:	683a      	ldr	r2, [r7, #0]
 8002058:	4413      	add	r3, r2
 800205a:	b2ca      	uxtb	r2, r1
 800205c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	3304      	adds	r3, #4
 8002062:	61fb      	str	r3, [r7, #28]
      return offset;
 8002064:	69fb      	ldr	r3, [r7, #28]
    }
 8002066:	4618      	mov	r0, r3
 8002068:	3720      	adds	r7, #32
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800206e:	b580      	push	{r7, lr}
 8002070:	b08a      	sub	sp, #40	; 0x28
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
 8002076:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002078:	2300      	movs	r3, #0
 800207a:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	4413      	add	r3, r2
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	b29a      	uxth	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	889b      	ldrh	r3, [r3, #4]
 800208e:	b21a      	sxth	r2, r3
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	3301      	adds	r3, #1
 8002094:	6839      	ldr	r1, [r7, #0]
 8002096:	440b      	add	r3, r1
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	021b      	lsls	r3, r3, #8
 800209c:	b21b      	sxth	r3, r3
 800209e:	4313      	orrs	r3, r2
 80020a0:	b21b      	sxth	r3, r3
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	3302      	adds	r3, #2
 80020ac:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	683a      	ldr	r2, [r7, #0]
 80020b2:	441a      	add	r2, r3
 80020b4:	f107 0314 	add.w	r3, r7, #20
 80020b8:	4611      	mov	r1, r2
 80020ba:	4618      	mov	r0, r3
 80020bc:	f001 fcd4 	bl	8003a68 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	3304      	adds	r3, #4
 80020c4:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	4413      	add	r3, r2
 80020d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d20c      	bcs.n	80020f0 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 80020d6:	683a      	ldr	r2, [r7, #0]
 80020d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020da:	441a      	add	r2, r3
 80020dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020de:	3b01      	subs	r3, #1
 80020e0:	6839      	ldr	r1, [r7, #0]
 80020e2:	440b      	add	r3, r1
 80020e4:	7812      	ldrb	r2, [r2, #0]
 80020e6:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80020e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ea:	3301      	adds	r3, #1
 80020ec:	627b      	str	r3, [r7, #36]	; 0x24
 80020ee:	e7ec      	b.n	80020ca <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	4413      	add	r3, r2
 80020f6:	3b01      	subs	r3, #1
 80020f8:	683a      	ldr	r2, [r7, #0]
 80020fa:	4413      	add	r3, r2
 80020fc:	2200      	movs	r2, #0
 80020fe:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	3b01      	subs	r3, #1
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	441a      	add	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	4413      	add	r3, r2
 8002112:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	683a      	ldr	r2, [r7, #0]
 8002118:	441a      	add	r2, r3
 800211a:	f107 0310 	add.w	r3, r7, #16
 800211e:	4611      	mov	r1, r2
 8002120:	4618      	mov	r0, r3
 8002122:	f001 fca1 	bl	8003a68 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	3304      	adds	r3, #4
 800212a:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	623b      	str	r3, [r7, #32]
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	4413      	add	r3, r2
 8002136:	6a3a      	ldr	r2, [r7, #32]
 8002138:	429a      	cmp	r2, r3
 800213a:	d20c      	bcs.n	8002156 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	6a3b      	ldr	r3, [r7, #32]
 8002140:	441a      	add	r2, r3
 8002142:	6a3b      	ldr	r3, [r7, #32]
 8002144:	3b01      	subs	r3, #1
 8002146:	6839      	ldr	r1, [r7, #0]
 8002148:	440b      	add	r3, r1
 800214a:	7812      	ldrb	r2, [r2, #0]
 800214c:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800214e:	6a3b      	ldr	r3, [r7, #32]
 8002150:	3301      	adds	r3, #1
 8002152:	623b      	str	r3, [r7, #32]
 8002154:	e7ec      	b.n	8002130 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	4413      	add	r3, r2
 800215c:	3b01      	subs	r3, #1
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	4413      	add	r3, r2
 8002162:	2200      	movs	r2, #0
 8002164:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	3b01      	subs	r3, #1
 800216a:	683a      	ldr	r2, [r7, #0]
 800216c:	441a      	add	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	4413      	add	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	683a      	ldr	r2, [r7, #0]
 800217e:	441a      	add	r2, r3
 8002180:	f107 030c 	add.w	r3, r7, #12
 8002184:	4611      	mov	r1, r2
 8002186:	4618      	mov	r0, r3
 8002188:	f001 fc6e 	bl	8003a68 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	3304      	adds	r3, #4
 8002190:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	61fb      	str	r3, [r7, #28]
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4413      	add	r3, r2
 800219c:	69fa      	ldr	r2, [r7, #28]
 800219e:	429a      	cmp	r2, r3
 80021a0:	d20c      	bcs.n	80021bc <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 80021a2:	683a      	ldr	r2, [r7, #0]
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	441a      	add	r2, r3
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	3b01      	subs	r3, #1
 80021ac:	6839      	ldr	r1, [r7, #0]
 80021ae:	440b      	add	r3, r1
 80021b0:	7812      	ldrb	r2, [r2, #0]
 80021b2:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	3301      	adds	r3, #1
 80021b8:	61fb      	str	r3, [r7, #28]
 80021ba:	e7ec      	b.n	8002196 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	4413      	add	r3, r2
 80021c2:	3b01      	subs	r3, #1
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	4413      	add	r3, r2
 80021c8:	2200      	movs	r2, #0
 80021ca:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	3b01      	subs	r3, #1
 80021d0:	683a      	ldr	r2, [r7, #0]
 80021d2:	441a      	add	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	4413      	add	r3, r2
 80021de:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 80021e0:	2300      	movs	r3, #0
 80021e2:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	6839      	ldr	r1, [r7, #0]
 80021ea:	440a      	add	r2, r1
 80021ec:	7812      	ldrb	r2, [r2, #0]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80021f2:	68ba      	ldr	r2, [r7, #8]
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	3301      	adds	r3, #1
 80021f8:	6839      	ldr	r1, [r7, #0]
 80021fa:	440b      	add	r3, r1
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	021b      	lsls	r3, r3, #8
 8002200:	4313      	orrs	r3, r2
 8002202:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002204:	68ba      	ldr	r2, [r7, #8]
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	3302      	adds	r3, #2
 800220a:	6839      	ldr	r1, [r7, #0]
 800220c:	440b      	add	r3, r1
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	041b      	lsls	r3, r3, #16
 8002212:	4313      	orrs	r3, r2
 8002214:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	69bb      	ldr	r3, [r7, #24]
 800221a:	3303      	adds	r3, #3
 800221c:	6839      	ldr	r1, [r7, #0]
 800221e:	440b      	add	r3, r1
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	061b      	lsls	r3, r3, #24
 8002224:	4313      	orrs	r3, r2
 8002226:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8002228:	68ba      	ldr	r2, [r7, #8]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	3304      	adds	r3, #4
 8002232:	61bb      	str	r3, [r7, #24]
     return offset;
 8002234:	69bb      	ldr	r3, [r7, #24]
    }
 8002236:	4618      	mov	r0, r3
 8002238:	3728      	adds	r7, #40	; 0x28
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
	...

08002240 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	4b03      	ldr	r3, [pc, #12]	; (8002258 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 800224a:	4618      	mov	r0, r3
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	0800f654 	.word	0x0800f654

0800225c <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	4b03      	ldr	r3, [pc, #12]	; (8002274 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 8002266:	4618      	mov	r0, r3
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	0800f670 	.word	0x0800f670

08002278 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff fd34 	bl	8001cf0 <_ZN3ros3MsgC1Ev>
 8002288:	4a06      	ldr	r2, [pc, #24]	; (80022a4 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	711a      	strb	r2, [r3, #4]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a04      	ldr	r2, [pc, #16]	; (80022a8 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 8002298:	609a      	str	r2, [r3, #8]
    {
    }
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4618      	mov	r0, r3
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	0800fabc 	.word	0x0800fabc
 80022a8:	0800f650 	.word	0x0800f650

080022ac <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80022b6:	2300      	movs	r3, #0
 80022b8:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	4413      	add	r3, r2
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	7912      	ldrb	r2, [r2, #4]
 80022c4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	3301      	adds	r3, #1
 80022ca:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7fd ff7d 	bl	80001d0 <strlen>
 80022d6:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	683a      	ldr	r2, [r7, #0]
 80022dc:	4413      	add	r3, r2
 80022de:	68b9      	ldr	r1, [r7, #8]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f001 fba3 	bl	8003a2c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	3304      	adds	r3, #4
 80022ea:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	683a      	ldr	r2, [r7, #0]
 80022f0:	18d0      	adds	r0, r2, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	4619      	mov	r1, r3
 80022fa:	f00c ffcd 	bl	800f298 <memcpy>
      offset += length_msg;
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	4413      	add	r3, r2
 8002304:	60fb      	str	r3, [r7, #12]
      return offset;
 8002306:	68fb      	ldr	r3, [r7, #12]
    }
 8002308:	4618      	mov	r0, r3
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800231a:	2300      	movs	r3, #0
 800231c:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	4413      	add	r3, r2
 8002324:	781a      	ldrb	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	3301      	adds	r3, #1
 800232e:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	683a      	ldr	r2, [r7, #0]
 8002334:	441a      	add	r2, r3
 8002336:	f107 030c 	add.w	r3, r7, #12
 800233a:	4611      	mov	r1, r2
 800233c:	4618      	mov	r0, r3
 800233e:	f001 fb93 	bl	8003a68 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	3304      	adds	r3, #4
 8002346:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	617b      	str	r3, [r7, #20]
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	4413      	add	r3, r2
 8002352:	697a      	ldr	r2, [r7, #20]
 8002354:	429a      	cmp	r2, r3
 8002356:	d20c      	bcs.n	8002372 <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 8002358:	683a      	ldr	r2, [r7, #0]
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	441a      	add	r2, r3
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	3b01      	subs	r3, #1
 8002362:	6839      	ldr	r1, [r7, #0]
 8002364:	440b      	add	r3, r1
 8002366:	7812      	ldrb	r2, [r2, #0]
 8002368:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	3301      	adds	r3, #1
 800236e:	617b      	str	r3, [r7, #20]
 8002370:	e7ec      	b.n	800234c <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 8002372:	693a      	ldr	r2, [r7, #16]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	4413      	add	r3, r2
 8002378:	3b01      	subs	r3, #1
 800237a:	683a      	ldr	r2, [r7, #0]
 800237c:	4413      	add	r3, r2
 800237e:	2200      	movs	r2, #0
 8002380:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	3b01      	subs	r3, #1
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	441a      	add	r2, r3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 800238e:	693a      	ldr	r2, [r7, #16]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	4413      	add	r3, r2
 8002394:	613b      	str	r3, [r7, #16]
     return offset;
 8002396:	693b      	ldr	r3, [r7, #16]
    }
 8002398:	4618      	mov	r0, r3
 800239a:	3718      	adds	r7, #24
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}

080023a0 <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	4b03      	ldr	r3, [pc, #12]	; (80023b8 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 80023aa:	4618      	mov	r0, r3
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	0800f694 	.word	0x0800f694

080023bc <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	4b03      	ldr	r3, [pc, #12]	; (80023d4 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 80023c6:	4618      	mov	r0, r3
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	0800f6a8 	.word	0x0800f6a8

080023d8 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7ff fc84 	bl	8001cf0 <_ZN3ros3MsgC1Ev>
 80023e8:	4a0c      	ldr	r2, [pc, #48]	; (800241c <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	601a      	str	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	605a      	str	r2, [r3, #4]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	60da      	str	r2, [r3, #12]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	611a      	str	r2, [r3, #16]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	619a      	str	r2, [r3, #24]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	61da      	str	r2, [r3, #28]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2200      	movs	r2, #0
 8002410:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4618      	mov	r0, r3
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	0800faa4 	.word	0x0800faa4

08002420 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002420:	b580      	push	{r7, lr}
 8002422:	b08a      	sub	sp, #40	; 0x28
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800242a:	2300      	movs	r3, #0
 800242c:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6859      	ldr	r1, [r3, #4]
 8002432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002434:	683a      	ldr	r2, [r7, #0]
 8002436:	4413      	add	r3, r2
 8002438:	b2ca      	uxtb	r2, r1
 800243a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	0a19      	lsrs	r1, r3, #8
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	3301      	adds	r3, #1
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	4413      	add	r3, r2
 800244a:	b2ca      	uxtb	r2, r1
 800244c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	0c19      	lsrs	r1, r3, #16
 8002454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002456:	3302      	adds	r3, #2
 8002458:	683a      	ldr	r2, [r7, #0]
 800245a:	4413      	add	r3, r2
 800245c:	b2ca      	uxtb	r2, r1
 800245e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	0e19      	lsrs	r1, r3, #24
 8002466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002468:	3303      	adds	r3, #3
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	4413      	add	r3, r2
 800246e:	b2ca      	uxtb	r2, r1
 8002470:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8002472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002474:	3304      	adds	r3, #4
 8002476:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8002478:	2300      	movs	r3, #0
 800247a:	623b      	str	r3, [r7, #32]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	6a3a      	ldr	r2, [r7, #32]
 8002482:	429a      	cmp	r2, r3
 8002484:	d22b      	bcs.n	80024de <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	68da      	ldr	r2, [r3, #12]
 800248a:	6a3b      	ldr	r3, [r7, #32]
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	4413      	add	r3, r2
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8002494:	6939      	ldr	r1, [r7, #16]
 8002496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002498:	683a      	ldr	r2, [r7, #0]
 800249a:	4413      	add	r3, r2
 800249c:	b2ca      	uxtb	r2, r1
 800249e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	0a19      	lsrs	r1, r3, #8
 80024a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a6:	3301      	adds	r3, #1
 80024a8:	683a      	ldr	r2, [r7, #0]
 80024aa:	4413      	add	r3, r2
 80024ac:	b2ca      	uxtb	r2, r1
 80024ae:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	0c19      	lsrs	r1, r3, #16
 80024b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b6:	3302      	adds	r3, #2
 80024b8:	683a      	ldr	r2, [r7, #0]
 80024ba:	4413      	add	r3, r2
 80024bc:	b2ca      	uxtb	r2, r1
 80024be:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	0e19      	lsrs	r1, r3, #24
 80024c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c6:	3303      	adds	r3, #3
 80024c8:	683a      	ldr	r2, [r7, #0]
 80024ca:	4413      	add	r3, r2
 80024cc:	b2ca      	uxtb	r2, r1
 80024ce:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 80024d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d2:	3304      	adds	r3, #4
 80024d4:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 80024d6:	6a3b      	ldr	r3, [r7, #32]
 80024d8:	3301      	adds	r3, #1
 80024da:	623b      	str	r3, [r7, #32]
 80024dc:	e7ce      	b.n	800247c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6919      	ldr	r1, [r3, #16]
 80024e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e4:	683a      	ldr	r2, [r7, #0]
 80024e6:	4413      	add	r3, r2
 80024e8:	b2ca      	uxtb	r2, r1
 80024ea:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	0a19      	lsrs	r1, r3, #8
 80024f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f4:	3301      	adds	r3, #1
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	4413      	add	r3, r2
 80024fa:	b2ca      	uxtb	r2, r1
 80024fc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	0c19      	lsrs	r1, r3, #16
 8002504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002506:	3302      	adds	r3, #2
 8002508:	683a      	ldr	r2, [r7, #0]
 800250a:	4413      	add	r3, r2
 800250c:	b2ca      	uxtb	r2, r1
 800250e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	691b      	ldr	r3, [r3, #16]
 8002514:	0e19      	lsrs	r1, r3, #24
 8002516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002518:	3303      	adds	r3, #3
 800251a:	683a      	ldr	r2, [r7, #0]
 800251c:	4413      	add	r3, r2
 800251e:	b2ca      	uxtb	r2, r1
 8002520:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8002522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002524:	3304      	adds	r3, #4
 8002526:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8002528:	2300      	movs	r3, #0
 800252a:	61fb      	str	r3, [r7, #28]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	69fa      	ldr	r2, [r7, #28]
 8002532:	429a      	cmp	r2, r3
 8002534:	d22b      	bcs.n	800258e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	699a      	ldr	r2, [r3, #24]
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	4413      	add	r3, r2
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8002544:	68f9      	ldr	r1, [r7, #12]
 8002546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002548:	683a      	ldr	r2, [r7, #0]
 800254a:	4413      	add	r3, r2
 800254c:	b2ca      	uxtb	r2, r1
 800254e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	0a19      	lsrs	r1, r3, #8
 8002554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002556:	3301      	adds	r3, #1
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	4413      	add	r3, r2
 800255c:	b2ca      	uxtb	r2, r1
 800255e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	0c19      	lsrs	r1, r3, #16
 8002564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002566:	3302      	adds	r3, #2
 8002568:	683a      	ldr	r2, [r7, #0]
 800256a:	4413      	add	r3, r2
 800256c:	b2ca      	uxtb	r2, r1
 800256e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	0e19      	lsrs	r1, r3, #24
 8002574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002576:	3303      	adds	r3, #3
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	4413      	add	r3, r2
 800257c:	b2ca      	uxtb	r2, r1
 800257e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8002580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002582:	3304      	adds	r3, #4
 8002584:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	3301      	adds	r3, #1
 800258a:	61fb      	str	r3, [r7, #28]
 800258c:	e7ce      	b.n	800252c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	69d9      	ldr	r1, [r3, #28]
 8002592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002594:	683a      	ldr	r2, [r7, #0]
 8002596:	4413      	add	r3, r2
 8002598:	b2ca      	uxtb	r2, r1
 800259a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	69db      	ldr	r3, [r3, #28]
 80025a0:	0a19      	lsrs	r1, r3, #8
 80025a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a4:	3301      	adds	r3, #1
 80025a6:	683a      	ldr	r2, [r7, #0]
 80025a8:	4413      	add	r3, r2
 80025aa:	b2ca      	uxtb	r2, r1
 80025ac:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	0c19      	lsrs	r1, r3, #16
 80025b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b6:	3302      	adds	r3, #2
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	4413      	add	r3, r2
 80025bc:	b2ca      	uxtb	r2, r1
 80025be:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	69db      	ldr	r3, [r3, #28]
 80025c4:	0e19      	lsrs	r1, r3, #24
 80025c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c8:	3303      	adds	r3, #3
 80025ca:	683a      	ldr	r2, [r7, #0]
 80025cc:	4413      	add	r3, r2
 80025ce:	b2ca      	uxtb	r2, r1
 80025d0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 80025d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d4:	3304      	adds	r3, #4
 80025d6:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80025d8:	2300      	movs	r3, #0
 80025da:	61bb      	str	r3, [r7, #24]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	69db      	ldr	r3, [r3, #28]
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d228      	bcs.n	8002638 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	4413      	add	r3, r2
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7fd fdec 	bl	80001d0 <strlen>
 80025f8:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 80025fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	4413      	add	r3, r2
 8002600:	6979      	ldr	r1, [r7, #20]
 8002602:	4618      	mov	r0, r3
 8002604:	f001 fa12 	bl	8003a2c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260a:	3304      	adds	r3, #4
 800260c:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 800260e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002610:	683a      	ldr	r2, [r7, #0]
 8002612:	18d0      	adds	r0, r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	4413      	add	r3, r2
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	697a      	ldr	r2, [r7, #20]
 8002622:	4619      	mov	r1, r3
 8002624:	f00c fe38 	bl	800f298 <memcpy>
      offset += length_stringsi;
 8002628:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	4413      	add	r3, r2
 800262e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	3301      	adds	r3, #1
 8002634:	61bb      	str	r3, [r7, #24]
 8002636:	e7d1      	b.n	80025dc <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 8002638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800263a:	4618      	mov	r0, r3
 800263c:	3728      	adds	r7, #40	; 0x28
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002642:	b580      	push	{r7, lr}
 8002644:	b08e      	sub	sp, #56	; 0x38
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
 800264a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800264c:	2300      	movs	r3, #0
 800264e:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002652:	683a      	ldr	r2, [r7, #0]
 8002654:	4413      	add	r3, r2
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 800265a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800265c:	3301      	adds	r3, #1
 800265e:	683a      	ldr	r2, [r7, #0]
 8002660:	4413      	add	r3, r2
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	021b      	lsls	r3, r3, #8
 8002666:	6a3a      	ldr	r2, [r7, #32]
 8002668:	4313      	orrs	r3, r2
 800266a:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 800266c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800266e:	3302      	adds	r3, #2
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	4413      	add	r3, r2
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	041b      	lsls	r3, r3, #16
 8002678:	6a3a      	ldr	r2, [r7, #32]
 800267a:	4313      	orrs	r3, r2
 800267c:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800267e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002680:	3303      	adds	r3, #3
 8002682:	683a      	ldr	r2, [r7, #0]
 8002684:	4413      	add	r3, r2
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	061b      	lsls	r3, r3, #24
 800268a:	6a3a      	ldr	r2, [r7, #32]
 800268c:	4313      	orrs	r3, r2
 800268e:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8002690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002692:	3304      	adds	r3, #4
 8002694:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	6a3a      	ldr	r2, [r7, #32]
 800269c:	429a      	cmp	r2, r3
 800269e:	d90a      	bls.n	80026b6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	68da      	ldr	r2, [r3, #12]
 80026a4:	6a3b      	ldr	r3, [r7, #32]
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	4619      	mov	r1, r3
 80026aa:	4610      	mov	r0, r2
 80026ac:	f00c feb0 	bl	800f410 <realloc>
 80026b0:	4602      	mov	r2, r0
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a3a      	ldr	r2, [r7, #32]
 80026ba:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 80026bc:	2300      	movs	r3, #0
 80026be:	633b      	str	r3, [r7, #48]	; 0x30
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d236      	bcs.n	8002738 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 80026ca:	2300      	movs	r3, #0
 80026cc:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80026d2:	6839      	ldr	r1, [r7, #0]
 80026d4:	440a      	add	r2, r1
 80026d6:	7812      	ldrb	r2, [r2, #0]
 80026d8:	4313      	orrs	r3, r2
 80026da:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80026dc:	697a      	ldr	r2, [r7, #20]
 80026de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026e0:	3301      	adds	r3, #1
 80026e2:	6839      	ldr	r1, [r7, #0]
 80026e4:	440b      	add	r3, r1
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	021b      	lsls	r3, r3, #8
 80026ea:	4313      	orrs	r3, r2
 80026ec:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026f2:	3302      	adds	r3, #2
 80026f4:	6839      	ldr	r1, [r7, #0]
 80026f6:	440b      	add	r3, r1
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	041b      	lsls	r3, r3, #16
 80026fc:	4313      	orrs	r3, r2
 80026fe:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002700:	697a      	ldr	r2, [r7, #20]
 8002702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002704:	3303      	adds	r3, #3
 8002706:	6839      	ldr	r1, [r7, #0]
 8002708:	440b      	add	r3, r1
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	061b      	lsls	r3, r3, #24
 800270e:	4313      	orrs	r3, r2
 8002710:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8002718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800271a:	3304      	adds	r3, #4
 800271c:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	68da      	ldr	r2, [r3, #12]
 8002722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	4413      	add	r3, r2
 8002728:	687a      	ldr	r2, [r7, #4]
 800272a:	3208      	adds	r2, #8
 800272c:	6812      	ldr	r2, [r2, #0]
 800272e:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8002730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002732:	3301      	adds	r3, #1
 8002734:	633b      	str	r3, [r7, #48]	; 0x30
 8002736:	e7c3      	b.n	80026c0 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800273a:	683a      	ldr	r2, [r7, #0]
 800273c:	4413      	add	r3, r2
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002744:	3301      	adds	r3, #1
 8002746:	683a      	ldr	r2, [r7, #0]
 8002748:	4413      	add	r3, r2
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	021b      	lsls	r3, r3, #8
 800274e:	69fa      	ldr	r2, [r7, #28]
 8002750:	4313      	orrs	r3, r2
 8002752:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002754:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002756:	3302      	adds	r3, #2
 8002758:	683a      	ldr	r2, [r7, #0]
 800275a:	4413      	add	r3, r2
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	041b      	lsls	r3, r3, #16
 8002760:	69fa      	ldr	r2, [r7, #28]
 8002762:	4313      	orrs	r3, r2
 8002764:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002768:	3303      	adds	r3, #3
 800276a:	683a      	ldr	r2, [r7, #0]
 800276c:	4413      	add	r3, r2
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	061b      	lsls	r3, r3, #24
 8002772:	69fa      	ldr	r2, [r7, #28]
 8002774:	4313      	orrs	r3, r2
 8002776:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8002778:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800277a:	3304      	adds	r3, #4
 800277c:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	691b      	ldr	r3, [r3, #16]
 8002782:	69fa      	ldr	r2, [r7, #28]
 8002784:	429a      	cmp	r2, r3
 8002786:	d90a      	bls.n	800279e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	699a      	ldr	r2, [r3, #24]
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	4619      	mov	r1, r3
 8002792:	4610      	mov	r0, r2
 8002794:	f00c fe3c 	bl	800f410 <realloc>
 8002798:	4602      	mov	r2, r0
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	69fa      	ldr	r2, [r7, #28]
 80027a2:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 80027a4:	2300      	movs	r3, #0
 80027a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	691b      	ldr	r3, [r3, #16]
 80027ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d236      	bcs.n	8002820 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 80027b2:	2300      	movs	r3, #0
 80027b4:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027ba:	6839      	ldr	r1, [r7, #0]
 80027bc:	440a      	add	r2, r1
 80027be:	7812      	ldrb	r2, [r2, #0]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80027c4:	693a      	ldr	r2, [r7, #16]
 80027c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027c8:	3301      	adds	r3, #1
 80027ca:	6839      	ldr	r1, [r7, #0]
 80027cc:	440b      	add	r3, r1
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	021b      	lsls	r3, r3, #8
 80027d2:	4313      	orrs	r3, r2
 80027d4:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027da:	3302      	adds	r3, #2
 80027dc:	6839      	ldr	r1, [r7, #0]
 80027de:	440b      	add	r3, r1
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	041b      	lsls	r3, r3, #16
 80027e4:	4313      	orrs	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027ec:	3303      	adds	r3, #3
 80027ee:	6839      	ldr	r1, [r7, #0]
 80027f0:	440b      	add	r3, r1
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	061b      	lsls	r3, r3, #24
 80027f6:	4313      	orrs	r3, r2
 80027f8:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8002800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002802:	3304      	adds	r3, #4
 8002804:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	699a      	ldr	r2, [r3, #24]
 800280a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	4413      	add	r3, r2
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	3214      	adds	r2, #20
 8002814:	6812      	ldr	r2, [r2, #0]
 8002816:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8002818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800281a:	3301      	adds	r3, #1
 800281c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800281e:	e7c3      	b.n	80027a8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002822:	683a      	ldr	r2, [r7, #0]
 8002824:	4413      	add	r3, r2
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 800282a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800282c:	3301      	adds	r3, #1
 800282e:	683a      	ldr	r2, [r7, #0]
 8002830:	4413      	add	r3, r2
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	021b      	lsls	r3, r3, #8
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	4313      	orrs	r3, r2
 800283a:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 800283c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800283e:	3302      	adds	r3, #2
 8002840:	683a      	ldr	r2, [r7, #0]
 8002842:	4413      	add	r3, r2
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	041b      	lsls	r3, r3, #16
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	4313      	orrs	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800284e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002850:	3303      	adds	r3, #3
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	4413      	add	r3, r2
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	061b      	lsls	r3, r3, #24
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	4313      	orrs	r3, r2
 800285e:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8002860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002862:	3304      	adds	r3, #4
 8002864:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	69db      	ldr	r3, [r3, #28]
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	429a      	cmp	r2, r3
 800286e:	d90a      	bls.n	8002886 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4619      	mov	r1, r3
 800287a:	4610      	mov	r0, r2
 800287c:	f00c fdc8 	bl	800f410 <realloc>
 8002880:	4602      	mov	r2, r0
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 800288c:	2300      	movs	r3, #0
 800288e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	69db      	ldr	r3, [r3, #28]
 8002894:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002896:	429a      	cmp	r2, r3
 8002898:	d23f      	bcs.n	800291a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 800289a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	441a      	add	r2, r3
 80028a0:	f107 030c 	add.w	r3, r7, #12
 80028a4:	4611      	mov	r1, r2
 80028a6:	4618      	mov	r0, r3
 80028a8:	f001 f8de 	bl	8003a68 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80028ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ae:	3304      	adds	r3, #4
 80028b0:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 80028b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028b4:	627b      	str	r3, [r7, #36]	; 0x24
 80028b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	4413      	add	r3, r2
 80028bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028be:	429a      	cmp	r2, r3
 80028c0:	d20c      	bcs.n	80028dc <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 80028c2:	683a      	ldr	r2, [r7, #0]
 80028c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c6:	441a      	add	r2, r3
 80028c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ca:	3b01      	subs	r3, #1
 80028cc:	6839      	ldr	r1, [r7, #0]
 80028ce:	440b      	add	r3, r1
 80028d0:	7812      	ldrb	r2, [r2, #0]
 80028d2:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 80028d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d6:	3301      	adds	r3, #1
 80028d8:	627b      	str	r3, [r7, #36]	; 0x24
 80028da:	e7ec      	b.n	80028b6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 80028dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	4413      	add	r3, r2
 80028e2:	3b01      	subs	r3, #1
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	4413      	add	r3, r2
 80028e8:	2200      	movs	r2, #0
 80028ea:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 80028ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ee:	3b01      	subs	r3, #1
 80028f0:	683a      	ldr	r2, [r7, #0]
 80028f2:	441a      	add	r2, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 80028f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	4413      	add	r3, r2
 80028fe:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	4413      	add	r3, r2
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	3220      	adds	r2, #32
 800290e:	6812      	ldr	r2, [r2, #0]
 8002910:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8002912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002914:	3301      	adds	r3, #1
 8002916:	62bb      	str	r3, [r7, #40]	; 0x28
 8002918:	e7ba      	b.n	8002890 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 800291a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 800291c:	4618      	mov	r0, r3
 800291e:	3738      	adds	r7, #56	; 0x38
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	4b03      	ldr	r3, [pc, #12]	; (800293c <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 800292e:	4618      	mov	r0, r3
 8002930:	370c      	adds	r7, #12
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	0800f9b0 	.word	0x0800f9b0

08002940 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	4b03      	ldr	r3, [pc, #12]	; (8002958 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 800294a:	4618      	mov	r0, r3
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	0800f6cc 	.word	0x0800f6cc

0800295c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 800295c:	b480      	push	{r7}
 800295e:	b085      	sub	sp, #20
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
 8002968:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	68ba      	ldr	r2, [r7, #8]
 800296e:	601a      	str	r2, [r3, #0]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	605a      	str	r2, [r3, #4]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	611a      	str	r2, [r3, #16]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	4618      	mov	r0, r3
 8002980:	3714      	adds	r7, #20
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr

0800298a <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 800298a:	b580      	push	{r7, lr}
 800298c:	b082      	sub	sp, #8
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
 8002992:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	68d8      	ldr	r0, [r3, #12]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	6891      	ldr	r1, [r2, #8]
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	4798      	blx	r3
 80029a8:	4603      	mov	r3, r0
  };
 80029aa:	4618      	mov	r0, r3
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 80029b2:	b480      	push	{r7}
 80029b4:	b083      	sub	sp, #12
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	691b      	ldr	r3, [r3, #16]
  }
 80029be:	4618      	mov	r0, r3
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <_ZN13STM32HardwareC1Ev>:
extern struct ringbuffer rb;

class STM32Hardware
{
public:
	STM32Hardware() {
 80029ca:	b480      	push	{r7}
 80029cc:	b083      	sub	sp, #12
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
	}
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4618      	mov	r0, r3
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <_ZN13STM32Hardware4initEv>:

	void init() {
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
	}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <_ZN13STM32Hardware4readEv>:

	// Read a byte of data from ROS connection.
	// If no data , returns -1
	int read()
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
	{
		uint32_t r;
		uint8_t ch = -1;
 80029fc:	23ff      	movs	r3, #255	; 0xff
 80029fe:	72fb      	strb	r3, [r7, #11]

		r = ringbuffer_getchar(&rb, &ch);
 8002a00:	f107 030b 	add.w	r3, r7, #11
 8002a04:	4619      	mov	r1, r3
 8002a06:	4807      	ldr	r0, [pc, #28]	; (8002a24 <_ZN13STM32Hardware4readEv+0x30>)
 8002a08:	f001 ffda 	bl	80049c0 <_Z18ringbuffer_getcharP10ringbufferPh>
 8002a0c:	60f8      	str	r0, [r7, #12]

		if (1 == r)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d101      	bne.n	8002a18 <_ZN13STM32Hardware4readEv+0x24>
			return ch;
 8002a14:	7afb      	ldrb	r3, [r7, #11]
 8002a16:	e001      	b.n	8002a1c <_ZN13STM32Hardware4readEv+0x28>
		else
			return -1;
 8002a18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3710      	adds	r7, #16
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	200004d8 	.word	0x200004d8

08002a28 <_ZN13STM32Hardware5writeEPhi>:


	// Send a byte of data to ROS connection
	void write(uint8_t* data, int length)
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
	{
		CDC_Transmit_FS(data, length);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	4619      	mov	r1, r3
 8002a3a:	68b8      	ldr	r0, [r7, #8]
 8002a3c:	f00b ff94 	bl	800e968 <CDC_Transmit_FS>
	}
 8002a40:	bf00      	nop
 8002a42:	3710      	adds	r7, #16
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <_ZN13STM32Hardware4timeEv>:

	// Returns milliseconds since start of program
	unsigned long time(void)
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
	{
		return HAL_GetTick();
 8002a50:	f002 f874 	bl	8004b3c <HAL_GetTick>
 8002a54:	4603      	mov	r3, r0
	}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3708      	adds	r7, #8
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
	...

08002a60 <_ZN8std_msgs4Int8C1Ev>:
  {
    public:
      typedef int8_t _data_type;
      _data_type data;

    Int8():
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
      data(0)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff f940 	bl	8001cf0 <_ZN3ros3MsgC1Ev>
 8002a70:	4a05      	ldr	r2, [pc, #20]	; (8002a88 <_ZN8std_msgs4Int8C1Ev+0x28>)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	601a      	str	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	711a      	strb	r2, [r3, #4]
    {
    }
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	0800fa60 	.word	0x0800fa60

08002a8c <_ZNK8std_msgs4Int89serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002a96:	2300      	movs	r3, #0
 8002a98:	60fb      	str	r3, [r7, #12]
      union {
        int8_t real;
        uint8_t base;
      } u_data;
      u_data.real = this->data;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8002aa0:	723b      	strb	r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	683a      	ldr	r2, [r7, #0]
 8002aa6:	4413      	add	r3, r2
 8002aa8:	7a3a      	ldrb	r2, [r7, #8]
 8002aaa:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	60fb      	str	r3, [r7, #12]
      return offset;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
    }
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3714      	adds	r7, #20
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <_ZN8std_msgs4Int811deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002ac0:	b480      	push	{r7}
 8002ac2:	b085      	sub	sp, #20
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	60fb      	str	r3, [r7, #12]
      union {
        int8_t real;
        uint8_t base;
      } u_data;
      u_data.base = 0;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	723b      	strb	r3, [r7, #8]
      u_data.base |= ((uint8_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002ad2:	7a3a      	ldrb	r2, [r7, #8]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6839      	ldr	r1, [r7, #0]
 8002ad8:	440b      	add	r3, r1
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	723b      	strb	r3, [r7, #8]
      this->data = u_data.real;
 8002ae2:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->data);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	3301      	adds	r3, #1
 8002aee:	60fb      	str	r3, [r7, #12]
     return offset;
 8002af0:	68fb      	ldr	r3, [r7, #12]
    }
 8002af2:	4618      	mov	r0, r3
 8002af4:	3714      	adds	r7, #20
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
	...

08002b00 <_ZN8std_msgs4Int87getTypeEv>:

    const char * getType(){ return "std_msgs/Int8"; };
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	4b03      	ldr	r3, [pc, #12]	; (8002b18 <_ZN8std_msgs4Int87getTypeEv+0x18>)
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	370c      	adds	r7, #12
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	0800f6f0 	.word	0x0800f6f0

08002b1c <_ZN8std_msgs4Int86getMD5Ev>:
    const char * getMD5(){ return "27ffa0c9c4b8fb8492252bcad9e5c57b"; };
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	4b03      	ldr	r3, [pc, #12]	; (8002b34 <_ZN8std_msgs4Int86getMD5Ev+0x18>)
 8002b26:	4618      	mov	r0, r3
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	0800f700 	.word	0x0800f700

08002b38 <_ZN8std_msgs19MultiArrayDimensionC1Ev>:
      typedef uint32_t _size_type;
      _size_type size;
      typedef uint32_t _stride_type;
      _stride_type stride;

    MultiArrayDimension():
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
      label(""),
      size(0),
      stride(0)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7ff f8d4 	bl	8001cf0 <_ZN3ros3MsgC1Ev>
 8002b48:	4a08      	ldr	r2, [pc, #32]	; (8002b6c <_ZN8std_msgs19MultiArrayDimensionC1Ev+0x34>)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a07      	ldr	r2, [pc, #28]	; (8002b70 <_ZN8std_msgs19MultiArrayDimensionC1Ev+0x38>)
 8002b52:	605a      	str	r2, [r3, #4]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	609a      	str	r2, [r3, #8]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	60da      	str	r2, [r3, #12]
    {
    }
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4618      	mov	r0, r3
 8002b64:	3708      	adds	r7, #8
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	0800fa48 	.word	0x0800fa48
 8002b70:	0800f650 	.word	0x0800f650

08002b74 <_ZNK8std_msgs19MultiArrayDimension9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60fb      	str	r3, [r7, #12]
      uint32_t length_label = strlen(this->label);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7fd fb22 	bl	80001d0 <strlen>
 8002b8c:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_label);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	683a      	ldr	r2, [r7, #0]
 8002b92:	4413      	add	r3, r2
 8002b94:	68b9      	ldr	r1, [r7, #8]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f000 ff48 	bl	8003a2c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	3304      	adds	r3, #4
 8002ba0:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->label, length_label);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	683a      	ldr	r2, [r7, #0]
 8002ba6:	18d0      	adds	r0, r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	68ba      	ldr	r2, [r7, #8]
 8002bae:	4619      	mov	r1, r3
 8002bb0:	f00c fb72 	bl	800f298 <memcpy>
      offset += length_label;
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	4413      	add	r3, r2
 8002bba:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->size >> (8 * 0)) & 0xFF;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6899      	ldr	r1, [r3, #8]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	683a      	ldr	r2, [r7, #0]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	b2ca      	uxtb	r2, r1
 8002bc8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->size >> (8 * 1)) & 0xFF;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	0a19      	lsrs	r1, r3, #8
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	683a      	ldr	r2, [r7, #0]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	b2ca      	uxtb	r2, r1
 8002bda:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->size >> (8 * 2)) & 0xFF;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	0c19      	lsrs	r1, r3, #16
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	3302      	adds	r3, #2
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	4413      	add	r3, r2
 8002bea:	b2ca      	uxtb	r2, r1
 8002bec:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->size >> (8 * 3)) & 0xFF;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	0e19      	lsrs	r1, r3, #24
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	3303      	adds	r3, #3
 8002bf8:	683a      	ldr	r2, [r7, #0]
 8002bfa:	4413      	add	r3, r2
 8002bfc:	b2ca      	uxtb	r2, r1
 8002bfe:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->size);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	3304      	adds	r3, #4
 8002c04:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stride >> (8 * 0)) & 0xFF;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	68d9      	ldr	r1, [r3, #12]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	683a      	ldr	r2, [r7, #0]
 8002c0e:	4413      	add	r3, r2
 8002c10:	b2ca      	uxtb	r2, r1
 8002c12:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stride >> (8 * 1)) & 0xFF;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	0a19      	lsrs	r1, r3, #8
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	683a      	ldr	r2, [r7, #0]
 8002c20:	4413      	add	r3, r2
 8002c22:	b2ca      	uxtb	r2, r1
 8002c24:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stride >> (8 * 2)) & 0xFF;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	0c19      	lsrs	r1, r3, #16
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	3302      	adds	r3, #2
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	4413      	add	r3, r2
 8002c34:	b2ca      	uxtb	r2, r1
 8002c36:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stride >> (8 * 3)) & 0xFF;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	0e19      	lsrs	r1, r3, #24
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	3303      	adds	r3, #3
 8002c42:	683a      	ldr	r2, [r7, #0]
 8002c44:	4413      	add	r3, r2
 8002c46:	b2ca      	uxtb	r2, r1
 8002c48:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stride);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	3304      	adds	r3, #4
 8002c4e:	60fb      	str	r3, [r7, #12]
      return offset;
 8002c50:	68fb      	ldr	r3, [r7, #12]
    }
 8002c52:	4618      	mov	r0, r3
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <_ZN8std_msgs19MultiArrayDimension11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b086      	sub	sp, #24
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
 8002c62:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002c64:	2300      	movs	r3, #0
 8002c66:	613b      	str	r3, [r7, #16]
      uint32_t length_label;
      arrToVar(length_label, (inbuffer + offset));
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	441a      	add	r2, r3
 8002c6e:	f107 030c 	add.w	r3, r7, #12
 8002c72:	4611      	mov	r1, r2
 8002c74:	4618      	mov	r0, r3
 8002c76:	f000 fef7 	bl	8003a68 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	3304      	adds	r3, #4
 8002c7e:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_label; ++k){
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	617b      	str	r3, [r7, #20]
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	4413      	add	r3, r2
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d20c      	bcs.n	8002caa <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x50>
          inbuffer[k-1]=inbuffer[k];
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	441a      	add	r2, r3
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	3b01      	subs	r3, #1
 8002c9a:	6839      	ldr	r1, [r7, #0]
 8002c9c:	440b      	add	r3, r1
 8002c9e:	7812      	ldrb	r2, [r2, #0]
 8002ca0:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_label; ++k){
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	617b      	str	r3, [r7, #20]
 8002ca8:	e7ec      	b.n	8002c84 <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x2a>
      }
      inbuffer[offset+length_label-1]=0;
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	4413      	add	r3, r2
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	683a      	ldr	r2, [r7, #0]
 8002cb4:	4413      	add	r3, r2
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	701a      	strb	r2, [r3, #0]
      this->label = (char *)(inbuffer + offset-1);
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	3b01      	subs	r3, #1
 8002cbe:	683a      	ldr	r2, [r7, #0]
 8002cc0:	441a      	add	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	605a      	str	r2, [r3, #4]
      offset += length_label;
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	4413      	add	r3, r2
 8002ccc:	613b      	str	r3, [r7, #16]
      this->size =  ((uint32_t) (*(inbuffer + offset)));
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	683a      	ldr	r2, [r7, #0]
 8002cd2:	4413      	add	r3, r2
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	609a      	str	r2, [r3, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	6839      	ldr	r1, [r7, #0]
 8002ce6:	440b      	add	r3, r1
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	021b      	lsls	r3, r3, #8
 8002cec:	431a      	orrs	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	609a      	str	r2, [r3, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	3302      	adds	r3, #2
 8002cfa:	6839      	ldr	r1, [r7, #0]
 8002cfc:	440b      	add	r3, r1
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	041b      	lsls	r3, r3, #16
 8002d02:	431a      	orrs	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	609a      	str	r2, [r3, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	3303      	adds	r3, #3
 8002d10:	6839      	ldr	r1, [r7, #0]
 8002d12:	440b      	add	r3, r1
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	061b      	lsls	r3, r3, #24
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->size);
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	3304      	adds	r3, #4
 8002d22:	613b      	str	r3, [r7, #16]
      this->stride =  ((uint32_t) (*(inbuffer + offset)));
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	4413      	add	r3, r2
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	60da      	str	r2, [r3, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	68da      	ldr	r2, [r3, #12]
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	6839      	ldr	r1, [r7, #0]
 8002d3c:	440b      	add	r3, r1
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	021b      	lsls	r3, r3, #8
 8002d42:	431a      	orrs	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	60da      	str	r2, [r3, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68da      	ldr	r2, [r3, #12]
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	3302      	adds	r3, #2
 8002d50:	6839      	ldr	r1, [r7, #0]
 8002d52:	440b      	add	r3, r1
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	041b      	lsls	r3, r3, #16
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	60da      	str	r2, [r3, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	68da      	ldr	r2, [r3, #12]
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	3303      	adds	r3, #3
 8002d66:	6839      	ldr	r1, [r7, #0]
 8002d68:	440b      	add	r3, r1
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	061b      	lsls	r3, r3, #24
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	60da      	str	r2, [r3, #12]
      offset += sizeof(this->stride);
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	3304      	adds	r3, #4
 8002d78:	613b      	str	r3, [r7, #16]
     return offset;
 8002d7a:	693b      	ldr	r3, [r7, #16]
    }
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3718      	adds	r7, #24
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <_ZN8std_msgs19MultiArrayDimension7getTypeEv>:

    const char * getType(){ return "std_msgs/MultiArrayDimension"; };
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	4b03      	ldr	r3, [pc, #12]	; (8002d9c <_ZN8std_msgs19MultiArrayDimension7getTypeEv+0x18>)
 8002d8e:	4618      	mov	r0, r3
 8002d90:	370c      	adds	r7, #12
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	0800f724 	.word	0x0800f724

08002da0 <_ZN8std_msgs19MultiArrayDimension6getMD5Ev>:
    const char * getMD5(){ return "4cd0c83a8683deae40ecdac60e53bfa8"; };
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	4b03      	ldr	r3, [pc, #12]	; (8002db8 <_ZN8std_msgs19MultiArrayDimension6getMD5Ev+0x18>)
 8002daa:	4618      	mov	r0, r3
 8002dac:	370c      	adds	r7, #12
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	0800f744 	.word	0x0800f744

08002dbc <_ZN8std_msgs16MultiArrayLayoutC1Ev>:
      _dim_type st_dim;
      _dim_type * dim;
      typedef uint32_t _data_offset_type;
      _data_offset_type data_offset;

    MultiArrayLayout():
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
      dim_length(0), dim(NULL),
      data_offset(0)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7fe ff92 	bl	8001cf0 <_ZN3ros3MsgC1Ev>
 8002dcc:	4a0a      	ldr	r2, [pc, #40]	; (8002df8 <_ZN8std_msgs16MultiArrayLayoutC1Ev+0x3c>)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	601a      	str	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	605a      	str	r2, [r3, #4]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	3308      	adds	r3, #8
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff feab 	bl	8002b38 <_ZN8std_msgs19MultiArrayDimensionC1Ev>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	619a      	str	r2, [r3, #24]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	61da      	str	r2, [r3, #28]
    {
    }
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4618      	mov	r0, r3
 8002df2:	3708      	adds	r7, #8
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	0800fa30 	.word	0x0800fa30

08002dfc <_ZNK8std_msgs16MultiArrayLayout9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002e06:	2300      	movs	r3, #0
 8002e08:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->dim_length >> (8 * 0)) & 0xFF;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6859      	ldr	r1, [r3, #4]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	683a      	ldr	r2, [r7, #0]
 8002e12:	4413      	add	r3, r2
 8002e14:	b2ca      	uxtb	r2, r1
 8002e16:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->dim_length >> (8 * 1)) & 0xFF;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	0a19      	lsrs	r1, r3, #8
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	3301      	adds	r3, #1
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	4413      	add	r3, r2
 8002e26:	b2ca      	uxtb	r2, r1
 8002e28:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->dim_length >> (8 * 2)) & 0xFF;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	0c19      	lsrs	r1, r3, #16
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	3302      	adds	r3, #2
 8002e34:	683a      	ldr	r2, [r7, #0]
 8002e36:	4413      	add	r3, r2
 8002e38:	b2ca      	uxtb	r2, r1
 8002e3a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->dim_length >> (8 * 3)) & 0xFF;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	0e19      	lsrs	r1, r3, #24
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	3303      	adds	r3, #3
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	4413      	add	r3, r2
 8002e4a:	b2ca      	uxtb	r2, r1
 8002e4c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->dim_length);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	3304      	adds	r3, #4
 8002e52:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < dim_length; i++){
 8002e54:	2300      	movs	r3, #0
 8002e56:	60bb      	str	r3, [r7, #8]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	68ba      	ldr	r2, [r7, #8]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d218      	bcs.n	8002e94 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh+0x98>
      offset += this->dim[i].serialize(outbuffer + offset);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	699a      	ldr	r2, [r3, #24]
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	011b      	lsls	r3, r3, #4
 8002e6a:	18d0      	adds	r0, r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	699a      	ldr	r2, [r3, #24]
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	011b      	lsls	r3, r3, #4
 8002e74:	4413      	add	r3, r2
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	6839      	ldr	r1, [r7, #0]
 8002e7e:	440a      	add	r2, r1
 8002e80:	4611      	mov	r1, r2
 8002e82:	4798      	blx	r3
 8002e84:	4602      	mov	r2, r0
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	4413      	add	r3, r2
 8002e8a:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < dim_length; i++){
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	3301      	adds	r3, #1
 8002e90:	60bb      	str	r3, [r7, #8]
 8002e92:	e7e1      	b.n	8002e58 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->data_offset >> (8 * 0)) & 0xFF;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	69d9      	ldr	r1, [r3, #28]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	b2ca      	uxtb	r2, r1
 8002ea0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data_offset >> (8 * 1)) & 0xFF;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	69db      	ldr	r3, [r3, #28]
 8002ea6:	0a19      	lsrs	r1, r3, #8
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	3301      	adds	r3, #1
 8002eac:	683a      	ldr	r2, [r7, #0]
 8002eae:	4413      	add	r3, r2
 8002eb0:	b2ca      	uxtb	r2, r1
 8002eb2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data_offset >> (8 * 2)) & 0xFF;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	69db      	ldr	r3, [r3, #28]
 8002eb8:	0c19      	lsrs	r1, r3, #16
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	3302      	adds	r3, #2
 8002ebe:	683a      	ldr	r2, [r7, #0]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	b2ca      	uxtb	r2, r1
 8002ec4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data_offset >> (8 * 3)) & 0xFF;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	69db      	ldr	r3, [r3, #28]
 8002eca:	0e19      	lsrs	r1, r3, #24
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	3303      	adds	r3, #3
 8002ed0:	683a      	ldr	r2, [r7, #0]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	b2ca      	uxtb	r2, r1
 8002ed6:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data_offset);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	3304      	adds	r3, #4
 8002edc:	60fb      	str	r3, [r7, #12]
      return offset;
 8002ede:	68fb      	ldr	r3, [r7, #12]
    }
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	617b      	str	r3, [r7, #20]
      uint32_t dim_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	683a      	ldr	r2, [r7, #0]
 8002efa:	4413      	add	r3, r2
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	3301      	adds	r3, #1
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	4413      	add	r3, r2
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	021b      	lsls	r3, r3, #8
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	3302      	adds	r3, #2
 8002f16:	683a      	ldr	r2, [r7, #0]
 8002f18:	4413      	add	r3, r2
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	041b      	lsls	r3, r3, #16
 8002f1e:	68fa      	ldr	r2, [r7, #12]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	3303      	adds	r3, #3
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	061b      	lsls	r3, r3, #24
 8002f30:	68fa      	ldr	r2, [r7, #12]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	60fb      	str	r3, [r7, #12]
      offset += sizeof(this->dim_length);
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	3304      	adds	r3, #4
 8002f3a:	617b      	str	r3, [r7, #20]
      if(dim_lengthT > dim_length)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	68fa      	ldr	r2, [r7, #12]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d90a      	bls.n	8002f5c <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x74>
        this->dim = (std_msgs::MultiArrayDimension*)realloc(this->dim, dim_lengthT * sizeof(std_msgs::MultiArrayDimension));
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	699a      	ldr	r2, [r3, #24]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	011b      	lsls	r3, r3, #4
 8002f4e:	4619      	mov	r1, r3
 8002f50:	4610      	mov	r0, r2
 8002f52:	f00c fa5d 	bl	800f410 <realloc>
 8002f56:	4602      	mov	r2, r0
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	619a      	str	r2, [r3, #24]
      dim_length = dim_lengthT;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68fa      	ldr	r2, [r7, #12]
 8002f60:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < dim_length; i++){
 8002f62:	2300      	movs	r3, #0
 8002f64:	613b      	str	r3, [r7, #16]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d21b      	bcs.n	8002fa8 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0xc0>
      offset += this->st_dim.deserialize(inbuffer + offset);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f103 0008 	add.w	r0, r3, #8
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	683a      	ldr	r2, [r7, #0]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	f7ff fe6c 	bl	8002c5a <_ZN8std_msgs19MultiArrayDimension11deserializeEPh>
 8002f82:	4602      	mov	r2, r0
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	4413      	add	r3, r2
 8002f88:	617b      	str	r3, [r7, #20]
        memcpy( &(this->dim[i]), &(this->st_dim), sizeof(std_msgs::MultiArrayDimension));
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	699a      	ldr	r2, [r3, #24]
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	011b      	lsls	r3, r3, #4
 8002f92:	18d0      	adds	r0, r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	3308      	adds	r3, #8
 8002f98:	2210      	movs	r2, #16
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	f00c f97c 	bl	800f298 <memcpy>
      for( uint32_t i = 0; i < dim_length; i++){
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	613b      	str	r3, [r7, #16]
 8002fa6:	e7de      	b.n	8002f66 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x7e>
      }
      this->data_offset =  ((uint32_t) (*(inbuffer + offset)));
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	4413      	add	r3, r2
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	69da      	ldr	r2, [r3, #28]
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	6839      	ldr	r1, [r7, #0]
 8002fc0:	440b      	add	r3, r1
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	021b      	lsls	r3, r3, #8
 8002fc6:	431a      	orrs	r2, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	69da      	ldr	r2, [r3, #28]
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	3302      	adds	r3, #2
 8002fd4:	6839      	ldr	r1, [r7, #0]
 8002fd6:	440b      	add	r3, r1
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	041b      	lsls	r3, r3, #16
 8002fdc:	431a      	orrs	r2, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	69da      	ldr	r2, [r3, #28]
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	3303      	adds	r3, #3
 8002fea:	6839      	ldr	r1, [r7, #0]
 8002fec:	440b      	add	r3, r1
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	061b      	lsls	r3, r3, #24
 8002ff2:	431a      	orrs	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	61da      	str	r2, [r3, #28]
      offset += sizeof(this->data_offset);
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	3304      	adds	r3, #4
 8002ffc:	617b      	str	r3, [r7, #20]
     return offset;
 8002ffe:	697b      	ldr	r3, [r7, #20]
    }
 8003000:	4618      	mov	r0, r3
 8003002:	3718      	adds	r7, #24
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <_ZN8std_msgs16MultiArrayLayout7getTypeEv>:

    const char * getType(){ return "std_msgs/MultiArrayLayout"; };
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	4b03      	ldr	r3, [pc, #12]	; (8003020 <_ZN8std_msgs16MultiArrayLayout7getTypeEv+0x18>)
 8003012:	4618      	mov	r0, r3
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	0800f768 	.word	0x0800f768

08003024 <_ZN8std_msgs16MultiArrayLayout6getMD5Ev>:
    const char * getMD5(){ return "0fed2a11c13e11c5571b4e2a995a91a3"; };
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	4b03      	ldr	r3, [pc, #12]	; (800303c <_ZN8std_msgs16MultiArrayLayout6getMD5Ev+0x18>)
 800302e:	4618      	mov	r0, r3
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	0800f784 	.word	0x0800f784

08003040 <_ZN8std_msgs15UInt8MultiArrayC1Ev>:
      uint32_t data_length;
      typedef uint8_t _data_type;
      _data_type st_data;
      _data_type * data;

    UInt8MultiArray():
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
      layout(),
      data_length(0), data(NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4618      	mov	r0, r3
 800304c:	f7fe fe50 	bl	8001cf0 <_ZN3ros3MsgC1Ev>
 8003050:	4a09      	ldr	r2, [pc, #36]	; (8003078 <_ZN8std_msgs15UInt8MultiArrayC1Ev+0x38>)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	601a      	str	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	3304      	adds	r3, #4
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff feae 	bl	8002dbc <_ZN8std_msgs16MultiArrayLayoutC1Ev>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	625a      	str	r2, [r3, #36]	; 0x24
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	62da      	str	r2, [r3, #44]	; 0x2c
    {
    }
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4618      	mov	r0, r3
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	0800fa18 	.word	0x0800fa18

0800307c <_ZNK8std_msgs15UInt8MultiArray9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003086:	2300      	movs	r3, #0
 8003088:	60fb      	str	r3, [r7, #12]
      offset += this->layout.serialize(outbuffer + offset);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	1d18      	adds	r0, r3, #4
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	683a      	ldr	r2, [r7, #0]
 8003092:	4413      	add	r3, r2
 8003094:	4619      	mov	r1, r3
 8003096:	f7ff feb1 	bl	8002dfc <_ZNK8std_msgs16MultiArrayLayout9serializeEPh>
 800309a:	4602      	mov	r2, r0
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4413      	add	r3, r2
 80030a0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data_length >> (8 * 0)) & 0xFF;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	683a      	ldr	r2, [r7, #0]
 80030aa:	4413      	add	r3, r2
 80030ac:	b2ca      	uxtb	r2, r1
 80030ae:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data_length >> (8 * 1)) & 0xFF;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b4:	0a19      	lsrs	r1, r3, #8
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	3301      	adds	r3, #1
 80030ba:	683a      	ldr	r2, [r7, #0]
 80030bc:	4413      	add	r3, r2
 80030be:	b2ca      	uxtb	r2, r1
 80030c0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data_length >> (8 * 2)) & 0xFF;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c6:	0c19      	lsrs	r1, r3, #16
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	3302      	adds	r3, #2
 80030cc:	683a      	ldr	r2, [r7, #0]
 80030ce:	4413      	add	r3, r2
 80030d0:	b2ca      	uxtb	r2, r1
 80030d2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data_length >> (8 * 3)) & 0xFF;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	0e19      	lsrs	r1, r3, #24
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	3303      	adds	r3, #3
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	4413      	add	r3, r2
 80030e2:	b2ca      	uxtb	r2, r1
 80030e4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data_length);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	3304      	adds	r3, #4
 80030ea:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < data_length; i++){
 80030ec:	2300      	movs	r3, #0
 80030ee:	60bb      	str	r3, [r7, #8]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f4:	68ba      	ldr	r2, [r7, #8]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d20f      	bcs.n	800311a <_ZNK8std_msgs15UInt8MultiArray9serializeEPh+0x9e>
      *(outbuffer + offset + 0) = (this->data[i] >> (8 * 0)) & 0xFF;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	441a      	add	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6839      	ldr	r1, [r7, #0]
 8003106:	440b      	add	r3, r1
 8003108:	7812      	ldrb	r2, [r2, #0]
 800310a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data[i]);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	3301      	adds	r3, #1
 8003110:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < data_length; i++){
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	3301      	adds	r3, #1
 8003116:	60bb      	str	r3, [r7, #8]
 8003118:	e7ea      	b.n	80030f0 <_ZNK8std_msgs15UInt8MultiArray9serializeEPh+0x74>
      }
      return offset;
 800311a:	68fb      	ldr	r3, [r7, #12]
    }
 800311c:	4618      	mov	r0, r3
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <_ZN8std_msgs15UInt8MultiArray11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800312e:	2300      	movs	r3, #0
 8003130:	617b      	str	r3, [r7, #20]
      offset += this->layout.deserialize(inbuffer + offset);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	1d18      	adds	r0, r3, #4
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	4413      	add	r3, r2
 800313c:	4619      	mov	r1, r3
 800313e:	f7ff fed3 	bl	8002ee8 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh>
 8003142:	4602      	mov	r2, r0
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	4413      	add	r3, r2
 8003148:	617b      	str	r3, [r7, #20]
      uint32_t data_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	683a      	ldr	r2, [r7, #0]
 800314e:	4413      	add	r3, r2
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	3301      	adds	r3, #1
 8003158:	683a      	ldr	r2, [r7, #0]
 800315a:	4413      	add	r3, r2
 800315c:	781b      	ldrb	r3, [r3, #0]
 800315e:	021b      	lsls	r3, r3, #8
 8003160:	68fa      	ldr	r2, [r7, #12]
 8003162:	4313      	orrs	r3, r2
 8003164:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	3302      	adds	r3, #2
 800316a:	683a      	ldr	r2, [r7, #0]
 800316c:	4413      	add	r3, r2
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	041b      	lsls	r3, r3, #16
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	4313      	orrs	r3, r2
 8003176:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	3303      	adds	r3, #3
 800317c:	683a      	ldr	r2, [r7, #0]
 800317e:	4413      	add	r3, r2
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	061b      	lsls	r3, r3, #24
 8003184:	68fa      	ldr	r2, [r7, #12]
 8003186:	4313      	orrs	r3, r2
 8003188:	60fb      	str	r3, [r7, #12]
      offset += sizeof(this->data_length);
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	3304      	adds	r3, #4
 800318e:	617b      	str	r3, [r7, #20]
      if(data_lengthT > data_length)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	429a      	cmp	r2, r3
 8003198:	d908      	bls.n	80031ac <_ZN8std_msgs15UInt8MultiArray11deserializeEPh+0x88>
        this->data = (uint8_t*)realloc(this->data, data_lengthT * sizeof(uint8_t));
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319e:	68f9      	ldr	r1, [r7, #12]
 80031a0:	4618      	mov	r0, r3
 80031a2:	f00c f935 	bl	800f410 <realloc>
 80031a6:	4602      	mov	r2, r0
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	62da      	str	r2, [r3, #44]	; 0x2c
      data_length = data_lengthT;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	625a      	str	r2, [r3, #36]	; 0x24
      for( uint32_t i = 0; i < data_length; i++){
 80031b2:	2300      	movs	r3, #0
 80031b4:	613b      	str	r3, [r7, #16]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d215      	bcs.n	80031ec <_ZN8std_msgs15UInt8MultiArray11deserializeEPh+0xc8>
      this->st_data =  ((uint8_t) (*(inbuffer + offset)));
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	683a      	ldr	r2, [r7, #0]
 80031c4:	4413      	add	r3, r2
 80031c6:	781a      	ldrb	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
      offset += sizeof(this->st_data);
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	3301      	adds	r3, #1
 80031d2:	617b      	str	r3, [r7, #20]
        memcpy( &(this->data[i]), &(this->st_data), sizeof(uint8_t));
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	4413      	add	r3, r2
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	3228      	adds	r2, #40	; 0x28
 80031e0:	7812      	ldrb	r2, [r2, #0]
 80031e2:	701a      	strb	r2, [r3, #0]
      for( uint32_t i = 0; i < data_length; i++){
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	3301      	adds	r3, #1
 80031e8:	613b      	str	r3, [r7, #16]
 80031ea:	e7e4      	b.n	80031b6 <_ZN8std_msgs15UInt8MultiArray11deserializeEPh+0x92>
      }
     return offset;
 80031ec:	697b      	ldr	r3, [r7, #20]
    }
 80031ee:	4618      	mov	r0, r3
 80031f0:	3718      	adds	r7, #24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
	...

080031f8 <_ZN8std_msgs15UInt8MultiArray7getTypeEv>:

    const char * getType(){ return "std_msgs/UInt8MultiArray"; };
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	4b03      	ldr	r3, [pc, #12]	; (8003210 <_ZN8std_msgs15UInt8MultiArray7getTypeEv+0x18>)
 8003202:	4618      	mov	r0, r3
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	0800f7a8 	.word	0x0800f7a8

08003214 <_ZN8std_msgs15UInt8MultiArray6getMD5Ev>:
    const char * getMD5(){ return "82373f1612381bb6ee473b5cd6f5d89c"; };
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	4b03      	ldr	r3, [pc, #12]	; (800322c <_ZN8std_msgs15UInt8MultiArray6getMD5Ev+0x18>)
 800321e:	4618      	mov	r0, r3
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	0800f7c4 	.word	0x0800f7c4

08003230 <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef float _y_type;
      _y_type y;
      typedef float _z_type;
      _z_type z;

    Vector3():
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4618      	mov	r0, r3
 800323c:	f7fe fd58 	bl	8001cf0 <_ZN3ros3MsgC1Ev>
 8003240:	4a09      	ldr	r2, [pc, #36]	; (8003268 <_ZN13geometry_msgs7Vector3C1Ev+0x38>)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	601a      	str	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f04f 0200 	mov.w	r2, #0
 800324c:	605a      	str	r2, [r3, #4]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f04f 0200 	mov.w	r2, #0
 8003254:	609a      	str	r2, [r3, #8]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f04f 0200 	mov.w	r2, #0
 800325c:	60da      	str	r2, [r3, #12]
    {
    }
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4618      	mov	r0, r3
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	0800fa00 	.word	0x0800fa00

0800326c <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003276:	2300      	movs	r3, #0
 8003278:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->x);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	683a      	ldr	r2, [r7, #0]
 800327e:	441a      	add	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	edd3 7a01 	vldr	s15, [r3, #4]
 8003286:	eeb0 0a67 	vmov.f32	s0, s15
 800328a:	4610      	mov	r0, r2
 800328c:	f7fe fc52 	bl	8001b34 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003290:	4602      	mov	r2, r0
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	4413      	add	r3, r2
 8003296:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->y);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	683a      	ldr	r2, [r7, #0]
 800329c:	441a      	add	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	edd3 7a02 	vldr	s15, [r3, #8]
 80032a4:	eeb0 0a67 	vmov.f32	s0, s15
 80032a8:	4610      	mov	r0, r2
 80032aa:	f7fe fc43 	bl	8001b34 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80032ae:	4602      	mov	r2, r0
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	4413      	add	r3, r2
 80032b4:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->z);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	441a      	add	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	edd3 7a03 	vldr	s15, [r3, #12]
 80032c2:	eeb0 0a67 	vmov.f32	s0, s15
 80032c6:	4610      	mov	r0, r2
 80032c8:	f7fe fc34 	bl	8001b34 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80032cc:	4602      	mov	r2, r0
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	4413      	add	r3, r2
 80032d2:	60fb      	str	r3, [r7, #12]
      return offset;
 80032d4:	68fb      	ldr	r3, [r7, #12]
    }
 80032d6:	4618      	mov	r0, r3
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80032de:	b580      	push	{r7, lr}
 80032e0:	b084      	sub	sp, #16
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
 80032e6:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80032e8:	2300      	movs	r3, #0
 80032ea:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->x));
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	683a      	ldr	r2, [r7, #0]
 80032f0:	441a      	add	r2, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	3304      	adds	r3, #4
 80032f6:	4619      	mov	r1, r3
 80032f8:	4610      	mov	r0, r2
 80032fa:	f7fe fc87 	bl	8001c0c <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80032fe:	4602      	mov	r2, r0
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4413      	add	r3, r2
 8003304:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->y));
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	683a      	ldr	r2, [r7, #0]
 800330a:	441a      	add	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	3308      	adds	r3, #8
 8003310:	4619      	mov	r1, r3
 8003312:	4610      	mov	r0, r2
 8003314:	f7fe fc7a 	bl	8001c0c <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003318:	4602      	mov	r2, r0
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	4413      	add	r3, r2
 800331e:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->z));
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	683a      	ldr	r2, [r7, #0]
 8003324:	441a      	add	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	330c      	adds	r3, #12
 800332a:	4619      	mov	r1, r3
 800332c:	4610      	mov	r0, r2
 800332e:	f7fe fc6d 	bl	8001c0c <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003332:	4602      	mov	r2, r0
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	4413      	add	r3, r2
 8003338:	60fb      	str	r3, [r7, #12]
     return offset;
 800333a:	68fb      	ldr	r3, [r7, #12]
    }
 800333c:	4618      	mov	r0, r3
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <_ZN13geometry_msgs7Vector37getTypeEv>:

    const char * getType(){ return "geometry_msgs/Vector3"; };
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	4b03      	ldr	r3, [pc, #12]	; (800335c <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 800334e:	4618      	mov	r0, r3
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	0800f7e8 	.word	0x0800f7e8

08003360 <_ZN13geometry_msgs7Vector36getMD5Ev>:
    const char * getMD5(){ return "4a842b65f413084dc2b10fb484ea7f17"; };
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	4b03      	ldr	r3, [pc, #12]	; (8003378 <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 800336a:	4618      	mov	r0, r3
 800336c:	370c      	adds	r7, #12
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	0800f800 	.word	0x0800f800

0800337c <rpm_rightFront_subCb>:
static nbt_t sensors1_3_data_nbt;
static nbt_t sensors4_6_data_nbt;
static nbt_t sensors7_8_data_nbt;

extern "C" void rpm_rightFront_subCb(const std_msgs::Int8& msg)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
	if (msg.data >= 6) {
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800338a:	2b05      	cmp	r3, #5
 800338c:	dd08      	ble.n	80033a0 <rpm_rightFront_subCb+0x24>
		speedDataRightFrontWheel = msg.data;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8003394:	4b14      	ldr	r3, [pc, #80]	; (80033e8 <rpm_rightFront_subCb+0x6c>)
 8003396:	701a      	strb	r2, [r3, #0]
		sideDataRightFrontWheel = 0; //CW
 8003398:	4b14      	ldr	r3, [pc, #80]	; (80033ec <rpm_rightFront_subCb+0x70>)
 800339a:	2200      	movs	r2, #0
 800339c:	701a      	strb	r2, [r3, #0]
	}
	else if (msg.data == 0) {
		speedDataRightFrontWheel = 0;
		sideDataRightFrontWheel = 2;
	}
}
 800339e:	e01d      	b.n	80033dc <rpm_rightFront_subCb+0x60>
	else if (msg.data <= -6) {
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80033a6:	f113 0f05 	cmn.w	r3, #5
 80033aa:	da0c      	bge.n	80033c6 <rpm_rightFront_subCb+0x4a>
		speedDataRightFrontWheel = -(msg.data);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	425b      	negs	r3, r3
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	b25a      	sxtb	r2, r3
 80033ba:	4b0b      	ldr	r3, [pc, #44]	; (80033e8 <rpm_rightFront_subCb+0x6c>)
 80033bc:	701a      	strb	r2, [r3, #0]
		sideDataRightFrontWheel = 1; //CCW
 80033be:	4b0b      	ldr	r3, [pc, #44]	; (80033ec <rpm_rightFront_subCb+0x70>)
 80033c0:	2201      	movs	r2, #1
 80033c2:	701a      	strb	r2, [r3, #0]
}
 80033c4:	e00a      	b.n	80033dc <rpm_rightFront_subCb+0x60>
	else if (msg.data == 0) {
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d105      	bne.n	80033dc <rpm_rightFront_subCb+0x60>
		speedDataRightFrontWheel = 0;
 80033d0:	4b05      	ldr	r3, [pc, #20]	; (80033e8 <rpm_rightFront_subCb+0x6c>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	701a      	strb	r2, [r3, #0]
		sideDataRightFrontWheel = 2;
 80033d6:	4b05      	ldr	r3, [pc, #20]	; (80033ec <rpm_rightFront_subCb+0x70>)
 80033d8:	2202      	movs	r2, #2
 80033da:	701a      	strb	r2, [r3, #0]
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr
 80033e8:	2000046d 	.word	0x2000046d
 80033ec:	20000471 	.word	0x20000471

080033f0 <rpm_leftFront_subCb>:

extern "C" void rpm_leftFront_subCb(const std_msgs::Int8& msg)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
	if (msg.data >= 6) {
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80033fe:	2b05      	cmp	r3, #5
 8003400:	dd08      	ble.n	8003414 <rpm_leftFront_subCb+0x24>
		speedDataLeftFrontWheel = msg.data;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8003408:	4b12      	ldr	r3, [pc, #72]	; (8003454 <rpm_leftFront_subCb+0x64>)
 800340a:	701a      	strb	r2, [r3, #0]
		sideDataLeftFrontWheel = 1; //CCW
 800340c:	4b12      	ldr	r3, [pc, #72]	; (8003458 <rpm_leftFront_subCb+0x68>)
 800340e:	2201      	movs	r2, #1
 8003410:	701a      	strb	r2, [r3, #0]
	}
	else {
		speedDataLeftFrontWheel = 0;
		sideDataLeftFrontWheel = 2;
	}
}
 8003412:	e018      	b.n	8003446 <rpm_leftFront_subCb+0x56>
	else if (msg.data <= -6) {
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800341a:	f113 0f05 	cmn.w	r3, #5
 800341e:	da0c      	bge.n	800343a <rpm_leftFront_subCb+0x4a>
		speedDataLeftFrontWheel = -(msg.data);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003426:	b2db      	uxtb	r3, r3
 8003428:	425b      	negs	r3, r3
 800342a:	b2db      	uxtb	r3, r3
 800342c:	b25a      	sxtb	r2, r3
 800342e:	4b09      	ldr	r3, [pc, #36]	; (8003454 <rpm_leftFront_subCb+0x64>)
 8003430:	701a      	strb	r2, [r3, #0]
		sideDataLeftFrontWheel = 0; //CW
 8003432:	4b09      	ldr	r3, [pc, #36]	; (8003458 <rpm_leftFront_subCb+0x68>)
 8003434:	2200      	movs	r2, #0
 8003436:	701a      	strb	r2, [r3, #0]
}
 8003438:	e005      	b.n	8003446 <rpm_leftFront_subCb+0x56>
		speedDataLeftFrontWheel = 0;
 800343a:	4b06      	ldr	r3, [pc, #24]	; (8003454 <rpm_leftFront_subCb+0x64>)
 800343c:	2200      	movs	r2, #0
 800343e:	701a      	strb	r2, [r3, #0]
		sideDataLeftFrontWheel = 2;
 8003440:	4b05      	ldr	r3, [pc, #20]	; (8003458 <rpm_leftFront_subCb+0x68>)
 8003442:	2202      	movs	r2, #2
 8003444:	701a      	strb	r2, [r3, #0]
}
 8003446:	bf00      	nop
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	2000046e 	.word	0x2000046e
 8003458:	20000472 	.word	0x20000472

0800345c <rpm_rightBack_subCb>:

extern "C" void rpm_rightBack_subCb(const std_msgs::Int8& msg)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
	if (msg.data >= 6) {
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800346a:	2b05      	cmp	r3, #5
 800346c:	dd08      	ble.n	8003480 <rpm_rightBack_subCb+0x24>
		speedDataRightBackWheel = msg.data;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8003474:	4b12      	ldr	r3, [pc, #72]	; (80034c0 <rpm_rightBack_subCb+0x64>)
 8003476:	701a      	strb	r2, [r3, #0]
		sideDataRightBackWheel = 0; //CW
 8003478:	4b12      	ldr	r3, [pc, #72]	; (80034c4 <rpm_rightBack_subCb+0x68>)
 800347a:	2200      	movs	r2, #0
 800347c:	701a      	strb	r2, [r3, #0]
	}
	else {
		speedDataRightBackWheel = 0;
		sideDataRightBackWheel = 2;
	}
}
 800347e:	e018      	b.n	80034b2 <rpm_rightBack_subCb+0x56>
	else if (msg.data <= -6) {
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003486:	f113 0f05 	cmn.w	r3, #5
 800348a:	da0c      	bge.n	80034a6 <rpm_rightBack_subCb+0x4a>
		speedDataRightBackWheel = -(msg.data);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003492:	b2db      	uxtb	r3, r3
 8003494:	425b      	negs	r3, r3
 8003496:	b2db      	uxtb	r3, r3
 8003498:	b25a      	sxtb	r2, r3
 800349a:	4b09      	ldr	r3, [pc, #36]	; (80034c0 <rpm_rightBack_subCb+0x64>)
 800349c:	701a      	strb	r2, [r3, #0]
		sideDataRightBackWheel = 1; //CCW
 800349e:	4b09      	ldr	r3, [pc, #36]	; (80034c4 <rpm_rightBack_subCb+0x68>)
 80034a0:	2201      	movs	r2, #1
 80034a2:	701a      	strb	r2, [r3, #0]
}
 80034a4:	e005      	b.n	80034b2 <rpm_rightBack_subCb+0x56>
		speedDataRightBackWheel = 0;
 80034a6:	4b06      	ldr	r3, [pc, #24]	; (80034c0 <rpm_rightBack_subCb+0x64>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	701a      	strb	r2, [r3, #0]
		sideDataRightBackWheel = 2;
 80034ac:	4b05      	ldr	r3, [pc, #20]	; (80034c4 <rpm_rightBack_subCb+0x68>)
 80034ae:	2202      	movs	r2, #2
 80034b0:	701a      	strb	r2, [r3, #0]
}
 80034b2:	bf00      	nop
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	2000046f 	.word	0x2000046f
 80034c4:	20000473 	.word	0x20000473

080034c8 <rpm_leftBack_subCb>:

extern "C" void rpm_leftBack_subCb(const std_msgs::Int8& msg)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
	if (msg.data >= 6) {
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80034d6:	2b05      	cmp	r3, #5
 80034d8:	dd08      	ble.n	80034ec <rpm_leftBack_subCb+0x24>
		speedDataLeftBackWheel = msg.data;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f993 2004 	ldrsb.w	r2, [r3, #4]
 80034e0:	4b12      	ldr	r3, [pc, #72]	; (800352c <rpm_leftBack_subCb+0x64>)
 80034e2:	701a      	strb	r2, [r3, #0]
		sideDataLeftBackWheel = 1; //CCW
 80034e4:	4b12      	ldr	r3, [pc, #72]	; (8003530 <rpm_leftBack_subCb+0x68>)
 80034e6:	2201      	movs	r2, #1
 80034e8:	701a      	strb	r2, [r3, #0]
	}
	else {
		speedDataLeftBackWheel = 0;
		sideDataLeftBackWheel = 2;
	}
}
 80034ea:	e018      	b.n	800351e <rpm_leftBack_subCb+0x56>
	else if (msg.data <= -6) {
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80034f2:	f113 0f05 	cmn.w	r3, #5
 80034f6:	da0c      	bge.n	8003512 <rpm_leftBack_subCb+0x4a>
		speedDataLeftBackWheel = -(msg.data);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	425b      	negs	r3, r3
 8003502:	b2db      	uxtb	r3, r3
 8003504:	b25a      	sxtb	r2, r3
 8003506:	4b09      	ldr	r3, [pc, #36]	; (800352c <rpm_leftBack_subCb+0x64>)
 8003508:	701a      	strb	r2, [r3, #0]
		sideDataLeftBackWheel = 0; //CW
 800350a:	4b09      	ldr	r3, [pc, #36]	; (8003530 <rpm_leftBack_subCb+0x68>)
 800350c:	2200      	movs	r2, #0
 800350e:	701a      	strb	r2, [r3, #0]
}
 8003510:	e005      	b.n	800351e <rpm_leftBack_subCb+0x56>
		speedDataLeftBackWheel = 0;
 8003512:	4b06      	ldr	r3, [pc, #24]	; (800352c <rpm_leftBack_subCb+0x64>)
 8003514:	2200      	movs	r2, #0
 8003516:	701a      	strb	r2, [r3, #0]
		sideDataLeftBackWheel = 2;
 8003518:	4b05      	ldr	r3, [pc, #20]	; (8003530 <rpm_leftBack_subCb+0x68>)
 800351a:	2202      	movs	r2, #2
 800351c:	701a      	strb	r2, [r3, #0]
}
 800351e:	bf00      	nop
 8003520:	370c      	adds	r7, #12
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	20000470 	.word	0x20000470
 8003530:	20000474 	.word	0x20000474

08003534 <cdc_receive_put>:

extern "C" void cdc_receive_put(uint8_t value)
	{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	4603      	mov	r3, r0
 800353c:	71fb      	strb	r3, [r7, #7]
		ringbuffer_putchar(&rb, value);
 800353e:	79fb      	ldrb	r3, [r7, #7]
 8003540:	4619      	mov	r1, r3
 8003542:	4803      	ldr	r0, [pc, #12]	; (8003550 <cdc_receive_put+0x1c>)
 8003544:	f001 f9e7 	bl	8004916 <_Z18ringbuffer_putcharP10ringbufferh>
	}
 8003548:	bf00      	nop
 800354a:	3708      	adds	r7, #8
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	200004d8 	.word	0x200004d8

08003554 <init_ROS>:
extern "C" void init_ROS(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
	ringbuffer_init(&rb, RxBuffer, RxBufferSize);
 8003558:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800355c:	4936      	ldr	r1, [pc, #216]	; (8003638 <init_ROS+0xe4>)
 800355e:	4837      	ldr	r0, [pc, #220]	; (800363c <init_ROS+0xe8>)
 8003560:	f001 fa7f 	bl	8004a62 <_Z15ringbuffer_initP10ringbufferPhs>
	// Initialize ROS
	nh.initNode();
 8003564:	4836      	ldr	r0, [pc, #216]	; (8003640 <init_ROS+0xec>)
 8003566:	f000 fb67 	bl	8003c38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>

	nh.subscribe(rpm_rightFront_sub);
 800356a:	4936      	ldr	r1, [pc, #216]	; (8003644 <init_ROS+0xf0>)
 800356c:	4834      	ldr	r0, [pc, #208]	; (8003640 <init_ROS+0xec>)
 800356e:	f000 fb80 	bl	8003c72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>
	nh.subscribe(rpm_leftFront_sub);
 8003572:	4935      	ldr	r1, [pc, #212]	; (8003648 <init_ROS+0xf4>)
 8003574:	4832      	ldr	r0, [pc, #200]	; (8003640 <init_ROS+0xec>)
 8003576:	f000 fb7c 	bl	8003c72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>
	nh.subscribe(rpm_rightBack_sub);
 800357a:	4934      	ldr	r1, [pc, #208]	; (800364c <init_ROS+0xf8>)
 800357c:	4830      	ldr	r0, [pc, #192]	; (8003640 <init_ROS+0xec>)
 800357e:	f000 fb78 	bl	8003c72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>
	nh.subscribe(rpm_leftBack_sub);
 8003582:	4933      	ldr	r1, [pc, #204]	; (8003650 <init_ROS+0xfc>)
 8003584:	482e      	ldr	r0, [pc, #184]	; (8003640 <init_ROS+0xec>)
 8003586:	f000 fb74 	bl	8003c72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>

	nh.advertise(stm);
 800358a:	4932      	ldr	r1, [pc, #200]	; (8003654 <init_ROS+0x100>)
 800358c:	482c      	ldr	r0, [pc, #176]	; (8003640 <init_ROS+0xec>)
 800358e:	f000 fb9d 	bl	8003ccc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(gyro);
 8003592:	4931      	ldr	r1, [pc, #196]	; (8003658 <init_ROS+0x104>)
 8003594:	482a      	ldr	r0, [pc, #168]	; (8003640 <init_ROS+0xec>)
 8003596:	f000 fb99 	bl	8003ccc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(accel);
 800359a:	4930      	ldr	r1, [pc, #192]	; (800365c <init_ROS+0x108>)
 800359c:	4828      	ldr	r0, [pc, #160]	; (8003640 <init_ROS+0xec>)
 800359e:	f000 fb95 	bl	8003ccc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(rpm_left_front);
 80035a2:	492f      	ldr	r1, [pc, #188]	; (8003660 <init_ROS+0x10c>)
 80035a4:	4826      	ldr	r0, [pc, #152]	; (8003640 <init_ROS+0xec>)
 80035a6:	f000 fb91 	bl	8003ccc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(rpm_right_front);
 80035aa:	492e      	ldr	r1, [pc, #184]	; (8003664 <init_ROS+0x110>)
 80035ac:	4824      	ldr	r0, [pc, #144]	; (8003640 <init_ROS+0xec>)
 80035ae:	f000 fb8d 	bl	8003ccc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(rpm_left_back);
 80035b2:	492d      	ldr	r1, [pc, #180]	; (8003668 <init_ROS+0x114>)
 80035b4:	4822      	ldr	r0, [pc, #136]	; (8003640 <init_ROS+0xec>)
 80035b6:	f000 fb89 	bl	8003ccc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(rpm_right_back);
 80035ba:	492c      	ldr	r1, [pc, #176]	; (800366c <init_ROS+0x118>)
 80035bc:	4820      	ldr	r0, [pc, #128]	; (8003640 <init_ROS+0xec>)
 80035be:	f000 fb85 	bl	8003ccc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>

	//nh.advertise(diagnostic_data);
	nh.advertise(sensa_data);
 80035c2:	492b      	ldr	r1, [pc, #172]	; (8003670 <init_ROS+0x11c>)
 80035c4:	481e      	ldr	r0, [pc, #120]	; (8003640 <init_ROS+0xec>)
 80035c6:	f000 fb81 	bl	8003ccc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(sensb_data);
 80035ca:	492a      	ldr	r1, [pc, #168]	; (8003674 <init_ROS+0x120>)
 80035cc:	481c      	ldr	r0, [pc, #112]	; (8003640 <init_ROS+0xec>)
 80035ce:	f000 fb7d 	bl	8003ccc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(sensc_data);
 80035d2:	4929      	ldr	r1, [pc, #164]	; (8003678 <init_ROS+0x124>)
 80035d4:	481a      	ldr	r0, [pc, #104]	; (8003640 <init_ROS+0xec>)
 80035d6:	f000 fb79 	bl	8003ccc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>

	NBT_init(&rpm_left_front_nbt, 9);
 80035da:	2109      	movs	r1, #9
 80035dc:	4827      	ldr	r0, [pc, #156]	; (800367c <init_ROS+0x128>)
 80035de:	f001 f8fe 	bl	80047de <_Z8NBT_initP5nbt_tm>
	NBT_init(&rpm_right_front_nbt, 9);
 80035e2:	2109      	movs	r1, #9
 80035e4:	4826      	ldr	r0, [pc, #152]	; (8003680 <init_ROS+0x12c>)
 80035e6:	f001 f8fa 	bl	80047de <_Z8NBT_initP5nbt_tm>
	NBT_init(&rpm_left_back_nbt, 9);
 80035ea:	2109      	movs	r1, #9
 80035ec:	4825      	ldr	r0, [pc, #148]	; (8003684 <init_ROS+0x130>)
 80035ee:	f001 f8f6 	bl	80047de <_Z8NBT_initP5nbt_tm>
	NBT_init(&rpm_right_back_nbt, 9);
 80035f2:	2109      	movs	r1, #9
 80035f4:	4824      	ldr	r0, [pc, #144]	; (8003688 <init_ROS+0x134>)
 80035f6:	f001 f8f2 	bl	80047de <_Z8NBT_initP5nbt_tm>

	NBT_init(&diagnostics_data_nbt, 9);
 80035fa:	2109      	movs	r1, #9
 80035fc:	4823      	ldr	r0, [pc, #140]	; (800368c <init_ROS+0x138>)
 80035fe:	f001 f8ee 	bl	80047de <_Z8NBT_initP5nbt_tm>
	NBT_init(&sensors1_3_data_nbt, 9);
 8003602:	2109      	movs	r1, #9
 8003604:	4822      	ldr	r0, [pc, #136]	; (8003690 <init_ROS+0x13c>)
 8003606:	f001 f8ea 	bl	80047de <_Z8NBT_initP5nbt_tm>
	NBT_init(&sensors4_6_data_nbt, 9);
 800360a:	2109      	movs	r1, #9
 800360c:	4821      	ldr	r0, [pc, #132]	; (8003694 <init_ROS+0x140>)
 800360e:	f001 f8e6 	bl	80047de <_Z8NBT_initP5nbt_tm>
	NBT_init(&sensors7_8_data_nbt, 9);
 8003612:	2109      	movs	r1, #9
 8003614:	4820      	ldr	r0, [pc, #128]	; (8003698 <init_ROS+0x144>)
 8003616:	f001 f8e2 	bl	80047de <_Z8NBT_initP5nbt_tm>

	NBT_init(&gyro_nbt, 5);
 800361a:	2105      	movs	r1, #5
 800361c:	481f      	ldr	r0, [pc, #124]	; (800369c <init_ROS+0x148>)
 800361e:	f001 f8de 	bl	80047de <_Z8NBT_initP5nbt_tm>
	NBT_init(&accel_nbt, 5);
 8003622:	2105      	movs	r1, #5
 8003624:	481e      	ldr	r0, [pc, #120]	; (80036a0 <init_ROS+0x14c>)
 8003626:	f001 f8da 	bl	80047de <_Z8NBT_initP5nbt_tm>

	NBT_init(&ros_nbt, 1);
 800362a:	2101      	movs	r1, #1
 800362c:	481d      	ldr	r0, [pc, #116]	; (80036a4 <init_ROS+0x150>)
 800362e:	f001 f8d6 	bl	80047de <_Z8NBT_initP5nbt_tm>
}
 8003632:	bf00      	nop
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	20005aa0 	.word	0x20005aa0
 800363c:	200004d8 	.word	0x200004d8
 8003640:	200004e4 	.word	0x200004e4
 8003644:	20000b70 	.word	0x20000b70
 8003648:	20000b8c 	.word	0x20000b8c
 800364c:	20000ba8 	.word	0x20000ba8
 8003650:	20000bc4 	.word	0x20000bc4
 8003654:	20000ae4 	.word	0x20000ae4
 8003658:	20000af8 	.word	0x20000af8
 800365c:	20000b0c 	.word	0x20000b0c
 8003660:	20000b34 	.word	0x20000b34
 8003664:	20000b20 	.word	0x20000b20
 8003668:	20000b5c 	.word	0x20000b5c
 800366c:	20000b48 	.word	0x20000b48
 8003670:	20000bf4 	.word	0x20000bf4
 8003674:	20000c08 	.word	0x20000c08
 8003678:	20000c1c 	.word	0x20000c1c
 800367c:	20000c48 	.word	0x20000c48
 8003680:	20000c40 	.word	0x20000c40
 8003684:	20000c58 	.word	0x20000c58
 8003688:	20000c50 	.word	0x20000c50
 800368c:	20000c68 	.word	0x20000c68
 8003690:	20000c70 	.word	0x20000c70
 8003694:	20000c78 	.word	0x20000c78
 8003698:	20000c80 	.word	0x20000c80
 800369c:	20000c30 	.word	0x20000c30
 80036a0:	20000c38 	.word	0x20000c38
 80036a4:	20000c60 	.word	0x20000c60

080036a8 <sensors1_3_data_handler>:

extern "C" void sensors1_3_data_handler(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	af00      	add	r7, sp, #0
	if (NBT_handler(&sensors1_3_data_nbt)) {
 80036ac:	4813      	ldr	r0, [pc, #76]	; (80036fc <sensors1_3_data_handler+0x54>)
 80036ae:	f001 f8a7 	bl	8004800 <_Z11NBT_handlerP5nbt_t>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d01e      	beq.n	80036f6 <sensors1_3_data_handler+0x4e>
		sen1_3_msg.x = static_cast<float>(sensorData1);
 80036b8:	4b11      	ldr	r3, [pc, #68]	; (8003700 <sensors1_3_data_handler+0x58>)
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	ee07 3a90 	vmov	s15, r3
 80036c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036c4:	4b0f      	ldr	r3, [pc, #60]	; (8003704 <sensors1_3_data_handler+0x5c>)
 80036c6:	edc3 7a01 	vstr	s15, [r3, #4]
		sen1_3_msg.y = static_cast<float>(sensorData2);
 80036ca:	4b0f      	ldr	r3, [pc, #60]	; (8003708 <sensors1_3_data_handler+0x60>)
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	ee07 3a90 	vmov	s15, r3
 80036d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036d6:	4b0b      	ldr	r3, [pc, #44]	; (8003704 <sensors1_3_data_handler+0x5c>)
 80036d8:	edc3 7a02 	vstr	s15, [r3, #8]
		sen1_3_msg.z = static_cast<float>(sensorData3);
 80036dc:	4b0b      	ldr	r3, [pc, #44]	; (800370c <sensors1_3_data_handler+0x64>)
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	ee07 3a90 	vmov	s15, r3
 80036e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036e8:	4b06      	ldr	r3, [pc, #24]	; (8003704 <sensors1_3_data_handler+0x5c>)
 80036ea:	edc3 7a03 	vstr	s15, [r3, #12]
    	sensa_data.publish(&sen1_3_msg);
 80036ee:	4905      	ldr	r1, [pc, #20]	; (8003704 <sensors1_3_data_handler+0x5c>)
 80036f0:	4807      	ldr	r0, [pc, #28]	; (8003710 <sensors1_3_data_handler+0x68>)
 80036f2:	f7ff f94a 	bl	800298a <_ZN3ros9Publisher7publishEPKNS_3MsgE>

	}
}
 80036f6:	bf00      	nop
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	20000c70 	.word	0x20000c70
 8003700:	20000475 	.word	0x20000475
 8003704:	20000ab4 	.word	0x20000ab4
 8003708:	20000476 	.word	0x20000476
 800370c:	20000477 	.word	0x20000477
 8003710:	20000bf4 	.word	0x20000bf4

08003714 <sensors4_6_data_handler>:

extern "C" void sensors4_6_data_handler(void)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	af00      	add	r7, sp, #0
	if (NBT_handler(&sensors4_6_data_nbt)) {
 8003718:	4813      	ldr	r0, [pc, #76]	; (8003768 <sensors4_6_data_handler+0x54>)
 800371a:	f001 f871 	bl	8004800 <_Z11NBT_handlerP5nbt_t>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d01e      	beq.n	8003762 <sensors4_6_data_handler+0x4e>
		sen4_6_msg.x = static_cast<float>(sensorData4);
 8003724:	4b11      	ldr	r3, [pc, #68]	; (800376c <sensors4_6_data_handler+0x58>)
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	ee07 3a90 	vmov	s15, r3
 800372c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003730:	4b0f      	ldr	r3, [pc, #60]	; (8003770 <sensors4_6_data_handler+0x5c>)
 8003732:	edc3 7a01 	vstr	s15, [r3, #4]
		sen4_6_msg.y = static_cast<float>(sensorData5);
 8003736:	4b0f      	ldr	r3, [pc, #60]	; (8003774 <sensors4_6_data_handler+0x60>)
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	ee07 3a90 	vmov	s15, r3
 800373e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003742:	4b0b      	ldr	r3, [pc, #44]	; (8003770 <sensors4_6_data_handler+0x5c>)
 8003744:	edc3 7a02 	vstr	s15, [r3, #8]
		sen4_6_msg.z = static_cast<float>(sensorData6);
 8003748:	4b0b      	ldr	r3, [pc, #44]	; (8003778 <sensors4_6_data_handler+0x64>)
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	ee07 3a90 	vmov	s15, r3
 8003750:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003754:	4b06      	ldr	r3, [pc, #24]	; (8003770 <sensors4_6_data_handler+0x5c>)
 8003756:	edc3 7a03 	vstr	s15, [r3, #12]
    	sensb_data.publish(&sen4_6_msg);
 800375a:	4905      	ldr	r1, [pc, #20]	; (8003770 <sensors4_6_data_handler+0x5c>)
 800375c:	4807      	ldr	r0, [pc, #28]	; (800377c <sensors4_6_data_handler+0x68>)
 800375e:	f7ff f914 	bl	800298a <_ZN3ros9Publisher7publishEPKNS_3MsgE>

	}
}
 8003762:	bf00      	nop
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	20000c78 	.word	0x20000c78
 800376c:	20000478 	.word	0x20000478
 8003770:	20000ac4 	.word	0x20000ac4
 8003774:	20000479 	.word	0x20000479
 8003778:	2000047a 	.word	0x2000047a
 800377c:	20000c08 	.word	0x20000c08

08003780 <rpm_right_front_handler>:
    	}
	}
}

extern "C" void rpm_right_front_handler(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
	if (NBT_handler(&rpm_right_front_nbt))
 8003784:	4815      	ldr	r0, [pc, #84]	; (80037dc <rpm_right_front_handler+0x5c>)
 8003786:	f001 f83b 	bl	8004800 <_Z11NBT_handlerP5nbt_t>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d022      	beq.n	80037d6 <rpm_right_front_handler+0x56>
	{
		if (sideRXDataRightFrontWheel == 2) {
 8003790:	4b13      	ldr	r3, [pc, #76]	; (80037e0 <rpm_right_front_handler+0x60>)
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	2b02      	cmp	r3, #2
 8003796:	d105      	bne.n	80037a4 <rpm_right_front_handler+0x24>
		    uint_msg_right_front.data = speedRXDataRightFrontWheel;
 8003798:	4b12      	ldr	r3, [pc, #72]	; (80037e4 <rpm_right_front_handler+0x64>)
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	b25a      	sxtb	r2, r3
 800379e:	4b12      	ldr	r3, [pc, #72]	; (80037e8 <rpm_right_front_handler+0x68>)
 80037a0:	711a      	strb	r2, [r3, #4]
 80037a2:	e00e      	b.n	80037c2 <rpm_right_front_handler+0x42>
		}
		else if (sideRXDataRightFrontWheel == 1) {
 80037a4:	4b0e      	ldr	r3, [pc, #56]	; (80037e0 <rpm_right_front_handler+0x60>)
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d107      	bne.n	80037bc <rpm_right_front_handler+0x3c>
			uint_msg_right_front.data = -speedRXDataRightFrontWheel;
 80037ac:	4b0d      	ldr	r3, [pc, #52]	; (80037e4 <rpm_right_front_handler+0x64>)
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	425b      	negs	r3, r3
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	b25a      	sxtb	r2, r3
 80037b6:	4b0c      	ldr	r3, [pc, #48]	; (80037e8 <rpm_right_front_handler+0x68>)
 80037b8:	711a      	strb	r2, [r3, #4]
 80037ba:	e002      	b.n	80037c2 <rpm_right_front_handler+0x42>
		}
		else {
			uint_msg_right_front.data = 0;
 80037bc:	4b0a      	ldr	r3, [pc, #40]	; (80037e8 <rpm_right_front_handler+0x68>)
 80037be:	2200      	movs	r2, #0
 80037c0:	711a      	strb	r2, [r3, #4]
		}
    	if (nh.connected()) {
 80037c2:	480a      	ldr	r0, [pc, #40]	; (80037ec <rpm_right_front_handler+0x6c>)
 80037c4:	f000 fab0 	bl	8003d28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d003      	beq.n	80037d6 <rpm_right_front_handler+0x56>
    		rpm_right_front.publish(&uint_msg_right_front);
 80037ce:	4906      	ldr	r1, [pc, #24]	; (80037e8 <rpm_right_front_handler+0x68>)
 80037d0:	4807      	ldr	r0, [pc, #28]	; (80037f0 <rpm_right_front_handler+0x70>)
 80037d2:	f7ff f8da 	bl	800298a <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
	}
}
 80037d6:	bf00      	nop
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	20000c40 	.word	0x20000c40
 80037e0:	20004ef0 	.word	0x20004ef0
 80037e4:	20004f14 	.word	0x20004f14
 80037e8:	20000a14 	.word	0x20000a14
 80037ec:	200004e4 	.word	0x200004e4
 80037f0:	20000b20 	.word	0x20000b20

080037f4 <rpm_left_front_handler>:

extern "C" void rpm_left_front_handler(void)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	af00      	add	r7, sp, #0
	if (NBT_handler(&rpm_left_front_nbt))
 80037f8:	4815      	ldr	r0, [pc, #84]	; (8003850 <rpm_left_front_handler+0x5c>)
 80037fa:	f001 f801 	bl	8004800 <_Z11NBT_handlerP5nbt_t>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d022      	beq.n	800384a <rpm_left_front_handler+0x56>
	{
		if (sideRXDataLeftFrontWheel == 1) {
 8003804:	4b13      	ldr	r3, [pc, #76]	; (8003854 <rpm_left_front_handler+0x60>)
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	2b01      	cmp	r3, #1
 800380a:	d105      	bne.n	8003818 <rpm_left_front_handler+0x24>
		    uint_msg_left_front.data = speedRXDataLeftFrontWheel;
 800380c:	4b12      	ldr	r3, [pc, #72]	; (8003858 <rpm_left_front_handler+0x64>)
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	b25a      	sxtb	r2, r3
 8003812:	4b12      	ldr	r3, [pc, #72]	; (800385c <rpm_left_front_handler+0x68>)
 8003814:	711a      	strb	r2, [r3, #4]
 8003816:	e00e      	b.n	8003836 <rpm_left_front_handler+0x42>
		}
		else if (sideRXDataLeftFrontWheel == 2) {
 8003818:	4b0e      	ldr	r3, [pc, #56]	; (8003854 <rpm_left_front_handler+0x60>)
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	2b02      	cmp	r3, #2
 800381e:	d107      	bne.n	8003830 <rpm_left_front_handler+0x3c>
		  	uint_msg_left_front.data = -speedRXDataLeftFrontWheel;
 8003820:	4b0d      	ldr	r3, [pc, #52]	; (8003858 <rpm_left_front_handler+0x64>)
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	425b      	negs	r3, r3
 8003826:	b2db      	uxtb	r3, r3
 8003828:	b25a      	sxtb	r2, r3
 800382a:	4b0c      	ldr	r3, [pc, #48]	; (800385c <rpm_left_front_handler+0x68>)
 800382c:	711a      	strb	r2, [r3, #4]
 800382e:	e002      	b.n	8003836 <rpm_left_front_handler+0x42>
		}
		else {
		  	uint_msg_left_front.data = 0;
 8003830:	4b0a      	ldr	r3, [pc, #40]	; (800385c <rpm_left_front_handler+0x68>)
 8003832:	2200      	movs	r2, #0
 8003834:	711a      	strb	r2, [r3, #4]
		}
    	if (nh.connected()) {
 8003836:	480a      	ldr	r0, [pc, #40]	; (8003860 <rpm_left_front_handler+0x6c>)
 8003838:	f000 fa76 	bl	8003d28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d003      	beq.n	800384a <rpm_left_front_handler+0x56>
    		rpm_left_front.publish(&uint_msg_left_front);
 8003842:	4906      	ldr	r1, [pc, #24]	; (800385c <rpm_left_front_handler+0x68>)
 8003844:	4807      	ldr	r0, [pc, #28]	; (8003864 <rpm_left_front_handler+0x70>)
 8003846:	f7ff f8a0 	bl	800298a <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
	}
}
 800384a:	bf00      	nop
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	20000c48 	.word	0x20000c48
 8003854:	20004f0c 	.word	0x20004f0c
 8003858:	20004aa8 	.word	0x20004aa8
 800385c:	20000a1c 	.word	0x20000a1c
 8003860:	200004e4 	.word	0x200004e4
 8003864:	20000b34 	.word	0x20000b34

08003868 <rpm_right_back_handler>:

extern "C" void rpm_right_back_handler(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
	if (NBT_handler(&rpm_right_back_nbt))
 800386c:	4815      	ldr	r0, [pc, #84]	; (80038c4 <rpm_right_back_handler+0x5c>)
 800386e:	f000 ffc7 	bl	8004800 <_Z11NBT_handlerP5nbt_t>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d022      	beq.n	80038be <rpm_right_back_handler+0x56>
	{
		if (sideRXDataRightBackWheel == 2) {
 8003878:	4b13      	ldr	r3, [pc, #76]	; (80038c8 <rpm_right_back_handler+0x60>)
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	2b02      	cmp	r3, #2
 800387e:	d105      	bne.n	800388c <rpm_right_back_handler+0x24>
		    uint_msg_right_back.data = speedRXDataRightBackWheel;
 8003880:	4b12      	ldr	r3, [pc, #72]	; (80038cc <rpm_right_back_handler+0x64>)
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	b25a      	sxtb	r2, r3
 8003886:	4b12      	ldr	r3, [pc, #72]	; (80038d0 <rpm_right_back_handler+0x68>)
 8003888:	711a      	strb	r2, [r3, #4]
 800388a:	e00e      	b.n	80038aa <rpm_right_back_handler+0x42>
		}
		else if (sideRXDataRightBackWheel == 1) {
 800388c:	4b0e      	ldr	r3, [pc, #56]	; (80038c8 <rpm_right_back_handler+0x60>)
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d107      	bne.n	80038a4 <rpm_right_back_handler+0x3c>
			uint_msg_right_back.data = -speedRXDataRightBackWheel;
 8003894:	4b0d      	ldr	r3, [pc, #52]	; (80038cc <rpm_right_back_handler+0x64>)
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	425b      	negs	r3, r3
 800389a:	b2db      	uxtb	r3, r3
 800389c:	b25a      	sxtb	r2, r3
 800389e:	4b0c      	ldr	r3, [pc, #48]	; (80038d0 <rpm_right_back_handler+0x68>)
 80038a0:	711a      	strb	r2, [r3, #4]
 80038a2:	e002      	b.n	80038aa <rpm_right_back_handler+0x42>
		}
		else {
			uint_msg_right_back.data = 0;
 80038a4:	4b0a      	ldr	r3, [pc, #40]	; (80038d0 <rpm_right_back_handler+0x68>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	711a      	strb	r2, [r3, #4]
		}
    	if (nh.connected()) {
 80038aa:	480a      	ldr	r0, [pc, #40]	; (80038d4 <rpm_right_back_handler+0x6c>)
 80038ac:	f000 fa3c 	bl	8003d28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d003      	beq.n	80038be <rpm_right_back_handler+0x56>
    		rpm_right_back.publish(&uint_msg_right_back);
 80038b6:	4906      	ldr	r1, [pc, #24]	; (80038d0 <rpm_right_back_handler+0x68>)
 80038b8:	4807      	ldr	r0, [pc, #28]	; (80038d8 <rpm_right_back_handler+0x70>)
 80038ba:	f7ff f866 	bl	800298a <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
	}
}
 80038be:	bf00      	nop
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	20000c50 	.word	0x20000c50
 80038c8:	20004a18 	.word	0x20004a18
 80038cc:	20004ac8 	.word	0x20004ac8
 80038d0:	20000a24 	.word	0x20000a24
 80038d4:	200004e4 	.word	0x200004e4
 80038d8:	20000b48 	.word	0x20000b48

080038dc <rpm_left_back_handler>:

extern "C" void rpm_left_back_handler(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	af00      	add	r7, sp, #0
	if (NBT_handler(&rpm_left_back_nbt))
 80038e0:	4815      	ldr	r0, [pc, #84]	; (8003938 <rpm_left_back_handler+0x5c>)
 80038e2:	f000 ff8d 	bl	8004800 <_Z11NBT_handlerP5nbt_t>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d022      	beq.n	8003932 <rpm_left_back_handler+0x56>
	{
		if (sideRXDataLeftBackWheel == 1) {
 80038ec:	4b13      	ldr	r3, [pc, #76]	; (800393c <rpm_left_back_handler+0x60>)
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d105      	bne.n	8003900 <rpm_left_back_handler+0x24>
		  	uint_msg_left_back.data = speedRXDataLeftBackWheel;
 80038f4:	4b12      	ldr	r3, [pc, #72]	; (8003940 <rpm_left_back_handler+0x64>)
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	b25a      	sxtb	r2, r3
 80038fa:	4b12      	ldr	r3, [pc, #72]	; (8003944 <rpm_left_back_handler+0x68>)
 80038fc:	711a      	strb	r2, [r3, #4]
 80038fe:	e00e      	b.n	800391e <rpm_left_back_handler+0x42>
		}
		else if (sideRXDataLeftBackWheel == 2) {
 8003900:	4b0e      	ldr	r3, [pc, #56]	; (800393c <rpm_left_back_handler+0x60>)
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	2b02      	cmp	r3, #2
 8003906:	d107      	bne.n	8003918 <rpm_left_back_handler+0x3c>
			uint_msg_left_back.data = -speedRXDataLeftBackWheel;
 8003908:	4b0d      	ldr	r3, [pc, #52]	; (8003940 <rpm_left_back_handler+0x64>)
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	425b      	negs	r3, r3
 800390e:	b2db      	uxtb	r3, r3
 8003910:	b25a      	sxtb	r2, r3
 8003912:	4b0c      	ldr	r3, [pc, #48]	; (8003944 <rpm_left_back_handler+0x68>)
 8003914:	711a      	strb	r2, [r3, #4]
 8003916:	e002      	b.n	800391e <rpm_left_back_handler+0x42>
		}
		else {
			uint_msg_left_back.data = 0;
 8003918:	4b0a      	ldr	r3, [pc, #40]	; (8003944 <rpm_left_back_handler+0x68>)
 800391a:	2200      	movs	r2, #0
 800391c:	711a      	strb	r2, [r3, #4]
		}
		if (nh.connected()) {
 800391e:	480a      	ldr	r0, [pc, #40]	; (8003948 <rpm_left_back_handler+0x6c>)
 8003920:	f000 fa02 	bl	8003d28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <rpm_left_back_handler+0x56>
			rpm_left_back.publish(&uint_msg_left_back);
 800392a:	4906      	ldr	r1, [pc, #24]	; (8003944 <rpm_left_back_handler+0x68>)
 800392c:	4807      	ldr	r0, [pc, #28]	; (800394c <rpm_left_back_handler+0x70>)
 800392e:	f7ff f82c 	bl	800298a <_ZN3ros9Publisher7publishEPKNS_3MsgE>
		}
	}
}
 8003932:	bf00      	nop
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	20000c58 	.word	0x20000c58
 800393c:	20004ac0 	.word	0x20004ac0
 8003940:	20004ab0 	.word	0x20004ab0
 8003944:	20000a2c 	.word	0x20000a2c
 8003948:	200004e4 	.word	0x200004e4
 800394c:	20000b5c 	.word	0x20000b5c

08003950 <gyro_handler>:

extern "C" void gyro_handler(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
    gyro_msg.x = gyroX;
 8003954:	4b0e      	ldr	r3, [pc, #56]	; (8003990 <gyro_handler+0x40>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a0e      	ldr	r2, [pc, #56]	; (8003994 <gyro_handler+0x44>)
 800395a:	6053      	str	r3, [r2, #4]
    gyro_msg.y = gyroY;
 800395c:	4b0e      	ldr	r3, [pc, #56]	; (8003998 <gyro_handler+0x48>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a0c      	ldr	r2, [pc, #48]	; (8003994 <gyro_handler+0x44>)
 8003962:	6093      	str	r3, [r2, #8]
    gyro_msg.z = gyroZ;
 8003964:	4b0d      	ldr	r3, [pc, #52]	; (800399c <gyro_handler+0x4c>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a0a      	ldr	r2, [pc, #40]	; (8003994 <gyro_handler+0x44>)
 800396a:	60d3      	str	r3, [r2, #12]
    if (nh.connected()) {
 800396c:	480c      	ldr	r0, [pc, #48]	; (80039a0 <gyro_handler+0x50>)
 800396e:	f000 f9db 	bl	8003d28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d009      	beq.n	800398c <gyro_handler+0x3c>
    	if (NBT_handler(&gyro_nbt))
 8003978:	480a      	ldr	r0, [pc, #40]	; (80039a4 <gyro_handler+0x54>)
 800397a:	f000 ff41 	bl	8004800 <_Z11NBT_handlerP5nbt_t>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d003      	beq.n	800398c <gyro_handler+0x3c>
    	{
    		gyro.publish(&gyro_msg);
 8003984:	4903      	ldr	r1, [pc, #12]	; (8003994 <gyro_handler+0x44>)
 8003986:	4808      	ldr	r0, [pc, #32]	; (80039a8 <gyro_handler+0x58>)
 8003988:	f7fe ffff 	bl	800298a <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
    }
}
 800398c:	bf00      	nop
 800398e:	bd80      	pop	{r7, pc}
 8003990:	20004a98 	.word	0x20004a98
 8003994:	20000a94 	.word	0x20000a94
 8003998:	20004f40 	.word	0x20004f40
 800399c:	20004ab4 	.word	0x20004ab4
 80039a0:	200004e4 	.word	0x200004e4
 80039a4:	20000c30 	.word	0x20000c30
 80039a8:	20000af8 	.word	0x20000af8

080039ac <accel_handler>:

extern "C" void accel_handler(void)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	af00      	add	r7, sp, #0
    accel_msg.x = accelX;
 80039b0:	4b0e      	ldr	r3, [pc, #56]	; (80039ec <accel_handler+0x40>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a0e      	ldr	r2, [pc, #56]	; (80039f0 <accel_handler+0x44>)
 80039b6:	6053      	str	r3, [r2, #4]
    accel_msg.y = accelY;
 80039b8:	4b0e      	ldr	r3, [pc, #56]	; (80039f4 <accel_handler+0x48>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a0c      	ldr	r2, [pc, #48]	; (80039f0 <accel_handler+0x44>)
 80039be:	6093      	str	r3, [r2, #8]
    accel_msg.z = accelZ;
 80039c0:	4b0d      	ldr	r3, [pc, #52]	; (80039f8 <accel_handler+0x4c>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a0a      	ldr	r2, [pc, #40]	; (80039f0 <accel_handler+0x44>)
 80039c6:	60d3      	str	r3, [r2, #12]
    if (nh.connected()) {
 80039c8:	480c      	ldr	r0, [pc, #48]	; (80039fc <accel_handler+0x50>)
 80039ca:	f000 f9ad 	bl	8003d28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d009      	beq.n	80039e8 <accel_handler+0x3c>
    	if (NBT_handler(&accel_nbt))
 80039d4:	480a      	ldr	r0, [pc, #40]	; (8003a00 <accel_handler+0x54>)
 80039d6:	f000 ff13 	bl	8004800 <_Z11NBT_handlerP5nbt_t>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <accel_handler+0x3c>
    	{
    		accel.publish(&accel_msg);
 80039e0:	4903      	ldr	r1, [pc, #12]	; (80039f0 <accel_handler+0x44>)
 80039e2:	4808      	ldr	r0, [pc, #32]	; (8003a04 <accel_handler+0x58>)
 80039e4:	f7fe ffd1 	bl	800298a <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
    }
}
 80039e8:	bf00      	nop
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	20004a14 	.word	0x20004a14
 80039f0:	20000aa4 	.word	0x20000aa4
 80039f4:	20004a0c 	.word	0x20004a0c
 80039f8:	20004ef8 	.word	0x20004ef8
 80039fc:	200004e4 	.word	0x200004e4
 8003a00:	20000c38 	.word	0x20000c38
 8003a04:	20000b0c 	.word	0x20000b0c

08003a08 <spinOnce>:

extern "C" void spinOnce(void)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	af00      	add	r7, sp, #0
	if (NBT_handler(&ros_nbt))	{
 8003a0c:	4805      	ldr	r0, [pc, #20]	; (8003a24 <spinOnce+0x1c>)
 8003a0e:	f000 fef7 	bl	8004800 <_Z11NBT_handlerP5nbt_t>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d002      	beq.n	8003a1e <spinOnce+0x16>
		nh.spinOnce();
 8003a18:	4803      	ldr	r0, [pc, #12]	; (8003a28 <spinOnce+0x20>)
 8003a1a:	f000 f992 	bl	8003d42 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
	}
}
 8003a1e:	bf00      	nop
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	20000c60 	.word	0x20000c60
 8003a28:	200004e4 	.word	0x200004e4

08003a2c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8003a2c:	b480      	push	{r7}
 8003a2e:	b085      	sub	sp, #20
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 8003a36:	2300      	movs	r3, #0
 8003a38:	60fb      	str	r3, [r7, #12]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2b03      	cmp	r3, #3
 8003a3e:	d80d      	bhi.n	8003a5c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	683a      	ldr	r2, [r7, #0]
 8003a46:	fa22 f103 	lsr.w	r1, r2, r3
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	4413      	add	r3, r2
 8003a50:	b2ca      	uxtb	r2, r1
 8003a52:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	3301      	adds	r3, #1
 8003a58:	60fb      	str	r3, [r7, #12]
 8003a5a:	e7ee      	b.n	8003a3a <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 8003a5c:	bf00      	nop
 8003a5e:	3714      	adds	r7, #20
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003a78:	2300      	movs	r3, #0
 8003a7a:	60fb      	str	r3, [r7, #12]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2b03      	cmp	r3, #3
 8003a80:	d811      	bhi.n	8003aa6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	6839      	ldr	r1, [r7, #0]
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	440a      	add	r2, r1
 8003a8c:	7812      	ldrb	r2, [r2, #0]
 8003a8e:	4611      	mov	r1, r2
 8003a90:	68fa      	ldr	r2, [r7, #12]
 8003a92:	00d2      	lsls	r2, r2, #3
 8003a94:	fa01 f202 	lsl.w	r2, r1, r2
 8003a98:	431a      	orrs	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	60fb      	str	r3, [r7, #12]
 8003aa4:	e7ea      	b.n	8003a7c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 8003aa6:	bf00      	nop
 8003aa8:	3714      	adds	r7, #20
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
	...

08003ab4 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	4a04      	ldr	r2, [pc, #16]	; (8003ad0 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	601a      	str	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr
 8003ad0:	0800fa90 	.word	0x0800fa90

08003ad4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7ff ffe8 	bl	8003ab4 <_ZN3ros15NodeHandleBase_C1Ev>
 8003ae4:	4a39      	ldr	r2, [pc, #228]	; (8003bcc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xf8>)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	601a      	str	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	3304      	adds	r3, #4
 8003aee:	4618      	mov	r0, r3
 8003af0:	f7fe ff6b 	bl	80029ca <_ZN13STM32HardwareC1Ev>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7fe fc68 	bl	80023d8 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8003b08:	2300      	movs	r3, #0
 8003b0a:	617b      	str	r3, [r7, #20]
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	2b18      	cmp	r3, #24
 8003b10:	d80a      	bhi.n	8003b28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x54>
      publishers[i] = 0;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	697a      	ldr	r2, [r7, #20]
 8003b16:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8003b1a:	2100      	movs	r1, #0
 8003b1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	3301      	adds	r3, #1
 8003b24:	617b      	str	r3, [r7, #20]
 8003b26:	e7f1      	b.n	8003b0c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x38>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003b28:	2300      	movs	r3, #0
 8003b2a:	613b      	str	r3, [r7, #16]
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	2b18      	cmp	r3, #24
 8003b30:	d80b      	bhi.n	8003b4a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x76>
      subscribers[i] = 0;
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	4413      	add	r3, r2
 8003b3e:	2200      	movs	r2, #0
 8003b40:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	3301      	adds	r3, #1
 8003b46:	613b      	str	r3, [r7, #16]
 8003b48:	e7f0      	b.n	8003b2c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x58>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	60fb      	str	r3, [r7, #12]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b54:	d209      	bcs.n	8003b6a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x96>
      message_in[i] = 0;
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	4413      	add	r3, r2
 8003b5c:	3318      	adds	r3, #24
 8003b5e:	2200      	movs	r2, #0
 8003b60:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	3301      	adds	r3, #1
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	e7f1      	b.n	8003b4e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x7a>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	60bb      	str	r3, [r7, #8]
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b74:	d20a      	bcs.n	8003b8c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xb8>
      message_out[i] = 0;
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	4413      	add	r3, r2
 8003b7c:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8003b80:	2200      	movs	r2, #0
 8003b82:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	3301      	adds	r3, #1
 8003b88:	60bb      	str	r3, [r7, #8]
 8003b8a:	e7f0      	b.n	8003b6e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x9a>

    req_param_resp.ints_length = 0;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
    req_param_resp.ints = NULL;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    req_param_resp.floats_length = 0;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    req_param_resp.floats = NULL;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
    req_param_resp.ints_length = 0;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
    req_param_resp.ints = NULL;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514

    spin_timeout_ = 0;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	615a      	str	r2, [r3, #20]
  }
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3718      	adds	r7, #24
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	0800f9ec 	.word	0x0800f9ec

08003bd0 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	4a04      	ldr	r2, [pc, #16]	; (8003bec <_ZN3ros11Subscriber_C1Ev+0x1c>)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4618      	mov	r0, r3
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr
 8003bec:	0800fa78 	.word	0x0800fa78

08003bf0 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]
 8003bfc:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7ff ffe5 	bl	8003bd0 <_ZN3ros11Subscriber_C1Ev>
 8003c06:	4a0b      	ldr	r2, [pc, #44]	; (8003c34 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei+0x44>)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	601a      	str	r2, [r3, #0]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	330c      	adds	r3, #12
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7fe ff25 	bl	8002a60 <_ZN8std_msgs4Int8C1Ev>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	615a      	str	r2, [r3, #20]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	619a      	str	r2, [r3, #24]
  {
    topic_ = topic_name;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	68ba      	ldr	r2, [r7, #8]
 8003c26:	609a      	str	r2, [r3, #8]
  };
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	0800f9d4 	.word	0x0800f9d4

08003c38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:
  {
    return &hardware_;
  }

  /* Start serial, initialize buffers */
  void initNode()
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	3304      	adds	r3, #4
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7fe fecb 	bl	80029e0 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
    bytes_ = 0;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
    index_ = 0;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
    topic_ = 0;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
  };
 8003c6a:	bf00      	nop
 8003c6c:	3708      	adds	r7, #8
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>:
    return false;
  }

  /* Register a new subscriber */
  template<typename SubscriberT>
  bool subscribe(SubscriberT& s)
 8003c72:	b480      	push	{r7}
 8003c74:	b085      	sub	sp, #20
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
 8003c7a:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	60fb      	str	r3, [r7, #12]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2b18      	cmp	r3, #24
 8003c84:	dc1b      	bgt.n	8003cbe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0x4c>
    {
      if (subscribers[i] == 0) // empty slot
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	4413      	add	r3, r2
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10e      	bne.n	8003cb6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0x44>
      {
        subscribers[i] = static_cast<Subscriber_*>(&s);
 8003c98:	683a      	ldr	r2, [r7, #0]
 8003c9a:	6879      	ldr	r1, [r7, #4]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	440b      	add	r3, r1
 8003ca6:	605a      	str	r2, [r3, #4]
        s.id_ = i + 100;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	605a      	str	r2, [r3, #4]
        return true;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e004      	b.n	8003cc0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0x4e>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	3301      	adds	r3, #1
 8003cba:	60fb      	str	r3, [r7, #12]
 8003cbc:	e7e0      	b.n	8003c80 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0xe>
      }
    }
    return false;
 8003cbe:	2300      	movs	r3, #0
  }
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3714      	adds	r7, #20
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  bool advertise(Publisher & p)
 8003ccc:	b480      	push	{r7}
 8003cce:	b085      	sub	sp, #20
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	60fb      	str	r3, [r7, #12]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2b18      	cmp	r3, #24
 8003cde:	dc1c      	bgt.n	8003d1a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4e>
      if (publishers[i] == 0) // empty slot
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	68fa      	ldr	r2, [r7, #12]
 8003ce4:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8003ce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d110      	bne.n	8003d12 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x46>
        publishers[i] = &p;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8003cf8:	6839      	ldr	r1, [r7, #0]
 8003cfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	60da      	str	r2, [r3, #12]
        return true;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e004      	b.n	8003d1c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x50>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	3301      	adds	r3, #1
 8003d16:	60fb      	str	r3, [r7, #12]
 8003d18:	e7df      	b.n	8003cda <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0xe>
    return false;
 8003d1a:	2300      	movs	r3, #0
  }
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3714      	adds	r7, #20
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected()
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
    return configured_;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
  };
 8003d36:	4618      	mov	r0, r3
 8003d38:	370c      	adds	r7, #12
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr

08003d42 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce()
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b084      	sub	sp, #16
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	3304      	adds	r3, #4
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f7fe fe7a 	bl	8002a48 <_ZN13STM32Hardware4timeEv>
 8003d54:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d903      	bls.n	8003d70 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
    if (mode_ != MODE_FIRST_FF)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d009      	beq.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d903      	bls.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
      if (spin_timeout_ > 0)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d013      	beq.n	8003dbe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x7c>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	3304      	adds	r3, #4
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7fe fe54 	bl	8002a48 <_ZN13STM32Hardware4timeEv>
 8003da0:	4602      	mov	r2, r0
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	1ad2      	subs	r2, r2, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	695b      	ldr	r3, [r3, #20]
 8003daa:	429a      	cmp	r2, r3
 8003dac:	bf8c      	ite	hi
 8003dae:	2301      	movhi	r3, #1
 8003db0:	2300      	movls	r3, #0
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d002      	beq.n	8003dbe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x7c>
          return SPIN_TIMEOUT;
 8003db8:	f06f 0301 	mvn.w	r3, #1
 8003dbc:	e193      	b.n	80040e6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a4>
      int data = hardware_.read();
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7fe fe16 	bl	80029f4 <_ZN13STM32Hardware4readEv>
 8003dc8:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f2c0 8173 	blt.w	80040b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x376>
      checksum_ += data;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f8d3 24f0 	ldr.w	r2, [r3, #1264]	; 0x4f0
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	441a      	add	r2, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003de8:	2b07      	cmp	r3, #7
 8003dea:	d11d      	bne.n	8003e28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xe6>
        message_in[index_++] = data;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003df2:	1c59      	adds	r1, r3, #1
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	f8c2 14ec 	str.w	r1, [r2, #1260]	; 0x4ec
 8003dfa:	68ba      	ldr	r2, [r7, #8]
 8003dfc:	b2d1      	uxtb	r1, r2
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	4413      	add	r3, r2
 8003e02:	460a      	mov	r2, r1
 8003e04:	761a      	strb	r2, [r3, #24]
        bytes_--;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8003e0c:	1e5a      	subs	r2, r3, #1
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1b7      	bne.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2208      	movs	r2, #8
 8003e22:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003e26:	e7b2      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d128      	bne.n	8003e84 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x142>
        if (data == 0xff)
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	2bff      	cmp	r3, #255	; 0xff
 8003e36:	d10d      	bne.n	8003e54 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x112>
          mode_++;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003e3e:	1c5a      	adds	r2, r3, #1
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f103 0214 	add.w	r2, r3, #20
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 8003e52:	e79c      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	3304      	adds	r3, #4
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7fe fdf5 	bl	8002a48 <_ZN13STM32Hardware4timeEv>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	bf8c      	ite	hi
 8003e6c:	2301      	movhi	r3, #1
 8003e6e:	2300      	movls	r3, #0
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d08b      	beq.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
          return SPIN_TIMEOUT;
 8003e7e:	f06f 0301 	mvn.w	r3, #1
 8003e82:	e130      	b.n	80040e6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a4>
      else if (mode_ == MODE_PROTOCOL_VER)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d11b      	bne.n	8003ec6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x184>
        if (data == PROTOCOL_VER)
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	2bfe      	cmp	r3, #254	; 0xfe
 8003e92:	d107      	bne.n	8003ea4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x162>
          mode_++;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003e9a:	1c5a      	adds	r2, r3, #1
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003ea2:	e774      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
          if (configured_ == false)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003eb2:	f083 0301 	eor.w	r3, r3, #1
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	f43f af68 	beq.w	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 f915 	bl	80040ee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 8003ec4:	e763      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d113      	bne.n	8003ef8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1b6>
        bytes_ = data;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	68ba      	ldr	r2, [r7, #8]
 8003ed4:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        index_ = 0;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
        mode_++;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003ee6:	1c5a      	adds	r2, r3, #1
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        checksum_ = data;               /* first byte for calculating size checksum */
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	68ba      	ldr	r2, [r7, #8]
 8003ef2:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
 8003ef6:	e74a      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003efe:	2b03      	cmp	r3, #3
 8003f00:	d110      	bne.n	8003f24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e2>
        bytes_ += data << 8;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f8d3 24e4 	ldr.w	r2, [r3, #1252]	; 0x4e4
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	021b      	lsls	r3, r3, #8
 8003f0c:	441a      	add	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        mode_++;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f1a:	1c5a      	adds	r2, r3, #1
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003f22:	e734      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f2a:	2b04      	cmp	r3, #4
 8003f2c:	d116      	bne.n	8003f5c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x21a>
        if ((checksum_ % 256) == 255)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8003f34:	425a      	negs	r2, r3
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	b2d2      	uxtb	r2, r2
 8003f3a:	bf58      	it	pl
 8003f3c:	4253      	negpl	r3, r2
 8003f3e:	2bff      	cmp	r3, #255	; 0xff
 8003f40:	d107      	bne.n	8003f52 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x210>
          mode_++;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f48:	1c5a      	adds	r2, r3, #1
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003f50:	e71d      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003f5a:	e718      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f62:	2b05      	cmp	r3, #5
 8003f64:	d10f      	bne.n	8003f86 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x244>
        topic_ = data;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	68ba      	ldr	r2, [r7, #8]
 8003f6a:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
        mode_++;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f74:	1c5a      	adds	r2, r3, #1
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        checksum_ = data;               /* first byte included in checksum */
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	68ba      	ldr	r2, [r7, #8]
 8003f80:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
 8003f84:	e703      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f8c:	2b06      	cmp	r3, #6
 8003f8e:	d117      	bne.n	8003fc0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x27e>
        topic_ += data << 8;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f8d3 24e8 	ldr.w	r2, [r3, #1256]	; 0x4e8
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	021b      	lsls	r3, r3, #8
 8003f9a:	441a      	add	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
        mode_ = MODE_MESSAGE;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2207      	movs	r2, #7
 8003fa6:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        if (bytes_ == 0)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f47f aeec 	bne.w	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2208      	movs	r2, #8
 8003fba:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003fbe:	e6e6      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003fc6:	2b08      	cmp	r3, #8
 8003fc8:	f47f aee1 	bne.w	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        if ((checksum_ % 256) == 255)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8003fda:	425a      	negs	r2, r3
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	b2d2      	uxtb	r2, r2
 8003fe0:	bf58      	it	pl
 8003fe2:	4253      	negpl	r3, r2
 8003fe4:	2bff      	cmp	r3, #255	; 0xff
 8003fe6:	f47f aed2 	bne.w	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d110      	bne.n	8004016 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2d4>
            requestSyncTime();
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f000 f87a 	bl	80040ee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f000 f894 	bl	8004128 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	68fa      	ldr	r2, [r7, #12]
 8004004:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
            last_sync_receive_time = c_time;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
            return SPIN_ERR;
 8004010:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004014:	e067      	b.n	80040e6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a4>
          else if (topic_ == TopicInfo::ID_TIME)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 800401c:	2b0a      	cmp	r3, #10
 800401e:	d106      	bne.n	800402e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2ec>
            syncTime(message_in);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	3318      	adds	r3, #24
 8004024:	4619      	mov	r1, r3
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f000 f964 	bl	80042f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 800402c:	e6af      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004034:	2b06      	cmp	r3, #6
 8004036:	d10d      	bne.n	8004054 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x312>
            req_param_resp.deserialize(message_in);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f503 62a1 	add.w	r2, r3, #1288	; 0x508
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	3318      	adds	r3, #24
 8004042:	4619      	mov	r1, r3
 8004044:	4610      	mov	r0, r2
 8004046:	f7fe fafc 	bl	8002642 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2201      	movs	r2, #1
 800404e:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 8004052:	e69c      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 800405a:	2b0b      	cmp	r3, #11
 800405c:	d104      	bne.n	8004068 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x326>
            configured_ = false;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
 8004066:	e692      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 800406e:	3b64      	subs	r3, #100	; 0x64
 8004070:	687a      	ldr	r2, [r7, #4]
 8004072:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	2b00      	cmp	r3, #0
 800407e:	f43f ae86 	beq.w	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004088:	3b64      	subs	r3, #100	; 0x64
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	4413      	add	r3, r2
 8004094:	6858      	ldr	r0, [r3, #4]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 800409c:	3b64      	subs	r3, #100	; 0x64
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	4413      	add	r3, r2
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	3218      	adds	r2, #24
 80040b2:	4611      	mov	r1, r2
 80040b4:	4798      	blx	r3
    while (true)
 80040b6:	e66a      	b.n	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 80040b8:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00f      	beq.n	80040e4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a2>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f8d3 34f8 	ldr.w	r3, [r3, #1272]	; 0x4f8
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d906      	bls.n	80040e4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a2>
      requestSyncTime();
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 f809 	bl	80040ee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
    return SPIN_OK;
 80040e4:	2300      	movs	r3, #0
  }
 80040e6:	4618      	mov	r0, r3
 80040e8:	3710      	adds	r7, #16
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}

080040ee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 80040ee:	b580      	push	{r7, lr}
 80040f0:	b086      	sub	sp, #24
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 80040f6:	f107 030c 	add.w	r3, r7, #12
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7fd fe08 	bl	8001d10 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f107 020c 	add.w	r2, r7, #12
 800410a:	210a      	movs	r1, #10
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	4798      	blx	r3
    rt_time = hardware_.time();
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	3304      	adds	r3, #4
 8004114:	4618      	mov	r0, r3
 8004116:	f7fe fc97 	bl	8002a48 <_ZN13STM32Hardware4timeEv>
 800411a:	4602      	mov	r2, r0
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	609a      	str	r2, [r3, #8]
  }
 8004120:	bf00      	nop
 8004122:	3718      	adds	r7, #24
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}

08004128 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
      }
    }
    return false;
  }

  void negotiateTopics()
 8004128:	b590      	push	{r4, r7, lr}
 800412a:	b08b      	sub	sp, #44	; 0x2c
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8004130:	f107 030c 	add.w	r3, r7, #12
 8004134:	4618      	mov	r0, r3
 8004136:	f7fd fedb 	bl	8001ef0 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 800413a:	2300      	movs	r3, #0
 800413c:	627b      	str	r3, [r7, #36]	; 0x24
 800413e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004140:	2b18      	cmp	r3, #24
 8004142:	dc5e      	bgt.n	8004202 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xda>
    {
      if (publishers[i] != 0) // non-empty slot
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004148:	f502 7283 	add.w	r2, r2, #262	; 0x106
 800414c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d052      	beq.n	80041fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xd2>
      {
        ti.topic_id = publishers[i]->id_;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004158:	f502 7283 	add.w	r2, r2, #262	; 0x106
 800415c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	b29b      	uxth	r3, r3
 8004164:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800416a:	f502 7283 	add.w	r2, r2, #262	; 0x106
 800416e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800417a:	f502 7283 	add.w	r2, r2, #262	; 0x106
 800417e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004182:	6859      	ldr	r1, [r3, #4]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004188:	f502 7283 	add.w	r2, r2, #262	; 0x106
 800418c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	3308      	adds	r3, #8
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4608      	mov	r0, r1
 800419a:	4798      	blx	r3
 800419c:	4603      	mov	r3, r0
 800419e:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041a4:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80041a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041ac:	6859      	ldr	r1, [r3, #4]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041b2:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80041b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	330c      	adds	r3, #12
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4608      	mov	r0, r1
 80041c4:	4798      	blx	r3
 80041c6:	4603      	mov	r3, r0
 80041c8:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 80041ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041ce:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681c      	ldr	r4, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041da:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80041de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041e2:	4618      	mov	r0, r3
 80041e4:	f7fe fbe5 	bl	80029b2 <_ZN3ros9Publisher15getEndpointTypeEv>
 80041e8:	4601      	mov	r1, r0
 80041ea:	f107 030c 	add.w	r3, r7, #12
 80041ee:	461a      	mov	r2, r3
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	47a0      	blx	r4
        HAL_Delay(10);
 80041f4:	200a      	movs	r0, #10
 80041f6:	f000 fcad 	bl	8004b54 <HAL_Delay>
    for (i = 0; i < MAX_PUBLISHERS; i++)
 80041fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fc:	3301      	adds	r3, #1
 80041fe:	627b      	str	r3, [r7, #36]	; 0x24
 8004200:	e79d      	b.n	800413e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8004202:	2300      	movs	r3, #0
 8004204:	627b      	str	r3, [r7, #36]	; 0x24
 8004206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004208:	2b18      	cmp	r3, #24
 800420a:	dc6b      	bgt.n	80042e4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1bc>
    {
      if (subscribers[i] != 0) // non-empty slot
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004210:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	4413      	add	r3, r2
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d05e      	beq.n	80042dc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1b4>
      {
        ti.topic_id = subscribers[i]->id_;
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004222:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	4413      	add	r3, r2
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	b29b      	uxth	r3, r3
 8004230:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004236:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4413      	add	r3, r2
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004248:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	4413      	add	r3, r2
 8004250:	6859      	ldr	r1, [r3, #4]
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004256:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4413      	add	r3, r2
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	3308      	adds	r3, #8
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4608      	mov	r0, r1
 8004268:	4798      	blx	r3
 800426a:	4603      	mov	r3, r0
 800426c:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004272:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	4413      	add	r3, r2
 800427a:	6859      	ldr	r1, [r3, #4]
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004280:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	4413      	add	r3, r2
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	330c      	adds	r3, #12
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4608      	mov	r0, r1
 8004292:	4798      	blx	r3
 8004294:	4603      	mov	r3, r0
 8004296:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8004298:	f44f 7300 	mov.w	r3, #512	; 0x200
 800429c:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681c      	ldr	r4, [r3, #0]
 80042a4:	687a      	ldr	r2, [r7, #4]
 80042a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a8:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	6859      	ldr	r1, [r3, #4]
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b6:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	4413      	add	r3, r2
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	3304      	adds	r3, #4
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4608      	mov	r0, r1
 80042c8:	4798      	blx	r3
 80042ca:	4601      	mov	r1, r0
 80042cc:	f107 030c 	add.w	r3, r7, #12
 80042d0:	461a      	mov	r2, r3
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	47a0      	blx	r4
        HAL_Delay(10);
 80042d6:	200a      	movs	r0, #10
 80042d8:	f000 fc3c 	bl	8004b54 <HAL_Delay>
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 80042dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042de:	3301      	adds	r3, #1
 80042e0:	627b      	str	r3, [r7, #36]	; 0x24
 80042e2:	e790      	b.n	8004206 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xde>
      }
    }
    configured_ = true;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  }
 80042ec:	bf00      	nop
 80042ee:	372c      	adds	r7, #44	; 0x2c
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd90      	pop	{r4, r7, pc}

080042f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 80042fe:	f107 0308 	add.w	r3, r7, #8
 8004302:	4618      	mov	r0, r3
 8004304:	f7fd fd04 	bl	8001d10 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	3304      	adds	r3, #4
 800430c:	4618      	mov	r0, r3
 800430e:	f7fe fb9b 	bl	8002a48 <_ZN13STM32Hardware4timeEv>
 8004312:	4602      	mov	r2, r0
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 800431c:	f107 0308 	add.w	r3, r7, #8
 8004320:	6839      	ldr	r1, [r7, #0]
 8004322:	4618      	mov	r0, r3
 8004324:	f7fd fd64 	bl	8001df0 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8004328:	68fa      	ldr	r2, [r7, #12]
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	4914      	ldr	r1, [pc, #80]	; (8004380 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x8c>)
 800432e:	fba1 1303 	umull	r1, r3, r1, r3
 8004332:	099b      	lsrs	r3, r3, #6
 8004334:	4413      	add	r3, r2
 8004336:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8004338:	6939      	ldr	r1, [r7, #16]
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	4b10      	ldr	r3, [pc, #64]	; (8004380 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x8c>)
 800433e:	fba3 0302 	umull	r0, r3, r3, r2
 8004342:	099b      	lsrs	r3, r3, #6
 8004344:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004348:	fb00 f303 	mul.w	r3, r0, r3
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	4a0d      	ldr	r2, [pc, #52]	; (8004384 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8004350:	fb02 f303 	mul.w	r3, r2, r3
 8004354:	440b      	add	r3, r1
 8004356:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8004358:	f107 0308 	add.w	r3, r7, #8
 800435c:	3304      	adds	r3, #4
 800435e:	4619      	mov	r1, r3
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 f8a3 	bl	80044ac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	3304      	adds	r3, #4
 800436a:	4618      	mov	r0, r3
 800436c:	f7fe fb6c 	bl	8002a48 <_ZN13STM32Hardware4timeEv>
 8004370:	4602      	mov	r2, r0
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
  }
 8004378:	bf00      	nop
 800437a:	3718      	adds	r7, #24
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}
 8004380:	10624dd3 	.word	0x10624dd3
 8004384:	000f4240 	.word	0x000f4240

08004388 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg)
 8004388:	b580      	push	{r7, lr}
 800438a:	b088      	sub	sp, #32
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	2b63      	cmp	r3, #99	; 0x63
 8004398:	dd09      	ble.n	80043ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80043a0:	f083 0301 	eor.w	r3, r3, #1
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d001      	beq.n	80043ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 80043aa:	2300      	movs	r3, #0
 80043ac:	e077      	b.n	800449e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	f502 7206 	add.w	r2, r2, #536	; 0x218
 80043ba:	3207      	adds	r2, #7
 80043bc:	4611      	mov	r1, r2
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	4798      	blx	r3
 80043c2:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	22ff      	movs	r2, #255	; 0xff
 80043c8:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
    message_out[1] = PROTOCOL_VER;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	22fe      	movs	r2, #254	; 0xfe
 80043d0:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	b2da      	uxtb	r2, r3
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	121b      	asrs	r3, r3, #8
 80043e4:	b2da      	uxtb	r2, r3
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f893 221a 	ldrb.w	r2, [r3, #538]	; 0x21a
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f893 321b 	ldrb.w	r3, [r3, #539]	; 0x21b
 80043f8:	4413      	add	r3, r2
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	43db      	mvns	r3, r3
 80043fe:	b2da      	uxtb	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	b2da      	uxtb	r2, r3
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f883 221d 	strb.w	r2, [r3, #541]	; 0x21d
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	b21b      	sxth	r3, r3
 8004414:	121b      	asrs	r3, r3, #8
 8004416:	b2da      	uxtb	r2, r3
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e

    /* calculate checksum */
    int chk = 0;
 800441e:	2300      	movs	r3, #0
 8004420:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004422:	2305      	movs	r3, #5
 8004424:	61bb      	str	r3, [r7, #24]
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	3307      	adds	r3, #7
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	429a      	cmp	r2, r3
 800442e:	da0d      	bge.n	800444c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xc4>
      chk += message_out[i];
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	4413      	add	r3, r2
 8004436:	f503 7306 	add.w	r3, r3, #536	; 0x218
 800443a:	781b      	ldrb	r3, [r3, #0]
 800443c:	461a      	mov	r2, r3
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	4413      	add	r3, r2
 8004442:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	3301      	adds	r3, #1
 8004448:	61bb      	str	r3, [r7, #24]
 800444a:	e7ec      	b.n	8004426 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x9e>
    l += 7;
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	3307      	adds	r3, #7
 8004450:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 8004452:	69fb      	ldr	r3, [r7, #28]
 8004454:	425a      	negs	r2, r3
 8004456:	b2db      	uxtb	r3, r3
 8004458:	b2d2      	uxtb	r2, r2
 800445a:	bf58      	it	pl
 800445c:	4253      	negpl	r3, r2
 800445e:	b2da      	uxtb	r2, r3
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	1c59      	adds	r1, r3, #1
 8004464:	6179      	str	r1, [r7, #20]
 8004466:	43d2      	mvns	r2, r2
 8004468:	b2d1      	uxtb	r1, r2
 800446a:	68fa      	ldr	r2, [r7, #12]
 800446c:	4413      	add	r3, r2
 800446e:	460a      	mov	r2, r1
 8004470:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218

    if (l <= OUTPUT_SIZE)
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800447a:	dc0a      	bgt.n	8004492 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10a>
    {
      hardware_.write(message_out, l);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	1d18      	adds	r0, r3, #4
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8004486:	697a      	ldr	r2, [r7, #20]
 8004488:	4619      	mov	r1, r3
 800448a:	f7fe facd 	bl	8002a28 <_ZN13STM32Hardware5writeEPhi>
      return l;
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	e005      	b.n	800449e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8004492:	4905      	ldr	r1, [pc, #20]	; (80044a8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x120>)
 8004494:	68f8      	ldr	r0, [r7, #12]
 8004496:	f000 f847 	bl	8004528 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 800449a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }
  }
 800449e:	4618      	mov	r0, r3
 80044a0:	3720      	adds	r7, #32
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	0800f824 	.word	0x0800f824

080044ac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	3304      	adds	r3, #4
 80044ba:	4618      	mov	r0, r3
 80044bc:	f7fe fac4 	bl	8002a48 <_ZN13STM32Hardware4timeEv>
 80044c0:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	4914      	ldr	r1, [pc, #80]	; (800451c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x70>)
 80044ca:	fba1 1303 	umull	r1, r3, r1, r3
 80044ce:	099b      	lsrs	r3, r3, #6
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	1e5a      	subs	r2, r3, #1
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	60da      	str	r2, [r3, #12]
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	6859      	ldr	r1, [r3, #4]
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	4b0f      	ldr	r3, [pc, #60]	; (800451c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x70>)
 80044e0:	fba3 0302 	umull	r0, r3, r3, r2
 80044e4:	099b      	lsrs	r3, r3, #6
 80044e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80044ea:	fb00 f303 	mul.w	r3, r0, r3
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	4a0b      	ldr	r2, [pc, #44]	; (8004520 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 80044f2:	fb02 f303 	mul.w	r3, r2, r3
 80044f6:	1aca      	subs	r2, r1, r3
 80044f8:	4b0a      	ldr	r3, [pc, #40]	; (8004524 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x78>)
 80044fa:	4413      	add	r3, r2
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	6113      	str	r3, [r2, #16]
    normalizeSecNSec(sec_offset, nsec_offset);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f103 020c 	add.w	r2, r3, #12
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	3310      	adds	r3, #16
 800450a:	4619      	mov	r1, r3
 800450c:	4610      	mov	r0, r2
 800450e:	f7fd fae5 	bl	8001adc <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8004512:	bf00      	nop
 8004514:	3710      	adds	r7, #16
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	10624dd3 	.word	0x10624dd3
 8004520:	000f4240 	.word	0x000f4240
 8004524:	3b9aca00 	.word	0x3b9aca00

08004528 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8004532:	683a      	ldr	r2, [r7, #0]
 8004534:	2103      	movs	r1, #3
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f804 	bl	8004544 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 800453c:	bf00      	nop
 800453e:	3708      	adds	r7, #8
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8004544:	b580      	push	{r7, lr}
 8004546:	b088      	sub	sp, #32
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	460b      	mov	r3, r1
 800454e:	607a      	str	r2, [r7, #4]
 8004550:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8004552:	f107 0314 	add.w	r3, r7, #20
 8004556:	4618      	mov	r0, r3
 8004558:	f7fd fe8e 	bl	8002278 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 800455c:	7afb      	ldrb	r3, [r7, #11]
 800455e:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f107 0214 	add.w	r2, r7, #20
 800456e:	2107      	movs	r1, #7
 8004570:	68f8      	ldr	r0, [r7, #12]
 8004572:	4798      	blx	r3
  }
 8004574:	bf00      	nop
 8004576:	3720      	adds	r7, #32
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <_Z41__static_initialization_and_destruction_0ii>:
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b01      	cmp	r3, #1
 800458a:	f040 8083 	bne.w	8004694 <_Z41__static_initialization_and_destruction_0ii+0x118>
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004594:	4293      	cmp	r3, r2
 8004596:	d17d      	bne.n	8004694 <_Z41__static_initialization_and_destruction_0ii+0x118>
ros::NodeHandle nh;
 8004598:	4840      	ldr	r0, [pc, #256]	; (800469c <_Z41__static_initialization_and_destruction_0ii+0x120>)
 800459a:	f7ff fa9b 	bl	8003ad4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
std_msgs::Int8 uint_msg_right_front;
 800459e:	4840      	ldr	r0, [pc, #256]	; (80046a0 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 80045a0:	f7fe fa5e 	bl	8002a60 <_ZN8std_msgs4Int8C1Ev>
std_msgs::Int8 uint_msg_left_front;
 80045a4:	483f      	ldr	r0, [pc, #252]	; (80046a4 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 80045a6:	f7fe fa5b 	bl	8002a60 <_ZN8std_msgs4Int8C1Ev>
std_msgs::Int8 uint_msg_right_back;
 80045aa:	483f      	ldr	r0, [pc, #252]	; (80046a8 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 80045ac:	f7fe fa58 	bl	8002a60 <_ZN8std_msgs4Int8C1Ev>
std_msgs::Int8 uint_msg_left_back;
 80045b0:	483e      	ldr	r0, [pc, #248]	; (80046ac <_Z41__static_initialization_and_destruction_0ii+0x130>)
 80045b2:	f7fe fa55 	bl	8002a60 <_ZN8std_msgs4Int8C1Ev>
std_msgs::UInt8MultiArray diagnostics_data_array;
 80045b6:	483e      	ldr	r0, [pc, #248]	; (80046b0 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 80045b8:	f7fe fd42 	bl	8003040 <_ZN8std_msgs15UInt8MultiArrayC1Ev>
std_msgs::UInt8MultiArray sensors_data_array;
 80045bc:	483d      	ldr	r0, [pc, #244]	; (80046b4 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 80045be:	f7fe fd3f 	bl	8003040 <_ZN8std_msgs15UInt8MultiArrayC1Ev>
geometry_msgs::Vector3 gyro_msg;
 80045c2:	483d      	ldr	r0, [pc, #244]	; (80046b8 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 80045c4:	f7fe fe34 	bl	8003230 <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Vector3 accel_msg;
 80045c8:	483c      	ldr	r0, [pc, #240]	; (80046bc <_Z41__static_initialization_and_destruction_0ii+0x140>)
 80045ca:	f7fe fe31 	bl	8003230 <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Vector3 sen1_3_msg;
 80045ce:	483c      	ldr	r0, [pc, #240]	; (80046c0 <_Z41__static_initialization_and_destruction_0ii+0x144>)
 80045d0:	f7fe fe2e 	bl	8003230 <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Vector3 sen4_6_msg;
 80045d4:	483b      	ldr	r0, [pc, #236]	; (80046c4 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 80045d6:	f7fe fe2b 	bl	8003230 <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Vector3 sen7_8_msg;
 80045da:	483b      	ldr	r0, [pc, #236]	; (80046c8 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 80045dc:	f7fe fe28 	bl	8003230 <_ZN13geometry_msgs7Vector3C1Ev>
ros::Publisher stm("stm", &gyro_msg);
 80045e0:	2300      	movs	r3, #0
 80045e2:	4a35      	ldr	r2, [pc, #212]	; (80046b8 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 80045e4:	4939      	ldr	r1, [pc, #228]	; (80046cc <_Z41__static_initialization_and_destruction_0ii+0x150>)
 80045e6:	483a      	ldr	r0, [pc, #232]	; (80046d0 <_Z41__static_initialization_and_destruction_0ii+0x154>)
 80045e8:	f7fe f9b8 	bl	800295c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher gyro("gyro", &gyro_msg);
 80045ec:	2300      	movs	r3, #0
 80045ee:	4a32      	ldr	r2, [pc, #200]	; (80046b8 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 80045f0:	4938      	ldr	r1, [pc, #224]	; (80046d4 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 80045f2:	4839      	ldr	r0, [pc, #228]	; (80046d8 <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 80045f4:	f7fe f9b2 	bl	800295c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher accel("accel", &accel_msg);
 80045f8:	2300      	movs	r3, #0
 80045fa:	4a30      	ldr	r2, [pc, #192]	; (80046bc <_Z41__static_initialization_and_destruction_0ii+0x140>)
 80045fc:	4937      	ldr	r1, [pc, #220]	; (80046dc <_Z41__static_initialization_and_destruction_0ii+0x160>)
 80045fe:	4838      	ldr	r0, [pc, #224]	; (80046e0 <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8004600:	f7fe f9ac 	bl	800295c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher rpm_right_front("rpm_right_front", &uint_msg_right_front);
 8004604:	2300      	movs	r3, #0
 8004606:	4a26      	ldr	r2, [pc, #152]	; (80046a0 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 8004608:	4936      	ldr	r1, [pc, #216]	; (80046e4 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 800460a:	4837      	ldr	r0, [pc, #220]	; (80046e8 <_Z41__static_initialization_and_destruction_0ii+0x16c>)
 800460c:	f7fe f9a6 	bl	800295c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher rpm_left_front("rpm_left_front", &uint_msg_left_front);
 8004610:	2300      	movs	r3, #0
 8004612:	4a24      	ldr	r2, [pc, #144]	; (80046a4 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8004614:	4935      	ldr	r1, [pc, #212]	; (80046ec <_Z41__static_initialization_and_destruction_0ii+0x170>)
 8004616:	4836      	ldr	r0, [pc, #216]	; (80046f0 <_Z41__static_initialization_and_destruction_0ii+0x174>)
 8004618:	f7fe f9a0 	bl	800295c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher rpm_right_back("rpm_right_back", &uint_msg_right_back);
 800461c:	2300      	movs	r3, #0
 800461e:	4a22      	ldr	r2, [pc, #136]	; (80046a8 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8004620:	4934      	ldr	r1, [pc, #208]	; (80046f4 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 8004622:	4835      	ldr	r0, [pc, #212]	; (80046f8 <_Z41__static_initialization_and_destruction_0ii+0x17c>)
 8004624:	f7fe f99a 	bl	800295c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher rpm_left_back("rpm_left_back", &uint_msg_left_back);
 8004628:	2300      	movs	r3, #0
 800462a:	4a20      	ldr	r2, [pc, #128]	; (80046ac <_Z41__static_initialization_and_destruction_0ii+0x130>)
 800462c:	4933      	ldr	r1, [pc, #204]	; (80046fc <_Z41__static_initialization_and_destruction_0ii+0x180>)
 800462e:	4834      	ldr	r0, [pc, #208]	; (8004700 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8004630:	f7fe f994 	bl	800295c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Subscriber<std_msgs::Int8> rpm_rightFront_sub("rpm_rightFront_sub", rpm_rightFront_subCb);
 8004634:	2301      	movs	r3, #1
 8004636:	4a33      	ldr	r2, [pc, #204]	; (8004704 <_Z41__static_initialization_and_destruction_0ii+0x188>)
 8004638:	4933      	ldr	r1, [pc, #204]	; (8004708 <_Z41__static_initialization_and_destruction_0ii+0x18c>)
 800463a:	4834      	ldr	r0, [pc, #208]	; (800470c <_Z41__static_initialization_and_destruction_0ii+0x190>)
 800463c:	f7ff fad8 	bl	8003bf0 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Int8> rpm_leftFront_sub("rpm_leftFront_sub", rpm_leftFront_subCb);
 8004640:	2301      	movs	r3, #1
 8004642:	4a33      	ldr	r2, [pc, #204]	; (8004710 <_Z41__static_initialization_and_destruction_0ii+0x194>)
 8004644:	4933      	ldr	r1, [pc, #204]	; (8004714 <_Z41__static_initialization_and_destruction_0ii+0x198>)
 8004646:	4834      	ldr	r0, [pc, #208]	; (8004718 <_Z41__static_initialization_and_destruction_0ii+0x19c>)
 8004648:	f7ff fad2 	bl	8003bf0 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Int8> rpm_rightBack_sub("rpm_rightBack_sub", rpm_rightBack_subCb);
 800464c:	2301      	movs	r3, #1
 800464e:	4a33      	ldr	r2, [pc, #204]	; (800471c <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8004650:	4933      	ldr	r1, [pc, #204]	; (8004720 <_Z41__static_initialization_and_destruction_0ii+0x1a4>)
 8004652:	4834      	ldr	r0, [pc, #208]	; (8004724 <_Z41__static_initialization_and_destruction_0ii+0x1a8>)
 8004654:	f7ff facc 	bl	8003bf0 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Int8> rpm_leftBack_sub("rpm_leftBack_sub", rpm_leftBack_subCb);
 8004658:	2301      	movs	r3, #1
 800465a:	4a33      	ldr	r2, [pc, #204]	; (8004728 <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 800465c:	4933      	ldr	r1, [pc, #204]	; (800472c <_Z41__static_initialization_and_destruction_0ii+0x1b0>)
 800465e:	4834      	ldr	r0, [pc, #208]	; (8004730 <_Z41__static_initialization_and_destruction_0ii+0x1b4>)
 8004660:	f7ff fac6 	bl	8003bf0 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Publisher diagnostic_data("diagnostics_data", &diagnostics_data_array);
 8004664:	2300      	movs	r3, #0
 8004666:	4a12      	ldr	r2, [pc, #72]	; (80046b0 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8004668:	4932      	ldr	r1, [pc, #200]	; (8004734 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 800466a:	4833      	ldr	r0, [pc, #204]	; (8004738 <_Z41__static_initialization_and_destruction_0ii+0x1bc>)
 800466c:	f7fe f976 	bl	800295c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher sensa_data("sensors1_3_data", &sen1_3_msg);
 8004670:	2300      	movs	r3, #0
 8004672:	4a13      	ldr	r2, [pc, #76]	; (80046c0 <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8004674:	4931      	ldr	r1, [pc, #196]	; (800473c <_Z41__static_initialization_and_destruction_0ii+0x1c0>)
 8004676:	4832      	ldr	r0, [pc, #200]	; (8004740 <_Z41__static_initialization_and_destruction_0ii+0x1c4>)
 8004678:	f7fe f970 	bl	800295c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher sensb_data("sensors4_6_data", &sen4_6_msg);
 800467c:	2300      	movs	r3, #0
 800467e:	4a11      	ldr	r2, [pc, #68]	; (80046c4 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8004680:	4930      	ldr	r1, [pc, #192]	; (8004744 <_Z41__static_initialization_and_destruction_0ii+0x1c8>)
 8004682:	4831      	ldr	r0, [pc, #196]	; (8004748 <_Z41__static_initialization_and_destruction_0ii+0x1cc>)
 8004684:	f7fe f96a 	bl	800295c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher sensc_data("sensors7_8_data", &sen7_8_msg);
 8004688:	2300      	movs	r3, #0
 800468a:	4a0f      	ldr	r2, [pc, #60]	; (80046c8 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 800468c:	492f      	ldr	r1, [pc, #188]	; (800474c <_Z41__static_initialization_and_destruction_0ii+0x1d0>)
 800468e:	4830      	ldr	r0, [pc, #192]	; (8004750 <_Z41__static_initialization_and_destruction_0ii+0x1d4>)
 8004690:	f7fe f964 	bl	800295c <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 8004694:	bf00      	nop
 8004696:	3708      	adds	r7, #8
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}
 800469c:	200004e4 	.word	0x200004e4
 80046a0:	20000a14 	.word	0x20000a14
 80046a4:	20000a1c 	.word	0x20000a1c
 80046a8:	20000a24 	.word	0x20000a24
 80046ac:	20000a2c 	.word	0x20000a2c
 80046b0:	20000a34 	.word	0x20000a34
 80046b4:	20000a64 	.word	0x20000a64
 80046b8:	20000a94 	.word	0x20000a94
 80046bc:	20000aa4 	.word	0x20000aa4
 80046c0:	20000ab4 	.word	0x20000ab4
 80046c4:	20000ac4 	.word	0x20000ac4
 80046c8:	20000ad4 	.word	0x20000ad4
 80046cc:	0800f860 	.word	0x0800f860
 80046d0:	20000ae4 	.word	0x20000ae4
 80046d4:	0800f864 	.word	0x0800f864
 80046d8:	20000af8 	.word	0x20000af8
 80046dc:	0800f86c 	.word	0x0800f86c
 80046e0:	20000b0c 	.word	0x20000b0c
 80046e4:	0800f874 	.word	0x0800f874
 80046e8:	20000b20 	.word	0x20000b20
 80046ec:	0800f884 	.word	0x0800f884
 80046f0:	20000b34 	.word	0x20000b34
 80046f4:	0800f894 	.word	0x0800f894
 80046f8:	20000b48 	.word	0x20000b48
 80046fc:	0800f8a4 	.word	0x0800f8a4
 8004700:	20000b5c 	.word	0x20000b5c
 8004704:	0800337d 	.word	0x0800337d
 8004708:	0800f8b4 	.word	0x0800f8b4
 800470c:	20000b70 	.word	0x20000b70
 8004710:	080033f1 	.word	0x080033f1
 8004714:	0800f8c8 	.word	0x0800f8c8
 8004718:	20000b8c 	.word	0x20000b8c
 800471c:	0800345d 	.word	0x0800345d
 8004720:	0800f8dc 	.word	0x0800f8dc
 8004724:	20000ba8 	.word	0x20000ba8
 8004728:	080034c9 	.word	0x080034c9
 800472c:	0800f8f0 	.word	0x0800f8f0
 8004730:	20000bc4 	.word	0x20000bc4
 8004734:	0800f904 	.word	0x0800f904
 8004738:	20000be0 	.word	0x20000be0
 800473c:	0800f918 	.word	0x0800f918
 8004740:	20000bf4 	.word	0x20000bf4
 8004744:	0800f928 	.word	0x0800f928
 8004748:	20000c08 	.word	0x20000c08
 800474c:	0800f938 	.word	0x0800f938
 8004750:	20000c1c 	.word	0x20000c1c

08004754 <_ZN3ros10SubscriberIN8std_msgs4Int8EvE8callbackEPh>:

  virtual void callback(unsigned char* data)
 8004754:	b580      	push	{r7, lr}
 8004756:	b082      	sub	sp, #8
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	330c      	adds	r3, #12
 8004762:	6839      	ldr	r1, [r7, #0]
 8004764:	4618      	mov	r0, r3
 8004766:	f7fe f9ab 	bl	8002ac0 <_ZN8std_msgs4Int811deserializeEPh>
    this->cb_(msg);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	695b      	ldr	r3, [r3, #20]
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	320c      	adds	r2, #12
 8004772:	4610      	mov	r0, r2
 8004774:	4798      	blx	r3
  }
 8004776:	bf00      	nop
 8004778:	3708      	adds	r7, #8
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <_ZN3ros10SubscriberIN8std_msgs4Int8EvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5()
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
 800477e:	b480      	push	{r7}
 8004780:	b083      	sub	sp, #12
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699b      	ldr	r3, [r3, #24]
  }
 800478a:	4618      	mov	r0, r3
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <_ZN3ros10SubscriberIN8std_msgs4Int8EvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 8004796:	b580      	push	{r7, lr}
 8004798:	b082      	sub	sp, #8
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	330c      	adds	r3, #12
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7fe f9ac 	bl	8002b00 <_ZN8std_msgs4Int87getTypeEv>
 80047a8:	4603      	mov	r3, r0
  }
 80047aa:	4618      	mov	r0, r3
 80047ac:	3708      	adds	r7, #8
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}

080047b2 <_ZN3ros10SubscriberIN8std_msgs4Int8EvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 80047b2:	b580      	push	{r7, lr}
 80047b4:	b082      	sub	sp, #8
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	330c      	adds	r3, #12
 80047be:	4618      	mov	r0, r3
 80047c0:	f7fe f9ac 	bl	8002b1c <_ZN8std_msgs4Int86getMD5Ev>
 80047c4:	4603      	mov	r3, r0
  }
 80047c6:	4618      	mov	r0, r3
 80047c8:	3708      	adds	r7, #8
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}

080047ce <_GLOBAL__sub_I_rb>:
 80047ce:	b580      	push	{r7, lr}
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80047d6:	2001      	movs	r0, #1
 80047d8:	f7ff fed0 	bl	800457c <_Z41__static_initialization_and_destruction_0ii>
 80047dc:	bd80      	pop	{r7, pc}

080047de <_Z8NBT_initP5nbt_tm>:
#include "stm32f4xx_hal.h"
#include "nbt.h"

//NBT - Non Blocking Timer
void NBT_init(nbt_t * nbt, uint32_t interval)
{
 80047de:	b580      	push	{r7, lr}
 80047e0:	b082      	sub	sp, #8
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
 80047e6:	6039      	str	r1, [r7, #0]
	nbt->timeout = interval;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	683a      	ldr	r2, [r7, #0]
 80047ec:	601a      	str	r2, [r3, #0]
	nbt->previousMillis = HAL_GetTick();
 80047ee:	f000 f9a5 	bl	8004b3c <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	605a      	str	r2, [r3, #4]
}
 80047f8:	bf00      	nop
 80047fa:	3708      	adds	r7, #8
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <_Z11NBT_handlerP5nbt_t>:

bool NBT_handler(nbt_t * nbt)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
	if(HAL_GetTick()-nbt->previousMillis>nbt->timeout){
 8004808:	f000 f998 	bl	8004b3c <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	1ad2      	subs	r2, r2, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	429a      	cmp	r2, r3
 800481a:	bf8c      	ite	hi
 800481c:	2301      	movhi	r3, #1
 800481e:	2300      	movls	r3, #0
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2b00      	cmp	r3, #0
 8004824:	d006      	beq.n	8004834 <_Z11NBT_handlerP5nbt_t+0x34>
		nbt->previousMillis = HAL_GetTick();
 8004826:	f000 f989 	bl	8004b3c <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	605a      	str	r2, [r3, #4]
		return true;
 8004830:	2301      	movs	r3, #1
 8004832:	e000      	b.n	8004836 <_Z11NBT_handlerP5nbt_t+0x36>
	}

	return false;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3708      	adds	r7, #8
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}

0800483e <_Z17ringbuffer_statusP10ringbuffer>:
#include <string.h>

#define ASSERT(EX)                                                         \

__inline enum ringbuffer_state  ringbuffer_status(struct  ringbuffer *rb)
{
 800483e:	b480      	push	{r7}
 8004840:	b083      	sub	sp, #12
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
	if (rb->read_index == rb->write_index) {
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	889b      	ldrh	r3, [r3, #4]
 800484a:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800484e:	b29a      	uxth	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	88db      	ldrh	r3, [r3, #6]
 8004854:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004858:	b29b      	uxth	r3, r3
 800485a:	429a      	cmp	r2, r3
 800485c:	d10f      	bne.n	800487e <_Z17ringbuffer_statusP10ringbuffer+0x40>
		if (rb->read_mirror == rb->write_mirror)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	791b      	ldrb	r3, [r3, #4]
 8004862:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004866:	b2da      	uxtb	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	799b      	ldrb	r3, [r3, #6]
 800486c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004870:	b2db      	uxtb	r3, r3
 8004872:	429a      	cmp	r2, r3
 8004874:	d101      	bne.n	800487a <_Z17ringbuffer_statusP10ringbuffer+0x3c>
			return RT_RINGBUFFER_EMPTY;
 8004876:	2300      	movs	r3, #0
 8004878:	e002      	b.n	8004880 <_Z17ringbuffer_statusP10ringbuffer+0x42>
		else
			return RT_RINGBUFFER_FULL;
 800487a:	2301      	movs	r3, #1
 800487c:	e000      	b.n	8004880 <_Z17ringbuffer_statusP10ringbuffer+0x42>
	}
	return RT_RINGBUFFER_HALFFULL;
 800487e:	2302      	movs	r3, #2
}
 8004880:	4618      	mov	r0, r3
 8004882:	370c      	adds	r7, #12
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <_Z19ringbuffer_data_lenP10ringbuffer>:

/** return the size of data in rb */
uint16_t  ringbuffer_data_len(struct  ringbuffer *rb)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b082      	sub	sp, #8
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
	switch ( ringbuffer_status(rb)) {
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f7ff ffd2 	bl	800483e <_Z17ringbuffer_statusP10ringbuffer>
 800489a:	4603      	mov	r3, r0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d002      	beq.n	80048a6 <_Z19ringbuffer_data_lenP10ringbuffer+0x1a>
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d002      	beq.n	80048aa <_Z19ringbuffer_data_lenP10ringbuffer+0x1e>
 80048a4:	e006      	b.n	80048b4 <_Z19ringbuffer_data_lenP10ringbuffer+0x28>
	case RT_RINGBUFFER_EMPTY:
		return 0;
 80048a6:	2300      	movs	r3, #0
 80048a8:	e031      	b.n	800490e <_Z19ringbuffer_data_lenP10ringbuffer+0x82>
	case RT_RINGBUFFER_FULL:
		return rb->buffer_size;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	e02c      	b.n	800490e <_Z19ringbuffer_data_lenP10ringbuffer+0x82>
	case RT_RINGBUFFER_HALFFULL:
	default:
		if (rb->write_index > rb->read_index)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	88db      	ldrh	r3, [r3, #6]
 80048b8:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80048bc:	b29a      	uxth	r2, r3
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	889b      	ldrh	r3, [r3, #4]
 80048c2:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d90d      	bls.n	80048e8 <_Z19ringbuffer_data_lenP10ringbuffer+0x5c>
			return rb->write_index - rb->read_index;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	88db      	ldrh	r3, [r3, #6]
 80048d0:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	461a      	mov	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	889b      	ldrh	r3, [r3, #4]
 80048dc:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	e012      	b.n	800490e <_Z19ringbuffer_data_lenP10ringbuffer+0x82>
		else
			return rb->buffer_size - (rb->read_index - rb->write_index);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80048ee:	b29a      	uxth	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	88db      	ldrh	r3, [r3, #6]
 80048f4:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	4619      	mov	r1, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	889b      	ldrh	r3, [r3, #4]
 8004900:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004904:	b29b      	uxth	r3, r3
 8004906:	1acb      	subs	r3, r1, r3
 8004908:	b29b      	uxth	r3, r3
 800490a:	4413      	add	r3, r2
 800490c:	b29b      	uxth	r3, r3
	};
}
 800490e:	4618      	mov	r0, r3
 8004910:	3708      	adds	r7, #8
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <_Z18ringbuffer_putcharP10ringbufferh>:

/**
 * put a character into ring buffer
 */
uint32_t  ringbuffer_putchar(struct  ringbuffer *rb, const uint8_t ch)
{
 8004916:	b590      	push	{r4, r7, lr}
 8004918:	b083      	sub	sp, #12
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
 800491e:	460b      	mov	r3, r1
 8004920:	70fb      	strb	r3, [r7, #3]
    ASSERT(rb != NULL);

    /* whether has enough space */
	if (! ringbuffer_empty_space(rb))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004928:	461c      	mov	r4, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4618      	mov	r0, r3
 800492e:	f7ff ffad 	bl	800488c <_Z19ringbuffer_data_lenP10ringbuffer>
 8004932:	4603      	mov	r3, r0
 8004934:	429c      	cmp	r4, r3
 8004936:	bf0c      	ite	eq
 8004938:	2301      	moveq	r3, #1
 800493a:	2300      	movne	r3, #0
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d001      	beq.n	8004946 <_Z18ringbuffer_putcharP10ringbufferh+0x30>
		return 0;
 8004942:	2300      	movs	r3, #0
 8004944:	e038      	b.n	80049b8 <_Z18ringbuffer_putcharP10ringbufferh+0xa2>

	rb->buffer_ptr[rb->write_index] = ch;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	88d2      	ldrh	r2, [r2, #6]
 800494e:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8004952:	b292      	uxth	r2, r2
 8004954:	4413      	add	r3, r2
 8004956:	78fa      	ldrb	r2, [r7, #3]
 8004958:	701a      	strb	r2, [r3, #0]

	/* flip mirror */
	if (rb->write_index == rb->buffer_size - 1) {
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	88db      	ldrh	r3, [r3, #6]
 800495e:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004962:	b29b      	uxth	r3, r3
 8004964:	461a      	mov	r2, r3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800496c:	3b01      	subs	r3, #1
 800496e:	429a      	cmp	r2, r3
 8004970:	d114      	bne.n	800499c <_Z18ringbuffer_putcharP10ringbufferh+0x86>
		rb->write_mirror = ~rb->write_mirror;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	799b      	ldrb	r3, [r3, #6]
 8004976:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800497a:	b2db      	uxtb	r3, r3
 800497c:	43db      	mvns	r3, r3
 800497e:	b2db      	uxtb	r3, r3
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	b2d9      	uxtb	r1, r3
 8004988:	7993      	ldrb	r3, [r2, #6]
 800498a:	f361 0300 	bfi	r3, r1, #0, #1
 800498e:	7193      	strb	r3, [r2, #6]
		rb->write_index = 0;
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	88d3      	ldrh	r3, [r2, #6]
 8004994:	f36f 034f 	bfc	r3, #1, #15
 8004998:	80d3      	strh	r3, [r2, #6]
 800499a:	e00c      	b.n	80049b6 <_Z18ringbuffer_putcharP10ringbufferh+0xa0>
	} else {
		rb->write_index++;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	88da      	ldrh	r2, [r3, #6]
 80049a0:	f3c2 024e 	ubfx	r2, r2, #1, #15
 80049a4:	b292      	uxth	r2, r2
 80049a6:	3201      	adds	r2, #1
 80049a8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80049ac:	b291      	uxth	r1, r2
 80049ae:	88da      	ldrh	r2, [r3, #6]
 80049b0:	f361 024f 	bfi	r2, r1, #1, #15
 80049b4:	80da      	strh	r2, [r3, #6]
	}

	return 1;
 80049b6:	2301      	movs	r3, #1
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd90      	pop	{r4, r7, pc}

080049c0 <_Z18ringbuffer_getcharP10ringbufferPh>:

/**
 * get a character from a ringbuffer
 */
uint32_t  ringbuffer_getchar(struct  ringbuffer *rb, uint8_t *ch)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
    ASSERT(rb != NULL);

    /* ringbuffer is empty */
    if (! ringbuffer_data_len(rb))
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f7ff ff5e 	bl	800488c <_Z19ringbuffer_data_lenP10ringbuffer>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	bf0c      	ite	eq
 80049d6:	2301      	moveq	r3, #1
 80049d8:	2300      	movne	r3, #0
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d001      	beq.n	80049e4 <_Z18ringbuffer_getcharP10ringbufferPh+0x24>
        return 0;
 80049e0:	2300      	movs	r3, #0
 80049e2:	e03a      	b.n	8004a5a <_Z18ringbuffer_getcharP10ringbufferPh+0x9a>

    /* put character */
    *ch = rb->buffer_ptr[rb->read_index];
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	8892      	ldrh	r2, [r2, #4]
 80049ec:	f3c2 024e 	ubfx	r2, r2, #1, #15
 80049f0:	b292      	uxth	r2, r2
 80049f2:	4413      	add	r3, r2
 80049f4:	781a      	ldrb	r2, [r3, #0]
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	701a      	strb	r2, [r3, #0]

    if (rb->read_index == rb->buffer_size-1)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	889b      	ldrh	r3, [r3, #4]
 80049fe:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	461a      	mov	r2, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004a0c:	3b01      	subs	r3, #1
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d114      	bne.n	8004a3c <_Z18ringbuffer_getcharP10ringbufferPh+0x7c>
    {
        rb->read_mirror = ~rb->read_mirror;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	791b      	ldrb	r3, [r3, #4]
 8004a16:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	43db      	mvns	r3, r3
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	f003 0301 	and.w	r3, r3, #1
 8004a24:	b2d9      	uxtb	r1, r3
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	7913      	ldrb	r3, [r2, #4]
 8004a2a:	f361 0300 	bfi	r3, r1, #0, #1
 8004a2e:	7113      	strb	r3, [r2, #4]
        rb->read_index = 0;
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	8893      	ldrh	r3, [r2, #4]
 8004a34:	f36f 034f 	bfc	r3, #1, #15
 8004a38:	8093      	strh	r3, [r2, #4]
 8004a3a:	e00d      	b.n	8004a58 <_Z18ringbuffer_getcharP10ringbufferPh+0x98>
    }
    else
    {
        rb->read_index++;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	889b      	ldrh	r3, [r3, #4]
 8004a40:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	3301      	adds	r3, #1
 8004a48:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004a4c:	b299      	uxth	r1, r3
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	8893      	ldrh	r3, [r2, #4]
 8004a52:	f361 034f 	bfi	r3, r1, #1, #15
 8004a56:	8093      	strh	r3, [r2, #4]
    }

    return 1;
 8004a58:	2301      	movs	r3, #1
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3708      	adds	r7, #8
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <_Z15ringbuffer_initP10ringbufferPhs>:
}

void  ringbuffer_init(struct  ringbuffer *rb,
                        uint8_t           *pool,
                        int16_t            size)
{
 8004a62:	b480      	push	{r7}
 8004a64:	b085      	sub	sp, #20
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	60f8      	str	r0, [r7, #12]
 8004a6a:	60b9      	str	r1, [r7, #8]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	80fb      	strh	r3, [r7, #6]
    ASSERT(rb != NULL);
    ASSERT(size > 0);

    /* initialize read and write index */
    rb->read_mirror = rb->read_index = 0;
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	8893      	ldrh	r3, [r2, #4]
 8004a74:	f36f 034f 	bfc	r3, #1, #15
 8004a78:	8093      	strh	r3, [r2, #4]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	889b      	ldrh	r3, [r3, #4]
 8004a7e:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	b2d9      	uxtb	r1, r3
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	7913      	ldrb	r3, [r2, #4]
 8004a8e:	f361 0300 	bfi	r3, r1, #0, #1
 8004a92:	7113      	strb	r3, [r2, #4]
    rb->write_mirror = rb->write_index = 0;
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	88d3      	ldrh	r3, [r2, #6]
 8004a98:	f36f 034f 	bfc	r3, #1, #15
 8004a9c:	80d3      	strh	r3, [r2, #6]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	88db      	ldrh	r3, [r3, #6]
 8004aa2:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	f003 0301 	and.w	r3, r3, #1
 8004aac:	b2d9      	uxtb	r1, r3
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	7993      	ldrb	r3, [r2, #6]
 8004ab2:	f361 0300 	bfi	r3, r1, #0, #1
 8004ab6:	7193      	strb	r3, [r2, #6]

    /* set buffer pool and size */
    rb->buffer_ptr = pool;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	68ba      	ldr	r2, [r7, #8]
 8004abc:	601a      	str	r2, [r3, #0]
    rb->buffer_size = size; //ALIGN_DOWN(size, ALIGN_SIZE);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	88fa      	ldrh	r2, [r7, #6]
 8004ac2:	811a      	strh	r2, [r3, #8]
}
 8004ac4:	bf00      	nop
 8004ac6:	3714      	adds	r7, #20
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004ad4:	4b0e      	ldr	r3, [pc, #56]	; (8004b10 <HAL_Init+0x40>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a0d      	ldr	r2, [pc, #52]	; (8004b10 <HAL_Init+0x40>)
 8004ada:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ade:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ae0:	4b0b      	ldr	r3, [pc, #44]	; (8004b10 <HAL_Init+0x40>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a0a      	ldr	r2, [pc, #40]	; (8004b10 <HAL_Init+0x40>)
 8004ae6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004aea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004aec:	4b08      	ldr	r3, [pc, #32]	; (8004b10 <HAL_Init+0x40>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a07      	ldr	r2, [pc, #28]	; (8004b10 <HAL_Init+0x40>)
 8004af2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004af6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004af8:	2003      	movs	r0, #3
 8004afa:	f000 ff56 	bl	80059aa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004afe:	2000      	movs	r0, #0
 8004b00:	f7fc fea6 	bl	8001850 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004b04:	f7fc fdce 	bl	80016a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	40023c00 	.word	0x40023c00

08004b14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b14:	b480      	push	{r7}
 8004b16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004b18:	4b06      	ldr	r3, [pc, #24]	; (8004b34 <HAL_IncTick+0x20>)
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	4b06      	ldr	r3, [pc, #24]	; (8004b38 <HAL_IncTick+0x24>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4413      	add	r3, r2
 8004b24:	4a04      	ldr	r2, [pc, #16]	; (8004b38 <HAL_IncTick+0x24>)
 8004b26:	6013      	str	r3, [r2, #0]
}
 8004b28:	bf00      	nop
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	20000010 	.word	0x20000010
 8004b38:	20004fcc 	.word	0x20004fcc

08004b3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	af00      	add	r7, sp, #0
  return uwTick;
 8004b40:	4b03      	ldr	r3, [pc, #12]	; (8004b50 <HAL_GetTick+0x14>)
 8004b42:	681b      	ldr	r3, [r3, #0]
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	20004fcc 	.word	0x20004fcc

08004b54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b5c:	f7ff ffee 	bl	8004b3c <HAL_GetTick>
 8004b60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b6c:	d005      	beq.n	8004b7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b6e:	4b09      	ldr	r3, [pc, #36]	; (8004b94 <HAL_Delay+0x40>)
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	461a      	mov	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	4413      	add	r3, r2
 8004b78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004b7a:	bf00      	nop
 8004b7c:	f7ff ffde 	bl	8004b3c <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d8f7      	bhi.n	8004b7c <HAL_Delay+0x28>
  {
  }
}
 8004b8c:	bf00      	nop
 8004b8e:	3710      	adds	r7, #16
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	20000010 	.word	0x20000010

08004b98 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e0ed      	b.n	8004d86 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d102      	bne.n	8004bbc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f7fc fda2 	bl	8001700 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f022 0202 	bic.w	r2, r2, #2
 8004bca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004bcc:	f7ff ffb6 	bl	8004b3c <HAL_GetTick>
 8004bd0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004bd2:	e012      	b.n	8004bfa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004bd4:	f7ff ffb2 	bl	8004b3c <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	2b0a      	cmp	r3, #10
 8004be0:	d90b      	bls.n	8004bfa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2205      	movs	r2, #5
 8004bf2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e0c5      	b.n	8004d86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d1e5      	bne.n	8004bd4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0201 	orr.w	r2, r2, #1
 8004c16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c18:	f7ff ff90 	bl	8004b3c <HAL_GetTick>
 8004c1c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004c1e:	e012      	b.n	8004c46 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004c20:	f7ff ff8c 	bl	8004b3c <HAL_GetTick>
 8004c24:	4602      	mov	r2, r0
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	2b0a      	cmp	r3, #10
 8004c2c:	d90b      	bls.n	8004c46 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c32:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2205      	movs	r2, #5
 8004c3e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e09f      	b.n	8004d86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f003 0301 	and.w	r3, r3, #1
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d0e5      	beq.n	8004c20 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	7e1b      	ldrb	r3, [r3, #24]
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d108      	bne.n	8004c6e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004c6a:	601a      	str	r2, [r3, #0]
 8004c6c:	e007      	b.n	8004c7e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	7e5b      	ldrb	r3, [r3, #25]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d108      	bne.n	8004c98 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c94:	601a      	str	r2, [r3, #0]
 8004c96:	e007      	b.n	8004ca8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ca6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	7e9b      	ldrb	r3, [r3, #26]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d108      	bne.n	8004cc2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f042 0220 	orr.w	r2, r2, #32
 8004cbe:	601a      	str	r2, [r3, #0]
 8004cc0:	e007      	b.n	8004cd2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f022 0220 	bic.w	r2, r2, #32
 8004cd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	7edb      	ldrb	r3, [r3, #27]
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d108      	bne.n	8004cec <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f022 0210 	bic.w	r2, r2, #16
 8004ce8:	601a      	str	r2, [r3, #0]
 8004cea:	e007      	b.n	8004cfc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f042 0210 	orr.w	r2, r2, #16
 8004cfa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	7f1b      	ldrb	r3, [r3, #28]
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d108      	bne.n	8004d16 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f042 0208 	orr.w	r2, r2, #8
 8004d12:	601a      	str	r2, [r3, #0]
 8004d14:	e007      	b.n	8004d26 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f022 0208 	bic.w	r2, r2, #8
 8004d24:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	7f5b      	ldrb	r3, [r3, #29]
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d108      	bne.n	8004d40 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f042 0204 	orr.w	r2, r2, #4
 8004d3c:	601a      	str	r2, [r3, #0]
 8004d3e:	e007      	b.n	8004d50 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 0204 	bic.w	r2, r2, #4
 8004d4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	689a      	ldr	r2, [r3, #8]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	431a      	orrs	r2, r3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	695b      	ldr	r3, [r3, #20]
 8004d64:	ea42 0103 	orr.w	r1, r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	1e5a      	subs	r2, r3, #1
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	430a      	orrs	r2, r1
 8004d74:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3710      	adds	r7, #16
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}
	...

08004d90 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b087      	sub	sp, #28
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004da6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004da8:	7cfb      	ldrb	r3, [r7, #19]
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	d003      	beq.n	8004db6 <HAL_CAN_ConfigFilter+0x26>
 8004dae:	7cfb      	ldrb	r3, [r7, #19]
 8004db0:	2b02      	cmp	r3, #2
 8004db2:	f040 80be 	bne.w	8004f32 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004db6:	4b65      	ldr	r3, [pc, #404]	; (8004f4c <HAL_CAN_ConfigFilter+0x1bc>)
 8004db8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004dc0:	f043 0201 	orr.w	r2, r3, #1
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004dd0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de4:	021b      	lsls	r3, r3, #8
 8004de6:	431a      	orrs	r2, r3
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	f003 031f 	and.w	r3, r3, #31
 8004df6:	2201      	movs	r2, #1
 8004df8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfc:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	43db      	mvns	r3, r3
 8004e08:	401a      	ands	r2, r3
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	69db      	ldr	r3, [r3, #28]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d123      	bne.n	8004e60 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	43db      	mvns	r3, r3
 8004e22:	401a      	ands	r2, r3
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004e36:	683a      	ldr	r2, [r7, #0]
 8004e38:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004e3a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	3248      	adds	r2, #72	; 0x48
 8004e40:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004e54:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004e56:	6979      	ldr	r1, [r7, #20]
 8004e58:	3348      	adds	r3, #72	; 0x48
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	440b      	add	r3, r1
 8004e5e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	69db      	ldr	r3, [r3, #28]
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d122      	bne.n	8004eae <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	431a      	orrs	r2, r3
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004e88:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	3248      	adds	r2, #72	; 0x48
 8004e8e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004ea2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004ea4:	6979      	ldr	r1, [r7, #20]
 8004ea6:	3348      	adds	r3, #72	; 0x48
 8004ea8:	00db      	lsls	r3, r3, #3
 8004eaa:	440b      	add	r3, r1
 8004eac:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d109      	bne.n	8004eca <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	43db      	mvns	r3, r3
 8004ec0:	401a      	ands	r2, r3
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004ec8:	e007      	b.n	8004eda <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d109      	bne.n	8004ef6 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	43db      	mvns	r3, r3
 8004eec:	401a      	ands	r2, r3
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004ef4:	e007      	b.n	8004f06 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	431a      	orrs	r2, r3
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	6a1b      	ldr	r3, [r3, #32]
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d107      	bne.n	8004f1e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	431a      	orrs	r2, r3
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004f24:	f023 0201 	bic.w	r2, r3, #1
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	e006      	b.n	8004f40 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f36:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
  }
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	371c      	adds	r7, #28
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr
 8004f4c:	40006400 	.word	0x40006400

08004f50 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d12e      	bne.n	8004fc2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2202      	movs	r2, #2
 8004f68:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 0201 	bic.w	r2, r2, #1
 8004f7a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f7c:	f7ff fdde 	bl	8004b3c <HAL_GetTick>
 8004f80:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004f82:	e012      	b.n	8004faa <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004f84:	f7ff fdda 	bl	8004b3c <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b0a      	cmp	r3, #10
 8004f90:	d90b      	bls.n	8004faa <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f96:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2205      	movs	r2, #5
 8004fa2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e012      	b.n	8004fd0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	f003 0301 	and.w	r3, r3, #1
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d1e5      	bne.n	8004f84 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	e006      	b.n	8004fd0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
  }
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3710      	adds	r7, #16
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b089      	sub	sp, #36	; 0x24
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	607a      	str	r2, [r7, #4]
 8004fe4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fec:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004ff6:	7ffb      	ldrb	r3, [r7, #31]
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d003      	beq.n	8005004 <HAL_CAN_AddTxMessage+0x2c>
 8004ffc:	7ffb      	ldrb	r3, [r7, #31]
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	f040 80b8 	bne.w	8005174 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005004:	69bb      	ldr	r3, [r7, #24]
 8005006:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d10a      	bne.n	8005024 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005014:	2b00      	cmp	r3, #0
 8005016:	d105      	bne.n	8005024 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800501e:	2b00      	cmp	r3, #0
 8005020:	f000 80a0 	beq.w	8005164 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	0e1b      	lsrs	r3, r3, #24
 8005028:	f003 0303 	and.w	r3, r3, #3
 800502c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	2b02      	cmp	r3, #2
 8005032:	d907      	bls.n	8005044 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005038:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005040:	2301      	movs	r3, #1
 8005042:	e09e      	b.n	8005182 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005044:	2201      	movs	r2, #1
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	409a      	lsls	r2, r3
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d10d      	bne.n	8005072 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005060:	68f9      	ldr	r1, [r7, #12]
 8005062:	6809      	ldr	r1, [r1, #0]
 8005064:	431a      	orrs	r2, r3
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	3318      	adds	r3, #24
 800506a:	011b      	lsls	r3, r3, #4
 800506c:	440b      	add	r3, r1
 800506e:	601a      	str	r2, [r3, #0]
 8005070:	e00f      	b.n	8005092 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800507c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005082:	68f9      	ldr	r1, [r7, #12]
 8005084:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005086:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	3318      	adds	r3, #24
 800508c:	011b      	lsls	r3, r3, #4
 800508e:	440b      	add	r3, r1
 8005090:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6819      	ldr	r1, [r3, #0]
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	691a      	ldr	r2, [r3, #16]
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	3318      	adds	r3, #24
 800509e:	011b      	lsls	r3, r3, #4
 80050a0:	440b      	add	r3, r1
 80050a2:	3304      	adds	r3, #4
 80050a4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	7d1b      	ldrb	r3, [r3, #20]
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d111      	bne.n	80050d2 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	3318      	adds	r3, #24
 80050b6:	011b      	lsls	r3, r3, #4
 80050b8:	4413      	add	r3, r2
 80050ba:	3304      	adds	r3, #4
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	6811      	ldr	r1, [r2, #0]
 80050c2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	3318      	adds	r3, #24
 80050ca:	011b      	lsls	r3, r3, #4
 80050cc:	440b      	add	r3, r1
 80050ce:	3304      	adds	r3, #4
 80050d0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	3307      	adds	r3, #7
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	061a      	lsls	r2, r3, #24
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	3306      	adds	r3, #6
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	041b      	lsls	r3, r3, #16
 80050e2:	431a      	orrs	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	3305      	adds	r3, #5
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	021b      	lsls	r3, r3, #8
 80050ec:	4313      	orrs	r3, r2
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	3204      	adds	r2, #4
 80050f2:	7812      	ldrb	r2, [r2, #0]
 80050f4:	4610      	mov	r0, r2
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	6811      	ldr	r1, [r2, #0]
 80050fa:	ea43 0200 	orr.w	r2, r3, r0
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	011b      	lsls	r3, r3, #4
 8005102:	440b      	add	r3, r1
 8005104:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005108:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	3303      	adds	r3, #3
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	061a      	lsls	r2, r3, #24
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	3302      	adds	r3, #2
 8005116:	781b      	ldrb	r3, [r3, #0]
 8005118:	041b      	lsls	r3, r3, #16
 800511a:	431a      	orrs	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	3301      	adds	r3, #1
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	021b      	lsls	r3, r3, #8
 8005124:	4313      	orrs	r3, r2
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	7812      	ldrb	r2, [r2, #0]
 800512a:	4610      	mov	r0, r2
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	6811      	ldr	r1, [r2, #0]
 8005130:	ea43 0200 	orr.w	r2, r3, r0
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	011b      	lsls	r3, r3, #4
 8005138:	440b      	add	r3, r1
 800513a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800513e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	3318      	adds	r3, #24
 8005148:	011b      	lsls	r3, r3, #4
 800514a:	4413      	add	r3, r2
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68fa      	ldr	r2, [r7, #12]
 8005150:	6811      	ldr	r1, [r2, #0]
 8005152:	f043 0201 	orr.w	r2, r3, #1
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	3318      	adds	r3, #24
 800515a:	011b      	lsls	r3, r3, #4
 800515c:	440b      	add	r3, r1
 800515e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005160:	2300      	movs	r3, #0
 8005162:	e00e      	b.n	8005182 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005168:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e006      	b.n	8005182 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005178:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
  }
}
 8005182:	4618      	mov	r0, r3
 8005184:	3724      	adds	r7, #36	; 0x24
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr

0800518e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800518e:	b480      	push	{r7}
 8005190:	b087      	sub	sp, #28
 8005192:	af00      	add	r7, sp, #0
 8005194:	60f8      	str	r0, [r7, #12]
 8005196:	60b9      	str	r1, [r7, #8]
 8005198:	607a      	str	r2, [r7, #4]
 800519a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051a2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80051a4:	7dfb      	ldrb	r3, [r7, #23]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d003      	beq.n	80051b2 <HAL_CAN_GetRxMessage+0x24>
 80051aa:	7dfb      	ldrb	r3, [r7, #23]
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	f040 80f3 	bne.w	8005398 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10e      	bne.n	80051d6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	f003 0303 	and.w	r3, r3, #3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d116      	bne.n	80051f4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e0e7      	b.n	80053a6 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	691b      	ldr	r3, [r3, #16]
 80051dc:	f003 0303 	and.w	r3, r3, #3
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d107      	bne.n	80051f4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e0d8      	b.n	80053a6 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	331b      	adds	r3, #27
 80051fc:	011b      	lsls	r3, r3, #4
 80051fe:	4413      	add	r3, r2
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 0204 	and.w	r2, r3, #4
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10c      	bne.n	800522c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	331b      	adds	r3, #27
 800521a:	011b      	lsls	r3, r3, #4
 800521c:	4413      	add	r3, r2
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	0d5b      	lsrs	r3, r3, #21
 8005222:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	601a      	str	r2, [r3, #0]
 800522a:	e00b      	b.n	8005244 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	331b      	adds	r3, #27
 8005234:	011b      	lsls	r3, r3, #4
 8005236:	4413      	add	r3, r2
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	08db      	lsrs	r3, r3, #3
 800523c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	331b      	adds	r3, #27
 800524c:	011b      	lsls	r3, r3, #4
 800524e:	4413      	add	r3, r2
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0202 	and.w	r2, r3, #2
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	331b      	adds	r3, #27
 8005262:	011b      	lsls	r3, r3, #4
 8005264:	4413      	add	r3, r2
 8005266:	3304      	adds	r3, #4
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 020f 	and.w	r2, r3, #15
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	331b      	adds	r3, #27
 800527a:	011b      	lsls	r3, r3, #4
 800527c:	4413      	add	r3, r2
 800527e:	3304      	adds	r3, #4
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	0a1b      	lsrs	r3, r3, #8
 8005284:	b2da      	uxtb	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	331b      	adds	r3, #27
 8005292:	011b      	lsls	r3, r3, #4
 8005294:	4413      	add	r3, r2
 8005296:	3304      	adds	r3, #4
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	0c1b      	lsrs	r3, r3, #16
 800529c:	b29a      	uxth	r2, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	011b      	lsls	r3, r3, #4
 80052aa:	4413      	add	r3, r2
 80052ac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	b2da      	uxtb	r2, r3
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	011b      	lsls	r3, r3, #4
 80052c0:	4413      	add	r3, r2
 80052c2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	0a1a      	lsrs	r2, r3, #8
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	3301      	adds	r3, #1
 80052ce:	b2d2      	uxtb	r2, r2
 80052d0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	011b      	lsls	r3, r3, #4
 80052da:	4413      	add	r3, r2
 80052dc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	0c1a      	lsrs	r2, r3, #16
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	3302      	adds	r3, #2
 80052e8:	b2d2      	uxtb	r2, r2
 80052ea:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	011b      	lsls	r3, r3, #4
 80052f4:	4413      	add	r3, r2
 80052f6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	0e1a      	lsrs	r2, r3, #24
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	3303      	adds	r3, #3
 8005302:	b2d2      	uxtb	r2, r2
 8005304:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	011b      	lsls	r3, r3, #4
 800530e:	4413      	add	r3, r2
 8005310:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	3304      	adds	r3, #4
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	011b      	lsls	r3, r3, #4
 8005326:	4413      	add	r3, r2
 8005328:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	0a1a      	lsrs	r2, r3, #8
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	3305      	adds	r3, #5
 8005334:	b2d2      	uxtb	r2, r2
 8005336:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	011b      	lsls	r3, r3, #4
 8005340:	4413      	add	r3, r2
 8005342:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	0c1a      	lsrs	r2, r3, #16
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	3306      	adds	r3, #6
 800534e:	b2d2      	uxtb	r2, r2
 8005350:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	011b      	lsls	r3, r3, #4
 800535a:	4413      	add	r3, r2
 800535c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	0e1a      	lsrs	r2, r3, #24
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	3307      	adds	r3, #7
 8005368:	b2d2      	uxtb	r2, r2
 800536a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d108      	bne.n	8005384 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	68da      	ldr	r2, [r3, #12]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f042 0220 	orr.w	r2, r2, #32
 8005380:	60da      	str	r2, [r3, #12]
 8005382:	e007      	b.n	8005394 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	691a      	ldr	r2, [r3, #16]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f042 0220 	orr.w	r2, r2, #32
 8005392:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005394:	2300      	movs	r3, #0
 8005396:	e006      	b.n	80053a6 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
  }
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	371c      	adds	r7, #28
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr

080053b2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80053b2:	b480      	push	{r7}
 80053b4:	b085      	sub	sp, #20
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
 80053ba:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053c2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80053c4:	7bfb      	ldrb	r3, [r7, #15]
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d002      	beq.n	80053d0 <HAL_CAN_ActivateNotification+0x1e>
 80053ca:	7bfb      	ldrb	r3, [r7, #15]
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	d109      	bne.n	80053e4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6959      	ldr	r1, [r3, #20]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	683a      	ldr	r2, [r7, #0]
 80053dc:	430a      	orrs	r2, r1
 80053de:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80053e0:	2300      	movs	r3, #0
 80053e2:	e006      	b.n	80053f2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
  }
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3714      	adds	r7, #20
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr

080053fe <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80053fe:	b580      	push	{r7, lr}
 8005400:	b08a      	sub	sp, #40	; 0x28
 8005402:	af00      	add	r7, sp, #0
 8005404:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005406:	2300      	movs	r3, #0
 8005408:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	695b      	ldr	r3, [r3, #20]
 8005410:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b00      	cmp	r3, #0
 8005442:	d07c      	beq.n	800553e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005444:	69bb      	ldr	r3, [r7, #24]
 8005446:	f003 0301 	and.w	r3, r3, #1
 800544a:	2b00      	cmp	r3, #0
 800544c:	d023      	beq.n	8005496 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2201      	movs	r2, #1
 8005454:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	f003 0302 	and.w	r3, r3, #2
 800545c:	2b00      	cmp	r3, #0
 800545e:	d003      	beq.n	8005468 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 f97d 	bl	8005760 <HAL_CAN_TxMailbox0CompleteCallback>
 8005466:	e016      	b.n	8005496 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	f003 0304 	and.w	r3, r3, #4
 800546e:	2b00      	cmp	r3, #0
 8005470:	d004      	beq.n	800547c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005474:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005478:	627b      	str	r3, [r7, #36]	; 0x24
 800547a:	e00c      	b.n	8005496 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	f003 0308 	and.w	r3, r3, #8
 8005482:	2b00      	cmp	r3, #0
 8005484:	d004      	beq.n	8005490 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005488:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800548c:	627b      	str	r3, [r7, #36]	; 0x24
 800548e:	e002      	b.n	8005496 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f000 f983 	bl	800579c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005496:	69bb      	ldr	r3, [r7, #24]
 8005498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800549c:	2b00      	cmp	r3, #0
 800549e:	d024      	beq.n	80054ea <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80054a8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d003      	beq.n	80054bc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 f95d 	bl	8005774 <HAL_CAN_TxMailbox1CompleteCallback>
 80054ba:	e016      	b.n	80054ea <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d004      	beq.n	80054d0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80054c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80054cc:	627b      	str	r3, [r7, #36]	; 0x24
 80054ce:	e00c      	b.n	80054ea <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80054d0:	69bb      	ldr	r3, [r7, #24]
 80054d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d004      	beq.n	80054e4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80054da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80054e0:	627b      	str	r3, [r7, #36]	; 0x24
 80054e2:	e002      	b.n	80054ea <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	f000 f963 	bl	80057b0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80054ea:	69bb      	ldr	r3, [r7, #24]
 80054ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d024      	beq.n	800553e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80054fc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d003      	beq.n	8005510 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f000 f93d 	bl	8005788 <HAL_CAN_TxMailbox2CompleteCallback>
 800550e:	e016      	b.n	800553e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005516:	2b00      	cmp	r3, #0
 8005518:	d004      	beq.n	8005524 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800551a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005520:	627b      	str	r3, [r7, #36]	; 0x24
 8005522:	e00c      	b.n	800553e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d004      	beq.n	8005538 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800552e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005534:	627b      	str	r3, [r7, #36]	; 0x24
 8005536:	e002      	b.n	800553e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 f943 	bl	80057c4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800553e:	6a3b      	ldr	r3, [r7, #32]
 8005540:	f003 0308 	and.w	r3, r3, #8
 8005544:	2b00      	cmp	r3, #0
 8005546:	d00c      	beq.n	8005562 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	f003 0310 	and.w	r3, r3, #16
 800554e:	2b00      	cmp	r3, #0
 8005550:	d007      	beq.n	8005562 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005554:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005558:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	2210      	movs	r2, #16
 8005560:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	f003 0304 	and.w	r3, r3, #4
 8005568:	2b00      	cmp	r3, #0
 800556a:	d00b      	beq.n	8005584 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	f003 0308 	and.w	r3, r3, #8
 8005572:	2b00      	cmp	r3, #0
 8005574:	d006      	beq.n	8005584 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2208      	movs	r2, #8
 800557c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 f92a 	bl	80057d8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005584:	6a3b      	ldr	r3, [r7, #32]
 8005586:	f003 0302 	and.w	r3, r3, #2
 800558a:	2b00      	cmp	r3, #0
 800558c:	d009      	beq.n	80055a2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	f003 0303 	and.w	r3, r3, #3
 8005598:	2b00      	cmp	r3, #0
 800559a:	d002      	beq.n	80055a2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f7fb f9af 	bl	8000900 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80055a2:	6a3b      	ldr	r3, [r7, #32]
 80055a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d00c      	beq.n	80055c6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	f003 0310 	and.w	r3, r3, #16
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d007      	beq.n	80055c6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80055b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80055bc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2210      	movs	r2, #16
 80055c4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80055c6:	6a3b      	ldr	r3, [r7, #32]
 80055c8:	f003 0320 	and.w	r3, r3, #32
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d00b      	beq.n	80055e8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f003 0308 	and.w	r3, r3, #8
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d006      	beq.n	80055e8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	2208      	movs	r2, #8
 80055e0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 f90c 	bl	8005800 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80055e8:	6a3b      	ldr	r3, [r7, #32]
 80055ea:	f003 0310 	and.w	r3, r3, #16
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d009      	beq.n	8005606 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	f003 0303 	and.w	r3, r3, #3
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d002      	beq.n	8005606 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f000 f8f3 	bl	80057ec <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005606:	6a3b      	ldr	r3, [r7, #32]
 8005608:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00b      	beq.n	8005628 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	f003 0310 	and.w	r3, r3, #16
 8005616:	2b00      	cmp	r3, #0
 8005618:	d006      	beq.n	8005628 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2210      	movs	r2, #16
 8005620:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 f8f6 	bl	8005814 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005628:	6a3b      	ldr	r3, [r7, #32]
 800562a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00b      	beq.n	800564a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005632:	69fb      	ldr	r3, [r7, #28]
 8005634:	f003 0308 	and.w	r3, r3, #8
 8005638:	2b00      	cmp	r3, #0
 800563a:	d006      	beq.n	800564a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2208      	movs	r2, #8
 8005642:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 f8ef 	bl	8005828 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800564a:	6a3b      	ldr	r3, [r7, #32]
 800564c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d075      	beq.n	8005740 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	f003 0304 	and.w	r3, r3, #4
 800565a:	2b00      	cmp	r3, #0
 800565c:	d06c      	beq.n	8005738 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800565e:	6a3b      	ldr	r3, [r7, #32]
 8005660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005664:	2b00      	cmp	r3, #0
 8005666:	d008      	beq.n	800567a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800566e:	2b00      	cmp	r3, #0
 8005670:	d003      	beq.n	800567a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005674:	f043 0301 	orr.w	r3, r3, #1
 8005678:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800567a:	6a3b      	ldr	r3, [r7, #32]
 800567c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005680:	2b00      	cmp	r3, #0
 8005682:	d008      	beq.n	8005696 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800568a:	2b00      	cmp	r3, #0
 800568c:	d003      	beq.n	8005696 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800568e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005690:	f043 0302 	orr.w	r3, r3, #2
 8005694:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005696:	6a3b      	ldr	r3, [r7, #32]
 8005698:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800569c:	2b00      	cmp	r3, #0
 800569e:	d008      	beq.n	80056b2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d003      	beq.n	80056b2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80056aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ac:	f043 0304 	orr.w	r3, r3, #4
 80056b0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80056b2:	6a3b      	ldr	r3, [r7, #32]
 80056b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d03d      	beq.n	8005738 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d038      	beq.n	8005738 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80056cc:	2b30      	cmp	r3, #48	; 0x30
 80056ce:	d017      	beq.n	8005700 <HAL_CAN_IRQHandler+0x302>
 80056d0:	2b30      	cmp	r3, #48	; 0x30
 80056d2:	d804      	bhi.n	80056de <HAL_CAN_IRQHandler+0x2e0>
 80056d4:	2b10      	cmp	r3, #16
 80056d6:	d009      	beq.n	80056ec <HAL_CAN_IRQHandler+0x2ee>
 80056d8:	2b20      	cmp	r3, #32
 80056da:	d00c      	beq.n	80056f6 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80056dc:	e024      	b.n	8005728 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 80056de:	2b50      	cmp	r3, #80	; 0x50
 80056e0:	d018      	beq.n	8005714 <HAL_CAN_IRQHandler+0x316>
 80056e2:	2b60      	cmp	r3, #96	; 0x60
 80056e4:	d01b      	beq.n	800571e <HAL_CAN_IRQHandler+0x320>
 80056e6:	2b40      	cmp	r3, #64	; 0x40
 80056e8:	d00f      	beq.n	800570a <HAL_CAN_IRQHandler+0x30c>
            break;
 80056ea:	e01d      	b.n	8005728 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 80056ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ee:	f043 0308 	orr.w	r3, r3, #8
 80056f2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80056f4:	e018      	b.n	8005728 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80056f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f8:	f043 0310 	orr.w	r3, r3, #16
 80056fc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80056fe:	e013      	b.n	8005728 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005702:	f043 0320 	orr.w	r3, r3, #32
 8005706:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005708:	e00e      	b.n	8005728 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 800570a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800570c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005710:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005712:	e009      	b.n	8005728 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8005714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005716:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800571a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800571c:	e004      	b.n	8005728 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 800571e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005720:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005724:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005726:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	699a      	ldr	r2, [r3, #24]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005736:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2204      	movs	r2, #4
 800573e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005742:	2b00      	cmp	r3, #0
 8005744:	d008      	beq.n	8005758 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800574a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574c:	431a      	orrs	r2, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f000 f872 	bl	800583c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005758:	bf00      	nop
 800575a:	3728      	adds	r7, #40	; 0x28
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005768:	bf00      	nop
 800576a:	370c      	adds	r7, #12
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005774:	b480      	push	{r7}
 8005776:	b083      	sub	sp, #12
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80057a4:	bf00      	nop
 80057a6:	370c      	adds	r7, #12
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr

080057b0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b083      	sub	sp, #12
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr

080057c4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80057d8:	b480      	push	{r7}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80057e0:	bf00      	nop
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005808:	bf00      	nop
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800581c:	bf00      	nop
 800581e:	370c      	adds	r7, #12
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005830:	bf00      	nop
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005850:	b480      	push	{r7}
 8005852:	b085      	sub	sp, #20
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f003 0307 	and.w	r3, r3, #7
 800585e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005860:	4b0c      	ldr	r3, [pc, #48]	; (8005894 <__NVIC_SetPriorityGrouping+0x44>)
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005866:	68ba      	ldr	r2, [r7, #8]
 8005868:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800586c:	4013      	ands	r3, r2
 800586e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005878:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800587c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005880:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005882:	4a04      	ldr	r2, [pc, #16]	; (8005894 <__NVIC_SetPriorityGrouping+0x44>)
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	60d3      	str	r3, [r2, #12]
}
 8005888:	bf00      	nop
 800588a:	3714      	adds	r7, #20
 800588c:	46bd      	mov	sp, r7
 800588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005892:	4770      	bx	lr
 8005894:	e000ed00 	.word	0xe000ed00

08005898 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005898:	b480      	push	{r7}
 800589a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800589c:	4b04      	ldr	r3, [pc, #16]	; (80058b0 <__NVIC_GetPriorityGrouping+0x18>)
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	0a1b      	lsrs	r3, r3, #8
 80058a2:	f003 0307 	and.w	r3, r3, #7
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr
 80058b0:	e000ed00 	.word	0xe000ed00

080058b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	4603      	mov	r3, r0
 80058bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	db0b      	blt.n	80058de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058c6:	79fb      	ldrb	r3, [r7, #7]
 80058c8:	f003 021f 	and.w	r2, r3, #31
 80058cc:	4907      	ldr	r1, [pc, #28]	; (80058ec <__NVIC_EnableIRQ+0x38>)
 80058ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058d2:	095b      	lsrs	r3, r3, #5
 80058d4:	2001      	movs	r0, #1
 80058d6:	fa00 f202 	lsl.w	r2, r0, r2
 80058da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80058de:	bf00      	nop
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr
 80058ea:	bf00      	nop
 80058ec:	e000e100 	.word	0xe000e100

080058f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	4603      	mov	r3, r0
 80058f8:	6039      	str	r1, [r7, #0]
 80058fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005900:	2b00      	cmp	r3, #0
 8005902:	db0a      	blt.n	800591a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	b2da      	uxtb	r2, r3
 8005908:	490c      	ldr	r1, [pc, #48]	; (800593c <__NVIC_SetPriority+0x4c>)
 800590a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800590e:	0112      	lsls	r2, r2, #4
 8005910:	b2d2      	uxtb	r2, r2
 8005912:	440b      	add	r3, r1
 8005914:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005918:	e00a      	b.n	8005930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	b2da      	uxtb	r2, r3
 800591e:	4908      	ldr	r1, [pc, #32]	; (8005940 <__NVIC_SetPriority+0x50>)
 8005920:	79fb      	ldrb	r3, [r7, #7]
 8005922:	f003 030f 	and.w	r3, r3, #15
 8005926:	3b04      	subs	r3, #4
 8005928:	0112      	lsls	r2, r2, #4
 800592a:	b2d2      	uxtb	r2, r2
 800592c:	440b      	add	r3, r1
 800592e:	761a      	strb	r2, [r3, #24]
}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr
 800593c:	e000e100 	.word	0xe000e100
 8005940:	e000ed00 	.word	0xe000ed00

08005944 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005944:	b480      	push	{r7}
 8005946:	b089      	sub	sp, #36	; 0x24
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	f1c3 0307 	rsb	r3, r3, #7
 800595e:	2b04      	cmp	r3, #4
 8005960:	bf28      	it	cs
 8005962:	2304      	movcs	r3, #4
 8005964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005966:	69fb      	ldr	r3, [r7, #28]
 8005968:	3304      	adds	r3, #4
 800596a:	2b06      	cmp	r3, #6
 800596c:	d902      	bls.n	8005974 <NVIC_EncodePriority+0x30>
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	3b03      	subs	r3, #3
 8005972:	e000      	b.n	8005976 <NVIC_EncodePriority+0x32>
 8005974:	2300      	movs	r3, #0
 8005976:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005978:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800597c:	69bb      	ldr	r3, [r7, #24]
 800597e:	fa02 f303 	lsl.w	r3, r2, r3
 8005982:	43da      	mvns	r2, r3
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	401a      	ands	r2, r3
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800598c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	fa01 f303 	lsl.w	r3, r1, r3
 8005996:	43d9      	mvns	r1, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800599c:	4313      	orrs	r3, r2
         );
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3724      	adds	r7, #36	; 0x24
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr

080059aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059aa:	b580      	push	{r7, lr}
 80059ac:	b082      	sub	sp, #8
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7ff ff4c 	bl	8005850 <__NVIC_SetPriorityGrouping>
}
 80059b8:	bf00      	nop
 80059ba:	3708      	adds	r7, #8
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}

080059c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b086      	sub	sp, #24
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	4603      	mov	r3, r0
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	607a      	str	r2, [r7, #4]
 80059cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80059ce:	2300      	movs	r3, #0
 80059d0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80059d2:	f7ff ff61 	bl	8005898 <__NVIC_GetPriorityGrouping>
 80059d6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	68b9      	ldr	r1, [r7, #8]
 80059dc:	6978      	ldr	r0, [r7, #20]
 80059de:	f7ff ffb1 	bl	8005944 <NVIC_EncodePriority>
 80059e2:	4602      	mov	r2, r0
 80059e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059e8:	4611      	mov	r1, r2
 80059ea:	4618      	mov	r0, r3
 80059ec:	f7ff ff80 	bl	80058f0 <__NVIC_SetPriority>
}
 80059f0:	bf00      	nop
 80059f2:	3718      	adds	r7, #24
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	4603      	mov	r3, r0
 8005a00:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7ff ff54 	bl	80058b4 <__NVIC_EnableIRQ>
}
 8005a0c:	bf00      	nop
 8005a0e:	3708      	adds	r7, #8
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b083      	sub	sp, #12
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	2b02      	cmp	r3, #2
 8005a26:	d004      	beq.n	8005a32 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2280      	movs	r2, #128	; 0x80
 8005a2c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e00c      	b.n	8005a4c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2205      	movs	r2, #5
 8005a36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0201 	bic.w	r2, r2, #1
 8005a48:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005a4a:	2300      	movs	r3, #0
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a66:	b2db      	uxtb	r3, r3
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	370c      	adds	r7, #12
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b089      	sub	sp, #36	; 0x24
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005a82:	2300      	movs	r3, #0
 8005a84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005a86:	2300      	movs	r3, #0
 8005a88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	61fb      	str	r3, [r7, #28]
 8005a8e:	e16b      	b.n	8005d68 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005a90:	2201      	movs	r2, #1
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	fa02 f303 	lsl.w	r3, r2, r3
 8005a98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	697a      	ldr	r2, [r7, #20]
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005aa4:	693a      	ldr	r2, [r7, #16]
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	f040 815a 	bne.w	8005d62 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d00b      	beq.n	8005ace <HAL_GPIO_Init+0x5a>
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d007      	beq.n	8005ace <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005ac2:	2b11      	cmp	r3, #17
 8005ac4:	d003      	beq.n	8005ace <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	2b12      	cmp	r3, #18
 8005acc:	d130      	bne.n	8005b30 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	005b      	lsls	r3, r3, #1
 8005ad8:	2203      	movs	r2, #3
 8005ada:	fa02 f303 	lsl.w	r3, r2, r3
 8005ade:	43db      	mvns	r3, r3
 8005ae0:	69ba      	ldr	r2, [r7, #24]
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	68da      	ldr	r2, [r3, #12]
 8005aea:	69fb      	ldr	r3, [r7, #28]
 8005aec:	005b      	lsls	r3, r3, #1
 8005aee:	fa02 f303 	lsl.w	r3, r2, r3
 8005af2:	69ba      	ldr	r2, [r7, #24]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	69ba      	ldr	r2, [r7, #24]
 8005afc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b04:	2201      	movs	r2, #1
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0c:	43db      	mvns	r3, r3
 8005b0e:	69ba      	ldr	r2, [r7, #24]
 8005b10:	4013      	ands	r3, r2
 8005b12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	091b      	lsrs	r3, r3, #4
 8005b1a:	f003 0201 	and.w	r2, r3, #1
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	fa02 f303 	lsl.w	r3, r2, r3
 8005b24:	69ba      	ldr	r2, [r7, #24]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	69ba      	ldr	r2, [r7, #24]
 8005b2e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	005b      	lsls	r3, r3, #1
 8005b3a:	2203      	movs	r2, #3
 8005b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b40:	43db      	mvns	r3, r3
 8005b42:	69ba      	ldr	r2, [r7, #24]
 8005b44:	4013      	ands	r3, r2
 8005b46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	689a      	ldr	r2, [r3, #8]
 8005b4c:	69fb      	ldr	r3, [r7, #28]
 8005b4e:	005b      	lsls	r3, r3, #1
 8005b50:	fa02 f303 	lsl.w	r3, r2, r3
 8005b54:	69ba      	ldr	r2, [r7, #24]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	69ba      	ldr	r2, [r7, #24]
 8005b5e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d003      	beq.n	8005b70 <HAL_GPIO_Init+0xfc>
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	2b12      	cmp	r3, #18
 8005b6e:	d123      	bne.n	8005bb8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	08da      	lsrs	r2, r3, #3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	3208      	adds	r2, #8
 8005b78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	f003 0307 	and.w	r3, r3, #7
 8005b84:	009b      	lsls	r3, r3, #2
 8005b86:	220f      	movs	r2, #15
 8005b88:	fa02 f303 	lsl.w	r3, r2, r3
 8005b8c:	43db      	mvns	r3, r3
 8005b8e:	69ba      	ldr	r2, [r7, #24]
 8005b90:	4013      	ands	r3, r2
 8005b92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	691a      	ldr	r2, [r3, #16]
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	f003 0307 	and.w	r3, r3, #7
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba4:	69ba      	ldr	r2, [r7, #24]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	08da      	lsrs	r2, r3, #3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	3208      	adds	r2, #8
 8005bb2:	69b9      	ldr	r1, [r7, #24]
 8005bb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005bbe:	69fb      	ldr	r3, [r7, #28]
 8005bc0:	005b      	lsls	r3, r3, #1
 8005bc2:	2203      	movs	r2, #3
 8005bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc8:	43db      	mvns	r3, r3
 8005bca:	69ba      	ldr	r2, [r7, #24]
 8005bcc:	4013      	ands	r3, r2
 8005bce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	f003 0203 	and.w	r2, r3, #3
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	005b      	lsls	r3, r3, #1
 8005bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8005be0:	69ba      	ldr	r2, [r7, #24]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	69ba      	ldr	r2, [r7, #24]
 8005bea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	f000 80b4 	beq.w	8005d62 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	60fb      	str	r3, [r7, #12]
 8005bfe:	4b5f      	ldr	r3, [pc, #380]	; (8005d7c <HAL_GPIO_Init+0x308>)
 8005c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c02:	4a5e      	ldr	r2, [pc, #376]	; (8005d7c <HAL_GPIO_Init+0x308>)
 8005c04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c08:	6453      	str	r3, [r2, #68]	; 0x44
 8005c0a:	4b5c      	ldr	r3, [pc, #368]	; (8005d7c <HAL_GPIO_Init+0x308>)
 8005c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c12:	60fb      	str	r3, [r7, #12]
 8005c14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005c16:	4a5a      	ldr	r2, [pc, #360]	; (8005d80 <HAL_GPIO_Init+0x30c>)
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	089b      	lsrs	r3, r3, #2
 8005c1c:	3302      	adds	r3, #2
 8005c1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	f003 0303 	and.w	r3, r3, #3
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	220f      	movs	r2, #15
 8005c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c32:	43db      	mvns	r3, r3
 8005c34:	69ba      	ldr	r2, [r7, #24]
 8005c36:	4013      	ands	r3, r2
 8005c38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a51      	ldr	r2, [pc, #324]	; (8005d84 <HAL_GPIO_Init+0x310>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d02b      	beq.n	8005c9a <HAL_GPIO_Init+0x226>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a50      	ldr	r2, [pc, #320]	; (8005d88 <HAL_GPIO_Init+0x314>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d025      	beq.n	8005c96 <HAL_GPIO_Init+0x222>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a4f      	ldr	r2, [pc, #316]	; (8005d8c <HAL_GPIO_Init+0x318>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d01f      	beq.n	8005c92 <HAL_GPIO_Init+0x21e>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a4e      	ldr	r2, [pc, #312]	; (8005d90 <HAL_GPIO_Init+0x31c>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d019      	beq.n	8005c8e <HAL_GPIO_Init+0x21a>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a4d      	ldr	r2, [pc, #308]	; (8005d94 <HAL_GPIO_Init+0x320>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d013      	beq.n	8005c8a <HAL_GPIO_Init+0x216>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a4c      	ldr	r2, [pc, #304]	; (8005d98 <HAL_GPIO_Init+0x324>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d00d      	beq.n	8005c86 <HAL_GPIO_Init+0x212>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a4b      	ldr	r2, [pc, #300]	; (8005d9c <HAL_GPIO_Init+0x328>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d007      	beq.n	8005c82 <HAL_GPIO_Init+0x20e>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a4a      	ldr	r2, [pc, #296]	; (8005da0 <HAL_GPIO_Init+0x32c>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d101      	bne.n	8005c7e <HAL_GPIO_Init+0x20a>
 8005c7a:	2307      	movs	r3, #7
 8005c7c:	e00e      	b.n	8005c9c <HAL_GPIO_Init+0x228>
 8005c7e:	2308      	movs	r3, #8
 8005c80:	e00c      	b.n	8005c9c <HAL_GPIO_Init+0x228>
 8005c82:	2306      	movs	r3, #6
 8005c84:	e00a      	b.n	8005c9c <HAL_GPIO_Init+0x228>
 8005c86:	2305      	movs	r3, #5
 8005c88:	e008      	b.n	8005c9c <HAL_GPIO_Init+0x228>
 8005c8a:	2304      	movs	r3, #4
 8005c8c:	e006      	b.n	8005c9c <HAL_GPIO_Init+0x228>
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e004      	b.n	8005c9c <HAL_GPIO_Init+0x228>
 8005c92:	2302      	movs	r3, #2
 8005c94:	e002      	b.n	8005c9c <HAL_GPIO_Init+0x228>
 8005c96:	2301      	movs	r3, #1
 8005c98:	e000      	b.n	8005c9c <HAL_GPIO_Init+0x228>
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	69fa      	ldr	r2, [r7, #28]
 8005c9e:	f002 0203 	and.w	r2, r2, #3
 8005ca2:	0092      	lsls	r2, r2, #2
 8005ca4:	4093      	lsls	r3, r2
 8005ca6:	69ba      	ldr	r2, [r7, #24]
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005cac:	4934      	ldr	r1, [pc, #208]	; (8005d80 <HAL_GPIO_Init+0x30c>)
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	089b      	lsrs	r3, r3, #2
 8005cb2:	3302      	adds	r3, #2
 8005cb4:	69ba      	ldr	r2, [r7, #24]
 8005cb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005cba:	4b3a      	ldr	r3, [pc, #232]	; (8005da4 <HAL_GPIO_Init+0x330>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	43db      	mvns	r3, r3
 8005cc4:	69ba      	ldr	r2, [r7, #24]
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d003      	beq.n	8005cde <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005cd6:	69ba      	ldr	r2, [r7, #24]
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005cde:	4a31      	ldr	r2, [pc, #196]	; (8005da4 <HAL_GPIO_Init+0x330>)
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005ce4:	4b2f      	ldr	r3, [pc, #188]	; (8005da4 <HAL_GPIO_Init+0x330>)
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	43db      	mvns	r3, r3
 8005cee:	69ba      	ldr	r2, [r7, #24]
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d003      	beq.n	8005d08 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005d00:	69ba      	ldr	r2, [r7, #24]
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005d08:	4a26      	ldr	r2, [pc, #152]	; (8005da4 <HAL_GPIO_Init+0x330>)
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005d0e:	4b25      	ldr	r3, [pc, #148]	; (8005da4 <HAL_GPIO_Init+0x330>)
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	43db      	mvns	r3, r3
 8005d18:	69ba      	ldr	r2, [r7, #24]
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d003      	beq.n	8005d32 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005d2a:	69ba      	ldr	r2, [r7, #24]
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005d32:	4a1c      	ldr	r2, [pc, #112]	; (8005da4 <HAL_GPIO_Init+0x330>)
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005d38:	4b1a      	ldr	r3, [pc, #104]	; (8005da4 <HAL_GPIO_Init+0x330>)
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	43db      	mvns	r3, r3
 8005d42:	69ba      	ldr	r2, [r7, #24]
 8005d44:	4013      	ands	r3, r2
 8005d46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d003      	beq.n	8005d5c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005d54:	69ba      	ldr	r2, [r7, #24]
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005d5c:	4a11      	ldr	r2, [pc, #68]	; (8005da4 <HAL_GPIO_Init+0x330>)
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	3301      	adds	r3, #1
 8005d66:	61fb      	str	r3, [r7, #28]
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	2b0f      	cmp	r3, #15
 8005d6c:	f67f ae90 	bls.w	8005a90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005d70:	bf00      	nop
 8005d72:	3724      	adds	r7, #36	; 0x24
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr
 8005d7c:	40023800 	.word	0x40023800
 8005d80:	40013800 	.word	0x40013800
 8005d84:	40020000 	.word	0x40020000
 8005d88:	40020400 	.word	0x40020400
 8005d8c:	40020800 	.word	0x40020800
 8005d90:	40020c00 	.word	0x40020c00
 8005d94:	40021000 	.word	0x40021000
 8005d98:	40021400 	.word	0x40021400
 8005d9c:	40021800 	.word	0x40021800
 8005da0:	40021c00 	.word	0x40021c00
 8005da4:	40013c00 	.word	0x40013c00

08005da8 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b083      	sub	sp, #12
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	460b      	mov	r3, r1
 8005db2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	695a      	ldr	r2, [r3, #20]
 8005db8:	887b      	ldrh	r3, [r7, #2]
 8005dba:	401a      	ands	r2, r3
 8005dbc:	887b      	ldrh	r3, [r7, #2]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d104      	bne.n	8005dcc <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005dc2:	887b      	ldrh	r3, [r7, #2]
 8005dc4:	041a      	lsls	r2, r3, #16
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8005dca:	e002      	b.n	8005dd2 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8005dcc:	887a      	ldrh	r2, [r7, #2]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	619a      	str	r2, [r3, #24]
}
 8005dd2:	bf00      	nop
 8005dd4:	370c      	adds	r7, #12
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
	...

08005de0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d101      	bne.n	8005df2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e11f      	b.n	8006032 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d106      	bne.n	8005e0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f7fb fcd2 	bl	80017b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2224      	movs	r2, #36	; 0x24
 8005e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f022 0201 	bic.w	r2, r2, #1
 8005e22:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e32:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e42:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005e44:	f004 f8ca 	bl	8009fdc <HAL_RCC_GetPCLK1Freq>
 8005e48:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	4a7b      	ldr	r2, [pc, #492]	; (800603c <HAL_I2C_Init+0x25c>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d807      	bhi.n	8005e64 <HAL_I2C_Init+0x84>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	4a7a      	ldr	r2, [pc, #488]	; (8006040 <HAL_I2C_Init+0x260>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	bf94      	ite	ls
 8005e5c:	2301      	movls	r3, #1
 8005e5e:	2300      	movhi	r3, #0
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	e006      	b.n	8005e72 <HAL_I2C_Init+0x92>
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	4a77      	ldr	r2, [pc, #476]	; (8006044 <HAL_I2C_Init+0x264>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	bf94      	ite	ls
 8005e6c:	2301      	movls	r3, #1
 8005e6e:	2300      	movhi	r3, #0
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d001      	beq.n	8005e7a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e0db      	b.n	8006032 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	4a72      	ldr	r2, [pc, #456]	; (8006048 <HAL_I2C_Init+0x268>)
 8005e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e82:	0c9b      	lsrs	r3, r3, #18
 8005e84:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	68ba      	ldr	r2, [r7, #8]
 8005e96:	430a      	orrs	r2, r1
 8005e98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	6a1b      	ldr	r3, [r3, #32]
 8005ea0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	4a64      	ldr	r2, [pc, #400]	; (800603c <HAL_I2C_Init+0x25c>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d802      	bhi.n	8005eb4 <HAL_I2C_Init+0xd4>
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	e009      	b.n	8005ec8 <HAL_I2C_Init+0xe8>
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005eba:	fb02 f303 	mul.w	r3, r2, r3
 8005ebe:	4a63      	ldr	r2, [pc, #396]	; (800604c <HAL_I2C_Init+0x26c>)
 8005ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ec4:	099b      	lsrs	r3, r3, #6
 8005ec6:	3301      	adds	r3, #1
 8005ec8:	687a      	ldr	r2, [r7, #4]
 8005eca:	6812      	ldr	r2, [r2, #0]
 8005ecc:	430b      	orrs	r3, r1
 8005ece:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	69db      	ldr	r3, [r3, #28]
 8005ed6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005eda:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	4956      	ldr	r1, [pc, #344]	; (800603c <HAL_I2C_Init+0x25c>)
 8005ee4:	428b      	cmp	r3, r1
 8005ee6:	d80d      	bhi.n	8005f04 <HAL_I2C_Init+0x124>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	1e59      	subs	r1, r3, #1
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	005b      	lsls	r3, r3, #1
 8005ef2:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005efc:	2b04      	cmp	r3, #4
 8005efe:	bf38      	it	cc
 8005f00:	2304      	movcc	r3, #4
 8005f02:	e04f      	b.n	8005fa4 <HAL_I2C_Init+0x1c4>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d111      	bne.n	8005f30 <HAL_I2C_Init+0x150>
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	1e58      	subs	r0, r3, #1
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6859      	ldr	r1, [r3, #4]
 8005f14:	460b      	mov	r3, r1
 8005f16:	005b      	lsls	r3, r3, #1
 8005f18:	440b      	add	r3, r1
 8005f1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f1e:	3301      	adds	r3, #1
 8005f20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	bf0c      	ite	eq
 8005f28:	2301      	moveq	r3, #1
 8005f2a:	2300      	movne	r3, #0
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	e012      	b.n	8005f56 <HAL_I2C_Init+0x176>
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	1e58      	subs	r0, r3, #1
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6859      	ldr	r1, [r3, #4]
 8005f38:	460b      	mov	r3, r1
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	440b      	add	r3, r1
 8005f3e:	0099      	lsls	r1, r3, #2
 8005f40:	440b      	add	r3, r1
 8005f42:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f46:	3301      	adds	r3, #1
 8005f48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	bf0c      	ite	eq
 8005f50:	2301      	moveq	r3, #1
 8005f52:	2300      	movne	r3, #0
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d001      	beq.n	8005f5e <HAL_I2C_Init+0x17e>
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e022      	b.n	8005fa4 <HAL_I2C_Init+0x1c4>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d10e      	bne.n	8005f84 <HAL_I2C_Init+0x1a4>
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	1e58      	subs	r0, r3, #1
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6859      	ldr	r1, [r3, #4]
 8005f6e:	460b      	mov	r3, r1
 8005f70:	005b      	lsls	r3, r3, #1
 8005f72:	440b      	add	r3, r1
 8005f74:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f78:	3301      	adds	r3, #1
 8005f7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f82:	e00f      	b.n	8005fa4 <HAL_I2C_Init+0x1c4>
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	1e58      	subs	r0, r3, #1
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6859      	ldr	r1, [r3, #4]
 8005f8c:	460b      	mov	r3, r1
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	440b      	add	r3, r1
 8005f92:	0099      	lsls	r1, r3, #2
 8005f94:	440b      	add	r3, r1
 8005f96:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f9a:	3301      	adds	r3, #1
 8005f9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fa0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005fa4:	6879      	ldr	r1, [r7, #4]
 8005fa6:	6809      	ldr	r1, [r1, #0]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	69da      	ldr	r2, [r3, #28]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a1b      	ldr	r3, [r3, #32]
 8005fbe:	431a      	orrs	r2, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	430a      	orrs	r2, r1
 8005fc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005fd2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	6911      	ldr	r1, [r2, #16]
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	68d2      	ldr	r2, [r2, #12]
 8005fde:	4311      	orrs	r1, r2
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	6812      	ldr	r2, [r2, #0]
 8005fe4:	430b      	orrs	r3, r1
 8005fe6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	695a      	ldr	r2, [r3, #20]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	699b      	ldr	r3, [r3, #24]
 8005ffa:	431a      	orrs	r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	430a      	orrs	r2, r1
 8006002:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f042 0201 	orr.w	r2, r2, #1
 8006012:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2220      	movs	r2, #32
 800601e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006030:	2300      	movs	r3, #0
}
 8006032:	4618      	mov	r0, r3
 8006034:	3710      	adds	r7, #16
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	000186a0 	.word	0x000186a0
 8006040:	001e847f 	.word	0x001e847f
 8006044:	003d08ff 	.word	0x003d08ff
 8006048:	431bde83 	.word	0x431bde83
 800604c:	10624dd3 	.word	0x10624dd3

08006050 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b088      	sub	sp, #32
 8006054:	af02      	add	r7, sp, #8
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	607a      	str	r2, [r7, #4]
 800605a:	461a      	mov	r2, r3
 800605c:	460b      	mov	r3, r1
 800605e:	817b      	strh	r3, [r7, #10]
 8006060:	4613      	mov	r3, r2
 8006062:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006064:	f7fe fd6a 	bl	8004b3c <HAL_GetTick>
 8006068:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006070:	b2db      	uxtb	r3, r3
 8006072:	2b20      	cmp	r3, #32
 8006074:	f040 80e0 	bne.w	8006238 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	9300      	str	r3, [sp, #0]
 800607c:	2319      	movs	r3, #25
 800607e:	2201      	movs	r2, #1
 8006080:	4970      	ldr	r1, [pc, #448]	; (8006244 <HAL_I2C_Master_Transmit+0x1f4>)
 8006082:	68f8      	ldr	r0, [r7, #12]
 8006084:	f001 ffc2 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d001      	beq.n	8006092 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800608e:	2302      	movs	r3, #2
 8006090:	e0d3      	b.n	800623a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006098:	2b01      	cmp	r3, #1
 800609a:	d101      	bne.n	80060a0 <HAL_I2C_Master_Transmit+0x50>
 800609c:	2302      	movs	r3, #2
 800609e:	e0cc      	b.n	800623a <HAL_I2C_Master_Transmit+0x1ea>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d007      	beq.n	80060c6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f042 0201 	orr.w	r2, r2, #1
 80060c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060d4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2221      	movs	r2, #33	; 0x21
 80060da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2210      	movs	r2, #16
 80060e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	687a      	ldr	r2, [r7, #4]
 80060f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	893a      	ldrh	r2, [r7, #8]
 80060f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060fc:	b29a      	uxth	r2, r3
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	4a50      	ldr	r2, [pc, #320]	; (8006248 <HAL_I2C_Master_Transmit+0x1f8>)
 8006106:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006108:	8979      	ldrh	r1, [r7, #10]
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	6a3a      	ldr	r2, [r7, #32]
 800610e:	68f8      	ldr	r0, [r7, #12]
 8006110:	f001 fd6a 	bl	8007be8 <I2C_MasterRequestWrite>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d001      	beq.n	800611e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e08d      	b.n	800623a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800611e:	2300      	movs	r3, #0
 8006120:	613b      	str	r3, [r7, #16]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	695b      	ldr	r3, [r3, #20]
 8006128:	613b      	str	r3, [r7, #16]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	699b      	ldr	r3, [r3, #24]
 8006130:	613b      	str	r3, [r7, #16]
 8006132:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006134:	e066      	b.n	8006204 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006136:	697a      	ldr	r2, [r7, #20]
 8006138:	6a39      	ldr	r1, [r7, #32]
 800613a:	68f8      	ldr	r0, [r7, #12]
 800613c:	f002 f83c 	bl	80081b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006140:	4603      	mov	r3, r0
 8006142:	2b00      	cmp	r3, #0
 8006144:	d00d      	beq.n	8006162 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800614a:	2b04      	cmp	r3, #4
 800614c:	d107      	bne.n	800615e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800615c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e06b      	b.n	800623a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006166:	781a      	ldrb	r2, [r3, #0]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006172:	1c5a      	adds	r2, r3, #1
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800617c:	b29b      	uxth	r3, r3
 800617e:	3b01      	subs	r3, #1
 8006180:	b29a      	uxth	r2, r3
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800618a:	3b01      	subs	r3, #1
 800618c:	b29a      	uxth	r2, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	695b      	ldr	r3, [r3, #20]
 8006198:	f003 0304 	and.w	r3, r3, #4
 800619c:	2b04      	cmp	r3, #4
 800619e:	d11b      	bne.n	80061d8 <HAL_I2C_Master_Transmit+0x188>
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d017      	beq.n	80061d8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ac:	781a      	ldrb	r2, [r3, #0]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b8:	1c5a      	adds	r2, r3, #1
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	3b01      	subs	r3, #1
 80061c6:	b29a      	uxth	r2, r3
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061d0:	3b01      	subs	r3, #1
 80061d2:	b29a      	uxth	r2, r3
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061d8:	697a      	ldr	r2, [r7, #20]
 80061da:	6a39      	ldr	r1, [r7, #32]
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f002 f82c 	bl	800823a <I2C_WaitOnBTFFlagUntilTimeout>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d00d      	beq.n	8006204 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ec:	2b04      	cmp	r3, #4
 80061ee:	d107      	bne.n	8006200 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061fe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	e01a      	b.n	800623a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006208:	2b00      	cmp	r3, #0
 800620a:	d194      	bne.n	8006136 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800621a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2220      	movs	r2, #32
 8006220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2200      	movs	r2, #0
 8006228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2200      	movs	r2, #0
 8006230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006234:	2300      	movs	r3, #0
 8006236:	e000      	b.n	800623a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006238:	2302      	movs	r3, #2
  }
}
 800623a:	4618      	mov	r0, r3
 800623c:	3718      	adds	r7, #24
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
 8006242:	bf00      	nop
 8006244:	00100002 	.word	0x00100002
 8006248:	ffff0000 	.word	0xffff0000

0800624c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b08c      	sub	sp, #48	; 0x30
 8006250:	af02      	add	r7, sp, #8
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	4608      	mov	r0, r1
 8006256:	4611      	mov	r1, r2
 8006258:	461a      	mov	r2, r3
 800625a:	4603      	mov	r3, r0
 800625c:	817b      	strh	r3, [r7, #10]
 800625e:	460b      	mov	r3, r1
 8006260:	813b      	strh	r3, [r7, #8]
 8006262:	4613      	mov	r3, r2
 8006264:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006266:	f7fe fc69 	bl	8004b3c <HAL_GetTick>
 800626a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006272:	b2db      	uxtb	r3, r3
 8006274:	2b20      	cmp	r3, #32
 8006276:	f040 8208 	bne.w	800668a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800627a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627c:	9300      	str	r3, [sp, #0]
 800627e:	2319      	movs	r3, #25
 8006280:	2201      	movs	r2, #1
 8006282:	497b      	ldr	r1, [pc, #492]	; (8006470 <HAL_I2C_Mem_Read+0x224>)
 8006284:	68f8      	ldr	r0, [r7, #12]
 8006286:	f001 fec1 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d001      	beq.n	8006294 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006290:	2302      	movs	r3, #2
 8006292:	e1fb      	b.n	800668c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800629a:	2b01      	cmp	r3, #1
 800629c:	d101      	bne.n	80062a2 <HAL_I2C_Mem_Read+0x56>
 800629e:	2302      	movs	r3, #2
 80062a0:	e1f4      	b.n	800668c <HAL_I2C_Mem_Read+0x440>
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2201      	movs	r2, #1
 80062a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f003 0301 	and.w	r3, r3, #1
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d007      	beq.n	80062c8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f042 0201 	orr.w	r2, r2, #1
 80062c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80062d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2222      	movs	r2, #34	; 0x22
 80062dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2240      	movs	r2, #64	; 0x40
 80062e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2200      	movs	r2, #0
 80062ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80062f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062fe:	b29a      	uxth	r2, r3
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	4a5b      	ldr	r2, [pc, #364]	; (8006474 <HAL_I2C_Mem_Read+0x228>)
 8006308:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800630a:	88f8      	ldrh	r0, [r7, #6]
 800630c:	893a      	ldrh	r2, [r7, #8]
 800630e:	8979      	ldrh	r1, [r7, #10]
 8006310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006312:	9301      	str	r3, [sp, #4]
 8006314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006316:	9300      	str	r3, [sp, #0]
 8006318:	4603      	mov	r3, r0
 800631a:	68f8      	ldr	r0, [r7, #12]
 800631c:	f001 fce6 	bl	8007cec <I2C_RequestMemoryRead>
 8006320:	4603      	mov	r3, r0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	e1b0      	b.n	800668c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800632e:	2b00      	cmp	r3, #0
 8006330:	d113      	bne.n	800635a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006332:	2300      	movs	r3, #0
 8006334:	623b      	str	r3, [r7, #32]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	695b      	ldr	r3, [r3, #20]
 800633c:	623b      	str	r3, [r7, #32]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	699b      	ldr	r3, [r3, #24]
 8006344:	623b      	str	r3, [r7, #32]
 8006346:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006356:	601a      	str	r2, [r3, #0]
 8006358:	e184      	b.n	8006664 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800635e:	2b01      	cmp	r3, #1
 8006360:	d11b      	bne.n	800639a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006370:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006372:	2300      	movs	r3, #0
 8006374:	61fb      	str	r3, [r7, #28]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	695b      	ldr	r3, [r3, #20]
 800637c:	61fb      	str	r3, [r7, #28]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	61fb      	str	r3, [r7, #28]
 8006386:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006396:	601a      	str	r2, [r3, #0]
 8006398:	e164      	b.n	8006664 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800639e:	2b02      	cmp	r3, #2
 80063a0:	d11b      	bne.n	80063da <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063c2:	2300      	movs	r3, #0
 80063c4:	61bb      	str	r3, [r7, #24]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	695b      	ldr	r3, [r3, #20]
 80063cc:	61bb      	str	r3, [r7, #24]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	699b      	ldr	r3, [r3, #24]
 80063d4:	61bb      	str	r3, [r7, #24]
 80063d6:	69bb      	ldr	r3, [r7, #24]
 80063d8:	e144      	b.n	8006664 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063da:	2300      	movs	r3, #0
 80063dc:	617b      	str	r3, [r7, #20]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	695b      	ldr	r3, [r3, #20]
 80063e4:	617b      	str	r3, [r7, #20]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	699b      	ldr	r3, [r3, #24]
 80063ec:	617b      	str	r3, [r7, #20]
 80063ee:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80063f0:	e138      	b.n	8006664 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063f6:	2b03      	cmp	r3, #3
 80063f8:	f200 80f1 	bhi.w	80065de <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006400:	2b01      	cmp	r3, #1
 8006402:	d123      	bne.n	800644c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006404:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006406:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006408:	68f8      	ldr	r0, [r7, #12]
 800640a:	f001 ff89 	bl	8008320 <I2C_WaitOnRXNEFlagUntilTimeout>
 800640e:	4603      	mov	r3, r0
 8006410:	2b00      	cmp	r3, #0
 8006412:	d001      	beq.n	8006418 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e139      	b.n	800668c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	691a      	ldr	r2, [r3, #16]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006422:	b2d2      	uxtb	r2, r2
 8006424:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800642a:	1c5a      	adds	r2, r3, #1
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006434:	3b01      	subs	r3, #1
 8006436:	b29a      	uxth	r2, r3
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006440:	b29b      	uxth	r3, r3
 8006442:	3b01      	subs	r3, #1
 8006444:	b29a      	uxth	r2, r3
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	855a      	strh	r2, [r3, #42]	; 0x2a
 800644a:	e10b      	b.n	8006664 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006450:	2b02      	cmp	r3, #2
 8006452:	d14e      	bne.n	80064f2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006456:	9300      	str	r3, [sp, #0]
 8006458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800645a:	2200      	movs	r2, #0
 800645c:	4906      	ldr	r1, [pc, #24]	; (8006478 <HAL_I2C_Mem_Read+0x22c>)
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f001 fdd4 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 8006464:	4603      	mov	r3, r0
 8006466:	2b00      	cmp	r3, #0
 8006468:	d008      	beq.n	800647c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e10e      	b.n	800668c <HAL_I2C_Mem_Read+0x440>
 800646e:	bf00      	nop
 8006470:	00100002 	.word	0x00100002
 8006474:	ffff0000 	.word	0xffff0000
 8006478:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800648a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	691a      	ldr	r2, [r3, #16]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006496:	b2d2      	uxtb	r2, r2
 8006498:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800649e:	1c5a      	adds	r2, r3, #1
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064a8:	3b01      	subs	r3, #1
 80064aa:	b29a      	uxth	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064b4:	b29b      	uxth	r3, r3
 80064b6:	3b01      	subs	r3, #1
 80064b8:	b29a      	uxth	r2, r3
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	691a      	ldr	r2, [r3, #16]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c8:	b2d2      	uxtb	r2, r2
 80064ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d0:	1c5a      	adds	r2, r3, #1
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064da:	3b01      	subs	r3, #1
 80064dc:	b29a      	uxth	r2, r3
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064e6:	b29b      	uxth	r3, r3
 80064e8:	3b01      	subs	r3, #1
 80064ea:	b29a      	uxth	r2, r3
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80064f0:	e0b8      	b.n	8006664 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80064f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f4:	9300      	str	r3, [sp, #0]
 80064f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064f8:	2200      	movs	r2, #0
 80064fa:	4966      	ldr	r1, [pc, #408]	; (8006694 <HAL_I2C_Mem_Read+0x448>)
 80064fc:	68f8      	ldr	r0, [r7, #12]
 80064fe:	f001 fd85 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d001      	beq.n	800650c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e0bf      	b.n	800668c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800651a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	691a      	ldr	r2, [r3, #16]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006526:	b2d2      	uxtb	r2, r2
 8006528:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800652e:	1c5a      	adds	r2, r3, #1
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006538:	3b01      	subs	r3, #1
 800653a:	b29a      	uxth	r2, r3
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006544:	b29b      	uxth	r3, r3
 8006546:	3b01      	subs	r3, #1
 8006548:	b29a      	uxth	r2, r3
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800654e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006550:	9300      	str	r3, [sp, #0]
 8006552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006554:	2200      	movs	r2, #0
 8006556:	494f      	ldr	r1, [pc, #316]	; (8006694 <HAL_I2C_Mem_Read+0x448>)
 8006558:	68f8      	ldr	r0, [r7, #12]
 800655a:	f001 fd57 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d001      	beq.n	8006568 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e091      	b.n	800668c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006576:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	691a      	ldr	r2, [r3, #16]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006582:	b2d2      	uxtb	r2, r2
 8006584:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800658a:	1c5a      	adds	r2, r3, #1
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006594:	3b01      	subs	r3, #1
 8006596:	b29a      	uxth	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	3b01      	subs	r3, #1
 80065a4:	b29a      	uxth	r2, r3
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	691a      	ldr	r2, [r3, #16]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b4:	b2d2      	uxtb	r2, r2
 80065b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065bc:	1c5a      	adds	r2, r3, #1
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065c6:	3b01      	subs	r3, #1
 80065c8:	b29a      	uxth	r2, r3
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	3b01      	subs	r3, #1
 80065d6:	b29a      	uxth	r2, r3
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80065dc:	e042      	b.n	8006664 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80065e2:	68f8      	ldr	r0, [r7, #12]
 80065e4:	f001 fe9c 	bl	8008320 <I2C_WaitOnRXNEFlagUntilTimeout>
 80065e8:	4603      	mov	r3, r0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d001      	beq.n	80065f2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e04c      	b.n	800668c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	691a      	ldr	r2, [r3, #16]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065fc:	b2d2      	uxtb	r2, r2
 80065fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006604:	1c5a      	adds	r2, r3, #1
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800660e:	3b01      	subs	r3, #1
 8006610:	b29a      	uxth	r2, r3
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800661a:	b29b      	uxth	r3, r3
 800661c:	3b01      	subs	r3, #1
 800661e:	b29a      	uxth	r2, r3
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	f003 0304 	and.w	r3, r3, #4
 800662e:	2b04      	cmp	r3, #4
 8006630:	d118      	bne.n	8006664 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	691a      	ldr	r2, [r3, #16]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663c:	b2d2      	uxtb	r2, r2
 800663e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006644:	1c5a      	adds	r2, r3, #1
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800664e:	3b01      	subs	r3, #1
 8006650:	b29a      	uxth	r2, r3
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800665a:	b29b      	uxth	r3, r3
 800665c:	3b01      	subs	r3, #1
 800665e:	b29a      	uxth	r2, r3
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006668:	2b00      	cmp	r3, #0
 800666a:	f47f aec2 	bne.w	80063f2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2220      	movs	r2, #32
 8006672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2200      	movs	r2, #0
 8006682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006686:	2300      	movs	r3, #0
 8006688:	e000      	b.n	800668c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800668a:	2302      	movs	r3, #2
  }
}
 800668c:	4618      	mov	r0, r3
 800668e:	3728      	adds	r7, #40	; 0x28
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	00010004 	.word	0x00010004

08006698 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b088      	sub	sp, #32
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80066a0:	2300      	movs	r3, #0
 80066a2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066b0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066b8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066c0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80066c2:	7bfb      	ldrb	r3, [r7, #15]
 80066c4:	2b10      	cmp	r3, #16
 80066c6:	d003      	beq.n	80066d0 <HAL_I2C_EV_IRQHandler+0x38>
 80066c8:	7bfb      	ldrb	r3, [r7, #15]
 80066ca:	2b40      	cmp	r3, #64	; 0x40
 80066cc:	f040 80bd 	bne.w	800684a <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	699b      	ldr	r3, [r3, #24]
 80066d6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	695b      	ldr	r3, [r3, #20]
 80066de:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80066e0:	69fb      	ldr	r3, [r7, #28]
 80066e2:	f003 0301 	and.w	r3, r3, #1
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d10d      	bne.n	8006706 <HAL_I2C_EV_IRQHandler+0x6e>
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80066f0:	d003      	beq.n	80066fa <HAL_I2C_EV_IRQHandler+0x62>
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80066f8:	d101      	bne.n	80066fe <HAL_I2C_EV_IRQHandler+0x66>
 80066fa:	2301      	movs	r3, #1
 80066fc:	e000      	b.n	8006700 <HAL_I2C_EV_IRQHandler+0x68>
 80066fe:	2300      	movs	r3, #0
 8006700:	2b01      	cmp	r3, #1
 8006702:	f000 812e 	beq.w	8006962 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	f003 0301 	and.w	r3, r3, #1
 800670c:	2b00      	cmp	r3, #0
 800670e:	d00c      	beq.n	800672a <HAL_I2C_EV_IRQHandler+0x92>
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	0a5b      	lsrs	r3, r3, #9
 8006714:	f003 0301 	and.w	r3, r3, #1
 8006718:	2b00      	cmp	r3, #0
 800671a:	d006      	beq.n	800672a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f001 fe84 	bl	800842a <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 fcbb 	bl	800709e <I2C_Master_SB>
 8006728:	e08e      	b.n	8006848 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	08db      	lsrs	r3, r3, #3
 800672e:	f003 0301 	and.w	r3, r3, #1
 8006732:	2b00      	cmp	r3, #0
 8006734:	d009      	beq.n	800674a <HAL_I2C_EV_IRQHandler+0xb2>
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	0a5b      	lsrs	r3, r3, #9
 800673a:	f003 0301 	and.w	r3, r3, #1
 800673e:	2b00      	cmp	r3, #0
 8006740:	d003      	beq.n	800674a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 fd31 	bl	80071aa <I2C_Master_ADD10>
 8006748:	e07e      	b.n	8006848 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800674a:	69fb      	ldr	r3, [r7, #28]
 800674c:	085b      	lsrs	r3, r3, #1
 800674e:	f003 0301 	and.w	r3, r3, #1
 8006752:	2b00      	cmp	r3, #0
 8006754:	d009      	beq.n	800676a <HAL_I2C_EV_IRQHandler+0xd2>
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	0a5b      	lsrs	r3, r3, #9
 800675a:	f003 0301 	and.w	r3, r3, #1
 800675e:	2b00      	cmp	r3, #0
 8006760:	d003      	beq.n	800676a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 fd4b 	bl	80071fe <I2C_Master_ADDR>
 8006768:	e06e      	b.n	8006848 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	089b      	lsrs	r3, r3, #2
 800676e:	f003 0301 	and.w	r3, r3, #1
 8006772:	2b00      	cmp	r3, #0
 8006774:	d037      	beq.n	80067e6 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006780:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006784:	f000 80ef 	beq.w	8006966 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	09db      	lsrs	r3, r3, #7
 800678c:	f003 0301 	and.w	r3, r3, #1
 8006790:	2b00      	cmp	r3, #0
 8006792:	d00f      	beq.n	80067b4 <HAL_I2C_EV_IRQHandler+0x11c>
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	0a9b      	lsrs	r3, r3, #10
 8006798:	f003 0301 	and.w	r3, r3, #1
 800679c:	2b00      	cmp	r3, #0
 800679e:	d009      	beq.n	80067b4 <HAL_I2C_EV_IRQHandler+0x11c>
 80067a0:	69fb      	ldr	r3, [r7, #28]
 80067a2:	089b      	lsrs	r3, r3, #2
 80067a4:	f003 0301 	and.w	r3, r3, #1
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d103      	bne.n	80067b4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 f948 	bl	8006a42 <I2C_MasterTransmit_TXE>
 80067b2:	e049      	b.n	8006848 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067b4:	69fb      	ldr	r3, [r7, #28]
 80067b6:	089b      	lsrs	r3, r3, #2
 80067b8:	f003 0301 	and.w	r3, r3, #1
 80067bc:	2b00      	cmp	r3, #0
 80067be:	f000 80d2 	beq.w	8006966 <HAL_I2C_EV_IRQHandler+0x2ce>
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	0a5b      	lsrs	r3, r3, #9
 80067c6:	f003 0301 	and.w	r3, r3, #1
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	f000 80cb 	beq.w	8006966 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 80067d0:	7bfb      	ldrb	r3, [r7, #15]
 80067d2:	2b10      	cmp	r3, #16
 80067d4:	d103      	bne.n	80067de <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 f9cf 	bl	8006b7a <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067dc:	e0c3      	b.n	8006966 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 fa33 	bl	8006c4a <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067e4:	e0bf      	b.n	8006966 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067f4:	f000 80b7 	beq.w	8006966 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	099b      	lsrs	r3, r3, #6
 80067fc:	f003 0301 	and.w	r3, r3, #1
 8006800:	2b00      	cmp	r3, #0
 8006802:	d00f      	beq.n	8006824 <HAL_I2C_EV_IRQHandler+0x18c>
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	0a9b      	lsrs	r3, r3, #10
 8006808:	f003 0301 	and.w	r3, r3, #1
 800680c:	2b00      	cmp	r3, #0
 800680e:	d009      	beq.n	8006824 <HAL_I2C_EV_IRQHandler+0x18c>
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	089b      	lsrs	r3, r3, #2
 8006814:	f003 0301 	and.w	r3, r3, #1
 8006818:	2b00      	cmp	r3, #0
 800681a:	d103      	bne.n	8006824 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f000 faa3 	bl	8006d68 <I2C_MasterReceive_RXNE>
 8006822:	e011      	b.n	8006848 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006824:	69fb      	ldr	r3, [r7, #28]
 8006826:	089b      	lsrs	r3, r3, #2
 8006828:	f003 0301 	and.w	r3, r3, #1
 800682c:	2b00      	cmp	r3, #0
 800682e:	f000 809a 	beq.w	8006966 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	0a5b      	lsrs	r3, r3, #9
 8006836:	f003 0301 	and.w	r3, r3, #1
 800683a:	2b00      	cmp	r3, #0
 800683c:	f000 8093 	beq.w	8006966 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f000 fb42 	bl	8006eca <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006846:	e08e      	b.n	8006966 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006848:	e08d      	b.n	8006966 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800684e:	2b00      	cmp	r3, #0
 8006850:	d004      	beq.n	800685c <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	695b      	ldr	r3, [r3, #20]
 8006858:	61fb      	str	r3, [r7, #28]
 800685a:	e007      	b.n	800686c <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	699b      	ldr	r3, [r3, #24]
 8006862:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	695b      	ldr	r3, [r3, #20]
 800686a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800686c:	69fb      	ldr	r3, [r7, #28]
 800686e:	085b      	lsrs	r3, r3, #1
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	2b00      	cmp	r3, #0
 8006876:	d012      	beq.n	800689e <HAL_I2C_EV_IRQHandler+0x206>
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	0a5b      	lsrs	r3, r3, #9
 800687c:	f003 0301 	and.w	r3, r3, #1
 8006880:	2b00      	cmp	r3, #0
 8006882:	d00c      	beq.n	800689e <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006888:	2b00      	cmp	r3, #0
 800688a:	d003      	beq.n	8006894 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006894:	69b9      	ldr	r1, [r7, #24]
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 ff00 	bl	800769c <I2C_Slave_ADDR>
 800689c:	e066      	b.n	800696c <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	091b      	lsrs	r3, r3, #4
 80068a2:	f003 0301 	and.w	r3, r3, #1
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d009      	beq.n	80068be <HAL_I2C_EV_IRQHandler+0x226>
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	0a5b      	lsrs	r3, r3, #9
 80068ae:	f003 0301 	and.w	r3, r3, #1
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d003      	beq.n	80068be <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 ff34 	bl	8007724 <I2C_Slave_STOPF>
 80068bc:	e056      	b.n	800696c <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80068be:	7bbb      	ldrb	r3, [r7, #14]
 80068c0:	2b21      	cmp	r3, #33	; 0x21
 80068c2:	d002      	beq.n	80068ca <HAL_I2C_EV_IRQHandler+0x232>
 80068c4:	7bbb      	ldrb	r3, [r7, #14]
 80068c6:	2b29      	cmp	r3, #41	; 0x29
 80068c8:	d125      	bne.n	8006916 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	09db      	lsrs	r3, r3, #7
 80068ce:	f003 0301 	and.w	r3, r3, #1
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d00f      	beq.n	80068f6 <HAL_I2C_EV_IRQHandler+0x25e>
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	0a9b      	lsrs	r3, r3, #10
 80068da:	f003 0301 	and.w	r3, r3, #1
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d009      	beq.n	80068f6 <HAL_I2C_EV_IRQHandler+0x25e>
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	089b      	lsrs	r3, r3, #2
 80068e6:	f003 0301 	and.w	r3, r3, #1
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d103      	bne.n	80068f6 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 fe16 	bl	8007520 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80068f4:	e039      	b.n	800696a <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	089b      	lsrs	r3, r3, #2
 80068fa:	f003 0301 	and.w	r3, r3, #1
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d033      	beq.n	800696a <HAL_I2C_EV_IRQHandler+0x2d2>
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	0a5b      	lsrs	r3, r3, #9
 8006906:	f003 0301 	and.w	r3, r3, #1
 800690a:	2b00      	cmp	r3, #0
 800690c:	d02d      	beq.n	800696a <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 fe43 	bl	800759a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006914:	e029      	b.n	800696a <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006916:	69fb      	ldr	r3, [r7, #28]
 8006918:	099b      	lsrs	r3, r3, #6
 800691a:	f003 0301 	and.w	r3, r3, #1
 800691e:	2b00      	cmp	r3, #0
 8006920:	d00f      	beq.n	8006942 <HAL_I2C_EV_IRQHandler+0x2aa>
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	0a9b      	lsrs	r3, r3, #10
 8006926:	f003 0301 	and.w	r3, r3, #1
 800692a:	2b00      	cmp	r3, #0
 800692c:	d009      	beq.n	8006942 <HAL_I2C_EV_IRQHandler+0x2aa>
 800692e:	69fb      	ldr	r3, [r7, #28]
 8006930:	089b      	lsrs	r3, r3, #2
 8006932:	f003 0301 	and.w	r3, r3, #1
 8006936:	2b00      	cmp	r3, #0
 8006938:	d103      	bne.n	8006942 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 fe4e 	bl	80075dc <I2C_SlaveReceive_RXNE>
 8006940:	e014      	b.n	800696c <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	089b      	lsrs	r3, r3, #2
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b00      	cmp	r3, #0
 800694c:	d00e      	beq.n	800696c <HAL_I2C_EV_IRQHandler+0x2d4>
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	0a5b      	lsrs	r3, r3, #9
 8006952:	f003 0301 	and.w	r3, r3, #1
 8006956:	2b00      	cmp	r3, #0
 8006958:	d008      	beq.n	800696c <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 fe7c 	bl	8007658 <I2C_SlaveReceive_BTF>
 8006960:	e004      	b.n	800696c <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8006962:	bf00      	nop
 8006964:	e002      	b.n	800696c <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006966:	bf00      	nop
 8006968:	e000      	b.n	800696c <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800696a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800696c:	3720      	adds	r7, #32
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}

08006972 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006972:	b480      	push	{r7}
 8006974:	b083      	sub	sp, #12
 8006976:	af00      	add	r7, sp, #0
 8006978:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800697a:	bf00      	nop
 800697c:	370c      	adds	r7, #12
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr

08006986 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006986:	b480      	push	{r7}
 8006988:	b083      	sub	sp, #12
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800698e:	bf00      	nop
 8006990:	370c      	adds	r7, #12
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr

0800699a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800699a:	b480      	push	{r7}
 800699c:	b083      	sub	sp, #12
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80069a2:	bf00      	nop
 80069a4:	370c      	adds	r7, #12
 80069a6:	46bd      	mov	sp, r7
 80069a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ac:	4770      	bx	lr

080069ae <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069ae:	b480      	push	{r7}
 80069b0:	b083      	sub	sp, #12
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80069b6:	bf00      	nop
 80069b8:	370c      	adds	r7, #12
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr

080069c2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80069c2:	b480      	push	{r7}
 80069c4:	b083      	sub	sp, #12
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	6078      	str	r0, [r7, #4]
 80069ca:	460b      	mov	r3, r1
 80069cc:	70fb      	strb	r3, [r7, #3]
 80069ce:	4613      	mov	r3, r2
 80069d0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80069d2:	bf00      	nop
 80069d4:	370c      	adds	r7, #12
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr

080069de <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069de:	b480      	push	{r7}
 80069e0:	b083      	sub	sp, #12
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80069e6:	bf00      	nop
 80069e8:	370c      	adds	r7, #12
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr

080069f2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069f2:	b480      	push	{r7}
 80069f4:	b083      	sub	sp, #12
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80069fa:	bf00      	nop
 80069fc:	370c      	adds	r7, #12
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a06:	b480      	push	{r7}
 8006a08:	b083      	sub	sp, #12
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006a0e:	bf00      	nop
 8006a10:	370c      	adds	r7, #12
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr

08006a1a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006a1a:	b480      	push	{r7}
 8006a1c:	b083      	sub	sp, #12
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006a22:	bf00      	nop
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr

08006a2e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b083      	sub	sp, #12
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006a36:	bf00      	nop
 8006a38:	370c      	adds	r7, #12
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr

08006a42 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006a42:	b580      	push	{r7, lr}
 8006a44:	b084      	sub	sp, #16
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a50:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a58:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a5e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d150      	bne.n	8006b0a <I2C_MasterTransmit_TXE+0xc8>
 8006a68:	7bfb      	ldrb	r3, [r7, #15]
 8006a6a:	2b21      	cmp	r3, #33	; 0x21
 8006a6c:	d14d      	bne.n	8006b0a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	2b08      	cmp	r3, #8
 8006a72:	d01d      	beq.n	8006ab0 <I2C_MasterTransmit_TXE+0x6e>
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	2b20      	cmp	r3, #32
 8006a78:	d01a      	beq.n	8006ab0 <I2C_MasterTransmit_TXE+0x6e>
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006a80:	d016      	beq.n	8006ab0 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	685a      	ldr	r2, [r3, #4]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006a90:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2211      	movs	r2, #17
 8006a96:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2220      	movs	r2, #32
 8006aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f7ff ff62 	bl	8006972 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006aae:	e060      	b.n	8006b72 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	685a      	ldr	r2, [r3, #4]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006abe:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ace:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2220      	movs	r2, #32
 8006ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	2b40      	cmp	r3, #64	; 0x40
 8006ae8:	d107      	bne.n	8006afa <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f7ff ff7d 	bl	80069f2 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006af8:	e03b      	b.n	8006b72 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f7ff ff35 	bl	8006972 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006b08:	e033      	b.n	8006b72 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006b0a:	7bfb      	ldrb	r3, [r7, #15]
 8006b0c:	2b21      	cmp	r3, #33	; 0x21
 8006b0e:	d005      	beq.n	8006b1c <I2C_MasterTransmit_TXE+0xda>
 8006b10:	7bbb      	ldrb	r3, [r7, #14]
 8006b12:	2b40      	cmp	r3, #64	; 0x40
 8006b14:	d12d      	bne.n	8006b72 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006b16:	7bfb      	ldrb	r3, [r7, #15]
 8006b18:	2b22      	cmp	r3, #34	; 0x22
 8006b1a:	d12a      	bne.n	8006b72 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d108      	bne.n	8006b38 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	685a      	ldr	r2, [r3, #4]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b34:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006b36:	e01c      	b.n	8006b72 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	2b40      	cmp	r3, #64	; 0x40
 8006b42:	d103      	bne.n	8006b4c <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f000 f880 	bl	8006c4a <I2C_MemoryTransmit_TXE_BTF>
}
 8006b4a:	e012      	b.n	8006b72 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b50:	781a      	ldrb	r2, [r3, #0]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b5c:	1c5a      	adds	r2, r3, #1
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	3b01      	subs	r3, #1
 8006b6a:	b29a      	uxth	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006b70:	e7ff      	b.n	8006b72 <I2C_MasterTransmit_TXE+0x130>
 8006b72:	bf00      	nop
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}

08006b7a <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006b7a:	b580      	push	{r7, lr}
 8006b7c:	b084      	sub	sp, #16
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b86:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b8e:	b2db      	uxtb	r3, r3
 8006b90:	2b21      	cmp	r3, #33	; 0x21
 8006b92:	d156      	bne.n	8006c42 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d012      	beq.n	8006bc4 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba2:	781a      	ldrb	r2, [r3, #0]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bae:	1c5a      	adds	r2, r3, #1
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	b29a      	uxth	r2, r3
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006bc2:	e03e      	b.n	8006c42 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2b08      	cmp	r3, #8
 8006bc8:	d01d      	beq.n	8006c06 <I2C_MasterTransmit_BTF+0x8c>
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2b20      	cmp	r3, #32
 8006bce:	d01a      	beq.n	8006c06 <I2C_MasterTransmit_BTF+0x8c>
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006bd6:	d016      	beq.n	8006c06 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	685a      	ldr	r2, [r3, #4]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006be6:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2211      	movs	r2, #17
 8006bec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2220      	movs	r2, #32
 8006bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f7ff feb7 	bl	8006972 <HAL_I2C_MasterTxCpltCallback>
}
 8006c04:	e01d      	b.n	8006c42 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	685a      	ldr	r2, [r3, #4]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006c14:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c24:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2220      	movs	r2, #32
 8006c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f7ff fe98 	bl	8006972 <HAL_I2C_MasterTxCpltCallback>
}
 8006c42:	bf00      	nop
 8006c44:	3710      	adds	r7, #16
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}

08006c4a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006c4a:	b580      	push	{r7, lr}
 8006c4c:	b084      	sub	sp, #16
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c58:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d11d      	bne.n	8006c9e <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d10b      	bne.n	8006c82 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c6e:	b2da      	uxtb	r2, r3
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c7a:	1c9a      	adds	r2, r3, #2
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8006c80:	e06e      	b.n	8006d60 <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	121b      	asrs	r3, r3, #8
 8006c8a:	b2da      	uxtb	r2, r3
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c96:	1c5a      	adds	r2, r3, #1
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006c9c:	e060      	b.n	8006d60 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d10b      	bne.n	8006cbe <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006caa:	b2da      	uxtb	r2, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cb6:	1c5a      	adds	r2, r3, #1
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006cbc:	e050      	b.n	8006d60 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cc2:	2b02      	cmp	r3, #2
 8006cc4:	d14c      	bne.n	8006d60 <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006cc6:	7bfb      	ldrb	r3, [r7, #15]
 8006cc8:	2b22      	cmp	r3, #34	; 0x22
 8006cca:	d108      	bne.n	8006cde <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cda:	601a      	str	r2, [r3, #0]
}
 8006cdc:	e040      	b.n	8006d60 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d015      	beq.n	8006d14 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8006ce8:	7bfb      	ldrb	r3, [r7, #15]
 8006cea:	2b21      	cmp	r3, #33	; 0x21
 8006cec:	d112      	bne.n	8006d14 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cf2:	781a      	ldrb	r2, [r3, #0]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cfe:	1c5a      	adds	r2, r3, #1
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	3b01      	subs	r3, #1
 8006d0c:	b29a      	uxth	r2, r3
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006d12:	e025      	b.n	8006d60 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d120      	bne.n	8006d60 <I2C_MemoryTransmit_TXE_BTF+0x116>
 8006d1e:	7bfb      	ldrb	r3, [r7, #15]
 8006d20:	2b21      	cmp	r3, #33	; 0x21
 8006d22:	d11d      	bne.n	8006d60 <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	685a      	ldr	r2, [r3, #4]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d32:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d42:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2220      	movs	r2, #32
 8006d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f7ff fe49 	bl	80069f2 <HAL_I2C_MemTxCpltCallback>
}
 8006d60:	bf00      	nop
 8006d62:	3710      	adds	r7, #16
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	2b22      	cmp	r3, #34	; 0x22
 8006d7a:	f040 80a2 	bne.w	8006ec2 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2b03      	cmp	r3, #3
 8006d8a:	d921      	bls.n	8006dd0 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	691a      	ldr	r2, [r3, #16]
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d96:	b2d2      	uxtb	r2, r2
 8006d98:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9e:	1c5a      	adds	r2, r3, #1
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	3b01      	subs	r3, #1
 8006dac:	b29a      	uxth	r2, r3
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	2b03      	cmp	r3, #3
 8006dba:	f040 8082 	bne.w	8006ec2 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	685a      	ldr	r2, [r3, #4]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dcc:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8006dce:	e078      	b.n	8006ec2 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dd4:	2b02      	cmp	r3, #2
 8006dd6:	d074      	beq.n	8006ec2 <I2C_MasterReceive_RXNE+0x15a>
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d002      	beq.n	8006de4 <I2C_MasterReceive_RXNE+0x7c>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d16e      	bne.n	8006ec2 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f001 fa69 	bl	80082bc <I2C_WaitOnSTOPRequestThroughIT>
 8006dea:	4603      	mov	r3, r0
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d142      	bne.n	8006e76 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dfe:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	685a      	ldr	r2, [r3, #4]
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006e0e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	691a      	ldr	r2, [r3, #16]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e1a:	b2d2      	uxtb	r2, r2
 8006e1c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e22:	1c5a      	adds	r2, r3, #1
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	3b01      	subs	r3, #1
 8006e30:	b29a      	uxth	r2, r3
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2220      	movs	r2, #32
 8006e3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e44:	b2db      	uxtb	r3, r3
 8006e46:	2b40      	cmp	r3, #64	; 0x40
 8006e48:	d10a      	bne.n	8006e60 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f7ff fdd4 	bl	8006a06 <HAL_I2C_MemRxCpltCallback>
}
 8006e5e:	e030      	b.n	8006ec2 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2212      	movs	r2, #18
 8006e6c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f7ff fd89 	bl	8006986 <HAL_I2C_MasterRxCpltCallback>
}
 8006e74:	e025      	b.n	8006ec2 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	685a      	ldr	r2, [r3, #4]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006e84:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	691a      	ldr	r2, [r3, #16]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e90:	b2d2      	uxtb	r2, r2
 8006e92:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e98:	1c5a      	adds	r2, r3, #1
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	3b01      	subs	r3, #1
 8006ea6:	b29a      	uxth	r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2220      	movs	r2, #32
 8006eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f7ff fdac 	bl	8006a1a <HAL_I2C_ErrorCallback>
}
 8006ec2:	bf00      	nop
 8006ec4:	3710      	adds	r7, #16
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b084      	sub	sp, #16
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ed6:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	2b04      	cmp	r3, #4
 8006ee0:	d11b      	bne.n	8006f1a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	685a      	ldr	r2, [r3, #4]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ef0:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	691a      	ldr	r2, [r3, #16]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006efc:	b2d2      	uxtb	r2, r2
 8006efe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f04:	1c5a      	adds	r2, r3, #1
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	3b01      	subs	r3, #1
 8006f12:	b29a      	uxth	r2, r3
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006f18:	e0bd      	b.n	8007096 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	2b03      	cmp	r3, #3
 8006f22:	d129      	bne.n	8006f78 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	685a      	ldr	r2, [r3, #4]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f32:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2b04      	cmp	r3, #4
 8006f38:	d00a      	beq.n	8006f50 <I2C_MasterReceive_BTF+0x86>
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2b02      	cmp	r3, #2
 8006f3e:	d007      	beq.n	8006f50 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f4e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	691a      	ldr	r2, [r3, #16]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f5a:	b2d2      	uxtb	r2, r2
 8006f5c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f62:	1c5a      	adds	r2, r3, #1
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	3b01      	subs	r3, #1
 8006f70:	b29a      	uxth	r2, r3
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006f76:	e08e      	b.n	8007096 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	2b02      	cmp	r3, #2
 8006f80:	d176      	bne.n	8007070 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d002      	beq.n	8006f8e <I2C_MasterReceive_BTF+0xc4>
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2b10      	cmp	r3, #16
 8006f8c:	d108      	bne.n	8006fa0 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	681a      	ldr	r2, [r3, #0]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f9c:	601a      	str	r2, [r3, #0]
 8006f9e:	e019      	b.n	8006fd4 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2b04      	cmp	r3, #4
 8006fa4:	d002      	beq.n	8006fac <I2C_MasterReceive_BTF+0xe2>
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2b02      	cmp	r3, #2
 8006faa:	d108      	bne.n	8006fbe <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006fba:	601a      	str	r2, [r3, #0]
 8006fbc:	e00a      	b.n	8006fd4 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2b10      	cmp	r3, #16
 8006fc2:	d007      	beq.n	8006fd4 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fd2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	691a      	ldr	r2, [r3, #16]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fde:	b2d2      	uxtb	r2, r2
 8006fe0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fe6:	1c5a      	adds	r2, r3, #1
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	3b01      	subs	r3, #1
 8006ff4:	b29a      	uxth	r2, r3
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	691a      	ldr	r2, [r3, #16]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007004:	b2d2      	uxtb	r2, r2
 8007006:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700c:	1c5a      	adds	r2, r3, #1
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007016:	b29b      	uxth	r3, r3
 8007018:	3b01      	subs	r3, #1
 800701a:	b29a      	uxth	r2, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	685a      	ldr	r2, [r3, #4]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800702e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2220      	movs	r2, #32
 8007034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800703e:	b2db      	uxtb	r3, r3
 8007040:	2b40      	cmp	r3, #64	; 0x40
 8007042:	d10a      	bne.n	800705a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2200      	movs	r2, #0
 8007048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f7ff fcd7 	bl	8006a06 <HAL_I2C_MemRxCpltCallback>
}
 8007058:	e01d      	b.n	8007096 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2212      	movs	r2, #18
 8007066:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f7ff fc8c 	bl	8006986 <HAL_I2C_MasterRxCpltCallback>
}
 800706e:	e012      	b.n	8007096 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	691a      	ldr	r2, [r3, #16]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800707a:	b2d2      	uxtb	r2, r2
 800707c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007082:	1c5a      	adds	r2, r3, #1
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800708c:	b29b      	uxth	r3, r3
 800708e:	3b01      	subs	r3, #1
 8007090:	b29a      	uxth	r2, r3
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007096:	bf00      	nop
 8007098:	3710      	adds	r7, #16
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}

0800709e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800709e:	b480      	push	{r7}
 80070a0:	b083      	sub	sp, #12
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	2b40      	cmp	r3, #64	; 0x40
 80070b0:	d117      	bne.n	80070e2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d109      	bne.n	80070ce <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	461a      	mov	r2, r3
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80070ca:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80070cc:	e067      	b.n	800719e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	f043 0301 	orr.w	r3, r3, #1
 80070d8:	b2da      	uxtb	r2, r3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	611a      	str	r2, [r3, #16]
}
 80070e0:	e05d      	b.n	800719e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80070ea:	d133      	bne.n	8007154 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070f2:	b2db      	uxtb	r3, r3
 80070f4:	2b21      	cmp	r3, #33	; 0x21
 80070f6:	d109      	bne.n	800710c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	461a      	mov	r2, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007108:	611a      	str	r2, [r3, #16]
 800710a:	e008      	b.n	800711e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007110:	b2db      	uxtb	r3, r3
 8007112:	f043 0301 	orr.w	r3, r3, #1
 8007116:	b2da      	uxtb	r2, r3
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007122:	2b00      	cmp	r3, #0
 8007124:	d004      	beq.n	8007130 <I2C_Master_SB+0x92>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800712a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800712c:	2b00      	cmp	r3, #0
 800712e:	d108      	bne.n	8007142 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007134:	2b00      	cmp	r3, #0
 8007136:	d032      	beq.n	800719e <I2C_Master_SB+0x100>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800713c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800713e:	2b00      	cmp	r3, #0
 8007140:	d02d      	beq.n	800719e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	685a      	ldr	r2, [r3, #4]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007150:	605a      	str	r2, [r3, #4]
}
 8007152:	e024      	b.n	800719e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007158:	2b00      	cmp	r3, #0
 800715a:	d10e      	bne.n	800717a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007160:	b29b      	uxth	r3, r3
 8007162:	11db      	asrs	r3, r3, #7
 8007164:	b2db      	uxtb	r3, r3
 8007166:	f003 0306 	and.w	r3, r3, #6
 800716a:	b2db      	uxtb	r3, r3
 800716c:	f063 030f 	orn	r3, r3, #15
 8007170:	b2da      	uxtb	r2, r3
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	611a      	str	r2, [r3, #16]
}
 8007178:	e011      	b.n	800719e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800717e:	2b01      	cmp	r3, #1
 8007180:	d10d      	bne.n	800719e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007186:	b29b      	uxth	r3, r3
 8007188:	11db      	asrs	r3, r3, #7
 800718a:	b2db      	uxtb	r3, r3
 800718c:	f003 0306 	and.w	r3, r3, #6
 8007190:	b2db      	uxtb	r3, r3
 8007192:	f063 030e 	orn	r3, r3, #14
 8007196:	b2da      	uxtb	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	611a      	str	r2, [r3, #16]
}
 800719e:	bf00      	nop
 80071a0:	370c      	adds	r7, #12
 80071a2:	46bd      	mov	sp, r7
 80071a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a8:	4770      	bx	lr

080071aa <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80071aa:	b480      	push	{r7}
 80071ac:	b083      	sub	sp, #12
 80071ae:	af00      	add	r7, sp, #0
 80071b0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071b6:	b2da      	uxtb	r2, r3
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d103      	bne.n	80071ce <I2C_Master_ADD10+0x24>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d011      	beq.n	80071f2 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d104      	bne.n	80071e2 <I2C_Master_ADD10+0x38>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d007      	beq.n	80071f2 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	685a      	ldr	r2, [r3, #4]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071f0:	605a      	str	r2, [r3, #4]
    }
  }
}
 80071f2:	bf00      	nop
 80071f4:	370c      	adds	r7, #12
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr

080071fe <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80071fe:	b480      	push	{r7}
 8007200:	b091      	sub	sp, #68	; 0x44
 8007202:	af00      	add	r7, sp, #0
 8007204:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800720c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007214:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800721a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007222:	b2db      	uxtb	r3, r3
 8007224:	2b22      	cmp	r3, #34	; 0x22
 8007226:	f040 8169 	bne.w	80074fc <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800722e:	2b00      	cmp	r3, #0
 8007230:	d10f      	bne.n	8007252 <I2C_Master_ADDR+0x54>
 8007232:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007236:	2b40      	cmp	r3, #64	; 0x40
 8007238:	d10b      	bne.n	8007252 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800723a:	2300      	movs	r3, #0
 800723c:	633b      	str	r3, [r7, #48]	; 0x30
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	695b      	ldr	r3, [r3, #20]
 8007244:	633b      	str	r3, [r7, #48]	; 0x30
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	699b      	ldr	r3, [r3, #24]
 800724c:	633b      	str	r3, [r7, #48]	; 0x30
 800724e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007250:	e160      	b.n	8007514 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007256:	2b00      	cmp	r3, #0
 8007258:	d11d      	bne.n	8007296 <I2C_Master_ADDR+0x98>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	691b      	ldr	r3, [r3, #16]
 800725e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007262:	d118      	bne.n	8007296 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007264:	2300      	movs	r3, #0
 8007266:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	695b      	ldr	r3, [r3, #20]
 800726e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	699b      	ldr	r3, [r3, #24]
 8007276:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007278:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007288:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800728e:	1c5a      	adds	r2, r3, #1
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	651a      	str	r2, [r3, #80]	; 0x50
 8007294:	e13e      	b.n	8007514 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800729a:	b29b      	uxth	r3, r3
 800729c:	2b00      	cmp	r3, #0
 800729e:	d113      	bne.n	80072c8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072a0:	2300      	movs	r3, #0
 80072a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	695b      	ldr	r3, [r3, #20]
 80072aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	699b      	ldr	r3, [r3, #24]
 80072b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80072b4:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072c4:	601a      	str	r2, [r3, #0]
 80072c6:	e115      	b.n	80074f4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	f040 808a 	bne.w	80073e8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80072d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80072da:	d137      	bne.n	800734c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072ea:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80072f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072fa:	d113      	bne.n	8007324 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800730a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800730c:	2300      	movs	r3, #0
 800730e:	627b      	str	r3, [r7, #36]	; 0x24
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	695b      	ldr	r3, [r3, #20]
 8007316:	627b      	str	r3, [r7, #36]	; 0x24
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	699b      	ldr	r3, [r3, #24]
 800731e:	627b      	str	r3, [r7, #36]	; 0x24
 8007320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007322:	e0e7      	b.n	80074f4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007324:	2300      	movs	r3, #0
 8007326:	623b      	str	r3, [r7, #32]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	695b      	ldr	r3, [r3, #20]
 800732e:	623b      	str	r3, [r7, #32]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	699b      	ldr	r3, [r3, #24]
 8007336:	623b      	str	r3, [r7, #32]
 8007338:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	681a      	ldr	r2, [r3, #0]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007348:	601a      	str	r2, [r3, #0]
 800734a:	e0d3      	b.n	80074f4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800734c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800734e:	2b08      	cmp	r3, #8
 8007350:	d02e      	beq.n	80073b0 <I2C_Master_ADDR+0x1b2>
 8007352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007354:	2b20      	cmp	r3, #32
 8007356:	d02b      	beq.n	80073b0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800735a:	2b12      	cmp	r3, #18
 800735c:	d102      	bne.n	8007364 <I2C_Master_ADDR+0x166>
 800735e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007360:	2b01      	cmp	r3, #1
 8007362:	d125      	bne.n	80073b0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007366:	2b04      	cmp	r3, #4
 8007368:	d00e      	beq.n	8007388 <I2C_Master_ADDR+0x18a>
 800736a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800736c:	2b02      	cmp	r3, #2
 800736e:	d00b      	beq.n	8007388 <I2C_Master_ADDR+0x18a>
 8007370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007372:	2b10      	cmp	r3, #16
 8007374:	d008      	beq.n	8007388 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007384:	601a      	str	r2, [r3, #0]
 8007386:	e007      	b.n	8007398 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	681a      	ldr	r2, [r3, #0]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007396:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007398:	2300      	movs	r3, #0
 800739a:	61fb      	str	r3, [r7, #28]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	695b      	ldr	r3, [r3, #20]
 80073a2:	61fb      	str	r3, [r7, #28]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	699b      	ldr	r3, [r3, #24]
 80073aa:	61fb      	str	r3, [r7, #28]
 80073ac:	69fb      	ldr	r3, [r7, #28]
 80073ae:	e0a1      	b.n	80074f4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073be:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073c0:	2300      	movs	r3, #0
 80073c2:	61bb      	str	r3, [r7, #24]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	695b      	ldr	r3, [r3, #20]
 80073ca:	61bb      	str	r3, [r7, #24]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	699b      	ldr	r3, [r3, #24]
 80073d2:	61bb      	str	r3, [r7, #24]
 80073d4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073e4:	601a      	str	r2, [r3, #0]
 80073e6:	e085      	b.n	80074f4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	2b02      	cmp	r3, #2
 80073f0:	d14d      	bne.n	800748e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80073f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f4:	2b04      	cmp	r3, #4
 80073f6:	d016      	beq.n	8007426 <I2C_Master_ADDR+0x228>
 80073f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	d013      	beq.n	8007426 <I2C_Master_ADDR+0x228>
 80073fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007400:	2b10      	cmp	r3, #16
 8007402:	d010      	beq.n	8007426 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007412:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007422:	601a      	str	r2, [r3, #0]
 8007424:	e007      	b.n	8007436 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007434:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007440:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007444:	d117      	bne.n	8007476 <I2C_Master_ADDR+0x278>
 8007446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007448:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800744c:	d00b      	beq.n	8007466 <I2C_Master_ADDR+0x268>
 800744e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007450:	2b01      	cmp	r3, #1
 8007452:	d008      	beq.n	8007466 <I2C_Master_ADDR+0x268>
 8007454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007456:	2b08      	cmp	r3, #8
 8007458:	d005      	beq.n	8007466 <I2C_Master_ADDR+0x268>
 800745a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800745c:	2b10      	cmp	r3, #16
 800745e:	d002      	beq.n	8007466 <I2C_Master_ADDR+0x268>
 8007460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007462:	2b20      	cmp	r3, #32
 8007464:	d107      	bne.n	8007476 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	685a      	ldr	r2, [r3, #4]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007474:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007476:	2300      	movs	r3, #0
 8007478:	617b      	str	r3, [r7, #20]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	695b      	ldr	r3, [r3, #20]
 8007480:	617b      	str	r3, [r7, #20]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	699b      	ldr	r3, [r3, #24]
 8007488:	617b      	str	r3, [r7, #20]
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	e032      	b.n	80074f4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	681a      	ldr	r2, [r3, #0]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800749c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074ac:	d117      	bne.n	80074de <I2C_Master_ADDR+0x2e0>
 80074ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80074b4:	d00b      	beq.n	80074ce <I2C_Master_ADDR+0x2d0>
 80074b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d008      	beq.n	80074ce <I2C_Master_ADDR+0x2d0>
 80074bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074be:	2b08      	cmp	r3, #8
 80074c0:	d005      	beq.n	80074ce <I2C_Master_ADDR+0x2d0>
 80074c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c4:	2b10      	cmp	r3, #16
 80074c6:	d002      	beq.n	80074ce <I2C_Master_ADDR+0x2d0>
 80074c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ca:	2b20      	cmp	r3, #32
 80074cc:	d107      	bne.n	80074de <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	685a      	ldr	r2, [r3, #4]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80074dc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074de:	2300      	movs	r3, #0
 80074e0:	613b      	str	r3, [r7, #16]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	695b      	ldr	r3, [r3, #20]
 80074e8:	613b      	str	r3, [r7, #16]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	699b      	ldr	r3, [r3, #24]
 80074f0:	613b      	str	r3, [r7, #16]
 80074f2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80074fa:	e00b      	b.n	8007514 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074fc:	2300      	movs	r3, #0
 80074fe:	60fb      	str	r3, [r7, #12]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	695b      	ldr	r3, [r3, #20]
 8007506:	60fb      	str	r3, [r7, #12]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	699b      	ldr	r3, [r3, #24]
 800750e:	60fb      	str	r3, [r7, #12]
 8007510:	68fb      	ldr	r3, [r7, #12]
}
 8007512:	e7ff      	b.n	8007514 <I2C_Master_ADDR+0x316>
 8007514:	bf00      	nop
 8007516:	3744      	adds	r7, #68	; 0x44
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800752e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007534:	b29b      	uxth	r3, r3
 8007536:	2b00      	cmp	r3, #0
 8007538:	d02b      	beq.n	8007592 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753e:	781a      	ldrb	r2, [r3, #0]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800754a:	1c5a      	adds	r2, r3, #1
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007554:	b29b      	uxth	r3, r3
 8007556:	3b01      	subs	r3, #1
 8007558:	b29a      	uxth	r2, r3
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007562:	b29b      	uxth	r3, r3
 8007564:	2b00      	cmp	r3, #0
 8007566:	d114      	bne.n	8007592 <I2C_SlaveTransmit_TXE+0x72>
 8007568:	7bfb      	ldrb	r3, [r7, #15]
 800756a:	2b29      	cmp	r3, #41	; 0x29
 800756c:	d111      	bne.n	8007592 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	685a      	ldr	r2, [r3, #4]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800757c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2221      	movs	r2, #33	; 0x21
 8007582:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2228      	movs	r2, #40	; 0x28
 8007588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f7ff fa04 	bl	800699a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007592:	bf00      	nop
 8007594:	3710      	adds	r7, #16
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800759a:	b480      	push	{r7}
 800759c:	b083      	sub	sp, #12
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d011      	beq.n	80075d0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b0:	781a      	ldrb	r2, [r3, #0]
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075bc:	1c5a      	adds	r2, r3, #1
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	3b01      	subs	r3, #1
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80075d0:	bf00      	nop
 80075d2:	370c      	adds	r7, #12
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr

080075dc <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075ea:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075f0:	b29b      	uxth	r3, r3
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d02c      	beq.n	8007650 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	691a      	ldr	r2, [r3, #16]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007600:	b2d2      	uxtb	r2, r2
 8007602:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007608:	1c5a      	adds	r2, r3, #1
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007612:	b29b      	uxth	r3, r3
 8007614:	3b01      	subs	r3, #1
 8007616:	b29a      	uxth	r2, r3
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007620:	b29b      	uxth	r3, r3
 8007622:	2b00      	cmp	r3, #0
 8007624:	d114      	bne.n	8007650 <I2C_SlaveReceive_RXNE+0x74>
 8007626:	7bfb      	ldrb	r3, [r7, #15]
 8007628:	2b2a      	cmp	r3, #42	; 0x2a
 800762a:	d111      	bne.n	8007650 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	685a      	ldr	r2, [r3, #4]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800763a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2222      	movs	r2, #34	; 0x22
 8007640:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2228      	movs	r2, #40	; 0x28
 8007646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f7ff f9af 	bl	80069ae <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007650:	bf00      	nop
 8007652:	3710      	adds	r7, #16
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}

08007658 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007658:	b480      	push	{r7}
 800765a:	b083      	sub	sp, #12
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007664:	b29b      	uxth	r3, r3
 8007666:	2b00      	cmp	r3, #0
 8007668:	d012      	beq.n	8007690 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	691a      	ldr	r2, [r3, #16]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007674:	b2d2      	uxtb	r2, r2
 8007676:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767c:	1c5a      	adds	r2, r3, #1
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007686:	b29b      	uxth	r3, r3
 8007688:	3b01      	subs	r3, #1
 800768a:	b29a      	uxth	r2, r3
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007690:	bf00      	nop
 8007692:	370c      	adds	r7, #12
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr

0800769c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80076a6:	2300      	movs	r3, #0
 80076a8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80076b6:	2b28      	cmp	r3, #40	; 0x28
 80076b8:	d127      	bne.n	800770a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	685a      	ldr	r2, [r3, #4]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076c8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	089b      	lsrs	r3, r3, #2
 80076ce:	f003 0301 	and.w	r3, r3, #1
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d101      	bne.n	80076da <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80076d6:	2301      	movs	r3, #1
 80076d8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	09db      	lsrs	r3, r3, #7
 80076de:	f003 0301 	and.w	r3, r3, #1
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d103      	bne.n	80076ee <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	81bb      	strh	r3, [r7, #12]
 80076ec:	e002      	b.n	80076f4 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	699b      	ldr	r3, [r3, #24]
 80076f2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2200      	movs	r2, #0
 80076f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80076fc:	89ba      	ldrh	r2, [r7, #12]
 80076fe:	7bfb      	ldrb	r3, [r7, #15]
 8007700:	4619      	mov	r1, r3
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f7ff f95d 	bl	80069c2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007708:	e008      	b.n	800771c <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f06f 0202 	mvn.w	r2, #2
 8007712:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2200      	movs	r2, #0
 8007718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800771c:	bf00      	nop
 800771e:	3710      	adds	r7, #16
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}

08007724 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007732:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	685a      	ldr	r2, [r3, #4]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007742:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007744:	2300      	movs	r3, #0
 8007746:	60bb      	str	r3, [r7, #8]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	695b      	ldr	r3, [r3, #20]
 800774e:	60bb      	str	r3, [r7, #8]
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f042 0201 	orr.w	r2, r2, #1
 800775e:	601a      	str	r2, [r3, #0]
 8007760:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007770:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800777c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007780:	d172      	bne.n	8007868 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007782:	7bfb      	ldrb	r3, [r7, #15]
 8007784:	2b22      	cmp	r3, #34	; 0x22
 8007786:	d002      	beq.n	800778e <I2C_Slave_STOPF+0x6a>
 8007788:	7bfb      	ldrb	r3, [r7, #15]
 800778a:	2b2a      	cmp	r3, #42	; 0x2a
 800778c:	d135      	bne.n	80077fa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	b29a      	uxth	r2, r3
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d005      	beq.n	80077b2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077aa:	f043 0204 	orr.w	r2, r3, #4
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	685a      	ldr	r2, [r3, #4]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077c0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077c6:	4618      	mov	r0, r3
 80077c8:	f7fe f946 	bl	8005a58 <HAL_DMA_GetState>
 80077cc:	4603      	mov	r3, r0
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d049      	beq.n	8007866 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d6:	4a69      	ldr	r2, [pc, #420]	; (800797c <I2C_Slave_STOPF+0x258>)
 80077d8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077de:	4618      	mov	r0, r3
 80077e0:	f7fe f918 	bl	8005a14 <HAL_DMA_Abort_IT>
 80077e4:	4603      	mov	r3, r0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d03d      	beq.n	8007866 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80077f4:	4610      	mov	r0, r2
 80077f6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80077f8:	e035      	b.n	8007866 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	b29a      	uxth	r2, r3
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800780c:	b29b      	uxth	r3, r3
 800780e:	2b00      	cmp	r3, #0
 8007810:	d005      	beq.n	800781e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007816:	f043 0204 	orr.w	r2, r3, #4
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	685a      	ldr	r2, [r3, #4]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800782c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007832:	4618      	mov	r0, r3
 8007834:	f7fe f910 	bl	8005a58 <HAL_DMA_GetState>
 8007838:	4603      	mov	r3, r0
 800783a:	2b01      	cmp	r3, #1
 800783c:	d014      	beq.n	8007868 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007842:	4a4e      	ldr	r2, [pc, #312]	; (800797c <I2C_Slave_STOPF+0x258>)
 8007844:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800784a:	4618      	mov	r0, r3
 800784c:	f7fe f8e2 	bl	8005a14 <HAL_DMA_Abort_IT>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d008      	beq.n	8007868 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800785a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800785c:	687a      	ldr	r2, [r7, #4]
 800785e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007860:	4610      	mov	r0, r2
 8007862:	4798      	blx	r3
 8007864:	e000      	b.n	8007868 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007866:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800786c:	b29b      	uxth	r3, r3
 800786e:	2b00      	cmp	r3, #0
 8007870:	d03e      	beq.n	80078f0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	695b      	ldr	r3, [r3, #20]
 8007878:	f003 0304 	and.w	r3, r3, #4
 800787c:	2b04      	cmp	r3, #4
 800787e:	d112      	bne.n	80078a6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	691a      	ldr	r2, [r3, #16]
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800788a:	b2d2      	uxtb	r2, r2
 800788c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007892:	1c5a      	adds	r2, r3, #1
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800789c:	b29b      	uxth	r3, r3
 800789e:	3b01      	subs	r3, #1
 80078a0:	b29a      	uxth	r2, r3
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	695b      	ldr	r3, [r3, #20]
 80078ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078b0:	2b40      	cmp	r3, #64	; 0x40
 80078b2:	d112      	bne.n	80078da <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	691a      	ldr	r2, [r3, #16]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078be:	b2d2      	uxtb	r2, r2
 80078c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c6:	1c5a      	adds	r2, r3, #1
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	3b01      	subs	r3, #1
 80078d4:	b29a      	uxth	r2, r3
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078de:	b29b      	uxth	r3, r3
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d005      	beq.n	80078f0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078e8:	f043 0204 	orr.w	r2, r3, #4
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d003      	beq.n	8007900 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 f843 	bl	8007984 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80078fe:	e039      	b.n	8007974 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007900:	7bfb      	ldrb	r3, [r7, #15]
 8007902:	2b2a      	cmp	r3, #42	; 0x2a
 8007904:	d109      	bne.n	800791a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2228      	movs	r2, #40	; 0x28
 8007910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f7ff f84a 	bl	80069ae <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007920:	b2db      	uxtb	r3, r3
 8007922:	2b28      	cmp	r3, #40	; 0x28
 8007924:	d111      	bne.n	800794a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a15      	ldr	r2, [pc, #84]	; (8007980 <I2C_Slave_STOPF+0x25c>)
 800792a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2200      	movs	r2, #0
 8007930:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2220      	movs	r2, #32
 8007936:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2200      	movs	r2, #0
 800793e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f7ff f84b 	bl	80069de <HAL_I2C_ListenCpltCallback>
}
 8007948:	e014      	b.n	8007974 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800794e:	2b22      	cmp	r3, #34	; 0x22
 8007950:	d002      	beq.n	8007958 <I2C_Slave_STOPF+0x234>
 8007952:	7bfb      	ldrb	r3, [r7, #15]
 8007954:	2b22      	cmp	r3, #34	; 0x22
 8007956:	d10d      	bne.n	8007974 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2220      	movs	r2, #32
 8007962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2200      	movs	r2, #0
 800796a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f7ff f81d 	bl	80069ae <HAL_I2C_SlaveRxCpltCallback>
}
 8007974:	bf00      	nop
 8007976:	3710      	adds	r7, #16
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}
 800797c:	08007ebd 	.word	0x08007ebd
 8007980:	ffff0000 	.word	0xffff0000

08007984 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b084      	sub	sp, #16
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007992:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800799a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800799c:	7bbb      	ldrb	r3, [r7, #14]
 800799e:	2b10      	cmp	r3, #16
 80079a0:	d002      	beq.n	80079a8 <I2C_ITError+0x24>
 80079a2:	7bbb      	ldrb	r3, [r7, #14]
 80079a4:	2b40      	cmp	r3, #64	; 0x40
 80079a6:	d10a      	bne.n	80079be <I2C_ITError+0x3a>
 80079a8:	7bfb      	ldrb	r3, [r7, #15]
 80079aa:	2b22      	cmp	r3, #34	; 0x22
 80079ac:	d107      	bne.n	80079be <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80079bc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80079be:	7bfb      	ldrb	r3, [r7, #15]
 80079c0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80079c4:	2b28      	cmp	r3, #40	; 0x28
 80079c6:	d107      	bne.n	80079d8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2200      	movs	r2, #0
 80079cc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2228      	movs	r2, #40	; 0x28
 80079d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80079d6:	e015      	b.n	8007a04 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80079e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079e6:	d00a      	beq.n	80079fe <I2C_ITError+0x7a>
 80079e8:	7bfb      	ldrb	r3, [r7, #15]
 80079ea:	2b60      	cmp	r3, #96	; 0x60
 80079ec:	d007      	beq.n	80079fe <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2220      	movs	r2, #32
 80079f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2200      	movs	r2, #0
 8007a02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a12:	d162      	bne.n	8007ada <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	685a      	ldr	r2, [r3, #4]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a22:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007a2c:	b2db      	uxtb	r3, r3
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d020      	beq.n	8007a74 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a36:	4a6a      	ldr	r2, [pc, #424]	; (8007be0 <I2C_ITError+0x25c>)
 8007a38:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f7fd ffe8 	bl	8005a14 <HAL_DMA_Abort_IT>
 8007a44:	4603      	mov	r3, r0
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	f000 8089 	beq.w	8007b5e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f022 0201 	bic.w	r2, r2, #1
 8007a5a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2220      	movs	r2, #32
 8007a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007a6e:	4610      	mov	r0, r2
 8007a70:	4798      	blx	r3
 8007a72:	e074      	b.n	8007b5e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a78:	4a59      	ldr	r2, [pc, #356]	; (8007be0 <I2C_ITError+0x25c>)
 8007a7a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a80:	4618      	mov	r0, r3
 8007a82:	f7fd ffc7 	bl	8005a14 <HAL_DMA_Abort_IT>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d068      	beq.n	8007b5e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	695b      	ldr	r3, [r3, #20]
 8007a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a96:	2b40      	cmp	r3, #64	; 0x40
 8007a98:	d10b      	bne.n	8007ab2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	691a      	ldr	r2, [r3, #16]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aa4:	b2d2      	uxtb	r2, r2
 8007aa6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aac:	1c5a      	adds	r2, r3, #1
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f022 0201 	bic.w	r2, r2, #1
 8007ac0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2220      	movs	r2, #32
 8007ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ace:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007ad4:	4610      	mov	r0, r2
 8007ad6:	4798      	blx	r3
 8007ad8:	e041      	b.n	8007b5e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	2b60      	cmp	r3, #96	; 0x60
 8007ae4:	d125      	bne.n	8007b32 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2220      	movs	r2, #32
 8007aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	695b      	ldr	r3, [r3, #20]
 8007afa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007afe:	2b40      	cmp	r3, #64	; 0x40
 8007b00:	d10b      	bne.n	8007b1a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	691a      	ldr	r2, [r3, #16]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b0c:	b2d2      	uxtb	r2, r2
 8007b0e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b14:	1c5a      	adds	r2, r3, #1
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f022 0201 	bic.w	r2, r2, #1
 8007b28:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f7fe ff7f 	bl	8006a2e <HAL_I2C_AbortCpltCallback>
 8007b30:	e015      	b.n	8007b5e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	695b      	ldr	r3, [r3, #20]
 8007b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b3c:	2b40      	cmp	r3, #64	; 0x40
 8007b3e:	d10b      	bne.n	8007b58 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	691a      	ldr	r2, [r3, #16]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b4a:	b2d2      	uxtb	r2, r2
 8007b4c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b52:	1c5a      	adds	r2, r3, #1
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f7fe ff5e 	bl	8006a1a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b62:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	f003 0301 	and.w	r3, r3, #1
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d10e      	bne.n	8007b8c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d109      	bne.n	8007b8c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d104      	bne.n	8007b8c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d007      	beq.n	8007b9c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	685a      	ldr	r2, [r3, #4]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007b9a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ba2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ba8:	f003 0304 	and.w	r3, r3, #4
 8007bac:	2b04      	cmp	r3, #4
 8007bae:	d113      	bne.n	8007bd8 <I2C_ITError+0x254>
 8007bb0:	7bfb      	ldrb	r3, [r7, #15]
 8007bb2:	2b28      	cmp	r3, #40	; 0x28
 8007bb4:	d110      	bne.n	8007bd8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	4a0a      	ldr	r2, [pc, #40]	; (8007be4 <I2C_ITError+0x260>)
 8007bba:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2220      	movs	r2, #32
 8007bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f7fe ff03 	bl	80069de <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007bd8:	bf00      	nop
 8007bda:	3710      	adds	r7, #16
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	08007ebd 	.word	0x08007ebd
 8007be4:	ffff0000 	.word	0xffff0000

08007be8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b088      	sub	sp, #32
 8007bec:	af02      	add	r7, sp, #8
 8007bee:	60f8      	str	r0, [r7, #12]
 8007bf0:	607a      	str	r2, [r7, #4]
 8007bf2:	603b      	str	r3, [r7, #0]
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bfc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	2b08      	cmp	r3, #8
 8007c02:	d006      	beq.n	8007c12 <I2C_MasterRequestWrite+0x2a>
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d003      	beq.n	8007c12 <I2C_MasterRequestWrite+0x2a>
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007c10:	d108      	bne.n	8007c24 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	681a      	ldr	r2, [r3, #0]
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c20:	601a      	str	r2, [r3, #0]
 8007c22:	e00b      	b.n	8007c3c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c28:	2b12      	cmp	r3, #18
 8007c2a:	d107      	bne.n	8007c3c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	681a      	ldr	r2, [r3, #0]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c3a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	9300      	str	r3, [sp, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007c48:	68f8      	ldr	r0, [r7, #12]
 8007c4a:	f000 f9df 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d00d      	beq.n	8007c70 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c62:	d103      	bne.n	8007c6c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c6a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007c6c:	2303      	movs	r3, #3
 8007c6e:	e035      	b.n	8007cdc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	691b      	ldr	r3, [r3, #16]
 8007c74:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007c78:	d108      	bne.n	8007c8c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007c7a:	897b      	ldrh	r3, [r7, #10]
 8007c7c:	b2db      	uxtb	r3, r3
 8007c7e:	461a      	mov	r2, r3
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007c88:	611a      	str	r2, [r3, #16]
 8007c8a:	e01b      	b.n	8007cc4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007c8c:	897b      	ldrh	r3, [r7, #10]
 8007c8e:	11db      	asrs	r3, r3, #7
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	f003 0306 	and.w	r3, r3, #6
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	f063 030f 	orn	r3, r3, #15
 8007c9c:	b2da      	uxtb	r2, r3
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	687a      	ldr	r2, [r7, #4]
 8007ca8:	490e      	ldr	r1, [pc, #56]	; (8007ce4 <I2C_MasterRequestWrite+0xfc>)
 8007caa:	68f8      	ldr	r0, [r7, #12]
 8007cac:	f000 fa05 	bl	80080ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d001      	beq.n	8007cba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	e010      	b.n	8007cdc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007cba:	897b      	ldrh	r3, [r7, #10]
 8007cbc:	b2da      	uxtb	r2, r3
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	4907      	ldr	r1, [pc, #28]	; (8007ce8 <I2C_MasterRequestWrite+0x100>)
 8007cca:	68f8      	ldr	r0, [r7, #12]
 8007ccc:	f000 f9f5 	bl	80080ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d001      	beq.n	8007cda <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	e000      	b.n	8007cdc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007cda:	2300      	movs	r3, #0
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3718      	adds	r7, #24
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}
 8007ce4:	00010008 	.word	0x00010008
 8007ce8:	00010002 	.word	0x00010002

08007cec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b088      	sub	sp, #32
 8007cf0:	af02      	add	r7, sp, #8
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	4608      	mov	r0, r1
 8007cf6:	4611      	mov	r1, r2
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	817b      	strh	r3, [r7, #10]
 8007cfe:	460b      	mov	r3, r1
 8007d00:	813b      	strh	r3, [r7, #8]
 8007d02:	4613      	mov	r3, r2
 8007d04:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d14:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d24:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d28:	9300      	str	r3, [sp, #0]
 8007d2a:	6a3b      	ldr	r3, [r7, #32]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007d32:	68f8      	ldr	r0, [r7, #12]
 8007d34:	f000 f96a 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 8007d38:	4603      	mov	r3, r0
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d00d      	beq.n	8007d5a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d4c:	d103      	bne.n	8007d56 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d54:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007d56:	2303      	movs	r3, #3
 8007d58:	e0aa      	b.n	8007eb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007d5a:	897b      	ldrh	r3, [r7, #10]
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	461a      	mov	r2, r3
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007d68:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d6c:	6a3a      	ldr	r2, [r7, #32]
 8007d6e:	4952      	ldr	r1, [pc, #328]	; (8007eb8 <I2C_RequestMemoryRead+0x1cc>)
 8007d70:	68f8      	ldr	r0, [r7, #12]
 8007d72:	f000 f9a2 	bl	80080ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d001      	beq.n	8007d80 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	e097      	b.n	8007eb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d80:	2300      	movs	r3, #0
 8007d82:	617b      	str	r3, [r7, #20]
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	695b      	ldr	r3, [r3, #20]
 8007d8a:	617b      	str	r3, [r7, #20]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	699b      	ldr	r3, [r3, #24]
 8007d92:	617b      	str	r3, [r7, #20]
 8007d94:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d98:	6a39      	ldr	r1, [r7, #32]
 8007d9a:	68f8      	ldr	r0, [r7, #12]
 8007d9c:	f000 fa0c 	bl	80081b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007da0:	4603      	mov	r3, r0
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d00d      	beq.n	8007dc2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007daa:	2b04      	cmp	r3, #4
 8007dac:	d107      	bne.n	8007dbe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007dbc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	e076      	b.n	8007eb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007dc2:	88fb      	ldrh	r3, [r7, #6]
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d105      	bne.n	8007dd4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007dc8:	893b      	ldrh	r3, [r7, #8]
 8007dca:	b2da      	uxtb	r2, r3
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	611a      	str	r2, [r3, #16]
 8007dd2:	e021      	b.n	8007e18 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007dd4:	893b      	ldrh	r3, [r7, #8]
 8007dd6:	0a1b      	lsrs	r3, r3, #8
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	b2da      	uxtb	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007de2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007de4:	6a39      	ldr	r1, [r7, #32]
 8007de6:	68f8      	ldr	r0, [r7, #12]
 8007de8:	f000 f9e6 	bl	80081b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007dec:	4603      	mov	r3, r0
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d00d      	beq.n	8007e0e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007df6:	2b04      	cmp	r3, #4
 8007df8:	d107      	bne.n	8007e0a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	681a      	ldr	r2, [r3, #0]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e08:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e050      	b.n	8007eb0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e0e:	893b      	ldrh	r3, [r7, #8]
 8007e10:	b2da      	uxtb	r2, r3
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e1a:	6a39      	ldr	r1, [r7, #32]
 8007e1c:	68f8      	ldr	r0, [r7, #12]
 8007e1e:	f000 f9cb 	bl	80081b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007e22:	4603      	mov	r3, r0
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d00d      	beq.n	8007e44 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e2c:	2b04      	cmp	r3, #4
 8007e2e:	d107      	bne.n	8007e40 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e3e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007e40:	2301      	movs	r3, #1
 8007e42:	e035      	b.n	8007eb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e52:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e56:	9300      	str	r3, [sp, #0]
 8007e58:	6a3b      	ldr	r3, [r7, #32]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007e60:	68f8      	ldr	r0, [r7, #12]
 8007e62:	f000 f8d3 	bl	800800c <I2C_WaitOnFlagUntilTimeout>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d00d      	beq.n	8007e88 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e7a:	d103      	bne.n	8007e84 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e82:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007e84:	2303      	movs	r3, #3
 8007e86:	e013      	b.n	8007eb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007e88:	897b      	ldrh	r3, [r7, #10]
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	f043 0301 	orr.w	r3, r3, #1
 8007e90:	b2da      	uxtb	r2, r3
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e9a:	6a3a      	ldr	r2, [r7, #32]
 8007e9c:	4906      	ldr	r1, [pc, #24]	; (8007eb8 <I2C_RequestMemoryRead+0x1cc>)
 8007e9e:	68f8      	ldr	r0, [r7, #12]
 8007ea0:	f000 f90b 	bl	80080ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d001      	beq.n	8007eae <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e000      	b.n	8007eb0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3718      	adds	r7, #24
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}
 8007eb8:	00010002 	.word	0x00010002

08007ebc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b086      	sub	sp, #24
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ecc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ed4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007ed6:	4b4b      	ldr	r3, [pc, #300]	; (8008004 <I2C_DMAAbort+0x148>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	08db      	lsrs	r3, r3, #3
 8007edc:	4a4a      	ldr	r2, [pc, #296]	; (8008008 <I2C_DMAAbort+0x14c>)
 8007ede:	fba2 2303 	umull	r2, r3, r2, r3
 8007ee2:	0a1a      	lsrs	r2, r3, #8
 8007ee4:	4613      	mov	r3, r2
 8007ee6:	009b      	lsls	r3, r3, #2
 8007ee8:	4413      	add	r3, r2
 8007eea:	00da      	lsls	r2, r3, #3
 8007eec:	1ad3      	subs	r3, r2, r3
 8007eee:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d106      	bne.n	8007f04 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007efa:	f043 0220 	orr.w	r2, r3, #32
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8007f02:	e00a      	b.n	8007f1a <I2C_DMAAbort+0x5e>
    }
    count--;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	3b01      	subs	r3, #1
 8007f08:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f18:	d0ea      	beq.n	8007ef0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d003      	beq.n	8007f2a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f26:	2200      	movs	r2, #0
 8007f28:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d003      	beq.n	8007f3a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f36:	2200      	movs	r2, #0
 8007f38:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f48:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d003      	beq.n	8007f60 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d003      	beq.n	8007f70 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	681a      	ldr	r2, [r3, #0]
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f022 0201 	bic.w	r2, r2, #1
 8007f7e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	2b60      	cmp	r3, #96	; 0x60
 8007f8a:	d10e      	bne.n	8007faa <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	2220      	movs	r2, #32
 8007f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	2200      	movs	r2, #0
 8007f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007fa2:	6978      	ldr	r0, [r7, #20]
 8007fa4:	f7fe fd43 	bl	8006a2e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007fa8:	e027      	b.n	8007ffa <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007faa:	7cfb      	ldrb	r3, [r7, #19]
 8007fac:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007fb0:	2b28      	cmp	r3, #40	; 0x28
 8007fb2:	d117      	bne.n	8007fe4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	681a      	ldr	r2, [r3, #0]
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f042 0201 	orr.w	r2, r2, #1
 8007fc2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007fd2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	2228      	movs	r2, #40	; 0x28
 8007fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007fe2:	e007      	b.n	8007ff4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	2220      	movs	r2, #32
 8007fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007ff4:	6978      	ldr	r0, [r7, #20]
 8007ff6:	f7fe fd10 	bl	8006a1a <HAL_I2C_ErrorCallback>
}
 8007ffa:	bf00      	nop
 8007ffc:	3718      	adds	r7, #24
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bd80      	pop	{r7, pc}
 8008002:	bf00      	nop
 8008004:	20000008 	.word	0x20000008
 8008008:	14f8b589 	.word	0x14f8b589

0800800c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	60f8      	str	r0, [r7, #12]
 8008014:	60b9      	str	r1, [r7, #8]
 8008016:	603b      	str	r3, [r7, #0]
 8008018:	4613      	mov	r3, r2
 800801a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800801c:	e025      	b.n	800806a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008024:	d021      	beq.n	800806a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008026:	f7fc fd89 	bl	8004b3c <HAL_GetTick>
 800802a:	4602      	mov	r2, r0
 800802c:	69bb      	ldr	r3, [r7, #24]
 800802e:	1ad3      	subs	r3, r2, r3
 8008030:	683a      	ldr	r2, [r7, #0]
 8008032:	429a      	cmp	r2, r3
 8008034:	d302      	bcc.n	800803c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d116      	bne.n	800806a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2200      	movs	r2, #0
 8008040:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2220      	movs	r2, #32
 8008046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2200      	movs	r2, #0
 800804e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008056:	f043 0220 	orr.w	r2, r3, #32
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2200      	movs	r2, #0
 8008062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	e023      	b.n	80080b2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	0c1b      	lsrs	r3, r3, #16
 800806e:	b2db      	uxtb	r3, r3
 8008070:	2b01      	cmp	r3, #1
 8008072:	d10d      	bne.n	8008090 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	695b      	ldr	r3, [r3, #20]
 800807a:	43da      	mvns	r2, r3
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	4013      	ands	r3, r2
 8008080:	b29b      	uxth	r3, r3
 8008082:	2b00      	cmp	r3, #0
 8008084:	bf0c      	ite	eq
 8008086:	2301      	moveq	r3, #1
 8008088:	2300      	movne	r3, #0
 800808a:	b2db      	uxtb	r3, r3
 800808c:	461a      	mov	r2, r3
 800808e:	e00c      	b.n	80080aa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	699b      	ldr	r3, [r3, #24]
 8008096:	43da      	mvns	r2, r3
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	4013      	ands	r3, r2
 800809c:	b29b      	uxth	r3, r3
 800809e:	2b00      	cmp	r3, #0
 80080a0:	bf0c      	ite	eq
 80080a2:	2301      	moveq	r3, #1
 80080a4:	2300      	movne	r3, #0
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	461a      	mov	r2, r3
 80080aa:	79fb      	ldrb	r3, [r7, #7]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	d0b6      	beq.n	800801e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80080b0:	2300      	movs	r3, #0
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3710      	adds	r7, #16
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}

080080ba <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80080ba:	b580      	push	{r7, lr}
 80080bc:	b084      	sub	sp, #16
 80080be:	af00      	add	r7, sp, #0
 80080c0:	60f8      	str	r0, [r7, #12]
 80080c2:	60b9      	str	r1, [r7, #8]
 80080c4:	607a      	str	r2, [r7, #4]
 80080c6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80080c8:	e051      	b.n	800816e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	695b      	ldr	r3, [r3, #20]
 80080d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80080d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080d8:	d123      	bne.n	8008122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80080e8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80080f2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2200      	movs	r2, #0
 80080f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2220      	movs	r2, #32
 80080fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2200      	movs	r2, #0
 8008106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800810e:	f043 0204 	orr.w	r2, r3, #4
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2200      	movs	r2, #0
 800811a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800811e:	2301      	movs	r3, #1
 8008120:	e046      	b.n	80081b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008128:	d021      	beq.n	800816e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800812a:	f7fc fd07 	bl	8004b3c <HAL_GetTick>
 800812e:	4602      	mov	r2, r0
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	1ad3      	subs	r3, r2, r3
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	429a      	cmp	r2, r3
 8008138:	d302      	bcc.n	8008140 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d116      	bne.n	800816e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2200      	movs	r2, #0
 8008144:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2220      	movs	r2, #32
 800814a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2200      	movs	r2, #0
 8008152:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800815a:	f043 0220 	orr.w	r2, r3, #32
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2200      	movs	r2, #0
 8008166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800816a:	2301      	movs	r3, #1
 800816c:	e020      	b.n	80081b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	0c1b      	lsrs	r3, r3, #16
 8008172:	b2db      	uxtb	r3, r3
 8008174:	2b01      	cmp	r3, #1
 8008176:	d10c      	bne.n	8008192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	695b      	ldr	r3, [r3, #20]
 800817e:	43da      	mvns	r2, r3
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	4013      	ands	r3, r2
 8008184:	b29b      	uxth	r3, r3
 8008186:	2b00      	cmp	r3, #0
 8008188:	bf14      	ite	ne
 800818a:	2301      	movne	r3, #1
 800818c:	2300      	moveq	r3, #0
 800818e:	b2db      	uxtb	r3, r3
 8008190:	e00b      	b.n	80081aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	699b      	ldr	r3, [r3, #24]
 8008198:	43da      	mvns	r2, r3
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	4013      	ands	r3, r2
 800819e:	b29b      	uxth	r3, r3
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	bf14      	ite	ne
 80081a4:	2301      	movne	r3, #1
 80081a6:	2300      	moveq	r3, #0
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d18d      	bne.n	80080ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80081ae:	2300      	movs	r3, #0
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3710      	adds	r7, #16
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}

080081b8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80081c4:	e02d      	b.n	8008222 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80081c6:	68f8      	ldr	r0, [r7, #12]
 80081c8:	f000 f900 	bl	80083cc <I2C_IsAcknowledgeFailed>
 80081cc:	4603      	mov	r3, r0
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d001      	beq.n	80081d6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80081d2:	2301      	movs	r3, #1
 80081d4:	e02d      	b.n	8008232 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80081dc:	d021      	beq.n	8008222 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081de:	f7fc fcad 	bl	8004b3c <HAL_GetTick>
 80081e2:	4602      	mov	r2, r0
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	1ad3      	subs	r3, r2, r3
 80081e8:	68ba      	ldr	r2, [r7, #8]
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d302      	bcc.n	80081f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d116      	bne.n	8008222 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2200      	movs	r2, #0
 80081f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2220      	movs	r2, #32
 80081fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	2200      	movs	r2, #0
 8008206:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800820e:	f043 0220 	orr.w	r2, r3, #32
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2200      	movs	r2, #0
 800821a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	e007      	b.n	8008232 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	695b      	ldr	r3, [r3, #20]
 8008228:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800822c:	2b80      	cmp	r3, #128	; 0x80
 800822e:	d1ca      	bne.n	80081c6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008230:	2300      	movs	r3, #0
}
 8008232:	4618      	mov	r0, r3
 8008234:	3710      	adds	r7, #16
 8008236:	46bd      	mov	sp, r7
 8008238:	bd80      	pop	{r7, pc}

0800823a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800823a:	b580      	push	{r7, lr}
 800823c:	b084      	sub	sp, #16
 800823e:	af00      	add	r7, sp, #0
 8008240:	60f8      	str	r0, [r7, #12]
 8008242:	60b9      	str	r1, [r7, #8]
 8008244:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008246:	e02d      	b.n	80082a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008248:	68f8      	ldr	r0, [r7, #12]
 800824a:	f000 f8bf 	bl	80083cc <I2C_IsAcknowledgeFailed>
 800824e:	4603      	mov	r3, r0
 8008250:	2b00      	cmp	r3, #0
 8008252:	d001      	beq.n	8008258 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	e02d      	b.n	80082b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800825e:	d021      	beq.n	80082a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008260:	f7fc fc6c 	bl	8004b3c <HAL_GetTick>
 8008264:	4602      	mov	r2, r0
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	1ad3      	subs	r3, r2, r3
 800826a:	68ba      	ldr	r2, [r7, #8]
 800826c:	429a      	cmp	r2, r3
 800826e:	d302      	bcc.n	8008276 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d116      	bne.n	80082a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2200      	movs	r2, #0
 800827a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	2220      	movs	r2, #32
 8008280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2200      	movs	r2, #0
 8008288:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008290:	f043 0220 	orr.w	r2, r3, #32
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2200      	movs	r2, #0
 800829c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80082a0:	2301      	movs	r3, #1
 80082a2:	e007      	b.n	80082b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	695b      	ldr	r3, [r3, #20]
 80082aa:	f003 0304 	and.w	r3, r3, #4
 80082ae:	2b04      	cmp	r3, #4
 80082b0:	d1ca      	bne.n	8008248 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80082b2:	2300      	movs	r3, #0
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3710      	adds	r7, #16
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80082c4:	2300      	movs	r3, #0
 80082c6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80082c8:	4b13      	ldr	r3, [pc, #76]	; (8008318 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	08db      	lsrs	r3, r3, #3
 80082ce:	4a13      	ldr	r2, [pc, #76]	; (800831c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80082d0:	fba2 2303 	umull	r2, r3, r2, r3
 80082d4:	0a1a      	lsrs	r2, r3, #8
 80082d6:	4613      	mov	r3, r2
 80082d8:	009b      	lsls	r3, r3, #2
 80082da:	4413      	add	r3, r2
 80082dc:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	3b01      	subs	r3, #1
 80082e2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d107      	bne.n	80082fa <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ee:	f043 0220 	orr.w	r2, r3, #32
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80082f6:	2301      	movs	r3, #1
 80082f8:	e008      	b.n	800830c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008304:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008308:	d0e9      	beq.n	80082de <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800830a:	2300      	movs	r3, #0
}
 800830c:	4618      	mov	r0, r3
 800830e:	3714      	adds	r7, #20
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr
 8008318:	20000008 	.word	0x20000008
 800831c:	14f8b589 	.word	0x14f8b589

08008320 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b084      	sub	sp, #16
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800832c:	e042      	b.n	80083b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	695b      	ldr	r3, [r3, #20]
 8008334:	f003 0310 	and.w	r3, r3, #16
 8008338:	2b10      	cmp	r3, #16
 800833a:	d119      	bne.n	8008370 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f06f 0210 	mvn.w	r2, #16
 8008344:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2200      	movs	r2, #0
 800834a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2220      	movs	r2, #32
 8008350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2200      	movs	r2, #0
 8008358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2200      	movs	r2, #0
 8008368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800836c:	2301      	movs	r3, #1
 800836e:	e029      	b.n	80083c4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008370:	f7fc fbe4 	bl	8004b3c <HAL_GetTick>
 8008374:	4602      	mov	r2, r0
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	1ad3      	subs	r3, r2, r3
 800837a:	68ba      	ldr	r2, [r7, #8]
 800837c:	429a      	cmp	r2, r3
 800837e:	d302      	bcc.n	8008386 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d116      	bne.n	80083b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2200      	movs	r2, #0
 800838a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2220      	movs	r2, #32
 8008390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2200      	movs	r2, #0
 8008398:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083a0:	f043 0220 	orr.w	r2, r3, #32
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	e007      	b.n	80083c4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	695b      	ldr	r3, [r3, #20]
 80083ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083be:	2b40      	cmp	r3, #64	; 0x40
 80083c0:	d1b5      	bne.n	800832e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80083c2:	2300      	movs	r3, #0
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3710      	adds	r7, #16
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}

080083cc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b083      	sub	sp, #12
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	695b      	ldr	r3, [r3, #20]
 80083da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80083de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083e2:	d11b      	bne.n	800841c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80083ec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2220      	movs	r2, #32
 80083f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2200      	movs	r2, #0
 8008400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008408:	f043 0204 	orr.w	r2, r3, #4
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2200      	movs	r2, #0
 8008414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	e000      	b.n	800841e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800841c:	2300      	movs	r3, #0
}
 800841e:	4618      	mov	r0, r3
 8008420:	370c      	adds	r7, #12
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr

0800842a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800842a:	b480      	push	{r7}
 800842c:	b083      	sub	sp, #12
 800842e:	af00      	add	r7, sp, #0
 8008430:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008436:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800843a:	d103      	bne.n	8008444 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008442:	e007      	b.n	8008454 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008448:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800844c:	d102      	bne.n	8008454 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2208      	movs	r2, #8
 8008452:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008454:	bf00      	nop
 8008456:	370c      	adds	r7, #12
 8008458:	46bd      	mov	sp, r7
 800845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845e:	4770      	bx	lr

08008460 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008462:	b08f      	sub	sp, #60	; 0x3c
 8008464:	af0a      	add	r7, sp, #40	; 0x28
 8008466:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d101      	bne.n	8008472 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800846e:	2301      	movs	r3, #1
 8008470:	e10f      	b.n	8008692 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800847e:	b2db      	uxtb	r3, r3
 8008480:	2b00      	cmp	r3, #0
 8008482:	d106      	bne.n	8008492 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2200      	movs	r2, #0
 8008488:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f006 fbb1 	bl	800ebf4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2203      	movs	r2, #3
 8008496:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800849e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d102      	bne.n	80084ac <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2200      	movs	r2, #0
 80084aa:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4618      	mov	r0, r3
 80084b2:	f002 f92c 	bl	800a70e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	603b      	str	r3, [r7, #0]
 80084bc:	687e      	ldr	r6, [r7, #4]
 80084be:	466d      	mov	r5, sp
 80084c0:	f106 0410 	add.w	r4, r6, #16
 80084c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80084c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80084c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80084ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80084cc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80084d0:	e885 0003 	stmia.w	r5, {r0, r1}
 80084d4:	1d33      	adds	r3, r6, #4
 80084d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80084d8:	6838      	ldr	r0, [r7, #0]
 80084da:	f002 f803 	bl	800a4e4 <USB_CoreInit>
 80084de:	4603      	mov	r3, r0
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d005      	beq.n	80084f0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2202      	movs	r2, #2
 80084e8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80084ec:	2301      	movs	r3, #1
 80084ee:	e0d0      	b.n	8008692 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	2100      	movs	r1, #0
 80084f6:	4618      	mov	r0, r3
 80084f8:	f002 f91a 	bl	800a730 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80084fc:	2300      	movs	r3, #0
 80084fe:	73fb      	strb	r3, [r7, #15]
 8008500:	e04a      	b.n	8008598 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008502:	7bfa      	ldrb	r2, [r7, #15]
 8008504:	6879      	ldr	r1, [r7, #4]
 8008506:	4613      	mov	r3, r2
 8008508:	00db      	lsls	r3, r3, #3
 800850a:	1a9b      	subs	r3, r3, r2
 800850c:	009b      	lsls	r3, r3, #2
 800850e:	440b      	add	r3, r1
 8008510:	333d      	adds	r3, #61	; 0x3d
 8008512:	2201      	movs	r2, #1
 8008514:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008516:	7bfa      	ldrb	r2, [r7, #15]
 8008518:	6879      	ldr	r1, [r7, #4]
 800851a:	4613      	mov	r3, r2
 800851c:	00db      	lsls	r3, r3, #3
 800851e:	1a9b      	subs	r3, r3, r2
 8008520:	009b      	lsls	r3, r3, #2
 8008522:	440b      	add	r3, r1
 8008524:	333c      	adds	r3, #60	; 0x3c
 8008526:	7bfa      	ldrb	r2, [r7, #15]
 8008528:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800852a:	7bfa      	ldrb	r2, [r7, #15]
 800852c:	7bfb      	ldrb	r3, [r7, #15]
 800852e:	b298      	uxth	r0, r3
 8008530:	6879      	ldr	r1, [r7, #4]
 8008532:	4613      	mov	r3, r2
 8008534:	00db      	lsls	r3, r3, #3
 8008536:	1a9b      	subs	r3, r3, r2
 8008538:	009b      	lsls	r3, r3, #2
 800853a:	440b      	add	r3, r1
 800853c:	3342      	adds	r3, #66	; 0x42
 800853e:	4602      	mov	r2, r0
 8008540:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008542:	7bfa      	ldrb	r2, [r7, #15]
 8008544:	6879      	ldr	r1, [r7, #4]
 8008546:	4613      	mov	r3, r2
 8008548:	00db      	lsls	r3, r3, #3
 800854a:	1a9b      	subs	r3, r3, r2
 800854c:	009b      	lsls	r3, r3, #2
 800854e:	440b      	add	r3, r1
 8008550:	333f      	adds	r3, #63	; 0x3f
 8008552:	2200      	movs	r2, #0
 8008554:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008556:	7bfa      	ldrb	r2, [r7, #15]
 8008558:	6879      	ldr	r1, [r7, #4]
 800855a:	4613      	mov	r3, r2
 800855c:	00db      	lsls	r3, r3, #3
 800855e:	1a9b      	subs	r3, r3, r2
 8008560:	009b      	lsls	r3, r3, #2
 8008562:	440b      	add	r3, r1
 8008564:	3344      	adds	r3, #68	; 0x44
 8008566:	2200      	movs	r2, #0
 8008568:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800856a:	7bfa      	ldrb	r2, [r7, #15]
 800856c:	6879      	ldr	r1, [r7, #4]
 800856e:	4613      	mov	r3, r2
 8008570:	00db      	lsls	r3, r3, #3
 8008572:	1a9b      	subs	r3, r3, r2
 8008574:	009b      	lsls	r3, r3, #2
 8008576:	440b      	add	r3, r1
 8008578:	3348      	adds	r3, #72	; 0x48
 800857a:	2200      	movs	r2, #0
 800857c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800857e:	7bfa      	ldrb	r2, [r7, #15]
 8008580:	6879      	ldr	r1, [r7, #4]
 8008582:	4613      	mov	r3, r2
 8008584:	00db      	lsls	r3, r3, #3
 8008586:	1a9b      	subs	r3, r3, r2
 8008588:	009b      	lsls	r3, r3, #2
 800858a:	440b      	add	r3, r1
 800858c:	3350      	adds	r3, #80	; 0x50
 800858e:	2200      	movs	r2, #0
 8008590:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008592:	7bfb      	ldrb	r3, [r7, #15]
 8008594:	3301      	adds	r3, #1
 8008596:	73fb      	strb	r3, [r7, #15]
 8008598:	7bfa      	ldrb	r2, [r7, #15]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	429a      	cmp	r2, r3
 80085a0:	d3af      	bcc.n	8008502 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80085a2:	2300      	movs	r3, #0
 80085a4:	73fb      	strb	r3, [r7, #15]
 80085a6:	e044      	b.n	8008632 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80085a8:	7bfa      	ldrb	r2, [r7, #15]
 80085aa:	6879      	ldr	r1, [r7, #4]
 80085ac:	4613      	mov	r3, r2
 80085ae:	00db      	lsls	r3, r3, #3
 80085b0:	1a9b      	subs	r3, r3, r2
 80085b2:	009b      	lsls	r3, r3, #2
 80085b4:	440b      	add	r3, r1
 80085b6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80085ba:	2200      	movs	r2, #0
 80085bc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80085be:	7bfa      	ldrb	r2, [r7, #15]
 80085c0:	6879      	ldr	r1, [r7, #4]
 80085c2:	4613      	mov	r3, r2
 80085c4:	00db      	lsls	r3, r3, #3
 80085c6:	1a9b      	subs	r3, r3, r2
 80085c8:	009b      	lsls	r3, r3, #2
 80085ca:	440b      	add	r3, r1
 80085cc:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80085d0:	7bfa      	ldrb	r2, [r7, #15]
 80085d2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80085d4:	7bfa      	ldrb	r2, [r7, #15]
 80085d6:	6879      	ldr	r1, [r7, #4]
 80085d8:	4613      	mov	r3, r2
 80085da:	00db      	lsls	r3, r3, #3
 80085dc:	1a9b      	subs	r3, r3, r2
 80085de:	009b      	lsls	r3, r3, #2
 80085e0:	440b      	add	r3, r1
 80085e2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80085e6:	2200      	movs	r2, #0
 80085e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80085ea:	7bfa      	ldrb	r2, [r7, #15]
 80085ec:	6879      	ldr	r1, [r7, #4]
 80085ee:	4613      	mov	r3, r2
 80085f0:	00db      	lsls	r3, r3, #3
 80085f2:	1a9b      	subs	r3, r3, r2
 80085f4:	009b      	lsls	r3, r3, #2
 80085f6:	440b      	add	r3, r1
 80085f8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80085fc:	2200      	movs	r2, #0
 80085fe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008600:	7bfa      	ldrb	r2, [r7, #15]
 8008602:	6879      	ldr	r1, [r7, #4]
 8008604:	4613      	mov	r3, r2
 8008606:	00db      	lsls	r3, r3, #3
 8008608:	1a9b      	subs	r3, r3, r2
 800860a:	009b      	lsls	r3, r3, #2
 800860c:	440b      	add	r3, r1
 800860e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008612:	2200      	movs	r2, #0
 8008614:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008616:	7bfa      	ldrb	r2, [r7, #15]
 8008618:	6879      	ldr	r1, [r7, #4]
 800861a:	4613      	mov	r3, r2
 800861c:	00db      	lsls	r3, r3, #3
 800861e:	1a9b      	subs	r3, r3, r2
 8008620:	009b      	lsls	r3, r3, #2
 8008622:	440b      	add	r3, r1
 8008624:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008628:	2200      	movs	r2, #0
 800862a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800862c:	7bfb      	ldrb	r3, [r7, #15]
 800862e:	3301      	adds	r3, #1
 8008630:	73fb      	strb	r3, [r7, #15]
 8008632:	7bfa      	ldrb	r2, [r7, #15]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	429a      	cmp	r2, r3
 800863a:	d3b5      	bcc.n	80085a8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	603b      	str	r3, [r7, #0]
 8008642:	687e      	ldr	r6, [r7, #4]
 8008644:	466d      	mov	r5, sp
 8008646:	f106 0410 	add.w	r4, r6, #16
 800864a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800864c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800864e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008650:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008652:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008656:	e885 0003 	stmia.w	r5, {r0, r1}
 800865a:	1d33      	adds	r3, r6, #4
 800865c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800865e:	6838      	ldr	r0, [r7, #0]
 8008660:	f002 f890 	bl	800a784 <USB_DevInit>
 8008664:	4603      	mov	r3, r0
 8008666:	2b00      	cmp	r3, #0
 8008668:	d005      	beq.n	8008676 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2202      	movs	r2, #2
 800866e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008672:	2301      	movs	r3, #1
 8008674:	e00d      	b.n	8008692 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2200      	movs	r2, #0
 800867a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2201      	movs	r2, #1
 8008682:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4618      	mov	r0, r3
 800868c:	f003 f8d8 	bl	800b840 <USB_DevDisconnect>

  return HAL_OK;
 8008690:	2300      	movs	r3, #0
}
 8008692:	4618      	mov	r0, r3
 8008694:	3714      	adds	r7, #20
 8008696:	46bd      	mov	sp, r7
 8008698:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800869a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800869a:	b580      	push	{r7, lr}
 800869c:	b084      	sub	sp, #16
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80086ae:	2b01      	cmp	r3, #1
 80086b0:	d101      	bne.n	80086b6 <HAL_PCD_Start+0x1c>
 80086b2:	2302      	movs	r3, #2
 80086b4:	e020      	b.n	80086f8 <HAL_PCD_Start+0x5e>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2201      	movs	r2, #1
 80086ba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086c2:	2b01      	cmp	r3, #1
 80086c4:	d109      	bne.n	80086da <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80086ca:	2b01      	cmp	r3, #1
 80086cc:	d005      	beq.n	80086da <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086d2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4618      	mov	r0, r3
 80086e0:	f002 f804 	bl	800a6ec <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4618      	mov	r0, r3
 80086ea:	f003 f888 	bl	800b7fe <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2200      	movs	r2, #0
 80086f2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80086f6:	2300      	movs	r3, #0
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3710      	adds	r7, #16
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008700:	b590      	push	{r4, r7, lr}
 8008702:	b08d      	sub	sp, #52	; 0x34
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800870e:	6a3b      	ldr	r3, [r7, #32]
 8008710:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4618      	mov	r0, r3
 8008718:	f003 f946 	bl	800b9a8 <USB_GetMode>
 800871c:	4603      	mov	r3, r0
 800871e:	2b00      	cmp	r3, #0
 8008720:	f040 839d 	bne.w	8008e5e <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	4618      	mov	r0, r3
 800872a:	f003 f8aa 	bl	800b882 <USB_ReadInterrupts>
 800872e:	4603      	mov	r3, r0
 8008730:	2b00      	cmp	r3, #0
 8008732:	f000 8393 	beq.w	8008e5c <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4618      	mov	r0, r3
 800873c:	f003 f8a1 	bl	800b882 <USB_ReadInterrupts>
 8008740:	4603      	mov	r3, r0
 8008742:	f003 0302 	and.w	r3, r3, #2
 8008746:	2b02      	cmp	r3, #2
 8008748:	d107      	bne.n	800875a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	695a      	ldr	r2, [r3, #20]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f002 0202 	and.w	r2, r2, #2
 8008758:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4618      	mov	r0, r3
 8008760:	f003 f88f 	bl	800b882 <USB_ReadInterrupts>
 8008764:	4603      	mov	r3, r0
 8008766:	f003 0310 	and.w	r3, r3, #16
 800876a:	2b10      	cmp	r3, #16
 800876c:	d161      	bne.n	8008832 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	699a      	ldr	r2, [r3, #24]
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f022 0210 	bic.w	r2, r2, #16
 800877c:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800877e:	6a3b      	ldr	r3, [r7, #32]
 8008780:	6a1b      	ldr	r3, [r3, #32]
 8008782:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8008784:	69bb      	ldr	r3, [r7, #24]
 8008786:	f003 020f 	and.w	r2, r3, #15
 800878a:	4613      	mov	r3, r2
 800878c:	00db      	lsls	r3, r3, #3
 800878e:	1a9b      	subs	r3, r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008796:	687a      	ldr	r2, [r7, #4]
 8008798:	4413      	add	r3, r2
 800879a:	3304      	adds	r3, #4
 800879c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800879e:	69bb      	ldr	r3, [r7, #24]
 80087a0:	0c5b      	lsrs	r3, r3, #17
 80087a2:	f003 030f 	and.w	r3, r3, #15
 80087a6:	2b02      	cmp	r3, #2
 80087a8:	d124      	bne.n	80087f4 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80087aa:	69ba      	ldr	r2, [r7, #24]
 80087ac:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80087b0:	4013      	ands	r3, r2
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d035      	beq.n	8008822 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80087ba:	69bb      	ldr	r3, [r7, #24]
 80087bc:	091b      	lsrs	r3, r3, #4
 80087be:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80087c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80087c4:	b29b      	uxth	r3, r3
 80087c6:	461a      	mov	r2, r3
 80087c8:	6a38      	ldr	r0, [r7, #32]
 80087ca:	f002 fef5 	bl	800b5b8 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	68da      	ldr	r2, [r3, #12]
 80087d2:	69bb      	ldr	r3, [r7, #24]
 80087d4:	091b      	lsrs	r3, r3, #4
 80087d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80087da:	441a      	add	r2, r3
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	699a      	ldr	r2, [r3, #24]
 80087e4:	69bb      	ldr	r3, [r7, #24]
 80087e6:	091b      	lsrs	r3, r3, #4
 80087e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80087ec:	441a      	add	r2, r3
 80087ee:	697b      	ldr	r3, [r7, #20]
 80087f0:	619a      	str	r2, [r3, #24]
 80087f2:	e016      	b.n	8008822 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80087f4:	69bb      	ldr	r3, [r7, #24]
 80087f6:	0c5b      	lsrs	r3, r3, #17
 80087f8:	f003 030f 	and.w	r3, r3, #15
 80087fc:	2b06      	cmp	r3, #6
 80087fe:	d110      	bne.n	8008822 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008806:	2208      	movs	r2, #8
 8008808:	4619      	mov	r1, r3
 800880a:	6a38      	ldr	r0, [r7, #32]
 800880c:	f002 fed4 	bl	800b5b8 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	699a      	ldr	r2, [r3, #24]
 8008814:	69bb      	ldr	r3, [r7, #24]
 8008816:	091b      	lsrs	r3, r3, #4
 8008818:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800881c:	441a      	add	r2, r3
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	699a      	ldr	r2, [r3, #24]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f042 0210 	orr.w	r2, r2, #16
 8008830:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4618      	mov	r0, r3
 8008838:	f003 f823 	bl	800b882 <USB_ReadInterrupts>
 800883c:	4603      	mov	r3, r0
 800883e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008842:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008846:	d16e      	bne.n	8008926 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8008848:	2300      	movs	r3, #0
 800884a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4618      	mov	r0, r3
 8008852:	f003 f829 	bl	800b8a8 <USB_ReadDevAllOutEpInterrupt>
 8008856:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008858:	e062      	b.n	8008920 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800885a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800885c:	f003 0301 	and.w	r3, r3, #1
 8008860:	2b00      	cmp	r3, #0
 8008862:	d057      	beq.n	8008914 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800886a:	b2d2      	uxtb	r2, r2
 800886c:	4611      	mov	r1, r2
 800886e:	4618      	mov	r0, r3
 8008870:	f003 f84e 	bl	800b910 <USB_ReadDevOutEPInterrupt>
 8008874:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	f003 0301 	and.w	r3, r3, #1
 800887c:	2b00      	cmp	r3, #0
 800887e:	d00c      	beq.n	800889a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008882:	015a      	lsls	r2, r3, #5
 8008884:	69fb      	ldr	r3, [r7, #28]
 8008886:	4413      	add	r3, r2
 8008888:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800888c:	461a      	mov	r2, r3
 800888e:	2301      	movs	r3, #1
 8008890:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008892:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f000 fdb1 	bl	80093fc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	f003 0308 	and.w	r3, r3, #8
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d00c      	beq.n	80088be <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80088a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a6:	015a      	lsls	r2, r3, #5
 80088a8:	69fb      	ldr	r3, [r7, #28]
 80088aa:	4413      	add	r3, r2
 80088ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088b0:	461a      	mov	r2, r3
 80088b2:	2308      	movs	r3, #8
 80088b4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80088b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f000 feab 	bl	8009614 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	f003 0310 	and.w	r3, r3, #16
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d008      	beq.n	80088da <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80088c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ca:	015a      	lsls	r2, r3, #5
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	4413      	add	r3, r2
 80088d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088d4:	461a      	mov	r2, r3
 80088d6:	2310      	movs	r3, #16
 80088d8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	f003 0320 	and.w	r3, r3, #32
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d008      	beq.n	80088f6 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80088e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e6:	015a      	lsls	r2, r3, #5
 80088e8:	69fb      	ldr	r3, [r7, #28]
 80088ea:	4413      	add	r3, r2
 80088ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088f0:	461a      	mov	r2, r3
 80088f2:	2320      	movs	r3, #32
 80088f4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d009      	beq.n	8008914 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008902:	015a      	lsls	r2, r3, #5
 8008904:	69fb      	ldr	r3, [r7, #28]
 8008906:	4413      	add	r3, r2
 8008908:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800890c:	461a      	mov	r2, r3
 800890e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008912:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008916:	3301      	adds	r3, #1
 8008918:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800891a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800891c:	085b      	lsrs	r3, r3, #1
 800891e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008922:	2b00      	cmp	r3, #0
 8008924:	d199      	bne.n	800885a <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4618      	mov	r0, r3
 800892c:	f002 ffa9 	bl	800b882 <USB_ReadInterrupts>
 8008930:	4603      	mov	r3, r0
 8008932:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008936:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800893a:	f040 80c0 	bne.w	8008abe <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4618      	mov	r0, r3
 8008944:	f002 ffca 	bl	800b8dc <USB_ReadDevAllInEpInterrupt>
 8008948:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800894a:	2300      	movs	r3, #0
 800894c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800894e:	e0b2      	b.n	8008ab6 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008952:	f003 0301 	and.w	r3, r3, #1
 8008956:	2b00      	cmp	r3, #0
 8008958:	f000 80a7 	beq.w	8008aaa <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008962:	b2d2      	uxtb	r2, r2
 8008964:	4611      	mov	r1, r2
 8008966:	4618      	mov	r0, r3
 8008968:	f002 fff0 	bl	800b94c <USB_ReadDevInEPInterrupt>
 800896c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	f003 0301 	and.w	r3, r3, #1
 8008974:	2b00      	cmp	r3, #0
 8008976:	d057      	beq.n	8008a28 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800897a:	f003 030f 	and.w	r3, r3, #15
 800897e:	2201      	movs	r2, #1
 8008980:	fa02 f303 	lsl.w	r3, r2, r3
 8008984:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008986:	69fb      	ldr	r3, [r7, #28]
 8008988:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800898c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	43db      	mvns	r3, r3
 8008992:	69f9      	ldr	r1, [r7, #28]
 8008994:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008998:	4013      	ands	r3, r2
 800899a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800899c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800899e:	015a      	lsls	r2, r3, #5
 80089a0:	69fb      	ldr	r3, [r7, #28]
 80089a2:	4413      	add	r3, r2
 80089a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089a8:	461a      	mov	r2, r3
 80089aa:	2301      	movs	r3, #1
 80089ac:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	691b      	ldr	r3, [r3, #16]
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	d132      	bne.n	8008a1c <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80089b6:	6879      	ldr	r1, [r7, #4]
 80089b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089ba:	4613      	mov	r3, r2
 80089bc:	00db      	lsls	r3, r3, #3
 80089be:	1a9b      	subs	r3, r3, r2
 80089c0:	009b      	lsls	r3, r3, #2
 80089c2:	440b      	add	r3, r1
 80089c4:	3348      	adds	r3, #72	; 0x48
 80089c6:	6819      	ldr	r1, [r3, #0]
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089cc:	4613      	mov	r3, r2
 80089ce:	00db      	lsls	r3, r3, #3
 80089d0:	1a9b      	subs	r3, r3, r2
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	4403      	add	r3, r0
 80089d6:	3344      	adds	r3, #68	; 0x44
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4419      	add	r1, r3
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089e0:	4613      	mov	r3, r2
 80089e2:	00db      	lsls	r3, r3, #3
 80089e4:	1a9b      	subs	r3, r3, r2
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	4403      	add	r3, r0
 80089ea:	3348      	adds	r3, #72	; 0x48
 80089ec:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80089ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d113      	bne.n	8008a1c <HAL_PCD_IRQHandler+0x31c>
 80089f4:	6879      	ldr	r1, [r7, #4]
 80089f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089f8:	4613      	mov	r3, r2
 80089fa:	00db      	lsls	r3, r3, #3
 80089fc:	1a9b      	subs	r3, r3, r2
 80089fe:	009b      	lsls	r3, r3, #2
 8008a00:	440b      	add	r3, r1
 8008a02:	3350      	adds	r3, #80	; 0x50
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d108      	bne.n	8008a1c <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6818      	ldr	r0, [r3, #0]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008a14:	461a      	mov	r2, r3
 8008a16:	2101      	movs	r1, #1
 8008a18:	f002 fff8 	bl	800ba0c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a1e:	b2db      	uxtb	r3, r3
 8008a20:	4619      	mov	r1, r3
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f006 f967 	bl	800ecf6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	f003 0308 	and.w	r3, r3, #8
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d008      	beq.n	8008a44 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a34:	015a      	lsls	r2, r3, #5
 8008a36:	69fb      	ldr	r3, [r7, #28]
 8008a38:	4413      	add	r3, r2
 8008a3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a3e:	461a      	mov	r2, r3
 8008a40:	2308      	movs	r3, #8
 8008a42:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	f003 0310 	and.w	r3, r3, #16
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d008      	beq.n	8008a60 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a50:	015a      	lsls	r2, r3, #5
 8008a52:	69fb      	ldr	r3, [r7, #28]
 8008a54:	4413      	add	r3, r2
 8008a56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	2310      	movs	r3, #16
 8008a5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008a60:	693b      	ldr	r3, [r7, #16]
 8008a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d008      	beq.n	8008a7c <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a6c:	015a      	lsls	r2, r3, #5
 8008a6e:	69fb      	ldr	r3, [r7, #28]
 8008a70:	4413      	add	r3, r2
 8008a72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a76:	461a      	mov	r2, r3
 8008a78:	2340      	movs	r3, #64	; 0x40
 8008a7a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	f003 0302 	and.w	r3, r3, #2
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d008      	beq.n	8008a98 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a88:	015a      	lsls	r2, r3, #5
 8008a8a:	69fb      	ldr	r3, [r7, #28]
 8008a8c:	4413      	add	r3, r2
 8008a8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a92:	461a      	mov	r2, r3
 8008a94:	2302      	movs	r3, #2
 8008a96:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d003      	beq.n	8008aaa <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008aa2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 fc1b 	bl	80092e0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aac:	3301      	adds	r3, #1
 8008aae:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ab2:	085b      	lsrs	r3, r3, #1
 8008ab4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	f47f af49 	bne.w	8008950 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f002 fedd 	bl	800b882 <USB_ReadInterrupts>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ace:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ad2:	d122      	bne.n	8008b1a <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008ad4:	69fb      	ldr	r3, [r7, #28]
 8008ad6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	69fa      	ldr	r2, [r7, #28]
 8008ade:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ae2:	f023 0301 	bic.w	r3, r3, #1
 8008ae6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d108      	bne.n	8008b04 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2200      	movs	r2, #0
 8008af6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008afa:	2100      	movs	r1, #0
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f000 fe27 	bl	8009750 <HAL_PCDEx_LPM_Callback>
 8008b02:	e002      	b.n	8008b0a <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f006 f96d 	bl	800ede4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	695a      	ldr	r2, [r3, #20]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008b18:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f002 feaf 	bl	800b882 <USB_ReadInterrupts>
 8008b24:	4603      	mov	r3, r0
 8008b26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b2e:	d112      	bne.n	8008b56 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008b30:	69fb      	ldr	r3, [r7, #28]
 8008b32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b36:	689b      	ldr	r3, [r3, #8]
 8008b38:	f003 0301 	and.w	r3, r3, #1
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	d102      	bne.n	8008b46 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f006 f929 	bl	800ed98 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	695a      	ldr	r2, [r3, #20]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008b54:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f002 fe91 	bl	800b882 <USB_ReadInterrupts>
 8008b60:	4603      	mov	r3, r0
 8008b62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008b66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b6a:	f040 80c7 	bne.w	8008cfc <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008b6e:	69fb      	ldr	r3, [r7, #28]
 8008b70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	69fa      	ldr	r2, [r7, #28]
 8008b78:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b7c:	f023 0301 	bic.w	r3, r3, #1
 8008b80:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	2110      	movs	r1, #16
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f001 ff5f 	bl	800aa4c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008b8e:	2300      	movs	r3, #0
 8008b90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b92:	e056      	b.n	8008c42 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b96:	015a      	lsls	r2, r3, #5
 8008b98:	69fb      	ldr	r3, [r7, #28]
 8008b9a:	4413      	add	r3, r2
 8008b9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008ba6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008baa:	015a      	lsls	r2, r3, #5
 8008bac:	69fb      	ldr	r3, [r7, #28]
 8008bae:	4413      	add	r3, r2
 8008bb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008bb8:	0151      	lsls	r1, r2, #5
 8008bba:	69fa      	ldr	r2, [r7, #28]
 8008bbc:	440a      	add	r2, r1
 8008bbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bc2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008bc6:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bca:	015a      	lsls	r2, r3, #5
 8008bcc:	69fb      	ldr	r3, [r7, #28]
 8008bce:	4413      	add	r3, r2
 8008bd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008bd8:	0151      	lsls	r1, r2, #5
 8008bda:	69fa      	ldr	r2, [r7, #28]
 8008bdc:	440a      	add	r2, r1
 8008bde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008be2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008be6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bea:	015a      	lsls	r2, r3, #5
 8008bec:	69fb      	ldr	r3, [r7, #28]
 8008bee:	4413      	add	r3, r2
 8008bf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008bfa:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bfe:	015a      	lsls	r2, r3, #5
 8008c00:	69fb      	ldr	r3, [r7, #28]
 8008c02:	4413      	add	r3, r2
 8008c04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c0c:	0151      	lsls	r1, r2, #5
 8008c0e:	69fa      	ldr	r2, [r7, #28]
 8008c10:	440a      	add	r2, r1
 8008c12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c16:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008c1a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c1e:	015a      	lsls	r2, r3, #5
 8008c20:	69fb      	ldr	r3, [r7, #28]
 8008c22:	4413      	add	r3, r2
 8008c24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c2c:	0151      	lsls	r1, r2, #5
 8008c2e:	69fa      	ldr	r2, [r7, #28]
 8008c30:	440a      	add	r2, r1
 8008c32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c36:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008c3a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c3e:	3301      	adds	r3, #1
 8008c40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	685b      	ldr	r3, [r3, #4]
 8008c46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	d3a3      	bcc.n	8008b94 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008c4c:	69fb      	ldr	r3, [r7, #28]
 8008c4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c52:	69db      	ldr	r3, [r3, #28]
 8008c54:	69fa      	ldr	r2, [r7, #28]
 8008c56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c5a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008c5e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d016      	beq.n	8008c96 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008c68:	69fb      	ldr	r3, [r7, #28]
 8008c6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c72:	69fa      	ldr	r2, [r7, #28]
 8008c74:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c78:	f043 030b 	orr.w	r3, r3, #11
 8008c7c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008c80:	69fb      	ldr	r3, [r7, #28]
 8008c82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c88:	69fa      	ldr	r2, [r7, #28]
 8008c8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c8e:	f043 030b 	orr.w	r3, r3, #11
 8008c92:	6453      	str	r3, [r2, #68]	; 0x44
 8008c94:	e015      	b.n	8008cc2 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008c96:	69fb      	ldr	r3, [r7, #28]
 8008c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c9c:	695b      	ldr	r3, [r3, #20]
 8008c9e:	69fa      	ldr	r2, [r7, #28]
 8008ca0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ca4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008ca8:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8008cac:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008cae:	69fb      	ldr	r3, [r7, #28]
 8008cb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cb4:	691b      	ldr	r3, [r3, #16]
 8008cb6:	69fa      	ldr	r2, [r7, #28]
 8008cb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cbc:	f043 030b 	orr.w	r3, r3, #11
 8008cc0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	69fa      	ldr	r2, [r7, #28]
 8008ccc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cd0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008cd4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6818      	ldr	r0, [r3, #0]
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	691b      	ldr	r3, [r3, #16]
 8008cde:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	f002 fe90 	bl	800ba0c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	695a      	ldr	r2, [r3, #20]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008cfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4618      	mov	r0, r3
 8008d02:	f002 fdbe 	bl	800b882 <USB_ReadInterrupts>
 8008d06:	4603      	mov	r3, r0
 8008d08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008d0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d10:	d124      	bne.n	8008d5c <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4618      	mov	r0, r3
 8008d18:	f002 fe54 	bl	800b9c4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	4618      	mov	r0, r3
 8008d22:	f001 fef4 	bl	800ab0e <USB_GetDevSpeed>
 8008d26:	4603      	mov	r3, r0
 8008d28:	461a      	mov	r2, r3
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681c      	ldr	r4, [r3, #0]
 8008d32:	f001 f947 	bl	8009fc4 <HAL_RCC_GetHCLKFreq>
 8008d36:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008d3c:	b2db      	uxtb	r3, r3
 8008d3e:	461a      	mov	r2, r3
 8008d40:	4620      	mov	r0, r4
 8008d42:	f001 fc31 	bl	800a5a8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f005 fffd 	bl	800ed46 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	695a      	ldr	r2, [r3, #20]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008d5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4618      	mov	r0, r3
 8008d62:	f002 fd8e 	bl	800b882 <USB_ReadInterrupts>
 8008d66:	4603      	mov	r3, r0
 8008d68:	f003 0308 	and.w	r3, r3, #8
 8008d6c:	2b08      	cmp	r3, #8
 8008d6e:	d10a      	bne.n	8008d86 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008d70:	6878      	ldr	r0, [r7, #4]
 8008d72:	f005 ffda 	bl	800ed2a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	695a      	ldr	r2, [r3, #20]
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f002 0208 	and.w	r2, r2, #8
 8008d84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f002 fd79 	bl	800b882 <USB_ReadInterrupts>
 8008d90:	4603      	mov	r3, r0
 8008d92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008d96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d9a:	d10f      	bne.n	8008dbc <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	4619      	mov	r1, r3
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f006 f83c 	bl	800ee24 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	695a      	ldr	r2, [r3, #20]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008dba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f002 fd5e 	bl	800b882 <USB_ReadInterrupts>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008dcc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008dd0:	d10f      	bne.n	8008df2 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd8:	b2db      	uxtb	r3, r3
 8008dda:	4619      	mov	r1, r3
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f006 f80f 	bl	800ee00 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	695a      	ldr	r2, [r3, #20]
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008df0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4618      	mov	r0, r3
 8008df8:	f002 fd43 	bl	800b882 <USB_ReadInterrupts>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008e02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e06:	d10a      	bne.n	8008e1e <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f006 f81d 	bl	800ee48 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	695a      	ldr	r2, [r3, #20]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008e1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4618      	mov	r0, r3
 8008e24:	f002 fd2d 	bl	800b882 <USB_ReadInterrupts>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	f003 0304 	and.w	r3, r3, #4
 8008e2e:	2b04      	cmp	r3, #4
 8008e30:	d115      	bne.n	8008e5e <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008e3a:	69bb      	ldr	r3, [r7, #24]
 8008e3c:	f003 0304 	and.w	r3, r3, #4
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d002      	beq.n	8008e4a <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f006 f80d 	bl	800ee64 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	6859      	ldr	r1, [r3, #4]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	69ba      	ldr	r2, [r7, #24]
 8008e56:	430a      	orrs	r2, r1
 8008e58:	605a      	str	r2, [r3, #4]
 8008e5a:	e000      	b.n	8008e5e <HAL_PCD_IRQHandler+0x75e>
      return;
 8008e5c:	bf00      	nop
    }
  }
}
 8008e5e:	3734      	adds	r7, #52	; 0x34
 8008e60:	46bd      	mov	sp, r7
 8008e62:	bd90      	pop	{r4, r7, pc}

08008e64 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b082      	sub	sp, #8
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	d101      	bne.n	8008e7e <HAL_PCD_SetAddress+0x1a>
 8008e7a:	2302      	movs	r3, #2
 8008e7c:	e013      	b.n	8008ea6 <HAL_PCD_SetAddress+0x42>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2201      	movs	r2, #1
 8008e82:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	78fa      	ldrb	r2, [r7, #3]
 8008e8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	78fa      	ldrb	r2, [r7, #3]
 8008e94:	4611      	mov	r1, r2
 8008e96:	4618      	mov	r0, r3
 8008e98:	f002 fc8b 	bl	800b7b2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008ea4:	2300      	movs	r3, #0
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3708      	adds	r7, #8
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}

08008eae <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008eae:	b580      	push	{r7, lr}
 8008eb0:	b084      	sub	sp, #16
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	6078      	str	r0, [r7, #4]
 8008eb6:	4608      	mov	r0, r1
 8008eb8:	4611      	mov	r1, r2
 8008eba:	461a      	mov	r2, r3
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	70fb      	strb	r3, [r7, #3]
 8008ec0:	460b      	mov	r3, r1
 8008ec2:	803b      	strh	r3, [r7, #0]
 8008ec4:	4613      	mov	r3, r2
 8008ec6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008ecc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	da0f      	bge.n	8008ef4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ed4:	78fb      	ldrb	r3, [r7, #3]
 8008ed6:	f003 020f 	and.w	r2, r3, #15
 8008eda:	4613      	mov	r3, r2
 8008edc:	00db      	lsls	r3, r3, #3
 8008ede:	1a9b      	subs	r3, r3, r2
 8008ee0:	009b      	lsls	r3, r3, #2
 8008ee2:	3338      	adds	r3, #56	; 0x38
 8008ee4:	687a      	ldr	r2, [r7, #4]
 8008ee6:	4413      	add	r3, r2
 8008ee8:	3304      	adds	r3, #4
 8008eea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2201      	movs	r2, #1
 8008ef0:	705a      	strb	r2, [r3, #1]
 8008ef2:	e00f      	b.n	8008f14 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008ef4:	78fb      	ldrb	r3, [r7, #3]
 8008ef6:	f003 020f 	and.w	r2, r3, #15
 8008efa:	4613      	mov	r3, r2
 8008efc:	00db      	lsls	r3, r3, #3
 8008efe:	1a9b      	subs	r3, r3, r2
 8008f00:	009b      	lsls	r3, r3, #2
 8008f02:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008f06:	687a      	ldr	r2, [r7, #4]
 8008f08:	4413      	add	r3, r2
 8008f0a:	3304      	adds	r3, #4
 8008f0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2200      	movs	r2, #0
 8008f12:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008f14:	78fb      	ldrb	r3, [r7, #3]
 8008f16:	f003 030f 	and.w	r3, r3, #15
 8008f1a:	b2da      	uxtb	r2, r3
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008f20:	883a      	ldrh	r2, [r7, #0]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	78ba      	ldrb	r2, [r7, #2]
 8008f2a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	785b      	ldrb	r3, [r3, #1]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d004      	beq.n	8008f3e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	b29a      	uxth	r2, r3
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008f3e:	78bb      	ldrb	r3, [r7, #2]
 8008f40:	2b02      	cmp	r3, #2
 8008f42:	d102      	bne.n	8008f4a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2200      	movs	r2, #0
 8008f48:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	d101      	bne.n	8008f58 <HAL_PCD_EP_Open+0xaa>
 8008f54:	2302      	movs	r3, #2
 8008f56:	e00e      	b.n	8008f76 <HAL_PCD_EP_Open+0xc8>
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2201      	movs	r2, #1
 8008f5c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	68f9      	ldr	r1, [r7, #12]
 8008f66:	4618      	mov	r0, r3
 8008f68:	f001 fdf6 	bl	800ab58 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8008f74:	7afb      	ldrb	r3, [r7, #11]
}
 8008f76:	4618      	mov	r0, r3
 8008f78:	3710      	adds	r7, #16
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}

08008f7e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008f7e:	b580      	push	{r7, lr}
 8008f80:	b084      	sub	sp, #16
 8008f82:	af00      	add	r7, sp, #0
 8008f84:	6078      	str	r0, [r7, #4]
 8008f86:	460b      	mov	r3, r1
 8008f88:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008f8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	da0f      	bge.n	8008fb2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008f92:	78fb      	ldrb	r3, [r7, #3]
 8008f94:	f003 020f 	and.w	r2, r3, #15
 8008f98:	4613      	mov	r3, r2
 8008f9a:	00db      	lsls	r3, r3, #3
 8008f9c:	1a9b      	subs	r3, r3, r2
 8008f9e:	009b      	lsls	r3, r3, #2
 8008fa0:	3338      	adds	r3, #56	; 0x38
 8008fa2:	687a      	ldr	r2, [r7, #4]
 8008fa4:	4413      	add	r3, r2
 8008fa6:	3304      	adds	r3, #4
 8008fa8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	2201      	movs	r2, #1
 8008fae:	705a      	strb	r2, [r3, #1]
 8008fb0:	e00f      	b.n	8008fd2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008fb2:	78fb      	ldrb	r3, [r7, #3]
 8008fb4:	f003 020f 	and.w	r2, r3, #15
 8008fb8:	4613      	mov	r3, r2
 8008fba:	00db      	lsls	r3, r3, #3
 8008fbc:	1a9b      	subs	r3, r3, r2
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008fc4:	687a      	ldr	r2, [r7, #4]
 8008fc6:	4413      	add	r3, r2
 8008fc8:	3304      	adds	r3, #4
 8008fca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8008fd2:	78fb      	ldrb	r3, [r7, #3]
 8008fd4:	f003 030f 	and.w	r3, r3, #15
 8008fd8:	b2da      	uxtb	r2, r3
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d101      	bne.n	8008fec <HAL_PCD_EP_Close+0x6e>
 8008fe8:	2302      	movs	r3, #2
 8008fea:	e00e      	b.n	800900a <HAL_PCD_EP_Close+0x8c>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2201      	movs	r2, #1
 8008ff0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	68f9      	ldr	r1, [r7, #12]
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f001 fe34 	bl	800ac68 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2200      	movs	r2, #0
 8009004:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8009008:	2300      	movs	r3, #0
}
 800900a:	4618      	mov	r0, r3
 800900c:	3710      	adds	r7, #16
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}

08009012 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009012:	b580      	push	{r7, lr}
 8009014:	b086      	sub	sp, #24
 8009016:	af00      	add	r7, sp, #0
 8009018:	60f8      	str	r0, [r7, #12]
 800901a:	607a      	str	r2, [r7, #4]
 800901c:	603b      	str	r3, [r7, #0]
 800901e:	460b      	mov	r3, r1
 8009020:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009022:	7afb      	ldrb	r3, [r7, #11]
 8009024:	f003 020f 	and.w	r2, r3, #15
 8009028:	4613      	mov	r3, r2
 800902a:	00db      	lsls	r3, r3, #3
 800902c:	1a9b      	subs	r3, r3, r2
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009034:	68fa      	ldr	r2, [r7, #12]
 8009036:	4413      	add	r3, r2
 8009038:	3304      	adds	r3, #4
 800903a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	687a      	ldr	r2, [r7, #4]
 8009040:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	683a      	ldr	r2, [r7, #0]
 8009046:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	2200      	movs	r2, #0
 800904c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	2200      	movs	r2, #0
 8009052:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009054:	7afb      	ldrb	r3, [r7, #11]
 8009056:	f003 030f 	and.w	r3, r3, #15
 800905a:	b2da      	uxtb	r2, r3
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	691b      	ldr	r3, [r3, #16]
 8009064:	2b01      	cmp	r3, #1
 8009066:	d102      	bne.n	800906e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009068:	687a      	ldr	r2, [r7, #4]
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800906e:	7afb      	ldrb	r3, [r7, #11]
 8009070:	f003 030f 	and.w	r3, r3, #15
 8009074:	2b00      	cmp	r3, #0
 8009076:	d109      	bne.n	800908c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	6818      	ldr	r0, [r3, #0]
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	691b      	ldr	r3, [r3, #16]
 8009080:	b2db      	uxtb	r3, r3
 8009082:	461a      	mov	r2, r3
 8009084:	6979      	ldr	r1, [r7, #20]
 8009086:	f002 f90f 	bl	800b2a8 <USB_EP0StartXfer>
 800908a:	e008      	b.n	800909e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6818      	ldr	r0, [r3, #0]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	691b      	ldr	r3, [r3, #16]
 8009094:	b2db      	uxtb	r3, r3
 8009096:	461a      	mov	r2, r3
 8009098:	6979      	ldr	r1, [r7, #20]
 800909a:	f001 fec1 	bl	800ae20 <USB_EPStartXfer>
  }

  return HAL_OK;
 800909e:	2300      	movs	r3, #0
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3718      	adds	r7, #24
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80090a8:	b480      	push	{r7}
 80090aa:	b083      	sub	sp, #12
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
 80090b0:	460b      	mov	r3, r1
 80090b2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80090b4:	78fb      	ldrb	r3, [r7, #3]
 80090b6:	f003 020f 	and.w	r2, r3, #15
 80090ba:	6879      	ldr	r1, [r7, #4]
 80090bc:	4613      	mov	r3, r2
 80090be:	00db      	lsls	r3, r3, #3
 80090c0:	1a9b      	subs	r3, r3, r2
 80090c2:	009b      	lsls	r3, r3, #2
 80090c4:	440b      	add	r3, r1
 80090c6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80090ca:	681b      	ldr	r3, [r3, #0]
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	370c      	adds	r7, #12
 80090d0:	46bd      	mov	sp, r7
 80090d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d6:	4770      	bx	lr

080090d8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b086      	sub	sp, #24
 80090dc:	af00      	add	r7, sp, #0
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	607a      	str	r2, [r7, #4]
 80090e2:	603b      	str	r3, [r7, #0]
 80090e4:	460b      	mov	r3, r1
 80090e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80090e8:	7afb      	ldrb	r3, [r7, #11]
 80090ea:	f003 020f 	and.w	r2, r3, #15
 80090ee:	4613      	mov	r3, r2
 80090f0:	00db      	lsls	r3, r3, #3
 80090f2:	1a9b      	subs	r3, r3, r2
 80090f4:	009b      	lsls	r3, r3, #2
 80090f6:	3338      	adds	r3, #56	; 0x38
 80090f8:	68fa      	ldr	r2, [r7, #12]
 80090fa:	4413      	add	r3, r2
 80090fc:	3304      	adds	r3, #4
 80090fe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	687a      	ldr	r2, [r7, #4]
 8009104:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	683a      	ldr	r2, [r7, #0]
 800910a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	2200      	movs	r2, #0
 8009110:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	2201      	movs	r2, #1
 8009116:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009118:	7afb      	ldrb	r3, [r7, #11]
 800911a:	f003 030f 	and.w	r3, r3, #15
 800911e:	b2da      	uxtb	r2, r3
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	691b      	ldr	r3, [r3, #16]
 8009128:	2b01      	cmp	r3, #1
 800912a:	d102      	bne.n	8009132 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800912c:	687a      	ldr	r2, [r7, #4]
 800912e:	697b      	ldr	r3, [r7, #20]
 8009130:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009132:	7afb      	ldrb	r3, [r7, #11]
 8009134:	f003 030f 	and.w	r3, r3, #15
 8009138:	2b00      	cmp	r3, #0
 800913a:	d109      	bne.n	8009150 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	6818      	ldr	r0, [r3, #0]
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	691b      	ldr	r3, [r3, #16]
 8009144:	b2db      	uxtb	r3, r3
 8009146:	461a      	mov	r2, r3
 8009148:	6979      	ldr	r1, [r7, #20]
 800914a:	f002 f8ad 	bl	800b2a8 <USB_EP0StartXfer>
 800914e:	e008      	b.n	8009162 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6818      	ldr	r0, [r3, #0]
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	691b      	ldr	r3, [r3, #16]
 8009158:	b2db      	uxtb	r3, r3
 800915a:	461a      	mov	r2, r3
 800915c:	6979      	ldr	r1, [r7, #20]
 800915e:	f001 fe5f 	bl	800ae20 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009162:	2300      	movs	r3, #0
}
 8009164:	4618      	mov	r0, r3
 8009166:	3718      	adds	r7, #24
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}

0800916c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b084      	sub	sp, #16
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
 8009174:	460b      	mov	r3, r1
 8009176:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009178:	78fb      	ldrb	r3, [r7, #3]
 800917a:	f003 020f 	and.w	r2, r3, #15
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	429a      	cmp	r2, r3
 8009184:	d901      	bls.n	800918a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009186:	2301      	movs	r3, #1
 8009188:	e050      	b.n	800922c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800918a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800918e:	2b00      	cmp	r3, #0
 8009190:	da0f      	bge.n	80091b2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009192:	78fb      	ldrb	r3, [r7, #3]
 8009194:	f003 020f 	and.w	r2, r3, #15
 8009198:	4613      	mov	r3, r2
 800919a:	00db      	lsls	r3, r3, #3
 800919c:	1a9b      	subs	r3, r3, r2
 800919e:	009b      	lsls	r3, r3, #2
 80091a0:	3338      	adds	r3, #56	; 0x38
 80091a2:	687a      	ldr	r2, [r7, #4]
 80091a4:	4413      	add	r3, r2
 80091a6:	3304      	adds	r3, #4
 80091a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	2201      	movs	r2, #1
 80091ae:	705a      	strb	r2, [r3, #1]
 80091b0:	e00d      	b.n	80091ce <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80091b2:	78fa      	ldrb	r2, [r7, #3]
 80091b4:	4613      	mov	r3, r2
 80091b6:	00db      	lsls	r3, r3, #3
 80091b8:	1a9b      	subs	r3, r3, r2
 80091ba:	009b      	lsls	r3, r3, #2
 80091bc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80091c0:	687a      	ldr	r2, [r7, #4]
 80091c2:	4413      	add	r3, r2
 80091c4:	3304      	adds	r3, #4
 80091c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2200      	movs	r2, #0
 80091cc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2201      	movs	r2, #1
 80091d2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80091d4:	78fb      	ldrb	r3, [r7, #3]
 80091d6:	f003 030f 	and.w	r3, r3, #15
 80091da:	b2da      	uxtb	r2, r3
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	d101      	bne.n	80091ee <HAL_PCD_EP_SetStall+0x82>
 80091ea:	2302      	movs	r3, #2
 80091ec:	e01e      	b.n	800922c <HAL_PCD_EP_SetStall+0xc0>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2201      	movs	r2, #1
 80091f2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	68f9      	ldr	r1, [r7, #12]
 80091fc:	4618      	mov	r0, r3
 80091fe:	f002 fa04 	bl	800b60a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009202:	78fb      	ldrb	r3, [r7, #3]
 8009204:	f003 030f 	and.w	r3, r3, #15
 8009208:	2b00      	cmp	r3, #0
 800920a:	d10a      	bne.n	8009222 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6818      	ldr	r0, [r3, #0]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	691b      	ldr	r3, [r3, #16]
 8009214:	b2d9      	uxtb	r1, r3
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800921c:	461a      	mov	r2, r3
 800921e:	f002 fbf5 	bl	800ba0c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2200      	movs	r2, #0
 8009226:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800922a:	2300      	movs	r3, #0
}
 800922c:	4618      	mov	r0, r3
 800922e:	3710      	adds	r7, #16
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}

08009234 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b084      	sub	sp, #16
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	460b      	mov	r3, r1
 800923e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009240:	78fb      	ldrb	r3, [r7, #3]
 8009242:	f003 020f 	and.w	r2, r3, #15
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	429a      	cmp	r2, r3
 800924c:	d901      	bls.n	8009252 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800924e:	2301      	movs	r3, #1
 8009250:	e042      	b.n	80092d8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009252:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009256:	2b00      	cmp	r3, #0
 8009258:	da0f      	bge.n	800927a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800925a:	78fb      	ldrb	r3, [r7, #3]
 800925c:	f003 020f 	and.w	r2, r3, #15
 8009260:	4613      	mov	r3, r2
 8009262:	00db      	lsls	r3, r3, #3
 8009264:	1a9b      	subs	r3, r3, r2
 8009266:	009b      	lsls	r3, r3, #2
 8009268:	3338      	adds	r3, #56	; 0x38
 800926a:	687a      	ldr	r2, [r7, #4]
 800926c:	4413      	add	r3, r2
 800926e:	3304      	adds	r3, #4
 8009270:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2201      	movs	r2, #1
 8009276:	705a      	strb	r2, [r3, #1]
 8009278:	e00f      	b.n	800929a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800927a:	78fb      	ldrb	r3, [r7, #3]
 800927c:	f003 020f 	and.w	r2, r3, #15
 8009280:	4613      	mov	r3, r2
 8009282:	00db      	lsls	r3, r3, #3
 8009284:	1a9b      	subs	r3, r3, r2
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800928c:	687a      	ldr	r2, [r7, #4]
 800928e:	4413      	add	r3, r2
 8009290:	3304      	adds	r3, #4
 8009292:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2200      	movs	r2, #0
 8009298:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2200      	movs	r2, #0
 800929e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80092a0:	78fb      	ldrb	r3, [r7, #3]
 80092a2:	f003 030f 	and.w	r3, r3, #15
 80092a6:	b2da      	uxtb	r2, r3
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d101      	bne.n	80092ba <HAL_PCD_EP_ClrStall+0x86>
 80092b6:	2302      	movs	r3, #2
 80092b8:	e00e      	b.n	80092d8 <HAL_PCD_EP_ClrStall+0xa4>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2201      	movs	r2, #1
 80092be:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	68f9      	ldr	r1, [r7, #12]
 80092c8:	4618      	mov	r0, r3
 80092ca:	f002 fa0c 	bl	800b6e6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2200      	movs	r2, #0
 80092d2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80092d6:	2300      	movs	r3, #0
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3710      	adds	r7, #16
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b08a      	sub	sp, #40	; 0x28
 80092e4:	af02      	add	r7, sp, #8
 80092e6:	6078      	str	r0, [r7, #4]
 80092e8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092f0:	697b      	ldr	r3, [r7, #20]
 80092f2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80092f4:	683a      	ldr	r2, [r7, #0]
 80092f6:	4613      	mov	r3, r2
 80092f8:	00db      	lsls	r3, r3, #3
 80092fa:	1a9b      	subs	r3, r3, r2
 80092fc:	009b      	lsls	r3, r3, #2
 80092fe:	3338      	adds	r3, #56	; 0x38
 8009300:	687a      	ldr	r2, [r7, #4]
 8009302:	4413      	add	r3, r2
 8009304:	3304      	adds	r3, #4
 8009306:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	699a      	ldr	r2, [r3, #24]
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	695b      	ldr	r3, [r3, #20]
 8009310:	429a      	cmp	r2, r3
 8009312:	d901      	bls.n	8009318 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009314:	2301      	movs	r3, #1
 8009316:	e06c      	b.n	80093f2 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	695a      	ldr	r2, [r3, #20]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	699b      	ldr	r3, [r3, #24]
 8009320:	1ad3      	subs	r3, r2, r3
 8009322:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	689b      	ldr	r3, [r3, #8]
 8009328:	69fa      	ldr	r2, [r7, #28]
 800932a:	429a      	cmp	r2, r3
 800932c:	d902      	bls.n	8009334 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	689b      	ldr	r3, [r3, #8]
 8009332:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009334:	69fb      	ldr	r3, [r7, #28]
 8009336:	3303      	adds	r3, #3
 8009338:	089b      	lsrs	r3, r3, #2
 800933a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800933c:	e02b      	b.n	8009396 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	695a      	ldr	r2, [r3, #20]
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	699b      	ldr	r3, [r3, #24]
 8009346:	1ad3      	subs	r3, r2, r3
 8009348:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	689b      	ldr	r3, [r3, #8]
 800934e:	69fa      	ldr	r2, [r7, #28]
 8009350:	429a      	cmp	r2, r3
 8009352:	d902      	bls.n	800935a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	689b      	ldr	r3, [r3, #8]
 8009358:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800935a:	69fb      	ldr	r3, [r7, #28]
 800935c:	3303      	adds	r3, #3
 800935e:	089b      	lsrs	r3, r3, #2
 8009360:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	68d9      	ldr	r1, [r3, #12]
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	b2da      	uxtb	r2, r3
 800936a:	69fb      	ldr	r3, [r7, #28]
 800936c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009372:	b2db      	uxtb	r3, r3
 8009374:	9300      	str	r3, [sp, #0]
 8009376:	4603      	mov	r3, r0
 8009378:	6978      	ldr	r0, [r7, #20]
 800937a:	f002 f8e8 	bl	800b54e <USB_WritePacket>

    ep->xfer_buff  += len;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	68da      	ldr	r2, [r3, #12]
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	441a      	add	r2, r3
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	699a      	ldr	r2, [r3, #24]
 800938e:	69fb      	ldr	r3, [r7, #28]
 8009390:	441a      	add	r2, r3
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	015a      	lsls	r2, r3, #5
 800939a:	693b      	ldr	r3, [r7, #16]
 800939c:	4413      	add	r3, r2
 800939e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093a2:	699b      	ldr	r3, [r3, #24]
 80093a4:	b29b      	uxth	r3, r3
 80093a6:	69ba      	ldr	r2, [r7, #24]
 80093a8:	429a      	cmp	r2, r3
 80093aa:	d809      	bhi.n	80093c0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	699a      	ldr	r2, [r3, #24]
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80093b4:	429a      	cmp	r2, r3
 80093b6:	d203      	bcs.n	80093c0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	695b      	ldr	r3, [r3, #20]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d1be      	bne.n	800933e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	695a      	ldr	r2, [r3, #20]
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	699b      	ldr	r3, [r3, #24]
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d811      	bhi.n	80093f0 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	f003 030f 	and.w	r3, r3, #15
 80093d2:	2201      	movs	r2, #1
 80093d4:	fa02 f303 	lsl.w	r3, r2, r3
 80093d8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	43db      	mvns	r3, r3
 80093e6:	6939      	ldr	r1, [r7, #16]
 80093e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80093ec:	4013      	ands	r3, r2
 80093ee:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80093f0:	2300      	movs	r3, #0
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3720      	adds	r7, #32
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
	...

080093fc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b086      	sub	sp, #24
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	333c      	adds	r3, #60	; 0x3c
 8009414:	3304      	adds	r3, #4
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	015a      	lsls	r2, r3, #5
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	4413      	add	r3, r2
 8009422:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	691b      	ldr	r3, [r3, #16]
 800942e:	2b01      	cmp	r3, #1
 8009430:	f040 80a0 	bne.w	8009574 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	f003 0308 	and.w	r3, r3, #8
 800943a:	2b00      	cmp	r3, #0
 800943c:	d015      	beq.n	800946a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	4a72      	ldr	r2, [pc, #456]	; (800960c <PCD_EP_OutXfrComplete_int+0x210>)
 8009442:	4293      	cmp	r3, r2
 8009444:	f240 80dd 	bls.w	8009602 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800944e:	2b00      	cmp	r3, #0
 8009450:	f000 80d7 	beq.w	8009602 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	015a      	lsls	r2, r3, #5
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	4413      	add	r3, r2
 800945c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009460:	461a      	mov	r2, r3
 8009462:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009466:	6093      	str	r3, [r2, #8]
 8009468:	e0cb      	b.n	8009602 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	f003 0320 	and.w	r3, r3, #32
 8009470:	2b00      	cmp	r3, #0
 8009472:	d009      	beq.n	8009488 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	015a      	lsls	r2, r3, #5
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	4413      	add	r3, r2
 800947c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009480:	461a      	mov	r2, r3
 8009482:	2320      	movs	r3, #32
 8009484:	6093      	str	r3, [r2, #8]
 8009486:	e0bc      	b.n	8009602 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800948e:	2b00      	cmp	r3, #0
 8009490:	f040 80b7 	bne.w	8009602 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	4a5d      	ldr	r2, [pc, #372]	; (800960c <PCD_EP_OutXfrComplete_int+0x210>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d90f      	bls.n	80094bc <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d00a      	beq.n	80094bc <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	015a      	lsls	r2, r3, #5
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	4413      	add	r3, r2
 80094ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094b2:	461a      	mov	r2, r3
 80094b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094b8:	6093      	str	r3, [r2, #8]
 80094ba:	e0a2      	b.n	8009602 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80094bc:	6879      	ldr	r1, [r7, #4]
 80094be:	683a      	ldr	r2, [r7, #0]
 80094c0:	4613      	mov	r3, r2
 80094c2:	00db      	lsls	r3, r3, #3
 80094c4:	1a9b      	subs	r3, r3, r2
 80094c6:	009b      	lsls	r3, r3, #2
 80094c8:	440b      	add	r3, r1
 80094ca:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80094ce:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	0159      	lsls	r1, r3, #5
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	440b      	add	r3, r1
 80094d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094dc:	691b      	ldr	r3, [r3, #16]
 80094de:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80094e2:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	683a      	ldr	r2, [r7, #0]
 80094e8:	4613      	mov	r3, r2
 80094ea:	00db      	lsls	r3, r3, #3
 80094ec:	1a9b      	subs	r3, r3, r2
 80094ee:	009b      	lsls	r3, r3, #2
 80094f0:	4403      	add	r3, r0
 80094f2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80094f6:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80094f8:	6879      	ldr	r1, [r7, #4]
 80094fa:	683a      	ldr	r2, [r7, #0]
 80094fc:	4613      	mov	r3, r2
 80094fe:	00db      	lsls	r3, r3, #3
 8009500:	1a9b      	subs	r3, r3, r2
 8009502:	009b      	lsls	r3, r3, #2
 8009504:	440b      	add	r3, r1
 8009506:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800950a:	6819      	ldr	r1, [r3, #0]
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	683a      	ldr	r2, [r7, #0]
 8009510:	4613      	mov	r3, r2
 8009512:	00db      	lsls	r3, r3, #3
 8009514:	1a9b      	subs	r3, r3, r2
 8009516:	009b      	lsls	r3, r3, #2
 8009518:	4403      	add	r3, r0
 800951a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4419      	add	r1, r3
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	683a      	ldr	r2, [r7, #0]
 8009526:	4613      	mov	r3, r2
 8009528:	00db      	lsls	r3, r3, #3
 800952a:	1a9b      	subs	r3, r3, r2
 800952c:	009b      	lsls	r3, r3, #2
 800952e:	4403      	add	r3, r0
 8009530:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009534:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d114      	bne.n	8009566 <PCD_EP_OutXfrComplete_int+0x16a>
 800953c:	6879      	ldr	r1, [r7, #4]
 800953e:	683a      	ldr	r2, [r7, #0]
 8009540:	4613      	mov	r3, r2
 8009542:	00db      	lsls	r3, r3, #3
 8009544:	1a9b      	subs	r3, r3, r2
 8009546:	009b      	lsls	r3, r3, #2
 8009548:	440b      	add	r3, r1
 800954a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d108      	bne.n	8009566 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6818      	ldr	r0, [r3, #0]
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800955e:	461a      	mov	r2, r3
 8009560:	2101      	movs	r1, #1
 8009562:	f002 fa53 	bl	800ba0c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	b2db      	uxtb	r3, r3
 800956a:	4619      	mov	r1, r3
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f005 fba7 	bl	800ecc0 <HAL_PCD_DataOutStageCallback>
 8009572:	e046      	b.n	8009602 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	4a26      	ldr	r2, [pc, #152]	; (8009610 <PCD_EP_OutXfrComplete_int+0x214>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d124      	bne.n	80095c6 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009582:	2b00      	cmp	r3, #0
 8009584:	d00a      	beq.n	800959c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	015a      	lsls	r2, r3, #5
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	4413      	add	r3, r2
 800958e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009592:	461a      	mov	r2, r3
 8009594:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009598:	6093      	str	r3, [r2, #8]
 800959a:	e032      	b.n	8009602 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	f003 0320 	and.w	r3, r3, #32
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d008      	beq.n	80095b8 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	015a      	lsls	r2, r3, #5
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	4413      	add	r3, r2
 80095ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095b2:	461a      	mov	r2, r3
 80095b4:	2320      	movs	r3, #32
 80095b6:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	b2db      	uxtb	r3, r3
 80095bc:	4619      	mov	r1, r3
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f005 fb7e 	bl	800ecc0 <HAL_PCD_DataOutStageCallback>
 80095c4:	e01d      	b.n	8009602 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d114      	bne.n	80095f6 <PCD_EP_OutXfrComplete_int+0x1fa>
 80095cc:	6879      	ldr	r1, [r7, #4]
 80095ce:	683a      	ldr	r2, [r7, #0]
 80095d0:	4613      	mov	r3, r2
 80095d2:	00db      	lsls	r3, r3, #3
 80095d4:	1a9b      	subs	r3, r3, r2
 80095d6:	009b      	lsls	r3, r3, #2
 80095d8:	440b      	add	r3, r1
 80095da:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d108      	bne.n	80095f6 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6818      	ldr	r0, [r3, #0]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80095ee:	461a      	mov	r2, r3
 80095f0:	2100      	movs	r1, #0
 80095f2:	f002 fa0b 	bl	800ba0c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	4619      	mov	r1, r3
 80095fc:	6878      	ldr	r0, [r7, #4]
 80095fe:	f005 fb5f 	bl	800ecc0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009602:	2300      	movs	r3, #0
}
 8009604:	4618      	mov	r0, r3
 8009606:	3718      	adds	r7, #24
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}
 800960c:	4f54300a 	.word	0x4f54300a
 8009610:	4f54310a 	.word	0x4f54310a

08009614 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b086      	sub	sp, #24
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009624:	697b      	ldr	r3, [r7, #20]
 8009626:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009628:	697b      	ldr	r3, [r7, #20]
 800962a:	333c      	adds	r3, #60	; 0x3c
 800962c:	3304      	adds	r3, #4
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	015a      	lsls	r2, r3, #5
 8009636:	693b      	ldr	r3, [r7, #16]
 8009638:	4413      	add	r3, r2
 800963a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800963e:	689b      	ldr	r3, [r3, #8]
 8009640:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	4a15      	ldr	r2, [pc, #84]	; (800969c <PCD_EP_OutSetupPacket_int+0x88>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d90e      	bls.n	8009668 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009650:	2b00      	cmp	r3, #0
 8009652:	d009      	beq.n	8009668 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	015a      	lsls	r2, r3, #5
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	4413      	add	r3, r2
 800965c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009660:	461a      	mov	r2, r3
 8009662:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009666:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f005 fb17 	bl	800ec9c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	4a0a      	ldr	r2, [pc, #40]	; (800969c <PCD_EP_OutSetupPacket_int+0x88>)
 8009672:	4293      	cmp	r3, r2
 8009674:	d90c      	bls.n	8009690 <PCD_EP_OutSetupPacket_int+0x7c>
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	691b      	ldr	r3, [r3, #16]
 800967a:	2b01      	cmp	r3, #1
 800967c:	d108      	bne.n	8009690 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6818      	ldr	r0, [r3, #0]
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009688:	461a      	mov	r2, r3
 800968a:	2101      	movs	r1, #1
 800968c:	f002 f9be 	bl	800ba0c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009690:	2300      	movs	r3, #0
}
 8009692:	4618      	mov	r0, r3
 8009694:	3718      	adds	r7, #24
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}
 800969a:	bf00      	nop
 800969c:	4f54300a 	.word	0x4f54300a

080096a0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b085      	sub	sp, #20
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	460b      	mov	r3, r1
 80096aa:	70fb      	strb	r3, [r7, #3]
 80096ac:	4613      	mov	r3, r2
 80096ae:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096b6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80096b8:	78fb      	ldrb	r3, [r7, #3]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d107      	bne.n	80096ce <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80096be:	883b      	ldrh	r3, [r7, #0]
 80096c0:	0419      	lsls	r1, r3, #16
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	68ba      	ldr	r2, [r7, #8]
 80096c8:	430a      	orrs	r2, r1
 80096ca:	629a      	str	r2, [r3, #40]	; 0x28
 80096cc:	e028      	b.n	8009720 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096d4:	0c1b      	lsrs	r3, r3, #16
 80096d6:	68ba      	ldr	r2, [r7, #8]
 80096d8:	4413      	add	r3, r2
 80096da:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80096dc:	2300      	movs	r3, #0
 80096de:	73fb      	strb	r3, [r7, #15]
 80096e0:	e00d      	b.n	80096fe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681a      	ldr	r2, [r3, #0]
 80096e6:	7bfb      	ldrb	r3, [r7, #15]
 80096e8:	3340      	adds	r3, #64	; 0x40
 80096ea:	009b      	lsls	r3, r3, #2
 80096ec:	4413      	add	r3, r2
 80096ee:	685b      	ldr	r3, [r3, #4]
 80096f0:	0c1b      	lsrs	r3, r3, #16
 80096f2:	68ba      	ldr	r2, [r7, #8]
 80096f4:	4413      	add	r3, r2
 80096f6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80096f8:	7bfb      	ldrb	r3, [r7, #15]
 80096fa:	3301      	adds	r3, #1
 80096fc:	73fb      	strb	r3, [r7, #15]
 80096fe:	7bfa      	ldrb	r2, [r7, #15]
 8009700:	78fb      	ldrb	r3, [r7, #3]
 8009702:	3b01      	subs	r3, #1
 8009704:	429a      	cmp	r2, r3
 8009706:	d3ec      	bcc.n	80096e2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009708:	883b      	ldrh	r3, [r7, #0]
 800970a:	0418      	lsls	r0, r3, #16
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6819      	ldr	r1, [r3, #0]
 8009710:	78fb      	ldrb	r3, [r7, #3]
 8009712:	3b01      	subs	r3, #1
 8009714:	68ba      	ldr	r2, [r7, #8]
 8009716:	4302      	orrs	r2, r0
 8009718:	3340      	adds	r3, #64	; 0x40
 800971a:	009b      	lsls	r3, r3, #2
 800971c:	440b      	add	r3, r1
 800971e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009720:	2300      	movs	r3, #0
}
 8009722:	4618      	mov	r0, r3
 8009724:	3714      	adds	r7, #20
 8009726:	46bd      	mov	sp, r7
 8009728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972c:	4770      	bx	lr

0800972e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800972e:	b480      	push	{r7}
 8009730:	b083      	sub	sp, #12
 8009732:	af00      	add	r7, sp, #0
 8009734:	6078      	str	r0, [r7, #4]
 8009736:	460b      	mov	r3, r1
 8009738:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	887a      	ldrh	r2, [r7, #2]
 8009740:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009742:	2300      	movs	r3, #0
}
 8009744:	4618      	mov	r0, r3
 8009746:	370c      	adds	r7, #12
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr

08009750 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009750:	b480      	push	{r7}
 8009752:	b083      	sub	sp, #12
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
 8009758:	460b      	mov	r3, r1
 800975a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800975c:	bf00      	nop
 800975e:	370c      	adds	r7, #12
 8009760:	46bd      	mov	sp, r7
 8009762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009766:	4770      	bx	lr

08009768 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b086      	sub	sp, #24
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d101      	bne.n	800977a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009776:	2301      	movs	r3, #1
 8009778:	e25b      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f003 0301 	and.w	r3, r3, #1
 8009782:	2b00      	cmp	r3, #0
 8009784:	d075      	beq.n	8009872 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009786:	4ba3      	ldr	r3, [pc, #652]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 8009788:	689b      	ldr	r3, [r3, #8]
 800978a:	f003 030c 	and.w	r3, r3, #12
 800978e:	2b04      	cmp	r3, #4
 8009790:	d00c      	beq.n	80097ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009792:	4ba0      	ldr	r3, [pc, #640]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 8009794:	689b      	ldr	r3, [r3, #8]
 8009796:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800979a:	2b08      	cmp	r3, #8
 800979c:	d112      	bne.n	80097c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800979e:	4b9d      	ldr	r3, [pc, #628]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80097a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80097aa:	d10b      	bne.n	80097c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80097ac:	4b99      	ldr	r3, [pc, #612]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d05b      	beq.n	8009870 <HAL_RCC_OscConfig+0x108>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d157      	bne.n	8009870 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80097c0:	2301      	movs	r3, #1
 80097c2:	e236      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097cc:	d106      	bne.n	80097dc <HAL_RCC_OscConfig+0x74>
 80097ce:	4b91      	ldr	r3, [pc, #580]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4a90      	ldr	r2, [pc, #576]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80097d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80097d8:	6013      	str	r3, [r2, #0]
 80097da:	e01d      	b.n	8009818 <HAL_RCC_OscConfig+0xb0>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80097e4:	d10c      	bne.n	8009800 <HAL_RCC_OscConfig+0x98>
 80097e6:	4b8b      	ldr	r3, [pc, #556]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4a8a      	ldr	r2, [pc, #552]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80097ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80097f0:	6013      	str	r3, [r2, #0]
 80097f2:	4b88      	ldr	r3, [pc, #544]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	4a87      	ldr	r2, [pc, #540]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80097f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80097fc:	6013      	str	r3, [r2, #0]
 80097fe:	e00b      	b.n	8009818 <HAL_RCC_OscConfig+0xb0>
 8009800:	4b84      	ldr	r3, [pc, #528]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4a83      	ldr	r2, [pc, #524]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 8009806:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800980a:	6013      	str	r3, [r2, #0]
 800980c:	4b81      	ldr	r3, [pc, #516]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a80      	ldr	r2, [pc, #512]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 8009812:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009816:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	685b      	ldr	r3, [r3, #4]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d013      	beq.n	8009848 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009820:	f7fb f98c 	bl	8004b3c <HAL_GetTick>
 8009824:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009826:	e008      	b.n	800983a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009828:	f7fb f988 	bl	8004b3c <HAL_GetTick>
 800982c:	4602      	mov	r2, r0
 800982e:	693b      	ldr	r3, [r7, #16]
 8009830:	1ad3      	subs	r3, r2, r3
 8009832:	2b64      	cmp	r3, #100	; 0x64
 8009834:	d901      	bls.n	800983a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009836:	2303      	movs	r3, #3
 8009838:	e1fb      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800983a:	4b76      	ldr	r3, [pc, #472]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009842:	2b00      	cmp	r3, #0
 8009844:	d0f0      	beq.n	8009828 <HAL_RCC_OscConfig+0xc0>
 8009846:	e014      	b.n	8009872 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009848:	f7fb f978 	bl	8004b3c <HAL_GetTick>
 800984c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800984e:	e008      	b.n	8009862 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009850:	f7fb f974 	bl	8004b3c <HAL_GetTick>
 8009854:	4602      	mov	r2, r0
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	1ad3      	subs	r3, r2, r3
 800985a:	2b64      	cmp	r3, #100	; 0x64
 800985c:	d901      	bls.n	8009862 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800985e:	2303      	movs	r3, #3
 8009860:	e1e7      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009862:	4b6c      	ldr	r3, [pc, #432]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800986a:	2b00      	cmp	r3, #0
 800986c:	d1f0      	bne.n	8009850 <HAL_RCC_OscConfig+0xe8>
 800986e:	e000      	b.n	8009872 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009870:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f003 0302 	and.w	r3, r3, #2
 800987a:	2b00      	cmp	r3, #0
 800987c:	d063      	beq.n	8009946 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800987e:	4b65      	ldr	r3, [pc, #404]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 8009880:	689b      	ldr	r3, [r3, #8]
 8009882:	f003 030c 	and.w	r3, r3, #12
 8009886:	2b00      	cmp	r3, #0
 8009888:	d00b      	beq.n	80098a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800988a:	4b62      	ldr	r3, [pc, #392]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 800988c:	689b      	ldr	r3, [r3, #8]
 800988e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009892:	2b08      	cmp	r3, #8
 8009894:	d11c      	bne.n	80098d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009896:	4b5f      	ldr	r3, [pc, #380]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d116      	bne.n	80098d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80098a2:	4b5c      	ldr	r3, [pc, #368]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f003 0302 	and.w	r3, r3, #2
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d005      	beq.n	80098ba <HAL_RCC_OscConfig+0x152>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	68db      	ldr	r3, [r3, #12]
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	d001      	beq.n	80098ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e1bb      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80098ba:	4b56      	ldr	r3, [pc, #344]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	691b      	ldr	r3, [r3, #16]
 80098c6:	00db      	lsls	r3, r3, #3
 80098c8:	4952      	ldr	r1, [pc, #328]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80098ca:	4313      	orrs	r3, r2
 80098cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80098ce:	e03a      	b.n	8009946 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	68db      	ldr	r3, [r3, #12]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d020      	beq.n	800991a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80098d8:	4b4f      	ldr	r3, [pc, #316]	; (8009a18 <HAL_RCC_OscConfig+0x2b0>)
 80098da:	2201      	movs	r2, #1
 80098dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098de:	f7fb f92d 	bl	8004b3c <HAL_GetTick>
 80098e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80098e4:	e008      	b.n	80098f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80098e6:	f7fb f929 	bl	8004b3c <HAL_GetTick>
 80098ea:	4602      	mov	r2, r0
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	1ad3      	subs	r3, r2, r3
 80098f0:	2b02      	cmp	r3, #2
 80098f2:	d901      	bls.n	80098f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80098f4:	2303      	movs	r3, #3
 80098f6:	e19c      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80098f8:	4b46      	ldr	r3, [pc, #280]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f003 0302 	and.w	r3, r3, #2
 8009900:	2b00      	cmp	r3, #0
 8009902:	d0f0      	beq.n	80098e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009904:	4b43      	ldr	r3, [pc, #268]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	691b      	ldr	r3, [r3, #16]
 8009910:	00db      	lsls	r3, r3, #3
 8009912:	4940      	ldr	r1, [pc, #256]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 8009914:	4313      	orrs	r3, r2
 8009916:	600b      	str	r3, [r1, #0]
 8009918:	e015      	b.n	8009946 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800991a:	4b3f      	ldr	r3, [pc, #252]	; (8009a18 <HAL_RCC_OscConfig+0x2b0>)
 800991c:	2200      	movs	r2, #0
 800991e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009920:	f7fb f90c 	bl	8004b3c <HAL_GetTick>
 8009924:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009926:	e008      	b.n	800993a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009928:	f7fb f908 	bl	8004b3c <HAL_GetTick>
 800992c:	4602      	mov	r2, r0
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	1ad3      	subs	r3, r2, r3
 8009932:	2b02      	cmp	r3, #2
 8009934:	d901      	bls.n	800993a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009936:	2303      	movs	r3, #3
 8009938:	e17b      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800993a:	4b36      	ldr	r3, [pc, #216]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f003 0302 	and.w	r3, r3, #2
 8009942:	2b00      	cmp	r3, #0
 8009944:	d1f0      	bne.n	8009928 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f003 0308 	and.w	r3, r3, #8
 800994e:	2b00      	cmp	r3, #0
 8009950:	d030      	beq.n	80099b4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	695b      	ldr	r3, [r3, #20]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d016      	beq.n	8009988 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800995a:	4b30      	ldr	r3, [pc, #192]	; (8009a1c <HAL_RCC_OscConfig+0x2b4>)
 800995c:	2201      	movs	r2, #1
 800995e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009960:	f7fb f8ec 	bl	8004b3c <HAL_GetTick>
 8009964:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009966:	e008      	b.n	800997a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009968:	f7fb f8e8 	bl	8004b3c <HAL_GetTick>
 800996c:	4602      	mov	r2, r0
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	1ad3      	subs	r3, r2, r3
 8009972:	2b02      	cmp	r3, #2
 8009974:	d901      	bls.n	800997a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009976:	2303      	movs	r3, #3
 8009978:	e15b      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800997a:	4b26      	ldr	r3, [pc, #152]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 800997c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800997e:	f003 0302 	and.w	r3, r3, #2
 8009982:	2b00      	cmp	r3, #0
 8009984:	d0f0      	beq.n	8009968 <HAL_RCC_OscConfig+0x200>
 8009986:	e015      	b.n	80099b4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009988:	4b24      	ldr	r3, [pc, #144]	; (8009a1c <HAL_RCC_OscConfig+0x2b4>)
 800998a:	2200      	movs	r2, #0
 800998c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800998e:	f7fb f8d5 	bl	8004b3c <HAL_GetTick>
 8009992:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009994:	e008      	b.n	80099a8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009996:	f7fb f8d1 	bl	8004b3c <HAL_GetTick>
 800999a:	4602      	mov	r2, r0
 800999c:	693b      	ldr	r3, [r7, #16]
 800999e:	1ad3      	subs	r3, r2, r3
 80099a0:	2b02      	cmp	r3, #2
 80099a2:	d901      	bls.n	80099a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80099a4:	2303      	movs	r3, #3
 80099a6:	e144      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80099a8:	4b1a      	ldr	r3, [pc, #104]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80099aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099ac:	f003 0302 	and.w	r3, r3, #2
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d1f0      	bne.n	8009996 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f003 0304 	and.w	r3, r3, #4
 80099bc:	2b00      	cmp	r3, #0
 80099be:	f000 80a0 	beq.w	8009b02 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80099c2:	2300      	movs	r3, #0
 80099c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80099c6:	4b13      	ldr	r3, [pc, #76]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80099c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d10f      	bne.n	80099f2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80099d2:	2300      	movs	r3, #0
 80099d4:	60bb      	str	r3, [r7, #8]
 80099d6:	4b0f      	ldr	r3, [pc, #60]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80099d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099da:	4a0e      	ldr	r2, [pc, #56]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80099dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80099e0:	6413      	str	r3, [r2, #64]	; 0x40
 80099e2:	4b0c      	ldr	r3, [pc, #48]	; (8009a14 <HAL_RCC_OscConfig+0x2ac>)
 80099e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80099ea:	60bb      	str	r3, [r7, #8]
 80099ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80099ee:	2301      	movs	r3, #1
 80099f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80099f2:	4b0b      	ldr	r3, [pc, #44]	; (8009a20 <HAL_RCC_OscConfig+0x2b8>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d121      	bne.n	8009a42 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80099fe:	4b08      	ldr	r3, [pc, #32]	; (8009a20 <HAL_RCC_OscConfig+0x2b8>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	4a07      	ldr	r2, [pc, #28]	; (8009a20 <HAL_RCC_OscConfig+0x2b8>)
 8009a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009a08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009a0a:	f7fb f897 	bl	8004b3c <HAL_GetTick>
 8009a0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009a10:	e011      	b.n	8009a36 <HAL_RCC_OscConfig+0x2ce>
 8009a12:	bf00      	nop
 8009a14:	40023800 	.word	0x40023800
 8009a18:	42470000 	.word	0x42470000
 8009a1c:	42470e80 	.word	0x42470e80
 8009a20:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a24:	f7fb f88a 	bl	8004b3c <HAL_GetTick>
 8009a28:	4602      	mov	r2, r0
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	1ad3      	subs	r3, r2, r3
 8009a2e:	2b02      	cmp	r3, #2
 8009a30:	d901      	bls.n	8009a36 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009a32:	2303      	movs	r3, #3
 8009a34:	e0fd      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009a36:	4b81      	ldr	r3, [pc, #516]	; (8009c3c <HAL_RCC_OscConfig+0x4d4>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d0f0      	beq.n	8009a24 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	689b      	ldr	r3, [r3, #8]
 8009a46:	2b01      	cmp	r3, #1
 8009a48:	d106      	bne.n	8009a58 <HAL_RCC_OscConfig+0x2f0>
 8009a4a:	4b7d      	ldr	r3, [pc, #500]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a4e:	4a7c      	ldr	r2, [pc, #496]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009a50:	f043 0301 	orr.w	r3, r3, #1
 8009a54:	6713      	str	r3, [r2, #112]	; 0x70
 8009a56:	e01c      	b.n	8009a92 <HAL_RCC_OscConfig+0x32a>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	689b      	ldr	r3, [r3, #8]
 8009a5c:	2b05      	cmp	r3, #5
 8009a5e:	d10c      	bne.n	8009a7a <HAL_RCC_OscConfig+0x312>
 8009a60:	4b77      	ldr	r3, [pc, #476]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a64:	4a76      	ldr	r2, [pc, #472]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009a66:	f043 0304 	orr.w	r3, r3, #4
 8009a6a:	6713      	str	r3, [r2, #112]	; 0x70
 8009a6c:	4b74      	ldr	r3, [pc, #464]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a70:	4a73      	ldr	r2, [pc, #460]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009a72:	f043 0301 	orr.w	r3, r3, #1
 8009a76:	6713      	str	r3, [r2, #112]	; 0x70
 8009a78:	e00b      	b.n	8009a92 <HAL_RCC_OscConfig+0x32a>
 8009a7a:	4b71      	ldr	r3, [pc, #452]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a7e:	4a70      	ldr	r2, [pc, #448]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009a80:	f023 0301 	bic.w	r3, r3, #1
 8009a84:	6713      	str	r3, [r2, #112]	; 0x70
 8009a86:	4b6e      	ldr	r3, [pc, #440]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a8a:	4a6d      	ldr	r2, [pc, #436]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009a8c:	f023 0304 	bic.w	r3, r3, #4
 8009a90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	689b      	ldr	r3, [r3, #8]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d015      	beq.n	8009ac6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a9a:	f7fb f84f 	bl	8004b3c <HAL_GetTick>
 8009a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009aa0:	e00a      	b.n	8009ab8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009aa2:	f7fb f84b 	bl	8004b3c <HAL_GetTick>
 8009aa6:	4602      	mov	r2, r0
 8009aa8:	693b      	ldr	r3, [r7, #16]
 8009aaa:	1ad3      	subs	r3, r2, r3
 8009aac:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d901      	bls.n	8009ab8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009ab4:	2303      	movs	r3, #3
 8009ab6:	e0bc      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009ab8:	4b61      	ldr	r3, [pc, #388]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009abc:	f003 0302 	and.w	r3, r3, #2
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d0ee      	beq.n	8009aa2 <HAL_RCC_OscConfig+0x33a>
 8009ac4:	e014      	b.n	8009af0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009ac6:	f7fb f839 	bl	8004b3c <HAL_GetTick>
 8009aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009acc:	e00a      	b.n	8009ae4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009ace:	f7fb f835 	bl	8004b3c <HAL_GetTick>
 8009ad2:	4602      	mov	r2, r0
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	1ad3      	subs	r3, r2, r3
 8009ad8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d901      	bls.n	8009ae4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009ae0:	2303      	movs	r3, #3
 8009ae2:	e0a6      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009ae4:	4b56      	ldr	r3, [pc, #344]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ae8:	f003 0302 	and.w	r3, r3, #2
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d1ee      	bne.n	8009ace <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009af0:	7dfb      	ldrb	r3, [r7, #23]
 8009af2:	2b01      	cmp	r3, #1
 8009af4:	d105      	bne.n	8009b02 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009af6:	4b52      	ldr	r3, [pc, #328]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009afa:	4a51      	ldr	r2, [pc, #324]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009afc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b00:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	699b      	ldr	r3, [r3, #24]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	f000 8092 	beq.w	8009c30 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009b0c:	4b4c      	ldr	r3, [pc, #304]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009b0e:	689b      	ldr	r3, [r3, #8]
 8009b10:	f003 030c 	and.w	r3, r3, #12
 8009b14:	2b08      	cmp	r3, #8
 8009b16:	d05c      	beq.n	8009bd2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	699b      	ldr	r3, [r3, #24]
 8009b1c:	2b02      	cmp	r3, #2
 8009b1e:	d141      	bne.n	8009ba4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009b20:	4b48      	ldr	r3, [pc, #288]	; (8009c44 <HAL_RCC_OscConfig+0x4dc>)
 8009b22:	2200      	movs	r2, #0
 8009b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b26:	f7fb f809 	bl	8004b3c <HAL_GetTick>
 8009b2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b2c:	e008      	b.n	8009b40 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009b2e:	f7fb f805 	bl	8004b3c <HAL_GetTick>
 8009b32:	4602      	mov	r2, r0
 8009b34:	693b      	ldr	r3, [r7, #16]
 8009b36:	1ad3      	subs	r3, r2, r3
 8009b38:	2b02      	cmp	r3, #2
 8009b3a:	d901      	bls.n	8009b40 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009b3c:	2303      	movs	r3, #3
 8009b3e:	e078      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b40:	4b3f      	ldr	r3, [pc, #252]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d1f0      	bne.n	8009b2e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	69da      	ldr	r2, [r3, #28]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6a1b      	ldr	r3, [r3, #32]
 8009b54:	431a      	orrs	r2, r3
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b5a:	019b      	lsls	r3, r3, #6
 8009b5c:	431a      	orrs	r2, r3
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b62:	085b      	lsrs	r3, r3, #1
 8009b64:	3b01      	subs	r3, #1
 8009b66:	041b      	lsls	r3, r3, #16
 8009b68:	431a      	orrs	r2, r3
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b6e:	061b      	lsls	r3, r3, #24
 8009b70:	4933      	ldr	r1, [pc, #204]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009b72:	4313      	orrs	r3, r2
 8009b74:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009b76:	4b33      	ldr	r3, [pc, #204]	; (8009c44 <HAL_RCC_OscConfig+0x4dc>)
 8009b78:	2201      	movs	r2, #1
 8009b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b7c:	f7fa ffde 	bl	8004b3c <HAL_GetTick>
 8009b80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009b82:	e008      	b.n	8009b96 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009b84:	f7fa ffda 	bl	8004b3c <HAL_GetTick>
 8009b88:	4602      	mov	r2, r0
 8009b8a:	693b      	ldr	r3, [r7, #16]
 8009b8c:	1ad3      	subs	r3, r2, r3
 8009b8e:	2b02      	cmp	r3, #2
 8009b90:	d901      	bls.n	8009b96 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009b92:	2303      	movs	r3, #3
 8009b94:	e04d      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009b96:	4b2a      	ldr	r3, [pc, #168]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d0f0      	beq.n	8009b84 <HAL_RCC_OscConfig+0x41c>
 8009ba2:	e045      	b.n	8009c30 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ba4:	4b27      	ldr	r3, [pc, #156]	; (8009c44 <HAL_RCC_OscConfig+0x4dc>)
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009baa:	f7fa ffc7 	bl	8004b3c <HAL_GetTick>
 8009bae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009bb0:	e008      	b.n	8009bc4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009bb2:	f7fa ffc3 	bl	8004b3c <HAL_GetTick>
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	1ad3      	subs	r3, r2, r3
 8009bbc:	2b02      	cmp	r3, #2
 8009bbe:	d901      	bls.n	8009bc4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009bc0:	2303      	movs	r3, #3
 8009bc2:	e036      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009bc4:	4b1e      	ldr	r3, [pc, #120]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d1f0      	bne.n	8009bb2 <HAL_RCC_OscConfig+0x44a>
 8009bd0:	e02e      	b.n	8009c30 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	699b      	ldr	r3, [r3, #24]
 8009bd6:	2b01      	cmp	r3, #1
 8009bd8:	d101      	bne.n	8009bde <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009bda:	2301      	movs	r3, #1
 8009bdc:	e029      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009bde:	4b18      	ldr	r3, [pc, #96]	; (8009c40 <HAL_RCC_OscConfig+0x4d8>)
 8009be0:	685b      	ldr	r3, [r3, #4]
 8009be2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	69db      	ldr	r3, [r3, #28]
 8009bee:	429a      	cmp	r2, r3
 8009bf0:	d11c      	bne.n	8009c2c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009bfc:	429a      	cmp	r2, r3
 8009bfe:	d115      	bne.n	8009c2c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009c00:	68fa      	ldr	r2, [r7, #12]
 8009c02:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009c06:	4013      	ands	r3, r2
 8009c08:	687a      	ldr	r2, [r7, #4]
 8009c0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d10d      	bne.n	8009c2c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009c1a:	429a      	cmp	r2, r3
 8009c1c:	d106      	bne.n	8009c2c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	d001      	beq.n	8009c30 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	e000      	b.n	8009c32 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8009c30:	2300      	movs	r3, #0
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3718      	adds	r7, #24
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}
 8009c3a:	bf00      	nop
 8009c3c:	40007000 	.word	0x40007000
 8009c40:	40023800 	.word	0x40023800
 8009c44:	42470060 	.word	0x42470060

08009c48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b084      	sub	sp, #16
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
 8009c50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d101      	bne.n	8009c5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009c58:	2301      	movs	r3, #1
 8009c5a:	e0cc      	b.n	8009df6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009c5c:	4b68      	ldr	r3, [pc, #416]	; (8009e00 <HAL_RCC_ClockConfig+0x1b8>)
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f003 030f 	and.w	r3, r3, #15
 8009c64:	683a      	ldr	r2, [r7, #0]
 8009c66:	429a      	cmp	r2, r3
 8009c68:	d90c      	bls.n	8009c84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c6a:	4b65      	ldr	r3, [pc, #404]	; (8009e00 <HAL_RCC_ClockConfig+0x1b8>)
 8009c6c:	683a      	ldr	r2, [r7, #0]
 8009c6e:	b2d2      	uxtb	r2, r2
 8009c70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c72:	4b63      	ldr	r3, [pc, #396]	; (8009e00 <HAL_RCC_ClockConfig+0x1b8>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f003 030f 	and.w	r3, r3, #15
 8009c7a:	683a      	ldr	r2, [r7, #0]
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	d001      	beq.n	8009c84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009c80:	2301      	movs	r3, #1
 8009c82:	e0b8      	b.n	8009df6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f003 0302 	and.w	r3, r3, #2
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d020      	beq.n	8009cd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f003 0304 	and.w	r3, r3, #4
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d005      	beq.n	8009ca8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009c9c:	4b59      	ldr	r3, [pc, #356]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009c9e:	689b      	ldr	r3, [r3, #8]
 8009ca0:	4a58      	ldr	r2, [pc, #352]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009ca2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009ca6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f003 0308 	and.w	r3, r3, #8
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d005      	beq.n	8009cc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009cb4:	4b53      	ldr	r3, [pc, #332]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009cb6:	689b      	ldr	r3, [r3, #8]
 8009cb8:	4a52      	ldr	r2, [pc, #328]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009cba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009cbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009cc0:	4b50      	ldr	r3, [pc, #320]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009cc2:	689b      	ldr	r3, [r3, #8]
 8009cc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	689b      	ldr	r3, [r3, #8]
 8009ccc:	494d      	ldr	r1, [pc, #308]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009cce:	4313      	orrs	r3, r2
 8009cd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f003 0301 	and.w	r3, r3, #1
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d044      	beq.n	8009d68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	2b01      	cmp	r3, #1
 8009ce4:	d107      	bne.n	8009cf6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009ce6:	4b47      	ldr	r3, [pc, #284]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d119      	bne.n	8009d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	e07f      	b.n	8009df6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	685b      	ldr	r3, [r3, #4]
 8009cfa:	2b02      	cmp	r3, #2
 8009cfc:	d003      	beq.n	8009d06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009d02:	2b03      	cmp	r3, #3
 8009d04:	d107      	bne.n	8009d16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009d06:	4b3f      	ldr	r3, [pc, #252]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d109      	bne.n	8009d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009d12:	2301      	movs	r3, #1
 8009d14:	e06f      	b.n	8009df6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009d16:	4b3b      	ldr	r3, [pc, #236]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f003 0302 	and.w	r3, r3, #2
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d101      	bne.n	8009d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009d22:	2301      	movs	r3, #1
 8009d24:	e067      	b.n	8009df6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009d26:	4b37      	ldr	r3, [pc, #220]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009d28:	689b      	ldr	r3, [r3, #8]
 8009d2a:	f023 0203 	bic.w	r2, r3, #3
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	685b      	ldr	r3, [r3, #4]
 8009d32:	4934      	ldr	r1, [pc, #208]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009d34:	4313      	orrs	r3, r2
 8009d36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009d38:	f7fa ff00 	bl	8004b3c <HAL_GetTick>
 8009d3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d3e:	e00a      	b.n	8009d56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009d40:	f7fa fefc 	bl	8004b3c <HAL_GetTick>
 8009d44:	4602      	mov	r2, r0
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	1ad3      	subs	r3, r2, r3
 8009d4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d901      	bls.n	8009d56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009d52:	2303      	movs	r3, #3
 8009d54:	e04f      	b.n	8009df6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d56:	4b2b      	ldr	r3, [pc, #172]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009d58:	689b      	ldr	r3, [r3, #8]
 8009d5a:	f003 020c 	and.w	r2, r3, #12
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	685b      	ldr	r3, [r3, #4]
 8009d62:	009b      	lsls	r3, r3, #2
 8009d64:	429a      	cmp	r2, r3
 8009d66:	d1eb      	bne.n	8009d40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009d68:	4b25      	ldr	r3, [pc, #148]	; (8009e00 <HAL_RCC_ClockConfig+0x1b8>)
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f003 030f 	and.w	r3, r3, #15
 8009d70:	683a      	ldr	r2, [r7, #0]
 8009d72:	429a      	cmp	r2, r3
 8009d74:	d20c      	bcs.n	8009d90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009d76:	4b22      	ldr	r3, [pc, #136]	; (8009e00 <HAL_RCC_ClockConfig+0x1b8>)
 8009d78:	683a      	ldr	r2, [r7, #0]
 8009d7a:	b2d2      	uxtb	r2, r2
 8009d7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d7e:	4b20      	ldr	r3, [pc, #128]	; (8009e00 <HAL_RCC_ClockConfig+0x1b8>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f003 030f 	and.w	r3, r3, #15
 8009d86:	683a      	ldr	r2, [r7, #0]
 8009d88:	429a      	cmp	r2, r3
 8009d8a:	d001      	beq.n	8009d90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	e032      	b.n	8009df6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f003 0304 	and.w	r3, r3, #4
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d008      	beq.n	8009dae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009d9c:	4b19      	ldr	r3, [pc, #100]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009d9e:	689b      	ldr	r3, [r3, #8]
 8009da0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	68db      	ldr	r3, [r3, #12]
 8009da8:	4916      	ldr	r1, [pc, #88]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009daa:	4313      	orrs	r3, r2
 8009dac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f003 0308 	and.w	r3, r3, #8
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d009      	beq.n	8009dce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009dba:	4b12      	ldr	r3, [pc, #72]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009dbc:	689b      	ldr	r3, [r3, #8]
 8009dbe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	691b      	ldr	r3, [r3, #16]
 8009dc6:	00db      	lsls	r3, r3, #3
 8009dc8:	490e      	ldr	r1, [pc, #56]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009dca:	4313      	orrs	r3, r2
 8009dcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009dce:	f000 f821 	bl	8009e14 <HAL_RCC_GetSysClockFreq>
 8009dd2:	4601      	mov	r1, r0
 8009dd4:	4b0b      	ldr	r3, [pc, #44]	; (8009e04 <HAL_RCC_ClockConfig+0x1bc>)
 8009dd6:	689b      	ldr	r3, [r3, #8]
 8009dd8:	091b      	lsrs	r3, r3, #4
 8009dda:	f003 030f 	and.w	r3, r3, #15
 8009dde:	4a0a      	ldr	r2, [pc, #40]	; (8009e08 <HAL_RCC_ClockConfig+0x1c0>)
 8009de0:	5cd3      	ldrb	r3, [r2, r3]
 8009de2:	fa21 f303 	lsr.w	r3, r1, r3
 8009de6:	4a09      	ldr	r2, [pc, #36]	; (8009e0c <HAL_RCC_ClockConfig+0x1c4>)
 8009de8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009dea:	4b09      	ldr	r3, [pc, #36]	; (8009e10 <HAL_RCC_ClockConfig+0x1c8>)
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	4618      	mov	r0, r3
 8009df0:	f7f7 fd2e 	bl	8001850 <HAL_InitTick>

  return HAL_OK;
 8009df4:	2300      	movs	r3, #0
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	3710      	adds	r7, #16
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}
 8009dfe:	bf00      	nop
 8009e00:	40023c00 	.word	0x40023c00
 8009e04:	40023800 	.word	0x40023800
 8009e08:	0800f998 	.word	0x0800f998
 8009e0c:	20000008 	.word	0x20000008
 8009e10:	2000000c 	.word	0x2000000c

08009e14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e16:	b085      	sub	sp, #20
 8009e18:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	607b      	str	r3, [r7, #4]
 8009e1e:	2300      	movs	r3, #0
 8009e20:	60fb      	str	r3, [r7, #12]
 8009e22:	2300      	movs	r3, #0
 8009e24:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009e26:	2300      	movs	r3, #0
 8009e28:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009e2a:	4b63      	ldr	r3, [pc, #396]	; (8009fb8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009e2c:	689b      	ldr	r3, [r3, #8]
 8009e2e:	f003 030c 	and.w	r3, r3, #12
 8009e32:	2b04      	cmp	r3, #4
 8009e34:	d007      	beq.n	8009e46 <HAL_RCC_GetSysClockFreq+0x32>
 8009e36:	2b08      	cmp	r3, #8
 8009e38:	d008      	beq.n	8009e4c <HAL_RCC_GetSysClockFreq+0x38>
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	f040 80b4 	bne.w	8009fa8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009e40:	4b5e      	ldr	r3, [pc, #376]	; (8009fbc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009e42:	60bb      	str	r3, [r7, #8]
       break;
 8009e44:	e0b3      	b.n	8009fae <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009e46:	4b5e      	ldr	r3, [pc, #376]	; (8009fc0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8009e48:	60bb      	str	r3, [r7, #8]
      break;
 8009e4a:	e0b0      	b.n	8009fae <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009e4c:	4b5a      	ldr	r3, [pc, #360]	; (8009fb8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009e4e:	685b      	ldr	r3, [r3, #4]
 8009e50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009e54:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009e56:	4b58      	ldr	r3, [pc, #352]	; (8009fb8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009e58:	685b      	ldr	r3, [r3, #4]
 8009e5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d04a      	beq.n	8009ef8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009e62:	4b55      	ldr	r3, [pc, #340]	; (8009fb8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009e64:	685b      	ldr	r3, [r3, #4]
 8009e66:	099b      	lsrs	r3, r3, #6
 8009e68:	f04f 0400 	mov.w	r4, #0
 8009e6c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009e70:	f04f 0200 	mov.w	r2, #0
 8009e74:	ea03 0501 	and.w	r5, r3, r1
 8009e78:	ea04 0602 	and.w	r6, r4, r2
 8009e7c:	4629      	mov	r1, r5
 8009e7e:	4632      	mov	r2, r6
 8009e80:	f04f 0300 	mov.w	r3, #0
 8009e84:	f04f 0400 	mov.w	r4, #0
 8009e88:	0154      	lsls	r4, r2, #5
 8009e8a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009e8e:	014b      	lsls	r3, r1, #5
 8009e90:	4619      	mov	r1, r3
 8009e92:	4622      	mov	r2, r4
 8009e94:	1b49      	subs	r1, r1, r5
 8009e96:	eb62 0206 	sbc.w	r2, r2, r6
 8009e9a:	f04f 0300 	mov.w	r3, #0
 8009e9e:	f04f 0400 	mov.w	r4, #0
 8009ea2:	0194      	lsls	r4, r2, #6
 8009ea4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009ea8:	018b      	lsls	r3, r1, #6
 8009eaa:	1a5b      	subs	r3, r3, r1
 8009eac:	eb64 0402 	sbc.w	r4, r4, r2
 8009eb0:	f04f 0100 	mov.w	r1, #0
 8009eb4:	f04f 0200 	mov.w	r2, #0
 8009eb8:	00e2      	lsls	r2, r4, #3
 8009eba:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009ebe:	00d9      	lsls	r1, r3, #3
 8009ec0:	460b      	mov	r3, r1
 8009ec2:	4614      	mov	r4, r2
 8009ec4:	195b      	adds	r3, r3, r5
 8009ec6:	eb44 0406 	adc.w	r4, r4, r6
 8009eca:	f04f 0100 	mov.w	r1, #0
 8009ece:	f04f 0200 	mov.w	r2, #0
 8009ed2:	0262      	lsls	r2, r4, #9
 8009ed4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8009ed8:	0259      	lsls	r1, r3, #9
 8009eda:	460b      	mov	r3, r1
 8009edc:	4614      	mov	r4, r2
 8009ede:	4618      	mov	r0, r3
 8009ee0:	4621      	mov	r1, r4
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	f04f 0400 	mov.w	r4, #0
 8009ee8:	461a      	mov	r2, r3
 8009eea:	4623      	mov	r3, r4
 8009eec:	f7f6 f978 	bl	80001e0 <__aeabi_uldivmod>
 8009ef0:	4603      	mov	r3, r0
 8009ef2:	460c      	mov	r4, r1
 8009ef4:	60fb      	str	r3, [r7, #12]
 8009ef6:	e049      	b.n	8009f8c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009ef8:	4b2f      	ldr	r3, [pc, #188]	; (8009fb8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009efa:	685b      	ldr	r3, [r3, #4]
 8009efc:	099b      	lsrs	r3, r3, #6
 8009efe:	f04f 0400 	mov.w	r4, #0
 8009f02:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009f06:	f04f 0200 	mov.w	r2, #0
 8009f0a:	ea03 0501 	and.w	r5, r3, r1
 8009f0e:	ea04 0602 	and.w	r6, r4, r2
 8009f12:	4629      	mov	r1, r5
 8009f14:	4632      	mov	r2, r6
 8009f16:	f04f 0300 	mov.w	r3, #0
 8009f1a:	f04f 0400 	mov.w	r4, #0
 8009f1e:	0154      	lsls	r4, r2, #5
 8009f20:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009f24:	014b      	lsls	r3, r1, #5
 8009f26:	4619      	mov	r1, r3
 8009f28:	4622      	mov	r2, r4
 8009f2a:	1b49      	subs	r1, r1, r5
 8009f2c:	eb62 0206 	sbc.w	r2, r2, r6
 8009f30:	f04f 0300 	mov.w	r3, #0
 8009f34:	f04f 0400 	mov.w	r4, #0
 8009f38:	0194      	lsls	r4, r2, #6
 8009f3a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009f3e:	018b      	lsls	r3, r1, #6
 8009f40:	1a5b      	subs	r3, r3, r1
 8009f42:	eb64 0402 	sbc.w	r4, r4, r2
 8009f46:	f04f 0100 	mov.w	r1, #0
 8009f4a:	f04f 0200 	mov.w	r2, #0
 8009f4e:	00e2      	lsls	r2, r4, #3
 8009f50:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009f54:	00d9      	lsls	r1, r3, #3
 8009f56:	460b      	mov	r3, r1
 8009f58:	4614      	mov	r4, r2
 8009f5a:	195b      	adds	r3, r3, r5
 8009f5c:	eb44 0406 	adc.w	r4, r4, r6
 8009f60:	f04f 0100 	mov.w	r1, #0
 8009f64:	f04f 0200 	mov.w	r2, #0
 8009f68:	02a2      	lsls	r2, r4, #10
 8009f6a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009f6e:	0299      	lsls	r1, r3, #10
 8009f70:	460b      	mov	r3, r1
 8009f72:	4614      	mov	r4, r2
 8009f74:	4618      	mov	r0, r3
 8009f76:	4621      	mov	r1, r4
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f04f 0400 	mov.w	r4, #0
 8009f7e:	461a      	mov	r2, r3
 8009f80:	4623      	mov	r3, r4
 8009f82:	f7f6 f92d 	bl	80001e0 <__aeabi_uldivmod>
 8009f86:	4603      	mov	r3, r0
 8009f88:	460c      	mov	r4, r1
 8009f8a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009f8c:	4b0a      	ldr	r3, [pc, #40]	; (8009fb8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009f8e:	685b      	ldr	r3, [r3, #4]
 8009f90:	0c1b      	lsrs	r3, r3, #16
 8009f92:	f003 0303 	and.w	r3, r3, #3
 8009f96:	3301      	adds	r3, #1
 8009f98:	005b      	lsls	r3, r3, #1
 8009f9a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009f9c:	68fa      	ldr	r2, [r7, #12]
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fa4:	60bb      	str	r3, [r7, #8]
      break;
 8009fa6:	e002      	b.n	8009fae <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009fa8:	4b04      	ldr	r3, [pc, #16]	; (8009fbc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009faa:	60bb      	str	r3, [r7, #8]
      break;
 8009fac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009fae:	68bb      	ldr	r3, [r7, #8]
}
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	3714      	adds	r7, #20
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fb8:	40023800 	.word	0x40023800
 8009fbc:	00f42400 	.word	0x00f42400
 8009fc0:	007a1200 	.word	0x007a1200

08009fc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009fc8:	4b03      	ldr	r3, [pc, #12]	; (8009fd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8009fca:	681b      	ldr	r3, [r3, #0]
}
 8009fcc:	4618      	mov	r0, r3
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd4:	4770      	bx	lr
 8009fd6:	bf00      	nop
 8009fd8:	20000008 	.word	0x20000008

08009fdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009fe0:	f7ff fff0 	bl	8009fc4 <HAL_RCC_GetHCLKFreq>
 8009fe4:	4601      	mov	r1, r0
 8009fe6:	4b05      	ldr	r3, [pc, #20]	; (8009ffc <HAL_RCC_GetPCLK1Freq+0x20>)
 8009fe8:	689b      	ldr	r3, [r3, #8]
 8009fea:	0a9b      	lsrs	r3, r3, #10
 8009fec:	f003 0307 	and.w	r3, r3, #7
 8009ff0:	4a03      	ldr	r2, [pc, #12]	; (800a000 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009ff2:	5cd3      	ldrb	r3, [r2, r3]
 8009ff4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	bd80      	pop	{r7, pc}
 8009ffc:	40023800 	.word	0x40023800
 800a000:	0800f9a8 	.word	0x0800f9a8

0800a004 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	220f      	movs	r2, #15
 800a012:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a014:	4b12      	ldr	r3, [pc, #72]	; (800a060 <HAL_RCC_GetClockConfig+0x5c>)
 800a016:	689b      	ldr	r3, [r3, #8]
 800a018:	f003 0203 	and.w	r2, r3, #3
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a020:	4b0f      	ldr	r3, [pc, #60]	; (800a060 <HAL_RCC_GetClockConfig+0x5c>)
 800a022:	689b      	ldr	r3, [r3, #8]
 800a024:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a02c:	4b0c      	ldr	r3, [pc, #48]	; (800a060 <HAL_RCC_GetClockConfig+0x5c>)
 800a02e:	689b      	ldr	r3, [r3, #8]
 800a030:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a038:	4b09      	ldr	r3, [pc, #36]	; (800a060 <HAL_RCC_GetClockConfig+0x5c>)
 800a03a:	689b      	ldr	r3, [r3, #8]
 800a03c:	08db      	lsrs	r3, r3, #3
 800a03e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a046:	4b07      	ldr	r3, [pc, #28]	; (800a064 <HAL_RCC_GetClockConfig+0x60>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f003 020f 	and.w	r2, r3, #15
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	601a      	str	r2, [r3, #0]
}
 800a052:	bf00      	nop
 800a054:	370c      	adds	r7, #12
 800a056:	46bd      	mov	sp, r7
 800a058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05c:	4770      	bx	lr
 800a05e:	bf00      	nop
 800a060:	40023800 	.word	0x40023800
 800a064:	40023c00 	.word	0x40023c00

0800a068 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b082      	sub	sp, #8
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d101      	bne.n	800a07a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a076:	2301      	movs	r3, #1
 800a078:	e01d      	b.n	800a0b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a080:	b2db      	uxtb	r3, r3
 800a082:	2b00      	cmp	r3, #0
 800a084:	d106      	bne.n	800a094 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2200      	movs	r2, #0
 800a08a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f000 f815 	bl	800a0be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2202      	movs	r2, #2
 800a098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681a      	ldr	r2, [r3, #0]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	3304      	adds	r3, #4
 800a0a4:	4619      	mov	r1, r3
 800a0a6:	4610      	mov	r0, r2
 800a0a8:	f000 f968 	bl	800a37c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a0b4:	2300      	movs	r3, #0
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3708      	adds	r7, #8
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}

0800a0be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a0be:	b480      	push	{r7}
 800a0c0:	b083      	sub	sp, #12
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a0c6:	bf00      	nop
 800a0c8:	370c      	adds	r7, #12
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d0:	4770      	bx	lr

0800a0d2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a0d2:	b480      	push	{r7}
 800a0d4:	b085      	sub	sp, #20
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	68da      	ldr	r2, [r3, #12]
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f042 0201 	orr.w	r2, r2, #1
 800a0e8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	689b      	ldr	r3, [r3, #8]
 800a0f0:	f003 0307 	and.w	r3, r3, #7
 800a0f4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2b06      	cmp	r3, #6
 800a0fa:	d007      	beq.n	800a10c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	681a      	ldr	r2, [r3, #0]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f042 0201 	orr.w	r2, r2, #1
 800a10a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a10c:	2300      	movs	r3, #0
}
 800a10e:	4618      	mov	r0, r3
 800a110:	3714      	adds	r7, #20
 800a112:	46bd      	mov	sp, r7
 800a114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a118:	4770      	bx	lr

0800a11a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a11a:	b580      	push	{r7, lr}
 800a11c:	b082      	sub	sp, #8
 800a11e:	af00      	add	r7, sp, #0
 800a120:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	691b      	ldr	r3, [r3, #16]
 800a128:	f003 0302 	and.w	r3, r3, #2
 800a12c:	2b02      	cmp	r3, #2
 800a12e:	d122      	bne.n	800a176 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	f003 0302 	and.w	r3, r3, #2
 800a13a:	2b02      	cmp	r3, #2
 800a13c:	d11b      	bne.n	800a176 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f06f 0202 	mvn.w	r2, #2
 800a146:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2201      	movs	r2, #1
 800a14c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	699b      	ldr	r3, [r3, #24]
 800a154:	f003 0303 	and.w	r3, r3, #3
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d003      	beq.n	800a164 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f000 f8ee 	bl	800a33e <HAL_TIM_IC_CaptureCallback>
 800a162:	e005      	b.n	800a170 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 f8e0 	bl	800a32a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f000 f8f1 	bl	800a352 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2200      	movs	r2, #0
 800a174:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	691b      	ldr	r3, [r3, #16]
 800a17c:	f003 0304 	and.w	r3, r3, #4
 800a180:	2b04      	cmp	r3, #4
 800a182:	d122      	bne.n	800a1ca <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	68db      	ldr	r3, [r3, #12]
 800a18a:	f003 0304 	and.w	r3, r3, #4
 800a18e:	2b04      	cmp	r3, #4
 800a190:	d11b      	bne.n	800a1ca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f06f 0204 	mvn.w	r2, #4
 800a19a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2202      	movs	r2, #2
 800a1a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	699b      	ldr	r3, [r3, #24]
 800a1a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d003      	beq.n	800a1b8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f000 f8c4 	bl	800a33e <HAL_TIM_IC_CaptureCallback>
 800a1b6:	e005      	b.n	800a1c4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a1b8:	6878      	ldr	r0, [r7, #4]
 800a1ba:	f000 f8b6 	bl	800a32a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f000 f8c7 	bl	800a352 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	691b      	ldr	r3, [r3, #16]
 800a1d0:	f003 0308 	and.w	r3, r3, #8
 800a1d4:	2b08      	cmp	r3, #8
 800a1d6:	d122      	bne.n	800a21e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	68db      	ldr	r3, [r3, #12]
 800a1de:	f003 0308 	and.w	r3, r3, #8
 800a1e2:	2b08      	cmp	r3, #8
 800a1e4:	d11b      	bne.n	800a21e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f06f 0208 	mvn.w	r2, #8
 800a1ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2204      	movs	r2, #4
 800a1f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	69db      	ldr	r3, [r3, #28]
 800a1fc:	f003 0303 	and.w	r3, r3, #3
 800a200:	2b00      	cmp	r3, #0
 800a202:	d003      	beq.n	800a20c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f000 f89a 	bl	800a33e <HAL_TIM_IC_CaptureCallback>
 800a20a:	e005      	b.n	800a218 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f000 f88c 	bl	800a32a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f000 f89d 	bl	800a352 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2200      	movs	r2, #0
 800a21c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	691b      	ldr	r3, [r3, #16]
 800a224:	f003 0310 	and.w	r3, r3, #16
 800a228:	2b10      	cmp	r3, #16
 800a22a:	d122      	bne.n	800a272 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	68db      	ldr	r3, [r3, #12]
 800a232:	f003 0310 	and.w	r3, r3, #16
 800a236:	2b10      	cmp	r3, #16
 800a238:	d11b      	bne.n	800a272 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	f06f 0210 	mvn.w	r2, #16
 800a242:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2208      	movs	r2, #8
 800a248:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	69db      	ldr	r3, [r3, #28]
 800a250:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a254:	2b00      	cmp	r3, #0
 800a256:	d003      	beq.n	800a260 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f000 f870 	bl	800a33e <HAL_TIM_IC_CaptureCallback>
 800a25e:	e005      	b.n	800a26c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a260:	6878      	ldr	r0, [r7, #4]
 800a262:	f000 f862 	bl	800a32a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f000 f873 	bl	800a352 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2200      	movs	r2, #0
 800a270:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	691b      	ldr	r3, [r3, #16]
 800a278:	f003 0301 	and.w	r3, r3, #1
 800a27c:	2b01      	cmp	r3, #1
 800a27e:	d10e      	bne.n	800a29e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	68db      	ldr	r3, [r3, #12]
 800a286:	f003 0301 	and.w	r3, r3, #1
 800a28a:	2b01      	cmp	r3, #1
 800a28c:	d107      	bne.n	800a29e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f06f 0201 	mvn.w	r2, #1
 800a296:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f7f6 fd0d 	bl	8000cb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	691b      	ldr	r3, [r3, #16]
 800a2a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2a8:	2b80      	cmp	r3, #128	; 0x80
 800a2aa:	d10e      	bne.n	800a2ca <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	68db      	ldr	r3, [r3, #12]
 800a2b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2b6:	2b80      	cmp	r3, #128	; 0x80
 800a2b8:	d107      	bne.n	800a2ca <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a2c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	f000 f903 	bl	800a4d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	691b      	ldr	r3, [r3, #16]
 800a2d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2d4:	2b40      	cmp	r3, #64	; 0x40
 800a2d6:	d10e      	bne.n	800a2f6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	68db      	ldr	r3, [r3, #12]
 800a2de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2e2:	2b40      	cmp	r3, #64	; 0x40
 800a2e4:	d107      	bne.n	800a2f6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a2ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f000 f838 	bl	800a366 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	691b      	ldr	r3, [r3, #16]
 800a2fc:	f003 0320 	and.w	r3, r3, #32
 800a300:	2b20      	cmp	r3, #32
 800a302:	d10e      	bne.n	800a322 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	68db      	ldr	r3, [r3, #12]
 800a30a:	f003 0320 	and.w	r3, r3, #32
 800a30e:	2b20      	cmp	r3, #32
 800a310:	d107      	bne.n	800a322 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	f06f 0220 	mvn.w	r2, #32
 800a31a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f000 f8cd 	bl	800a4bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a322:	bf00      	nop
 800a324:	3708      	adds	r7, #8
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}

0800a32a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a32a:	b480      	push	{r7}
 800a32c:	b083      	sub	sp, #12
 800a32e:	af00      	add	r7, sp, #0
 800a330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a332:	bf00      	nop
 800a334:	370c      	adds	r7, #12
 800a336:	46bd      	mov	sp, r7
 800a338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33c:	4770      	bx	lr

0800a33e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a33e:	b480      	push	{r7}
 800a340:	b083      	sub	sp, #12
 800a342:	af00      	add	r7, sp, #0
 800a344:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a346:	bf00      	nop
 800a348:	370c      	adds	r7, #12
 800a34a:	46bd      	mov	sp, r7
 800a34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a350:	4770      	bx	lr

0800a352 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a352:	b480      	push	{r7}
 800a354:	b083      	sub	sp, #12
 800a356:	af00      	add	r7, sp, #0
 800a358:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a35a:	bf00      	nop
 800a35c:	370c      	adds	r7, #12
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr

0800a366 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a366:	b480      	push	{r7}
 800a368:	b083      	sub	sp, #12
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a36e:	bf00      	nop
 800a370:	370c      	adds	r7, #12
 800a372:	46bd      	mov	sp, r7
 800a374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a378:	4770      	bx	lr
	...

0800a37c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a37c:	b480      	push	{r7}
 800a37e:	b085      	sub	sp, #20
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	4a40      	ldr	r2, [pc, #256]	; (800a490 <TIM_Base_SetConfig+0x114>)
 800a390:	4293      	cmp	r3, r2
 800a392:	d013      	beq.n	800a3bc <TIM_Base_SetConfig+0x40>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a39a:	d00f      	beq.n	800a3bc <TIM_Base_SetConfig+0x40>
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	4a3d      	ldr	r2, [pc, #244]	; (800a494 <TIM_Base_SetConfig+0x118>)
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d00b      	beq.n	800a3bc <TIM_Base_SetConfig+0x40>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	4a3c      	ldr	r2, [pc, #240]	; (800a498 <TIM_Base_SetConfig+0x11c>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d007      	beq.n	800a3bc <TIM_Base_SetConfig+0x40>
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	4a3b      	ldr	r2, [pc, #236]	; (800a49c <TIM_Base_SetConfig+0x120>)
 800a3b0:	4293      	cmp	r3, r2
 800a3b2:	d003      	beq.n	800a3bc <TIM_Base_SetConfig+0x40>
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	4a3a      	ldr	r2, [pc, #232]	; (800a4a0 <TIM_Base_SetConfig+0x124>)
 800a3b8:	4293      	cmp	r3, r2
 800a3ba:	d108      	bne.n	800a3ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	685b      	ldr	r3, [r3, #4]
 800a3c8:	68fa      	ldr	r2, [r7, #12]
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	4a2f      	ldr	r2, [pc, #188]	; (800a490 <TIM_Base_SetConfig+0x114>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d02b      	beq.n	800a42e <TIM_Base_SetConfig+0xb2>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3dc:	d027      	beq.n	800a42e <TIM_Base_SetConfig+0xb2>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	4a2c      	ldr	r2, [pc, #176]	; (800a494 <TIM_Base_SetConfig+0x118>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d023      	beq.n	800a42e <TIM_Base_SetConfig+0xb2>
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	4a2b      	ldr	r2, [pc, #172]	; (800a498 <TIM_Base_SetConfig+0x11c>)
 800a3ea:	4293      	cmp	r3, r2
 800a3ec:	d01f      	beq.n	800a42e <TIM_Base_SetConfig+0xb2>
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	4a2a      	ldr	r2, [pc, #168]	; (800a49c <TIM_Base_SetConfig+0x120>)
 800a3f2:	4293      	cmp	r3, r2
 800a3f4:	d01b      	beq.n	800a42e <TIM_Base_SetConfig+0xb2>
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	4a29      	ldr	r2, [pc, #164]	; (800a4a0 <TIM_Base_SetConfig+0x124>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d017      	beq.n	800a42e <TIM_Base_SetConfig+0xb2>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	4a28      	ldr	r2, [pc, #160]	; (800a4a4 <TIM_Base_SetConfig+0x128>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d013      	beq.n	800a42e <TIM_Base_SetConfig+0xb2>
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	4a27      	ldr	r2, [pc, #156]	; (800a4a8 <TIM_Base_SetConfig+0x12c>)
 800a40a:	4293      	cmp	r3, r2
 800a40c:	d00f      	beq.n	800a42e <TIM_Base_SetConfig+0xb2>
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	4a26      	ldr	r2, [pc, #152]	; (800a4ac <TIM_Base_SetConfig+0x130>)
 800a412:	4293      	cmp	r3, r2
 800a414:	d00b      	beq.n	800a42e <TIM_Base_SetConfig+0xb2>
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	4a25      	ldr	r2, [pc, #148]	; (800a4b0 <TIM_Base_SetConfig+0x134>)
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d007      	beq.n	800a42e <TIM_Base_SetConfig+0xb2>
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	4a24      	ldr	r2, [pc, #144]	; (800a4b4 <TIM_Base_SetConfig+0x138>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d003      	beq.n	800a42e <TIM_Base_SetConfig+0xb2>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	4a23      	ldr	r2, [pc, #140]	; (800a4b8 <TIM_Base_SetConfig+0x13c>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d108      	bne.n	800a440 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	68fa      	ldr	r2, [r7, #12]
 800a43c:	4313      	orrs	r3, r2
 800a43e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	695b      	ldr	r3, [r3, #20]
 800a44a:	4313      	orrs	r3, r2
 800a44c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	68fa      	ldr	r2, [r7, #12]
 800a452:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	689a      	ldr	r2, [r3, #8]
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	681a      	ldr	r2, [r3, #0]
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	4a0a      	ldr	r2, [pc, #40]	; (800a490 <TIM_Base_SetConfig+0x114>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	d003      	beq.n	800a474 <TIM_Base_SetConfig+0xf8>
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	4a0c      	ldr	r2, [pc, #48]	; (800a4a0 <TIM_Base_SetConfig+0x124>)
 800a470:	4293      	cmp	r3, r2
 800a472:	d103      	bne.n	800a47c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	691a      	ldr	r2, [r3, #16]
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2201      	movs	r2, #1
 800a480:	615a      	str	r2, [r3, #20]
}
 800a482:	bf00      	nop
 800a484:	3714      	adds	r7, #20
 800a486:	46bd      	mov	sp, r7
 800a488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48c:	4770      	bx	lr
 800a48e:	bf00      	nop
 800a490:	40010000 	.word	0x40010000
 800a494:	40000400 	.word	0x40000400
 800a498:	40000800 	.word	0x40000800
 800a49c:	40000c00 	.word	0x40000c00
 800a4a0:	40010400 	.word	0x40010400
 800a4a4:	40014000 	.word	0x40014000
 800a4a8:	40014400 	.word	0x40014400
 800a4ac:	40014800 	.word	0x40014800
 800a4b0:	40001800 	.word	0x40001800
 800a4b4:	40001c00 	.word	0x40001c00
 800a4b8:	40002000 	.word	0x40002000

0800a4bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b083      	sub	sp, #12
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a4c4:	bf00      	nop
 800a4c6:	370c      	adds	r7, #12
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ce:	4770      	bx	lr

0800a4d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b083      	sub	sp, #12
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a4d8:	bf00      	nop
 800a4da:	370c      	adds	r7, #12
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr

0800a4e4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a4e4:	b084      	sub	sp, #16
 800a4e6:	b580      	push	{r7, lr}
 800a4e8:	b084      	sub	sp, #16
 800a4ea:	af00      	add	r7, sp, #0
 800a4ec:	6078      	str	r0, [r7, #4]
 800a4ee:	f107 001c 	add.w	r0, r7, #28
 800a4f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a4f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4f8:	2b01      	cmp	r3, #1
 800a4fa:	d122      	bne.n	800a542 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a500:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	68db      	ldr	r3, [r3, #12]
 800a50c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a510:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a514:	687a      	ldr	r2, [r7, #4]
 800a516:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	68db      	ldr	r3, [r3, #12]
 800a51c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a524:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a526:	2b01      	cmp	r3, #1
 800a528:	d105      	bne.n	800a536 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	68db      	ldr	r3, [r3, #12]
 800a52e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a536:	6878      	ldr	r0, [r7, #4]
 800a538:	f001 fac6 	bl	800bac8 <USB_CoreReset>
 800a53c:	4603      	mov	r3, r0
 800a53e:	73fb      	strb	r3, [r7, #15]
 800a540:	e01a      	b.n	800a578 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	68db      	ldr	r3, [r3, #12]
 800a546:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a54e:	6878      	ldr	r0, [r7, #4]
 800a550:	f001 faba 	bl	800bac8 <USB_CoreReset>
 800a554:	4603      	mov	r3, r0
 800a556:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a558:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d106      	bne.n	800a56c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a562:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	639a      	str	r2, [r3, #56]	; 0x38
 800a56a:	e005      	b.n	800a578 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a570:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a57a:	2b01      	cmp	r3, #1
 800a57c:	d10b      	bne.n	800a596 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	689b      	ldr	r3, [r3, #8]
 800a582:	f043 0206 	orr.w	r2, r3, #6
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	689b      	ldr	r3, [r3, #8]
 800a58e:	f043 0220 	orr.w	r2, r3, #32
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a596:	7bfb      	ldrb	r3, [r7, #15]
}
 800a598:	4618      	mov	r0, r3
 800a59a:	3710      	adds	r7, #16
 800a59c:	46bd      	mov	sp, r7
 800a59e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a5a2:	b004      	add	sp, #16
 800a5a4:	4770      	bx	lr
	...

0800a5a8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a5a8:	b480      	push	{r7}
 800a5aa:	b087      	sub	sp, #28
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	60f8      	str	r0, [r7, #12]
 800a5b0:	60b9      	str	r1, [r7, #8]
 800a5b2:	4613      	mov	r3, r2
 800a5b4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a5b6:	79fb      	ldrb	r3, [r7, #7]
 800a5b8:	2b02      	cmp	r3, #2
 800a5ba:	d165      	bne.n	800a688 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	4a41      	ldr	r2, [pc, #260]	; (800a6c4 <USB_SetTurnaroundTime+0x11c>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d906      	bls.n	800a5d2 <USB_SetTurnaroundTime+0x2a>
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	4a40      	ldr	r2, [pc, #256]	; (800a6c8 <USB_SetTurnaroundTime+0x120>)
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	d802      	bhi.n	800a5d2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a5cc:	230f      	movs	r3, #15
 800a5ce:	617b      	str	r3, [r7, #20]
 800a5d0:	e062      	b.n	800a698 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	4a3c      	ldr	r2, [pc, #240]	; (800a6c8 <USB_SetTurnaroundTime+0x120>)
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d906      	bls.n	800a5e8 <USB_SetTurnaroundTime+0x40>
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	4a3b      	ldr	r2, [pc, #236]	; (800a6cc <USB_SetTurnaroundTime+0x124>)
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	d802      	bhi.n	800a5e8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a5e2:	230e      	movs	r3, #14
 800a5e4:	617b      	str	r3, [r7, #20]
 800a5e6:	e057      	b.n	800a698 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a5e8:	68bb      	ldr	r3, [r7, #8]
 800a5ea:	4a38      	ldr	r2, [pc, #224]	; (800a6cc <USB_SetTurnaroundTime+0x124>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d906      	bls.n	800a5fe <USB_SetTurnaroundTime+0x56>
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	4a37      	ldr	r2, [pc, #220]	; (800a6d0 <USB_SetTurnaroundTime+0x128>)
 800a5f4:	4293      	cmp	r3, r2
 800a5f6:	d802      	bhi.n	800a5fe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a5f8:	230d      	movs	r3, #13
 800a5fa:	617b      	str	r3, [r7, #20]
 800a5fc:	e04c      	b.n	800a698 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a5fe:	68bb      	ldr	r3, [r7, #8]
 800a600:	4a33      	ldr	r2, [pc, #204]	; (800a6d0 <USB_SetTurnaroundTime+0x128>)
 800a602:	4293      	cmp	r3, r2
 800a604:	d906      	bls.n	800a614 <USB_SetTurnaroundTime+0x6c>
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	4a32      	ldr	r2, [pc, #200]	; (800a6d4 <USB_SetTurnaroundTime+0x12c>)
 800a60a:	4293      	cmp	r3, r2
 800a60c:	d802      	bhi.n	800a614 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a60e:	230c      	movs	r3, #12
 800a610:	617b      	str	r3, [r7, #20]
 800a612:	e041      	b.n	800a698 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	4a2f      	ldr	r2, [pc, #188]	; (800a6d4 <USB_SetTurnaroundTime+0x12c>)
 800a618:	4293      	cmp	r3, r2
 800a61a:	d906      	bls.n	800a62a <USB_SetTurnaroundTime+0x82>
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	4a2e      	ldr	r2, [pc, #184]	; (800a6d8 <USB_SetTurnaroundTime+0x130>)
 800a620:	4293      	cmp	r3, r2
 800a622:	d802      	bhi.n	800a62a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a624:	230b      	movs	r3, #11
 800a626:	617b      	str	r3, [r7, #20]
 800a628:	e036      	b.n	800a698 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	4a2a      	ldr	r2, [pc, #168]	; (800a6d8 <USB_SetTurnaroundTime+0x130>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	d906      	bls.n	800a640 <USB_SetTurnaroundTime+0x98>
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	4a29      	ldr	r2, [pc, #164]	; (800a6dc <USB_SetTurnaroundTime+0x134>)
 800a636:	4293      	cmp	r3, r2
 800a638:	d802      	bhi.n	800a640 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a63a:	230a      	movs	r3, #10
 800a63c:	617b      	str	r3, [r7, #20]
 800a63e:	e02b      	b.n	800a698 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	4a26      	ldr	r2, [pc, #152]	; (800a6dc <USB_SetTurnaroundTime+0x134>)
 800a644:	4293      	cmp	r3, r2
 800a646:	d906      	bls.n	800a656 <USB_SetTurnaroundTime+0xae>
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	4a25      	ldr	r2, [pc, #148]	; (800a6e0 <USB_SetTurnaroundTime+0x138>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d802      	bhi.n	800a656 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a650:	2309      	movs	r3, #9
 800a652:	617b      	str	r3, [r7, #20]
 800a654:	e020      	b.n	800a698 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	4a21      	ldr	r2, [pc, #132]	; (800a6e0 <USB_SetTurnaroundTime+0x138>)
 800a65a:	4293      	cmp	r3, r2
 800a65c:	d906      	bls.n	800a66c <USB_SetTurnaroundTime+0xc4>
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	4a20      	ldr	r2, [pc, #128]	; (800a6e4 <USB_SetTurnaroundTime+0x13c>)
 800a662:	4293      	cmp	r3, r2
 800a664:	d802      	bhi.n	800a66c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a666:	2308      	movs	r3, #8
 800a668:	617b      	str	r3, [r7, #20]
 800a66a:	e015      	b.n	800a698 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	4a1d      	ldr	r2, [pc, #116]	; (800a6e4 <USB_SetTurnaroundTime+0x13c>)
 800a670:	4293      	cmp	r3, r2
 800a672:	d906      	bls.n	800a682 <USB_SetTurnaroundTime+0xda>
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	4a1c      	ldr	r2, [pc, #112]	; (800a6e8 <USB_SetTurnaroundTime+0x140>)
 800a678:	4293      	cmp	r3, r2
 800a67a:	d802      	bhi.n	800a682 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a67c:	2307      	movs	r3, #7
 800a67e:	617b      	str	r3, [r7, #20]
 800a680:	e00a      	b.n	800a698 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a682:	2306      	movs	r3, #6
 800a684:	617b      	str	r3, [r7, #20]
 800a686:	e007      	b.n	800a698 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a688:	79fb      	ldrb	r3, [r7, #7]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d102      	bne.n	800a694 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a68e:	2309      	movs	r3, #9
 800a690:	617b      	str	r3, [r7, #20]
 800a692:	e001      	b.n	800a698 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a694:	2309      	movs	r3, #9
 800a696:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	68db      	ldr	r3, [r3, #12]
 800a69c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	68da      	ldr	r2, [r3, #12]
 800a6a8:	697b      	ldr	r3, [r7, #20]
 800a6aa:	029b      	lsls	r3, r3, #10
 800a6ac:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a6b0:	431a      	orrs	r2, r3
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a6b6:	2300      	movs	r3, #0
}
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	371c      	adds	r7, #28
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c2:	4770      	bx	lr
 800a6c4:	00d8acbf 	.word	0x00d8acbf
 800a6c8:	00e4e1bf 	.word	0x00e4e1bf
 800a6cc:	00f423ff 	.word	0x00f423ff
 800a6d0:	0106737f 	.word	0x0106737f
 800a6d4:	011a499f 	.word	0x011a499f
 800a6d8:	01312cff 	.word	0x01312cff
 800a6dc:	014ca43f 	.word	0x014ca43f
 800a6e0:	016e35ff 	.word	0x016e35ff
 800a6e4:	01a6ab1f 	.word	0x01a6ab1f
 800a6e8:	01e847ff 	.word	0x01e847ff

0800a6ec <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b083      	sub	sp, #12
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	689b      	ldr	r3, [r3, #8]
 800a6f8:	f043 0201 	orr.w	r2, r3, #1
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a700:	2300      	movs	r3, #0
}
 800a702:	4618      	mov	r0, r3
 800a704:	370c      	adds	r7, #12
 800a706:	46bd      	mov	sp, r7
 800a708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70c:	4770      	bx	lr

0800a70e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a70e:	b480      	push	{r7}
 800a710:	b083      	sub	sp, #12
 800a712:	af00      	add	r7, sp, #0
 800a714:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	689b      	ldr	r3, [r3, #8]
 800a71a:	f023 0201 	bic.w	r2, r3, #1
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a722:	2300      	movs	r3, #0
}
 800a724:	4618      	mov	r0, r3
 800a726:	370c      	adds	r7, #12
 800a728:	46bd      	mov	sp, r7
 800a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72e:	4770      	bx	lr

0800a730 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b082      	sub	sp, #8
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
 800a738:	460b      	mov	r3, r1
 800a73a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	68db      	ldr	r3, [r3, #12]
 800a740:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a748:	78fb      	ldrb	r3, [r7, #3]
 800a74a:	2b01      	cmp	r3, #1
 800a74c:	d106      	bne.n	800a75c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	68db      	ldr	r3, [r3, #12]
 800a752:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	60da      	str	r2, [r3, #12]
 800a75a:	e00b      	b.n	800a774 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a75c:	78fb      	ldrb	r3, [r7, #3]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d106      	bne.n	800a770 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	68db      	ldr	r3, [r3, #12]
 800a766:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	60da      	str	r2, [r3, #12]
 800a76e:	e001      	b.n	800a774 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a770:	2301      	movs	r3, #1
 800a772:	e003      	b.n	800a77c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a774:	2032      	movs	r0, #50	; 0x32
 800a776:	f7fa f9ed 	bl	8004b54 <HAL_Delay>

  return HAL_OK;
 800a77a:	2300      	movs	r3, #0
}
 800a77c:	4618      	mov	r0, r3
 800a77e:	3708      	adds	r7, #8
 800a780:	46bd      	mov	sp, r7
 800a782:	bd80      	pop	{r7, pc}

0800a784 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a784:	b084      	sub	sp, #16
 800a786:	b580      	push	{r7, lr}
 800a788:	b086      	sub	sp, #24
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	6078      	str	r0, [r7, #4]
 800a78e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a792:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a796:	2300      	movs	r3, #0
 800a798:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a79e:	2300      	movs	r3, #0
 800a7a0:	613b      	str	r3, [r7, #16]
 800a7a2:	e009      	b.n	800a7b8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	693b      	ldr	r3, [r7, #16]
 800a7a8:	3340      	adds	r3, #64	; 0x40
 800a7aa:	009b      	lsls	r3, r3, #2
 800a7ac:	4413      	add	r3, r2
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a7b2:	693b      	ldr	r3, [r7, #16]
 800a7b4:	3301      	adds	r3, #1
 800a7b6:	613b      	str	r3, [r7, #16]
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	2b0e      	cmp	r3, #14
 800a7bc:	d9f2      	bls.n	800a7a4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a7be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d11c      	bne.n	800a7fe <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	68fa      	ldr	r2, [r7, #12]
 800a7ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a7d2:	f043 0302 	orr.w	r3, r3, #2
 800a7d6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7dc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7e8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7f4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	639a      	str	r2, [r3, #56]	; 0x38
 800a7fc:	e00b      	b.n	800a816 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a802:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a80e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a81c:	461a      	mov	r2, r3
 800a81e:	2300      	movs	r3, #0
 800a820:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a828:	4619      	mov	r1, r3
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a830:	461a      	mov	r2, r3
 800a832:	680b      	ldr	r3, [r1, #0]
 800a834:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a838:	2b01      	cmp	r3, #1
 800a83a:	d10c      	bne.n	800a856 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a83c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d104      	bne.n	800a84c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a842:	2100      	movs	r1, #0
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	f000 f949 	bl	800aadc <USB_SetDevSpeed>
 800a84a:	e008      	b.n	800a85e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a84c:	2101      	movs	r1, #1
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 f944 	bl	800aadc <USB_SetDevSpeed>
 800a854:	e003      	b.n	800a85e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a856:	2103      	movs	r1, #3
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f000 f93f 	bl	800aadc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a85e:	2110      	movs	r1, #16
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f000 f8f3 	bl	800aa4c <USB_FlushTxFifo>
 800a866:	4603      	mov	r3, r0
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d001      	beq.n	800a870 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800a86c:	2301      	movs	r3, #1
 800a86e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f000 f911 	bl	800aa98 <USB_FlushRxFifo>
 800a876:	4603      	mov	r3, r0
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d001      	beq.n	800a880 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800a87c:	2301      	movs	r3, #1
 800a87e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a886:	461a      	mov	r2, r3
 800a888:	2300      	movs	r3, #0
 800a88a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a892:	461a      	mov	r2, r3
 800a894:	2300      	movs	r3, #0
 800a896:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a89e:	461a      	mov	r2, r3
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	613b      	str	r3, [r7, #16]
 800a8a8:	e043      	b.n	800a932 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	015a      	lsls	r2, r3, #5
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	4413      	add	r3, r2
 800a8b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a8bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a8c0:	d118      	bne.n	800a8f4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800a8c2:	693b      	ldr	r3, [r7, #16]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d10a      	bne.n	800a8de <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	015a      	lsls	r2, r3, #5
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	4413      	add	r3, r2
 800a8d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8d4:	461a      	mov	r2, r3
 800a8d6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a8da:	6013      	str	r3, [r2, #0]
 800a8dc:	e013      	b.n	800a906 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a8de:	693b      	ldr	r3, [r7, #16]
 800a8e0:	015a      	lsls	r2, r3, #5
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	4413      	add	r3, r2
 800a8e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a8f0:	6013      	str	r3, [r2, #0]
 800a8f2:	e008      	b.n	800a906 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a8f4:	693b      	ldr	r3, [r7, #16]
 800a8f6:	015a      	lsls	r2, r3, #5
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	4413      	add	r3, r2
 800a8fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a900:	461a      	mov	r2, r3
 800a902:	2300      	movs	r3, #0
 800a904:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	015a      	lsls	r2, r3, #5
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	4413      	add	r3, r2
 800a90e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a912:	461a      	mov	r2, r3
 800a914:	2300      	movs	r3, #0
 800a916:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	015a      	lsls	r2, r3, #5
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	4413      	add	r3, r2
 800a920:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a924:	461a      	mov	r2, r3
 800a926:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a92a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	3301      	adds	r3, #1
 800a930:	613b      	str	r3, [r7, #16]
 800a932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a934:	693a      	ldr	r2, [r7, #16]
 800a936:	429a      	cmp	r2, r3
 800a938:	d3b7      	bcc.n	800a8aa <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a93a:	2300      	movs	r3, #0
 800a93c:	613b      	str	r3, [r7, #16]
 800a93e:	e043      	b.n	800a9c8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	015a      	lsls	r2, r3, #5
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	4413      	add	r3, r2
 800a948:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a952:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a956:	d118      	bne.n	800a98a <USB_DevInit+0x206>
    {
      if (i == 0U)
 800a958:	693b      	ldr	r3, [r7, #16]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d10a      	bne.n	800a974 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a95e:	693b      	ldr	r3, [r7, #16]
 800a960:	015a      	lsls	r2, r3, #5
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	4413      	add	r3, r2
 800a966:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a96a:	461a      	mov	r2, r3
 800a96c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a970:	6013      	str	r3, [r2, #0]
 800a972:	e013      	b.n	800a99c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a974:	693b      	ldr	r3, [r7, #16]
 800a976:	015a      	lsls	r2, r3, #5
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	4413      	add	r3, r2
 800a97c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a980:	461a      	mov	r2, r3
 800a982:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a986:	6013      	str	r3, [r2, #0]
 800a988:	e008      	b.n	800a99c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a98a:	693b      	ldr	r3, [r7, #16]
 800a98c:	015a      	lsls	r2, r3, #5
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	4413      	add	r3, r2
 800a992:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a996:	461a      	mov	r2, r3
 800a998:	2300      	movs	r3, #0
 800a99a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a99c:	693b      	ldr	r3, [r7, #16]
 800a99e:	015a      	lsls	r2, r3, #5
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	4413      	add	r3, r2
 800a9a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9a8:	461a      	mov	r2, r3
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a9ae:	693b      	ldr	r3, [r7, #16]
 800a9b0:	015a      	lsls	r2, r3, #5
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	4413      	add	r3, r2
 800a9b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a9c0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	613b      	str	r3, [r7, #16]
 800a9c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ca:	693a      	ldr	r2, [r7, #16]
 800a9cc:	429a      	cmp	r2, r3
 800a9ce:	d3b7      	bcc.n	800a940 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9d6:	691b      	ldr	r3, [r3, #16]
 800a9d8:	68fa      	ldr	r2, [r7, #12]
 800a9da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a9de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a9e2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a9f0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a9f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d105      	bne.n	800aa04 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	699b      	ldr	r3, [r3, #24]
 800a9fc:	f043 0210 	orr.w	r2, r3, #16
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	699a      	ldr	r2, [r3, #24]
 800aa08:	4b0f      	ldr	r3, [pc, #60]	; (800aa48 <USB_DevInit+0x2c4>)
 800aa0a:	4313      	orrs	r3, r2
 800aa0c:	687a      	ldr	r2, [r7, #4]
 800aa0e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800aa10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d005      	beq.n	800aa22 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	699b      	ldr	r3, [r3, #24]
 800aa1a:	f043 0208 	orr.w	r2, r3, #8
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800aa22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d107      	bne.n	800aa38 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	699b      	ldr	r3, [r3, #24]
 800aa2c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aa30:	f043 0304 	orr.w	r3, r3, #4
 800aa34:	687a      	ldr	r2, [r7, #4]
 800aa36:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800aa38:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	3718      	adds	r7, #24
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aa44:	b004      	add	sp, #16
 800aa46:	4770      	bx	lr
 800aa48:	803c3800 	.word	0x803c3800

0800aa4c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800aa4c:	b480      	push	{r7}
 800aa4e:	b085      	sub	sp, #20
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
 800aa54:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800aa56:	2300      	movs	r3, #0
 800aa58:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	019b      	lsls	r3, r3, #6
 800aa5e:	f043 0220 	orr.w	r2, r3, #32
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	3301      	adds	r3, #1
 800aa6a:	60fb      	str	r3, [r7, #12]
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	4a09      	ldr	r2, [pc, #36]	; (800aa94 <USB_FlushTxFifo+0x48>)
 800aa70:	4293      	cmp	r3, r2
 800aa72:	d901      	bls.n	800aa78 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800aa74:	2303      	movs	r3, #3
 800aa76:	e006      	b.n	800aa86 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	691b      	ldr	r3, [r3, #16]
 800aa7c:	f003 0320 	and.w	r3, r3, #32
 800aa80:	2b20      	cmp	r3, #32
 800aa82:	d0f0      	beq.n	800aa66 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800aa84:	2300      	movs	r3, #0
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3714      	adds	r7, #20
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa90:	4770      	bx	lr
 800aa92:	bf00      	nop
 800aa94:	00030d40 	.word	0x00030d40

0800aa98 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b085      	sub	sp, #20
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	2210      	movs	r2, #16
 800aaa8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	3301      	adds	r3, #1
 800aaae:	60fb      	str	r3, [r7, #12]
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	4a09      	ldr	r2, [pc, #36]	; (800aad8 <USB_FlushRxFifo+0x40>)
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d901      	bls.n	800aabc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800aab8:	2303      	movs	r3, #3
 800aaba:	e006      	b.n	800aaca <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	691b      	ldr	r3, [r3, #16]
 800aac0:	f003 0310 	and.w	r3, r3, #16
 800aac4:	2b10      	cmp	r3, #16
 800aac6:	d0f0      	beq.n	800aaaa <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800aac8:	2300      	movs	r3, #0
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3714      	adds	r7, #20
 800aace:	46bd      	mov	sp, r7
 800aad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad4:	4770      	bx	lr
 800aad6:	bf00      	nop
 800aad8:	00030d40 	.word	0x00030d40

0800aadc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800aadc:	b480      	push	{r7}
 800aade:	b085      	sub	sp, #20
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	460b      	mov	r3, r1
 800aae6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aaf2:	681a      	ldr	r2, [r3, #0]
 800aaf4:	78fb      	ldrb	r3, [r7, #3]
 800aaf6:	68f9      	ldr	r1, [r7, #12]
 800aaf8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aafc:	4313      	orrs	r3, r2
 800aafe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ab00:	2300      	movs	r3, #0
}
 800ab02:	4618      	mov	r0, r3
 800ab04:	3714      	adds	r7, #20
 800ab06:	46bd      	mov	sp, r7
 800ab08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0c:	4770      	bx	lr

0800ab0e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800ab0e:	b480      	push	{r7}
 800ab10:	b087      	sub	sp, #28
 800ab12:	af00      	add	r7, sp, #0
 800ab14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ab1a:	693b      	ldr	r3, [r7, #16]
 800ab1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab20:	689b      	ldr	r3, [r3, #8]
 800ab22:	f003 0306 	and.w	r3, r3, #6
 800ab26:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d102      	bne.n	800ab34 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ab2e:	2300      	movs	r3, #0
 800ab30:	75fb      	strb	r3, [r7, #23]
 800ab32:	e00a      	b.n	800ab4a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	2b02      	cmp	r3, #2
 800ab38:	d002      	beq.n	800ab40 <USB_GetDevSpeed+0x32>
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	2b06      	cmp	r3, #6
 800ab3e:	d102      	bne.n	800ab46 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ab40:	2302      	movs	r3, #2
 800ab42:	75fb      	strb	r3, [r7, #23]
 800ab44:	e001      	b.n	800ab4a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ab46:	230f      	movs	r3, #15
 800ab48:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ab4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	371c      	adds	r7, #28
 800ab50:	46bd      	mov	sp, r7
 800ab52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab56:	4770      	bx	lr

0800ab58 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ab58:	b480      	push	{r7}
 800ab5a:	b085      	sub	sp, #20
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
 800ab60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	781b      	ldrb	r3, [r3, #0]
 800ab6a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	785b      	ldrb	r3, [r3, #1]
 800ab70:	2b01      	cmp	r3, #1
 800ab72:	d13a      	bne.n	800abea <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab7a:	69da      	ldr	r2, [r3, #28]
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	781b      	ldrb	r3, [r3, #0]
 800ab80:	f003 030f 	and.w	r3, r3, #15
 800ab84:	2101      	movs	r1, #1
 800ab86:	fa01 f303 	lsl.w	r3, r1, r3
 800ab8a:	b29b      	uxth	r3, r3
 800ab8c:	68f9      	ldr	r1, [r7, #12]
 800ab8e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab92:	4313      	orrs	r3, r2
 800ab94:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	015a      	lsls	r2, r3, #5
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	4413      	add	r3, r2
 800ab9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d155      	bne.n	800ac58 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	015a      	lsls	r2, r3, #5
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	4413      	add	r3, r2
 800abb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abb8:	681a      	ldr	r2, [r3, #0]
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	689b      	ldr	r3, [r3, #8]
 800abbe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	78db      	ldrb	r3, [r3, #3]
 800abc6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800abc8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	059b      	lsls	r3, r3, #22
 800abce:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800abd0:	4313      	orrs	r3, r2
 800abd2:	68ba      	ldr	r2, [r7, #8]
 800abd4:	0151      	lsls	r1, r2, #5
 800abd6:	68fa      	ldr	r2, [r7, #12]
 800abd8:	440a      	add	r2, r1
 800abda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800abde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800abe2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800abe6:	6013      	str	r3, [r2, #0]
 800abe8:	e036      	b.n	800ac58 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800abf0:	69da      	ldr	r2, [r3, #28]
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	781b      	ldrb	r3, [r3, #0]
 800abf6:	f003 030f 	and.w	r3, r3, #15
 800abfa:	2101      	movs	r1, #1
 800abfc:	fa01 f303 	lsl.w	r3, r1, r3
 800ac00:	041b      	lsls	r3, r3, #16
 800ac02:	68f9      	ldr	r1, [r7, #12]
 800ac04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ac08:	4313      	orrs	r3, r2
 800ac0a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	015a      	lsls	r2, r3, #5
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	4413      	add	r3, r2
 800ac14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d11a      	bne.n	800ac58 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	015a      	lsls	r2, r3, #5
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	4413      	add	r3, r2
 800ac2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac2e:	681a      	ldr	r2, [r3, #0]
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	689b      	ldr	r3, [r3, #8]
 800ac34:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	78db      	ldrb	r3, [r3, #3]
 800ac3c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ac3e:	430b      	orrs	r3, r1
 800ac40:	4313      	orrs	r3, r2
 800ac42:	68ba      	ldr	r2, [r7, #8]
 800ac44:	0151      	lsls	r1, r2, #5
 800ac46:	68fa      	ldr	r2, [r7, #12]
 800ac48:	440a      	add	r2, r1
 800ac4a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ac52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ac56:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800ac58:	2300      	movs	r3, #0
}
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	3714      	adds	r7, #20
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac64:	4770      	bx	lr
	...

0800ac68 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ac68:	b480      	push	{r7}
 800ac6a:	b085      	sub	sp, #20
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
 800ac70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	781b      	ldrb	r3, [r3, #0]
 800ac7a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	785b      	ldrb	r3, [r3, #1]
 800ac80:	2b01      	cmp	r3, #1
 800ac82:	d161      	bne.n	800ad48 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	015a      	lsls	r2, r3, #5
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	4413      	add	r3, r2
 800ac8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ac96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ac9a:	d11f      	bne.n	800acdc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	015a      	lsls	r2, r3, #5
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	4413      	add	r3, r2
 800aca4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	68ba      	ldr	r2, [r7, #8]
 800acac:	0151      	lsls	r1, r2, #5
 800acae:	68fa      	ldr	r2, [r7, #12]
 800acb0:	440a      	add	r2, r1
 800acb2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800acb6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800acba:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	015a      	lsls	r2, r3, #5
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	4413      	add	r3, r2
 800acc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	68ba      	ldr	r2, [r7, #8]
 800accc:	0151      	lsls	r1, r2, #5
 800acce:	68fa      	ldr	r2, [r7, #12]
 800acd0:	440a      	add	r2, r1
 800acd2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800acd6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800acda:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ace2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	781b      	ldrb	r3, [r3, #0]
 800ace8:	f003 030f 	and.w	r3, r3, #15
 800acec:	2101      	movs	r1, #1
 800acee:	fa01 f303 	lsl.w	r3, r1, r3
 800acf2:	b29b      	uxth	r3, r3
 800acf4:	43db      	mvns	r3, r3
 800acf6:	68f9      	ldr	r1, [r7, #12]
 800acf8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800acfc:	4013      	ands	r3, r2
 800acfe:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad06:	69da      	ldr	r2, [r3, #28]
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	781b      	ldrb	r3, [r3, #0]
 800ad0c:	f003 030f 	and.w	r3, r3, #15
 800ad10:	2101      	movs	r1, #1
 800ad12:	fa01 f303 	lsl.w	r3, r1, r3
 800ad16:	b29b      	uxth	r3, r3
 800ad18:	43db      	mvns	r3, r3
 800ad1a:	68f9      	ldr	r1, [r7, #12]
 800ad1c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ad20:	4013      	ands	r3, r2
 800ad22:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	015a      	lsls	r2, r3, #5
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	4413      	add	r3, r2
 800ad2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad30:	681a      	ldr	r2, [r3, #0]
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	0159      	lsls	r1, r3, #5
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	440b      	add	r3, r1
 800ad3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad3e:	4619      	mov	r1, r3
 800ad40:	4b35      	ldr	r3, [pc, #212]	; (800ae18 <USB_DeactivateEndpoint+0x1b0>)
 800ad42:	4013      	ands	r3, r2
 800ad44:	600b      	str	r3, [r1, #0]
 800ad46:	e060      	b.n	800ae0a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	015a      	lsls	r2, r3, #5
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	4413      	add	r3, r2
 800ad50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ad5a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ad5e:	d11f      	bne.n	800ada0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ad60:	68bb      	ldr	r3, [r7, #8]
 800ad62:	015a      	lsls	r2, r3, #5
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	4413      	add	r3, r2
 800ad68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	68ba      	ldr	r2, [r7, #8]
 800ad70:	0151      	lsls	r1, r2, #5
 800ad72:	68fa      	ldr	r2, [r7, #12]
 800ad74:	440a      	add	r2, r1
 800ad76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad7a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ad7e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ad80:	68bb      	ldr	r3, [r7, #8]
 800ad82:	015a      	lsls	r2, r3, #5
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	4413      	add	r3, r2
 800ad88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	68ba      	ldr	r2, [r7, #8]
 800ad90:	0151      	lsls	r1, r2, #5
 800ad92:	68fa      	ldr	r2, [r7, #12]
 800ad94:	440a      	add	r2, r1
 800ad96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad9a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ad9e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ada6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	781b      	ldrb	r3, [r3, #0]
 800adac:	f003 030f 	and.w	r3, r3, #15
 800adb0:	2101      	movs	r1, #1
 800adb2:	fa01 f303 	lsl.w	r3, r1, r3
 800adb6:	041b      	lsls	r3, r3, #16
 800adb8:	43db      	mvns	r3, r3
 800adba:	68f9      	ldr	r1, [r7, #12]
 800adbc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800adc0:	4013      	ands	r3, r2
 800adc2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adca:	69da      	ldr	r2, [r3, #28]
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	781b      	ldrb	r3, [r3, #0]
 800add0:	f003 030f 	and.w	r3, r3, #15
 800add4:	2101      	movs	r1, #1
 800add6:	fa01 f303 	lsl.w	r3, r1, r3
 800adda:	041b      	lsls	r3, r3, #16
 800addc:	43db      	mvns	r3, r3
 800adde:	68f9      	ldr	r1, [r7, #12]
 800ade0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ade4:	4013      	ands	r3, r2
 800ade6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ade8:	68bb      	ldr	r3, [r7, #8]
 800adea:	015a      	lsls	r2, r3, #5
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	4413      	add	r3, r2
 800adf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800adf4:	681a      	ldr	r2, [r3, #0]
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	0159      	lsls	r1, r3, #5
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	440b      	add	r3, r1
 800adfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae02:	4619      	mov	r1, r3
 800ae04:	4b05      	ldr	r3, [pc, #20]	; (800ae1c <USB_DeactivateEndpoint+0x1b4>)
 800ae06:	4013      	ands	r3, r2
 800ae08:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ae0a:	2300      	movs	r3, #0
}
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	3714      	adds	r7, #20
 800ae10:	46bd      	mov	sp, r7
 800ae12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae16:	4770      	bx	lr
 800ae18:	ec337800 	.word	0xec337800
 800ae1c:	eff37800 	.word	0xeff37800

0800ae20 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b08a      	sub	sp, #40	; 0x28
 800ae24:	af02      	add	r7, sp, #8
 800ae26:	60f8      	str	r0, [r7, #12]
 800ae28:	60b9      	str	r1, [r7, #8]
 800ae2a:	4613      	mov	r3, r2
 800ae2c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	781b      	ldrb	r3, [r3, #0]
 800ae36:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	785b      	ldrb	r3, [r3, #1]
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	f040 815c 	bne.w	800b0fa <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ae42:	68bb      	ldr	r3, [r7, #8]
 800ae44:	695b      	ldr	r3, [r3, #20]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d132      	bne.n	800aeb0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ae4a:	69bb      	ldr	r3, [r7, #24]
 800ae4c:	015a      	lsls	r2, r3, #5
 800ae4e:	69fb      	ldr	r3, [r7, #28]
 800ae50:	4413      	add	r3, r2
 800ae52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae56:	691b      	ldr	r3, [r3, #16]
 800ae58:	69ba      	ldr	r2, [r7, #24]
 800ae5a:	0151      	lsls	r1, r2, #5
 800ae5c:	69fa      	ldr	r2, [r7, #28]
 800ae5e:	440a      	add	r2, r1
 800ae60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae64:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ae68:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ae6c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ae6e:	69bb      	ldr	r3, [r7, #24]
 800ae70:	015a      	lsls	r2, r3, #5
 800ae72:	69fb      	ldr	r3, [r7, #28]
 800ae74:	4413      	add	r3, r2
 800ae76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae7a:	691b      	ldr	r3, [r3, #16]
 800ae7c:	69ba      	ldr	r2, [r7, #24]
 800ae7e:	0151      	lsls	r1, r2, #5
 800ae80:	69fa      	ldr	r2, [r7, #28]
 800ae82:	440a      	add	r2, r1
 800ae84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae88:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ae8c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ae8e:	69bb      	ldr	r3, [r7, #24]
 800ae90:	015a      	lsls	r2, r3, #5
 800ae92:	69fb      	ldr	r3, [r7, #28]
 800ae94:	4413      	add	r3, r2
 800ae96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae9a:	691b      	ldr	r3, [r3, #16]
 800ae9c:	69ba      	ldr	r2, [r7, #24]
 800ae9e:	0151      	lsls	r1, r2, #5
 800aea0:	69fa      	ldr	r2, [r7, #28]
 800aea2:	440a      	add	r2, r1
 800aea4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aea8:	0cdb      	lsrs	r3, r3, #19
 800aeaa:	04db      	lsls	r3, r3, #19
 800aeac:	6113      	str	r3, [r2, #16]
 800aeae:	e074      	b.n	800af9a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800aeb0:	69bb      	ldr	r3, [r7, #24]
 800aeb2:	015a      	lsls	r2, r3, #5
 800aeb4:	69fb      	ldr	r3, [r7, #28]
 800aeb6:	4413      	add	r3, r2
 800aeb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aebc:	691b      	ldr	r3, [r3, #16]
 800aebe:	69ba      	ldr	r2, [r7, #24]
 800aec0:	0151      	lsls	r1, r2, #5
 800aec2:	69fa      	ldr	r2, [r7, #28]
 800aec4:	440a      	add	r2, r1
 800aec6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aeca:	0cdb      	lsrs	r3, r3, #19
 800aecc:	04db      	lsls	r3, r3, #19
 800aece:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800aed0:	69bb      	ldr	r3, [r7, #24]
 800aed2:	015a      	lsls	r2, r3, #5
 800aed4:	69fb      	ldr	r3, [r7, #28]
 800aed6:	4413      	add	r3, r2
 800aed8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aedc:	691b      	ldr	r3, [r3, #16]
 800aede:	69ba      	ldr	r2, [r7, #24]
 800aee0:	0151      	lsls	r1, r2, #5
 800aee2:	69fa      	ldr	r2, [r7, #28]
 800aee4:	440a      	add	r2, r1
 800aee6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aeea:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800aeee:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800aef2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800aef4:	69bb      	ldr	r3, [r7, #24]
 800aef6:	015a      	lsls	r2, r3, #5
 800aef8:	69fb      	ldr	r3, [r7, #28]
 800aefa:	4413      	add	r3, r2
 800aefc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af00:	691a      	ldr	r2, [r3, #16]
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	6959      	ldr	r1, [r3, #20]
 800af06:	68bb      	ldr	r3, [r7, #8]
 800af08:	689b      	ldr	r3, [r3, #8]
 800af0a:	440b      	add	r3, r1
 800af0c:	1e59      	subs	r1, r3, #1
 800af0e:	68bb      	ldr	r3, [r7, #8]
 800af10:	689b      	ldr	r3, [r3, #8]
 800af12:	fbb1 f3f3 	udiv	r3, r1, r3
 800af16:	04d9      	lsls	r1, r3, #19
 800af18:	4b9d      	ldr	r3, [pc, #628]	; (800b190 <USB_EPStartXfer+0x370>)
 800af1a:	400b      	ands	r3, r1
 800af1c:	69b9      	ldr	r1, [r7, #24]
 800af1e:	0148      	lsls	r0, r1, #5
 800af20:	69f9      	ldr	r1, [r7, #28]
 800af22:	4401      	add	r1, r0
 800af24:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800af28:	4313      	orrs	r3, r2
 800af2a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800af2c:	69bb      	ldr	r3, [r7, #24]
 800af2e:	015a      	lsls	r2, r3, #5
 800af30:	69fb      	ldr	r3, [r7, #28]
 800af32:	4413      	add	r3, r2
 800af34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af38:	691a      	ldr	r2, [r3, #16]
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	695b      	ldr	r3, [r3, #20]
 800af3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af42:	69b9      	ldr	r1, [r7, #24]
 800af44:	0148      	lsls	r0, r1, #5
 800af46:	69f9      	ldr	r1, [r7, #28]
 800af48:	4401      	add	r1, r0
 800af4a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800af4e:	4313      	orrs	r3, r2
 800af50:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800af52:	68bb      	ldr	r3, [r7, #8]
 800af54:	78db      	ldrb	r3, [r3, #3]
 800af56:	2b01      	cmp	r3, #1
 800af58:	d11f      	bne.n	800af9a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800af5a:	69bb      	ldr	r3, [r7, #24]
 800af5c:	015a      	lsls	r2, r3, #5
 800af5e:	69fb      	ldr	r3, [r7, #28]
 800af60:	4413      	add	r3, r2
 800af62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af66:	691b      	ldr	r3, [r3, #16]
 800af68:	69ba      	ldr	r2, [r7, #24]
 800af6a:	0151      	lsls	r1, r2, #5
 800af6c:	69fa      	ldr	r2, [r7, #28]
 800af6e:	440a      	add	r2, r1
 800af70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af74:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800af78:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800af7a:	69bb      	ldr	r3, [r7, #24]
 800af7c:	015a      	lsls	r2, r3, #5
 800af7e:	69fb      	ldr	r3, [r7, #28]
 800af80:	4413      	add	r3, r2
 800af82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af86:	691b      	ldr	r3, [r3, #16]
 800af88:	69ba      	ldr	r2, [r7, #24]
 800af8a:	0151      	lsls	r1, r2, #5
 800af8c:	69fa      	ldr	r2, [r7, #28]
 800af8e:	440a      	add	r2, r1
 800af90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af94:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800af98:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800af9a:	79fb      	ldrb	r3, [r7, #7]
 800af9c:	2b01      	cmp	r3, #1
 800af9e:	d14b      	bne.n	800b038 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800afa0:	68bb      	ldr	r3, [r7, #8]
 800afa2:	691b      	ldr	r3, [r3, #16]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d009      	beq.n	800afbc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800afa8:	69bb      	ldr	r3, [r7, #24]
 800afaa:	015a      	lsls	r2, r3, #5
 800afac:	69fb      	ldr	r3, [r7, #28]
 800afae:	4413      	add	r3, r2
 800afb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800afb4:	461a      	mov	r2, r3
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	691b      	ldr	r3, [r3, #16]
 800afba:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	78db      	ldrb	r3, [r3, #3]
 800afc0:	2b01      	cmp	r3, #1
 800afc2:	d128      	bne.n	800b016 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800afc4:	69fb      	ldr	r3, [r7, #28]
 800afc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800afca:	689b      	ldr	r3, [r3, #8]
 800afcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d110      	bne.n	800aff6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800afd4:	69bb      	ldr	r3, [r7, #24]
 800afd6:	015a      	lsls	r2, r3, #5
 800afd8:	69fb      	ldr	r3, [r7, #28]
 800afda:	4413      	add	r3, r2
 800afdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	69ba      	ldr	r2, [r7, #24]
 800afe4:	0151      	lsls	r1, r2, #5
 800afe6:	69fa      	ldr	r2, [r7, #28]
 800afe8:	440a      	add	r2, r1
 800afea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800afee:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aff2:	6013      	str	r3, [r2, #0]
 800aff4:	e00f      	b.n	800b016 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aff6:	69bb      	ldr	r3, [r7, #24]
 800aff8:	015a      	lsls	r2, r3, #5
 800affa:	69fb      	ldr	r3, [r7, #28]
 800affc:	4413      	add	r3, r2
 800affe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	69ba      	ldr	r2, [r7, #24]
 800b006:	0151      	lsls	r1, r2, #5
 800b008:	69fa      	ldr	r2, [r7, #28]
 800b00a:	440a      	add	r2, r1
 800b00c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b010:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b014:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b016:	69bb      	ldr	r3, [r7, #24]
 800b018:	015a      	lsls	r2, r3, #5
 800b01a:	69fb      	ldr	r3, [r7, #28]
 800b01c:	4413      	add	r3, r2
 800b01e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	69ba      	ldr	r2, [r7, #24]
 800b026:	0151      	lsls	r1, r2, #5
 800b028:	69fa      	ldr	r2, [r7, #28]
 800b02a:	440a      	add	r2, r1
 800b02c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b030:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b034:	6013      	str	r3, [r2, #0]
 800b036:	e12f      	b.n	800b298 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b038:	69bb      	ldr	r3, [r7, #24]
 800b03a:	015a      	lsls	r2, r3, #5
 800b03c:	69fb      	ldr	r3, [r7, #28]
 800b03e:	4413      	add	r3, r2
 800b040:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	69ba      	ldr	r2, [r7, #24]
 800b048:	0151      	lsls	r1, r2, #5
 800b04a:	69fa      	ldr	r2, [r7, #28]
 800b04c:	440a      	add	r2, r1
 800b04e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b052:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b056:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	78db      	ldrb	r3, [r3, #3]
 800b05c:	2b01      	cmp	r3, #1
 800b05e:	d015      	beq.n	800b08c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	695b      	ldr	r3, [r3, #20]
 800b064:	2b00      	cmp	r3, #0
 800b066:	f000 8117 	beq.w	800b298 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b06a:	69fb      	ldr	r3, [r7, #28]
 800b06c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b070:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	781b      	ldrb	r3, [r3, #0]
 800b076:	f003 030f 	and.w	r3, r3, #15
 800b07a:	2101      	movs	r1, #1
 800b07c:	fa01 f303 	lsl.w	r3, r1, r3
 800b080:	69f9      	ldr	r1, [r7, #28]
 800b082:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b086:	4313      	orrs	r3, r2
 800b088:	634b      	str	r3, [r1, #52]	; 0x34
 800b08a:	e105      	b.n	800b298 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b08c:	69fb      	ldr	r3, [r7, #28]
 800b08e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b092:	689b      	ldr	r3, [r3, #8]
 800b094:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d110      	bne.n	800b0be <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b09c:	69bb      	ldr	r3, [r7, #24]
 800b09e:	015a      	lsls	r2, r3, #5
 800b0a0:	69fb      	ldr	r3, [r7, #28]
 800b0a2:	4413      	add	r3, r2
 800b0a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	69ba      	ldr	r2, [r7, #24]
 800b0ac:	0151      	lsls	r1, r2, #5
 800b0ae:	69fa      	ldr	r2, [r7, #28]
 800b0b0:	440a      	add	r2, r1
 800b0b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b0b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b0ba:	6013      	str	r3, [r2, #0]
 800b0bc:	e00f      	b.n	800b0de <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b0be:	69bb      	ldr	r3, [r7, #24]
 800b0c0:	015a      	lsls	r2, r3, #5
 800b0c2:	69fb      	ldr	r3, [r7, #28]
 800b0c4:	4413      	add	r3, r2
 800b0c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	69ba      	ldr	r2, [r7, #24]
 800b0ce:	0151      	lsls	r1, r2, #5
 800b0d0:	69fa      	ldr	r2, [r7, #28]
 800b0d2:	440a      	add	r2, r1
 800b0d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b0d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b0dc:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b0de:	68bb      	ldr	r3, [r7, #8]
 800b0e0:	68d9      	ldr	r1, [r3, #12]
 800b0e2:	68bb      	ldr	r3, [r7, #8]
 800b0e4:	781a      	ldrb	r2, [r3, #0]
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	695b      	ldr	r3, [r3, #20]
 800b0ea:	b298      	uxth	r0, r3
 800b0ec:	79fb      	ldrb	r3, [r7, #7]
 800b0ee:	9300      	str	r3, [sp, #0]
 800b0f0:	4603      	mov	r3, r0
 800b0f2:	68f8      	ldr	r0, [r7, #12]
 800b0f4:	f000 fa2b 	bl	800b54e <USB_WritePacket>
 800b0f8:	e0ce      	b.n	800b298 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b0fa:	69bb      	ldr	r3, [r7, #24]
 800b0fc:	015a      	lsls	r2, r3, #5
 800b0fe:	69fb      	ldr	r3, [r7, #28]
 800b100:	4413      	add	r3, r2
 800b102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b106:	691b      	ldr	r3, [r3, #16]
 800b108:	69ba      	ldr	r2, [r7, #24]
 800b10a:	0151      	lsls	r1, r2, #5
 800b10c:	69fa      	ldr	r2, [r7, #28]
 800b10e:	440a      	add	r2, r1
 800b110:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b114:	0cdb      	lsrs	r3, r3, #19
 800b116:	04db      	lsls	r3, r3, #19
 800b118:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b11a:	69bb      	ldr	r3, [r7, #24]
 800b11c:	015a      	lsls	r2, r3, #5
 800b11e:	69fb      	ldr	r3, [r7, #28]
 800b120:	4413      	add	r3, r2
 800b122:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b126:	691b      	ldr	r3, [r3, #16]
 800b128:	69ba      	ldr	r2, [r7, #24]
 800b12a:	0151      	lsls	r1, r2, #5
 800b12c:	69fa      	ldr	r2, [r7, #28]
 800b12e:	440a      	add	r2, r1
 800b130:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b134:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b138:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b13c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800b13e:	68bb      	ldr	r3, [r7, #8]
 800b140:	695b      	ldr	r3, [r3, #20]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d126      	bne.n	800b194 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b146:	69bb      	ldr	r3, [r7, #24]
 800b148:	015a      	lsls	r2, r3, #5
 800b14a:	69fb      	ldr	r3, [r7, #28]
 800b14c:	4413      	add	r3, r2
 800b14e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b152:	691a      	ldr	r2, [r3, #16]
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	689b      	ldr	r3, [r3, #8]
 800b158:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b15c:	69b9      	ldr	r1, [r7, #24]
 800b15e:	0148      	lsls	r0, r1, #5
 800b160:	69f9      	ldr	r1, [r7, #28]
 800b162:	4401      	add	r1, r0
 800b164:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b168:	4313      	orrs	r3, r2
 800b16a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b16c:	69bb      	ldr	r3, [r7, #24]
 800b16e:	015a      	lsls	r2, r3, #5
 800b170:	69fb      	ldr	r3, [r7, #28]
 800b172:	4413      	add	r3, r2
 800b174:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b178:	691b      	ldr	r3, [r3, #16]
 800b17a:	69ba      	ldr	r2, [r7, #24]
 800b17c:	0151      	lsls	r1, r2, #5
 800b17e:	69fa      	ldr	r2, [r7, #28]
 800b180:	440a      	add	r2, r1
 800b182:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b186:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b18a:	6113      	str	r3, [r2, #16]
 800b18c:	e036      	b.n	800b1fc <USB_EPStartXfer+0x3dc>
 800b18e:	bf00      	nop
 800b190:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	695a      	ldr	r2, [r3, #20]
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	689b      	ldr	r3, [r3, #8]
 800b19c:	4413      	add	r3, r2
 800b19e:	1e5a      	subs	r2, r3, #1
 800b1a0:	68bb      	ldr	r3, [r7, #8]
 800b1a2:	689b      	ldr	r3, [r3, #8]
 800b1a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1a8:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b1aa:	69bb      	ldr	r3, [r7, #24]
 800b1ac:	015a      	lsls	r2, r3, #5
 800b1ae:	69fb      	ldr	r3, [r7, #28]
 800b1b0:	4413      	add	r3, r2
 800b1b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1b6:	691a      	ldr	r2, [r3, #16]
 800b1b8:	8afb      	ldrh	r3, [r7, #22]
 800b1ba:	04d9      	lsls	r1, r3, #19
 800b1bc:	4b39      	ldr	r3, [pc, #228]	; (800b2a4 <USB_EPStartXfer+0x484>)
 800b1be:	400b      	ands	r3, r1
 800b1c0:	69b9      	ldr	r1, [r7, #24]
 800b1c2:	0148      	lsls	r0, r1, #5
 800b1c4:	69f9      	ldr	r1, [r7, #28]
 800b1c6:	4401      	add	r1, r0
 800b1c8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b1cc:	4313      	orrs	r3, r2
 800b1ce:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800b1d0:	69bb      	ldr	r3, [r7, #24]
 800b1d2:	015a      	lsls	r2, r3, #5
 800b1d4:	69fb      	ldr	r3, [r7, #28]
 800b1d6:	4413      	add	r3, r2
 800b1d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1dc:	691a      	ldr	r2, [r3, #16]
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	689b      	ldr	r3, [r3, #8]
 800b1e2:	8af9      	ldrh	r1, [r7, #22]
 800b1e4:	fb01 f303 	mul.w	r3, r1, r3
 800b1e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b1ec:	69b9      	ldr	r1, [r7, #24]
 800b1ee:	0148      	lsls	r0, r1, #5
 800b1f0:	69f9      	ldr	r1, [r7, #28]
 800b1f2:	4401      	add	r1, r0
 800b1f4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b1f8:	4313      	orrs	r3, r2
 800b1fa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b1fc:	79fb      	ldrb	r3, [r7, #7]
 800b1fe:	2b01      	cmp	r3, #1
 800b200:	d10d      	bne.n	800b21e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	68db      	ldr	r3, [r3, #12]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d009      	beq.n	800b21e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	68d9      	ldr	r1, [r3, #12]
 800b20e:	69bb      	ldr	r3, [r7, #24]
 800b210:	015a      	lsls	r2, r3, #5
 800b212:	69fb      	ldr	r3, [r7, #28]
 800b214:	4413      	add	r3, r2
 800b216:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b21a:	460a      	mov	r2, r1
 800b21c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	78db      	ldrb	r3, [r3, #3]
 800b222:	2b01      	cmp	r3, #1
 800b224:	d128      	bne.n	800b278 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b226:	69fb      	ldr	r3, [r7, #28]
 800b228:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b22c:	689b      	ldr	r3, [r3, #8]
 800b22e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b232:	2b00      	cmp	r3, #0
 800b234:	d110      	bne.n	800b258 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b236:	69bb      	ldr	r3, [r7, #24]
 800b238:	015a      	lsls	r2, r3, #5
 800b23a:	69fb      	ldr	r3, [r7, #28]
 800b23c:	4413      	add	r3, r2
 800b23e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	69ba      	ldr	r2, [r7, #24]
 800b246:	0151      	lsls	r1, r2, #5
 800b248:	69fa      	ldr	r2, [r7, #28]
 800b24a:	440a      	add	r2, r1
 800b24c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b250:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b254:	6013      	str	r3, [r2, #0]
 800b256:	e00f      	b.n	800b278 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b258:	69bb      	ldr	r3, [r7, #24]
 800b25a:	015a      	lsls	r2, r3, #5
 800b25c:	69fb      	ldr	r3, [r7, #28]
 800b25e:	4413      	add	r3, r2
 800b260:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	69ba      	ldr	r2, [r7, #24]
 800b268:	0151      	lsls	r1, r2, #5
 800b26a:	69fa      	ldr	r2, [r7, #28]
 800b26c:	440a      	add	r2, r1
 800b26e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b272:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b276:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b278:	69bb      	ldr	r3, [r7, #24]
 800b27a:	015a      	lsls	r2, r3, #5
 800b27c:	69fb      	ldr	r3, [r7, #28]
 800b27e:	4413      	add	r3, r2
 800b280:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	69ba      	ldr	r2, [r7, #24]
 800b288:	0151      	lsls	r1, r2, #5
 800b28a:	69fa      	ldr	r2, [r7, #28]
 800b28c:	440a      	add	r2, r1
 800b28e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b292:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b296:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b298:	2300      	movs	r3, #0
}
 800b29a:	4618      	mov	r0, r3
 800b29c:	3720      	adds	r7, #32
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}
 800b2a2:	bf00      	nop
 800b2a4:	1ff80000 	.word	0x1ff80000

0800b2a8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b2a8:	b480      	push	{r7}
 800b2aa:	b087      	sub	sp, #28
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	60f8      	str	r0, [r7, #12]
 800b2b0:	60b9      	str	r1, [r7, #8]
 800b2b2:	4613      	mov	r3, r2
 800b2b4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	781b      	ldrb	r3, [r3, #0]
 800b2be:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b2c0:	68bb      	ldr	r3, [r7, #8]
 800b2c2:	785b      	ldrb	r3, [r3, #1]
 800b2c4:	2b01      	cmp	r3, #1
 800b2c6:	f040 80cd 	bne.w	800b464 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b2ca:	68bb      	ldr	r3, [r7, #8]
 800b2cc:	695b      	ldr	r3, [r3, #20]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d132      	bne.n	800b338 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b2d2:	693b      	ldr	r3, [r7, #16]
 800b2d4:	015a      	lsls	r2, r3, #5
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	4413      	add	r3, r2
 800b2da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2de:	691b      	ldr	r3, [r3, #16]
 800b2e0:	693a      	ldr	r2, [r7, #16]
 800b2e2:	0151      	lsls	r1, r2, #5
 800b2e4:	697a      	ldr	r2, [r7, #20]
 800b2e6:	440a      	add	r2, r1
 800b2e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b2ec:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b2f0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b2f4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b2f6:	693b      	ldr	r3, [r7, #16]
 800b2f8:	015a      	lsls	r2, r3, #5
 800b2fa:	697b      	ldr	r3, [r7, #20]
 800b2fc:	4413      	add	r3, r2
 800b2fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b302:	691b      	ldr	r3, [r3, #16]
 800b304:	693a      	ldr	r2, [r7, #16]
 800b306:	0151      	lsls	r1, r2, #5
 800b308:	697a      	ldr	r2, [r7, #20]
 800b30a:	440a      	add	r2, r1
 800b30c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b310:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b314:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b316:	693b      	ldr	r3, [r7, #16]
 800b318:	015a      	lsls	r2, r3, #5
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	4413      	add	r3, r2
 800b31e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b322:	691b      	ldr	r3, [r3, #16]
 800b324:	693a      	ldr	r2, [r7, #16]
 800b326:	0151      	lsls	r1, r2, #5
 800b328:	697a      	ldr	r2, [r7, #20]
 800b32a:	440a      	add	r2, r1
 800b32c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b330:	0cdb      	lsrs	r3, r3, #19
 800b332:	04db      	lsls	r3, r3, #19
 800b334:	6113      	str	r3, [r2, #16]
 800b336:	e04e      	b.n	800b3d6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b338:	693b      	ldr	r3, [r7, #16]
 800b33a:	015a      	lsls	r2, r3, #5
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	4413      	add	r3, r2
 800b340:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b344:	691b      	ldr	r3, [r3, #16]
 800b346:	693a      	ldr	r2, [r7, #16]
 800b348:	0151      	lsls	r1, r2, #5
 800b34a:	697a      	ldr	r2, [r7, #20]
 800b34c:	440a      	add	r2, r1
 800b34e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b352:	0cdb      	lsrs	r3, r3, #19
 800b354:	04db      	lsls	r3, r3, #19
 800b356:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b358:	693b      	ldr	r3, [r7, #16]
 800b35a:	015a      	lsls	r2, r3, #5
 800b35c:	697b      	ldr	r3, [r7, #20]
 800b35e:	4413      	add	r3, r2
 800b360:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b364:	691b      	ldr	r3, [r3, #16]
 800b366:	693a      	ldr	r2, [r7, #16]
 800b368:	0151      	lsls	r1, r2, #5
 800b36a:	697a      	ldr	r2, [r7, #20]
 800b36c:	440a      	add	r2, r1
 800b36e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b372:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b376:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b37a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	695a      	ldr	r2, [r3, #20]
 800b380:	68bb      	ldr	r3, [r7, #8]
 800b382:	689b      	ldr	r3, [r3, #8]
 800b384:	429a      	cmp	r2, r3
 800b386:	d903      	bls.n	800b390 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	689a      	ldr	r2, [r3, #8]
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b390:	693b      	ldr	r3, [r7, #16]
 800b392:	015a      	lsls	r2, r3, #5
 800b394:	697b      	ldr	r3, [r7, #20]
 800b396:	4413      	add	r3, r2
 800b398:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b39c:	691b      	ldr	r3, [r3, #16]
 800b39e:	693a      	ldr	r2, [r7, #16]
 800b3a0:	0151      	lsls	r1, r2, #5
 800b3a2:	697a      	ldr	r2, [r7, #20]
 800b3a4:	440a      	add	r2, r1
 800b3a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b3aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b3ae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b3b0:	693b      	ldr	r3, [r7, #16]
 800b3b2:	015a      	lsls	r2, r3, #5
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	4413      	add	r3, r2
 800b3b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3bc:	691a      	ldr	r2, [r3, #16]
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	695b      	ldr	r3, [r3, #20]
 800b3c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b3c6:	6939      	ldr	r1, [r7, #16]
 800b3c8:	0148      	lsls	r0, r1, #5
 800b3ca:	6979      	ldr	r1, [r7, #20]
 800b3cc:	4401      	add	r1, r0
 800b3ce:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b3d6:	79fb      	ldrb	r3, [r7, #7]
 800b3d8:	2b01      	cmp	r3, #1
 800b3da:	d11e      	bne.n	800b41a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	691b      	ldr	r3, [r3, #16]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d009      	beq.n	800b3f8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b3e4:	693b      	ldr	r3, [r7, #16]
 800b3e6:	015a      	lsls	r2, r3, #5
 800b3e8:	697b      	ldr	r3, [r7, #20]
 800b3ea:	4413      	add	r3, r2
 800b3ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3f0:	461a      	mov	r2, r3
 800b3f2:	68bb      	ldr	r3, [r7, #8]
 800b3f4:	691b      	ldr	r3, [r3, #16]
 800b3f6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b3f8:	693b      	ldr	r3, [r7, #16]
 800b3fa:	015a      	lsls	r2, r3, #5
 800b3fc:	697b      	ldr	r3, [r7, #20]
 800b3fe:	4413      	add	r3, r2
 800b400:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	693a      	ldr	r2, [r7, #16]
 800b408:	0151      	lsls	r1, r2, #5
 800b40a:	697a      	ldr	r2, [r7, #20]
 800b40c:	440a      	add	r2, r1
 800b40e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b412:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b416:	6013      	str	r3, [r2, #0]
 800b418:	e092      	b.n	800b540 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	015a      	lsls	r2, r3, #5
 800b41e:	697b      	ldr	r3, [r7, #20]
 800b420:	4413      	add	r3, r2
 800b422:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	693a      	ldr	r2, [r7, #16]
 800b42a:	0151      	lsls	r1, r2, #5
 800b42c:	697a      	ldr	r2, [r7, #20]
 800b42e:	440a      	add	r2, r1
 800b430:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b434:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b438:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b43a:	68bb      	ldr	r3, [r7, #8]
 800b43c:	695b      	ldr	r3, [r3, #20]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d07e      	beq.n	800b540 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b442:	697b      	ldr	r3, [r7, #20]
 800b444:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b448:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	781b      	ldrb	r3, [r3, #0]
 800b44e:	f003 030f 	and.w	r3, r3, #15
 800b452:	2101      	movs	r1, #1
 800b454:	fa01 f303 	lsl.w	r3, r1, r3
 800b458:	6979      	ldr	r1, [r7, #20]
 800b45a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b45e:	4313      	orrs	r3, r2
 800b460:	634b      	str	r3, [r1, #52]	; 0x34
 800b462:	e06d      	b.n	800b540 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b464:	693b      	ldr	r3, [r7, #16]
 800b466:	015a      	lsls	r2, r3, #5
 800b468:	697b      	ldr	r3, [r7, #20]
 800b46a:	4413      	add	r3, r2
 800b46c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b470:	691b      	ldr	r3, [r3, #16]
 800b472:	693a      	ldr	r2, [r7, #16]
 800b474:	0151      	lsls	r1, r2, #5
 800b476:	697a      	ldr	r2, [r7, #20]
 800b478:	440a      	add	r2, r1
 800b47a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b47e:	0cdb      	lsrs	r3, r3, #19
 800b480:	04db      	lsls	r3, r3, #19
 800b482:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b484:	693b      	ldr	r3, [r7, #16]
 800b486:	015a      	lsls	r2, r3, #5
 800b488:	697b      	ldr	r3, [r7, #20]
 800b48a:	4413      	add	r3, r2
 800b48c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b490:	691b      	ldr	r3, [r3, #16]
 800b492:	693a      	ldr	r2, [r7, #16]
 800b494:	0151      	lsls	r1, r2, #5
 800b496:	697a      	ldr	r2, [r7, #20]
 800b498:	440a      	add	r2, r1
 800b49a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b49e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b4a2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b4a6:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800b4a8:	68bb      	ldr	r3, [r7, #8]
 800b4aa:	695b      	ldr	r3, [r3, #20]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d003      	beq.n	800b4b8 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	689a      	ldr	r2, [r3, #8]
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	015a      	lsls	r2, r3, #5
 800b4bc:	697b      	ldr	r3, [r7, #20]
 800b4be:	4413      	add	r3, r2
 800b4c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b4c4:	691b      	ldr	r3, [r3, #16]
 800b4c6:	693a      	ldr	r2, [r7, #16]
 800b4c8:	0151      	lsls	r1, r2, #5
 800b4ca:	697a      	ldr	r2, [r7, #20]
 800b4cc:	440a      	add	r2, r1
 800b4ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b4d2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b4d6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b4d8:	693b      	ldr	r3, [r7, #16]
 800b4da:	015a      	lsls	r2, r3, #5
 800b4dc:	697b      	ldr	r3, [r7, #20]
 800b4de:	4413      	add	r3, r2
 800b4e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b4e4:	691a      	ldr	r2, [r3, #16]
 800b4e6:	68bb      	ldr	r3, [r7, #8]
 800b4e8:	689b      	ldr	r3, [r3, #8]
 800b4ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b4ee:	6939      	ldr	r1, [r7, #16]
 800b4f0:	0148      	lsls	r0, r1, #5
 800b4f2:	6979      	ldr	r1, [r7, #20]
 800b4f4:	4401      	add	r1, r0
 800b4f6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b4fa:	4313      	orrs	r3, r2
 800b4fc:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800b4fe:	79fb      	ldrb	r3, [r7, #7]
 800b500:	2b01      	cmp	r3, #1
 800b502:	d10d      	bne.n	800b520 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	68db      	ldr	r3, [r3, #12]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d009      	beq.n	800b520 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	68d9      	ldr	r1, [r3, #12]
 800b510:	693b      	ldr	r3, [r7, #16]
 800b512:	015a      	lsls	r2, r3, #5
 800b514:	697b      	ldr	r3, [r7, #20]
 800b516:	4413      	add	r3, r2
 800b518:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b51c:	460a      	mov	r2, r1
 800b51e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b520:	693b      	ldr	r3, [r7, #16]
 800b522:	015a      	lsls	r2, r3, #5
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	4413      	add	r3, r2
 800b528:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	693a      	ldr	r2, [r7, #16]
 800b530:	0151      	lsls	r1, r2, #5
 800b532:	697a      	ldr	r2, [r7, #20]
 800b534:	440a      	add	r2, r1
 800b536:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b53a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b53e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b540:	2300      	movs	r3, #0
}
 800b542:	4618      	mov	r0, r3
 800b544:	371c      	adds	r7, #28
 800b546:	46bd      	mov	sp, r7
 800b548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54c:	4770      	bx	lr

0800b54e <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b54e:	b480      	push	{r7}
 800b550:	b089      	sub	sp, #36	; 0x24
 800b552:	af00      	add	r7, sp, #0
 800b554:	60f8      	str	r0, [r7, #12]
 800b556:	60b9      	str	r1, [r7, #8]
 800b558:	4611      	mov	r1, r2
 800b55a:	461a      	mov	r2, r3
 800b55c:	460b      	mov	r3, r1
 800b55e:	71fb      	strb	r3, [r7, #7]
 800b560:	4613      	mov	r3, r2
 800b562:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800b568:	68bb      	ldr	r3, [r7, #8]
 800b56a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800b56c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b570:	2b00      	cmp	r3, #0
 800b572:	d11a      	bne.n	800b5aa <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b574:	88bb      	ldrh	r3, [r7, #4]
 800b576:	3303      	adds	r3, #3
 800b578:	089b      	lsrs	r3, r3, #2
 800b57a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b57c:	2300      	movs	r3, #0
 800b57e:	61bb      	str	r3, [r7, #24]
 800b580:	e00f      	b.n	800b5a2 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b582:	79fb      	ldrb	r3, [r7, #7]
 800b584:	031a      	lsls	r2, r3, #12
 800b586:	697b      	ldr	r3, [r7, #20]
 800b588:	4413      	add	r3, r2
 800b58a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b58e:	461a      	mov	r2, r3
 800b590:	69fb      	ldr	r3, [r7, #28]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b596:	69fb      	ldr	r3, [r7, #28]
 800b598:	3304      	adds	r3, #4
 800b59a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b59c:	69bb      	ldr	r3, [r7, #24]
 800b59e:	3301      	adds	r3, #1
 800b5a0:	61bb      	str	r3, [r7, #24]
 800b5a2:	69ba      	ldr	r2, [r7, #24]
 800b5a4:	693b      	ldr	r3, [r7, #16]
 800b5a6:	429a      	cmp	r2, r3
 800b5a8:	d3eb      	bcc.n	800b582 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b5aa:	2300      	movs	r3, #0
}
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	3724      	adds	r7, #36	; 0x24
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b6:	4770      	bx	lr

0800b5b8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b5b8:	b480      	push	{r7}
 800b5ba:	b089      	sub	sp, #36	; 0x24
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	60f8      	str	r0, [r7, #12]
 800b5c0:	60b9      	str	r1, [r7, #8]
 800b5c2:	4613      	mov	r3, r2
 800b5c4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800b5ce:	88fb      	ldrh	r3, [r7, #6]
 800b5d0:	3303      	adds	r3, #3
 800b5d2:	089b      	lsrs	r3, r3, #2
 800b5d4:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	61bb      	str	r3, [r7, #24]
 800b5da:	e00b      	b.n	800b5f4 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b5dc:	697b      	ldr	r3, [r7, #20]
 800b5de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5e2:	681a      	ldr	r2, [r3, #0]
 800b5e4:	69fb      	ldr	r3, [r7, #28]
 800b5e6:	601a      	str	r2, [r3, #0]
    pDest++;
 800b5e8:	69fb      	ldr	r3, [r7, #28]
 800b5ea:	3304      	adds	r3, #4
 800b5ec:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b5ee:	69bb      	ldr	r3, [r7, #24]
 800b5f0:	3301      	adds	r3, #1
 800b5f2:	61bb      	str	r3, [r7, #24]
 800b5f4:	69ba      	ldr	r2, [r7, #24]
 800b5f6:	693b      	ldr	r3, [r7, #16]
 800b5f8:	429a      	cmp	r2, r3
 800b5fa:	d3ef      	bcc.n	800b5dc <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800b5fc:	69fb      	ldr	r3, [r7, #28]
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	3724      	adds	r7, #36	; 0x24
 800b602:	46bd      	mov	sp, r7
 800b604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b608:	4770      	bx	lr

0800b60a <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b60a:	b480      	push	{r7}
 800b60c:	b085      	sub	sp, #20
 800b60e:	af00      	add	r7, sp, #0
 800b610:	6078      	str	r0, [r7, #4]
 800b612:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	781b      	ldrb	r3, [r3, #0]
 800b61c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	785b      	ldrb	r3, [r3, #1]
 800b622:	2b01      	cmp	r3, #1
 800b624:	d12c      	bne.n	800b680 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b626:	68bb      	ldr	r3, [r7, #8]
 800b628:	015a      	lsls	r2, r3, #5
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	4413      	add	r3, r2
 800b62e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	2b00      	cmp	r3, #0
 800b636:	db12      	blt.n	800b65e <USB_EPSetStall+0x54>
 800b638:	68bb      	ldr	r3, [r7, #8]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d00f      	beq.n	800b65e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b63e:	68bb      	ldr	r3, [r7, #8]
 800b640:	015a      	lsls	r2, r3, #5
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	4413      	add	r3, r2
 800b646:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	68ba      	ldr	r2, [r7, #8]
 800b64e:	0151      	lsls	r1, r2, #5
 800b650:	68fa      	ldr	r2, [r7, #12]
 800b652:	440a      	add	r2, r1
 800b654:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b658:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b65c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	015a      	lsls	r2, r3, #5
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	4413      	add	r3, r2
 800b666:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	68ba      	ldr	r2, [r7, #8]
 800b66e:	0151      	lsls	r1, r2, #5
 800b670:	68fa      	ldr	r2, [r7, #12]
 800b672:	440a      	add	r2, r1
 800b674:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b678:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b67c:	6013      	str	r3, [r2, #0]
 800b67e:	e02b      	b.n	800b6d8 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b680:	68bb      	ldr	r3, [r7, #8]
 800b682:	015a      	lsls	r2, r3, #5
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	4413      	add	r3, r2
 800b688:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	db12      	blt.n	800b6b8 <USB_EPSetStall+0xae>
 800b692:	68bb      	ldr	r3, [r7, #8]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d00f      	beq.n	800b6b8 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b698:	68bb      	ldr	r3, [r7, #8]
 800b69a:	015a      	lsls	r2, r3, #5
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	4413      	add	r3, r2
 800b6a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	68ba      	ldr	r2, [r7, #8]
 800b6a8:	0151      	lsls	r1, r2, #5
 800b6aa:	68fa      	ldr	r2, [r7, #12]
 800b6ac:	440a      	add	r2, r1
 800b6ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6b2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b6b6:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b6b8:	68bb      	ldr	r3, [r7, #8]
 800b6ba:	015a      	lsls	r2, r3, #5
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	4413      	add	r3, r2
 800b6c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	68ba      	ldr	r2, [r7, #8]
 800b6c8:	0151      	lsls	r1, r2, #5
 800b6ca:	68fa      	ldr	r2, [r7, #12]
 800b6cc:	440a      	add	r2, r1
 800b6ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b6d6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b6d8:	2300      	movs	r3, #0
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3714      	adds	r7, #20
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e4:	4770      	bx	lr

0800b6e6 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b6e6:	b480      	push	{r7}
 800b6e8:	b085      	sub	sp, #20
 800b6ea:	af00      	add	r7, sp, #0
 800b6ec:	6078      	str	r0, [r7, #4]
 800b6ee:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	785b      	ldrb	r3, [r3, #1]
 800b6fe:	2b01      	cmp	r3, #1
 800b700:	d128      	bne.n	800b754 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b702:	68bb      	ldr	r3, [r7, #8]
 800b704:	015a      	lsls	r2, r3, #5
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	4413      	add	r3, r2
 800b70a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	68ba      	ldr	r2, [r7, #8]
 800b712:	0151      	lsls	r1, r2, #5
 800b714:	68fa      	ldr	r2, [r7, #12]
 800b716:	440a      	add	r2, r1
 800b718:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b71c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b720:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b722:	683b      	ldr	r3, [r7, #0]
 800b724:	78db      	ldrb	r3, [r3, #3]
 800b726:	2b03      	cmp	r3, #3
 800b728:	d003      	beq.n	800b732 <USB_EPClearStall+0x4c>
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	78db      	ldrb	r3, [r3, #3]
 800b72e:	2b02      	cmp	r3, #2
 800b730:	d138      	bne.n	800b7a4 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b732:	68bb      	ldr	r3, [r7, #8]
 800b734:	015a      	lsls	r2, r3, #5
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	4413      	add	r3, r2
 800b73a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	68ba      	ldr	r2, [r7, #8]
 800b742:	0151      	lsls	r1, r2, #5
 800b744:	68fa      	ldr	r2, [r7, #12]
 800b746:	440a      	add	r2, r1
 800b748:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b74c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b750:	6013      	str	r3, [r2, #0]
 800b752:	e027      	b.n	800b7a4 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b754:	68bb      	ldr	r3, [r7, #8]
 800b756:	015a      	lsls	r2, r3, #5
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	4413      	add	r3, r2
 800b75c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	68ba      	ldr	r2, [r7, #8]
 800b764:	0151      	lsls	r1, r2, #5
 800b766:	68fa      	ldr	r2, [r7, #12]
 800b768:	440a      	add	r2, r1
 800b76a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b76e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b772:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	78db      	ldrb	r3, [r3, #3]
 800b778:	2b03      	cmp	r3, #3
 800b77a:	d003      	beq.n	800b784 <USB_EPClearStall+0x9e>
 800b77c:	683b      	ldr	r3, [r7, #0]
 800b77e:	78db      	ldrb	r3, [r3, #3]
 800b780:	2b02      	cmp	r3, #2
 800b782:	d10f      	bne.n	800b7a4 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b784:	68bb      	ldr	r3, [r7, #8]
 800b786:	015a      	lsls	r2, r3, #5
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	4413      	add	r3, r2
 800b78c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	68ba      	ldr	r2, [r7, #8]
 800b794:	0151      	lsls	r1, r2, #5
 800b796:	68fa      	ldr	r2, [r7, #12]
 800b798:	440a      	add	r2, r1
 800b79a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b79e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b7a2:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b7a4:	2300      	movs	r3, #0
}
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	3714      	adds	r7, #20
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b0:	4770      	bx	lr

0800b7b2 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b7b2:	b480      	push	{r7}
 800b7b4:	b085      	sub	sp, #20
 800b7b6:	af00      	add	r7, sp, #0
 800b7b8:	6078      	str	r0, [r7, #4]
 800b7ba:	460b      	mov	r3, r1
 800b7bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	68fa      	ldr	r2, [r7, #12]
 800b7cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b7d0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b7d4:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7dc:	681a      	ldr	r2, [r3, #0]
 800b7de:	78fb      	ldrb	r3, [r7, #3]
 800b7e0:	011b      	lsls	r3, r3, #4
 800b7e2:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b7e6:	68f9      	ldr	r1, [r7, #12]
 800b7e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b7f0:	2300      	movs	r3, #0
}
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	3714      	adds	r7, #20
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fc:	4770      	bx	lr

0800b7fe <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b7fe:	b480      	push	{r7}
 800b800:	b085      	sub	sp, #20
 800b802:	af00      	add	r7, sp, #0
 800b804:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	68fa      	ldr	r2, [r7, #12]
 800b814:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b818:	f023 0303 	bic.w	r3, r3, #3
 800b81c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b824:	685b      	ldr	r3, [r3, #4]
 800b826:	68fa      	ldr	r2, [r7, #12]
 800b828:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b82c:	f023 0302 	bic.w	r3, r3, #2
 800b830:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b832:	2300      	movs	r3, #0
}
 800b834:	4618      	mov	r0, r3
 800b836:	3714      	adds	r7, #20
 800b838:	46bd      	mov	sp, r7
 800b83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83e:	4770      	bx	lr

0800b840 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b840:	b480      	push	{r7}
 800b842:	b085      	sub	sp, #20
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	68fa      	ldr	r2, [r7, #12]
 800b856:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b85a:	f023 0303 	bic.w	r3, r3, #3
 800b85e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b866:	685b      	ldr	r3, [r3, #4]
 800b868:	68fa      	ldr	r2, [r7, #12]
 800b86a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b86e:	f043 0302 	orr.w	r3, r3, #2
 800b872:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b874:	2300      	movs	r3, #0
}
 800b876:	4618      	mov	r0, r3
 800b878:	3714      	adds	r7, #20
 800b87a:	46bd      	mov	sp, r7
 800b87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b880:	4770      	bx	lr

0800b882 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b882:	b480      	push	{r7}
 800b884:	b085      	sub	sp, #20
 800b886:	af00      	add	r7, sp, #0
 800b888:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	695b      	ldr	r3, [r3, #20]
 800b88e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	699b      	ldr	r3, [r3, #24]
 800b894:	68fa      	ldr	r2, [r7, #12]
 800b896:	4013      	ands	r3, r2
 800b898:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b89a:	68fb      	ldr	r3, [r7, #12]
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3714      	adds	r7, #20
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr

0800b8a8 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	b085      	sub	sp, #20
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8ba:	699b      	ldr	r3, [r3, #24]
 800b8bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8c4:	69db      	ldr	r3, [r3, #28]
 800b8c6:	68ba      	ldr	r2, [r7, #8]
 800b8c8:	4013      	ands	r3, r2
 800b8ca:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	0c1b      	lsrs	r3, r3, #16
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	3714      	adds	r7, #20
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8da:	4770      	bx	lr

0800b8dc <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b085      	sub	sp, #20
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8ee:	699b      	ldr	r3, [r3, #24]
 800b8f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8f8:	69db      	ldr	r3, [r3, #28]
 800b8fa:	68ba      	ldr	r2, [r7, #8]
 800b8fc:	4013      	ands	r3, r2
 800b8fe:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	b29b      	uxth	r3, r3
}
 800b904:	4618      	mov	r0, r3
 800b906:	3714      	adds	r7, #20
 800b908:	46bd      	mov	sp, r7
 800b90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90e:	4770      	bx	lr

0800b910 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b910:	b480      	push	{r7}
 800b912:	b085      	sub	sp, #20
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
 800b918:	460b      	mov	r3, r1
 800b91a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b920:	78fb      	ldrb	r3, [r7, #3]
 800b922:	015a      	lsls	r2, r3, #5
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	4413      	add	r3, r2
 800b928:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b92c:	689b      	ldr	r3, [r3, #8]
 800b92e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b936:	695b      	ldr	r3, [r3, #20]
 800b938:	68ba      	ldr	r2, [r7, #8]
 800b93a:	4013      	ands	r3, r2
 800b93c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b93e:	68bb      	ldr	r3, [r7, #8]
}
 800b940:	4618      	mov	r0, r3
 800b942:	3714      	adds	r7, #20
 800b944:	46bd      	mov	sp, r7
 800b946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94a:	4770      	bx	lr

0800b94c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b94c:	b480      	push	{r7}
 800b94e:	b087      	sub	sp, #28
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
 800b954:	460b      	mov	r3, r1
 800b956:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b95c:	697b      	ldr	r3, [r7, #20]
 800b95e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b962:	691b      	ldr	r3, [r3, #16]
 800b964:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b966:	697b      	ldr	r3, [r7, #20]
 800b968:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b96c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b96e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b970:	78fb      	ldrb	r3, [r7, #3]
 800b972:	f003 030f 	and.w	r3, r3, #15
 800b976:	68fa      	ldr	r2, [r7, #12]
 800b978:	fa22 f303 	lsr.w	r3, r2, r3
 800b97c:	01db      	lsls	r3, r3, #7
 800b97e:	b2db      	uxtb	r3, r3
 800b980:	693a      	ldr	r2, [r7, #16]
 800b982:	4313      	orrs	r3, r2
 800b984:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b986:	78fb      	ldrb	r3, [r7, #3]
 800b988:	015a      	lsls	r2, r3, #5
 800b98a:	697b      	ldr	r3, [r7, #20]
 800b98c:	4413      	add	r3, r2
 800b98e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b992:	689b      	ldr	r3, [r3, #8]
 800b994:	693a      	ldr	r2, [r7, #16]
 800b996:	4013      	ands	r3, r2
 800b998:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b99a:	68bb      	ldr	r3, [r7, #8]
}
 800b99c:	4618      	mov	r0, r3
 800b99e:	371c      	adds	r7, #28
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a6:	4770      	bx	lr

0800b9a8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b9a8:	b480      	push	{r7}
 800b9aa:	b083      	sub	sp, #12
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	695b      	ldr	r3, [r3, #20]
 800b9b4:	f003 0301 	and.w	r3, r3, #1
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	370c      	adds	r7, #12
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c2:	4770      	bx	lr

0800b9c4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b085      	sub	sp, #20
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	68fa      	ldr	r2, [r7, #12]
 800b9da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9de:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b9e2:	f023 0307 	bic.w	r3, r3, #7
 800b9e6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b9ee:	685b      	ldr	r3, [r3, #4]
 800b9f0:	68fa      	ldr	r2, [r7, #12]
 800b9f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b9f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b9fa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b9fc:	2300      	movs	r3, #0
}
 800b9fe:	4618      	mov	r0, r3
 800ba00:	3714      	adds	r7, #20
 800ba02:	46bd      	mov	sp, r7
 800ba04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba08:	4770      	bx	lr
	...

0800ba0c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	b087      	sub	sp, #28
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	60f8      	str	r0, [r7, #12]
 800ba14:	460b      	mov	r3, r1
 800ba16:	607a      	str	r2, [r7, #4]
 800ba18:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	333c      	adds	r3, #60	; 0x3c
 800ba22:	3304      	adds	r3, #4
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ba28:	693b      	ldr	r3, [r7, #16]
 800ba2a:	4a26      	ldr	r2, [pc, #152]	; (800bac4 <USB_EP0_OutStart+0xb8>)
 800ba2c:	4293      	cmp	r3, r2
 800ba2e:	d90a      	bls.n	800ba46 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ba30:	697b      	ldr	r3, [r7, #20]
 800ba32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ba3c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba40:	d101      	bne.n	800ba46 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ba42:	2300      	movs	r3, #0
 800ba44:	e037      	b.n	800bab6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ba46:	697b      	ldr	r3, [r7, #20]
 800ba48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba4c:	461a      	mov	r2, r3
 800ba4e:	2300      	movs	r3, #0
 800ba50:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ba52:	697b      	ldr	r3, [r7, #20]
 800ba54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba58:	691b      	ldr	r3, [r3, #16]
 800ba5a:	697a      	ldr	r2, [r7, #20]
 800ba5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba60:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ba64:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ba66:	697b      	ldr	r3, [r7, #20]
 800ba68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba6c:	691b      	ldr	r3, [r3, #16]
 800ba6e:	697a      	ldr	r2, [r7, #20]
 800ba70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba74:	f043 0318 	orr.w	r3, r3, #24
 800ba78:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ba7a:	697b      	ldr	r3, [r7, #20]
 800ba7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba80:	691b      	ldr	r3, [r3, #16]
 800ba82:	697a      	ldr	r2, [r7, #20]
 800ba84:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba88:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800ba8c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800ba8e:	7afb      	ldrb	r3, [r7, #11]
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	d10f      	bne.n	800bab4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ba94:	697b      	ldr	r3, [r7, #20]
 800ba96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800baa0:	697b      	ldr	r3, [r7, #20]
 800baa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	697a      	ldr	r2, [r7, #20]
 800baaa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800baae:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800bab2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bab4:	2300      	movs	r3, #0
}
 800bab6:	4618      	mov	r0, r3
 800bab8:	371c      	adds	r7, #28
 800baba:	46bd      	mov	sp, r7
 800babc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac0:	4770      	bx	lr
 800bac2:	bf00      	nop
 800bac4:	4f54300a 	.word	0x4f54300a

0800bac8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800bac8:	b480      	push	{r7}
 800baca:	b085      	sub	sp, #20
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800bad0:	2300      	movs	r3, #0
 800bad2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	3301      	adds	r3, #1
 800bad8:	60fb      	str	r3, [r7, #12]
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	4a13      	ldr	r2, [pc, #76]	; (800bb2c <USB_CoreReset+0x64>)
 800bade:	4293      	cmp	r3, r2
 800bae0:	d901      	bls.n	800bae6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800bae2:	2303      	movs	r3, #3
 800bae4:	e01b      	b.n	800bb1e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	691b      	ldr	r3, [r3, #16]
 800baea:	2b00      	cmp	r3, #0
 800baec:	daf2      	bge.n	800bad4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800baee:	2300      	movs	r3, #0
 800baf0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	691b      	ldr	r3, [r3, #16]
 800baf6:	f043 0201 	orr.w	r2, r3, #1
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	3301      	adds	r3, #1
 800bb02:	60fb      	str	r3, [r7, #12]
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	4a09      	ldr	r2, [pc, #36]	; (800bb2c <USB_CoreReset+0x64>)
 800bb08:	4293      	cmp	r3, r2
 800bb0a:	d901      	bls.n	800bb10 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800bb0c:	2303      	movs	r3, #3
 800bb0e:	e006      	b.n	800bb1e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	691b      	ldr	r3, [r3, #16]
 800bb14:	f003 0301 	and.w	r3, r3, #1
 800bb18:	2b01      	cmp	r3, #1
 800bb1a:	d0f0      	beq.n	800bafe <USB_CoreReset+0x36>

  return HAL_OK;
 800bb1c:	2300      	movs	r3, #0
}
 800bb1e:	4618      	mov	r0, r3
 800bb20:	3714      	adds	r7, #20
 800bb22:	46bd      	mov	sp, r7
 800bb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb28:	4770      	bx	lr
 800bb2a:	bf00      	nop
 800bb2c:	00030d40 	.word	0x00030d40

0800bb30 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b084      	sub	sp, #16
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
 800bb38:	460b      	mov	r3, r1
 800bb3a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bb3c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800bb40:	f003 fb9a 	bl	800f278 <malloc>
 800bb44:	4603      	mov	r3, r0
 800bb46:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d105      	bne.n	800bb5a <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	2200      	movs	r2, #0
 800bb52:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800bb56:	2302      	movs	r3, #2
 800bb58:	e066      	b.n	800bc28 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	68fa      	ldr	r2, [r7, #12]
 800bb5e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	7c1b      	ldrb	r3, [r3, #16]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d119      	bne.n	800bb9e <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bb6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb6e:	2202      	movs	r2, #2
 800bb70:	2181      	movs	r1, #129	; 0x81
 800bb72:	6878      	ldr	r0, [r7, #4]
 800bb74:	f003 f9eb 	bl	800ef4e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	2201      	movs	r2, #1
 800bb7c:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bb7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb82:	2202      	movs	r2, #2
 800bb84:	2101      	movs	r1, #1
 800bb86:	6878      	ldr	r0, [r7, #4]
 800bb88:	f003 f9e1 	bl	800ef4e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2201      	movs	r2, #1
 800bb90:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2210      	movs	r2, #16
 800bb98:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800bb9c:	e016      	b.n	800bbcc <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bb9e:	2340      	movs	r3, #64	; 0x40
 800bba0:	2202      	movs	r2, #2
 800bba2:	2181      	movs	r1, #129	; 0x81
 800bba4:	6878      	ldr	r0, [r7, #4]
 800bba6:	f003 f9d2 	bl	800ef4e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2201      	movs	r2, #1
 800bbae:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bbb0:	2340      	movs	r3, #64	; 0x40
 800bbb2:	2202      	movs	r2, #2
 800bbb4:	2101      	movs	r1, #1
 800bbb6:	6878      	ldr	r0, [r7, #4]
 800bbb8:	f003 f9c9 	bl	800ef4e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2201      	movs	r2, #1
 800bbc0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2210      	movs	r2, #16
 800bbc8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bbcc:	2308      	movs	r3, #8
 800bbce:	2203      	movs	r2, #3
 800bbd0:	2182      	movs	r1, #130	; 0x82
 800bbd2:	6878      	ldr	r0, [r7, #4]
 800bbd4:	f003 f9bb 	bl	800ef4e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2201      	movs	r2, #1
 800bbdc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	2200      	movs	r2, #0
 800bbee:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	7c1b      	ldrb	r3, [r3, #16]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d109      	bne.n	800bc16 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc08:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bc0c:	2101      	movs	r1, #1
 800bc0e:	6878      	ldr	r0, [r7, #4]
 800bc10:	f003 fa8c 	bl	800f12c <USBD_LL_PrepareReceive>
 800bc14:	e007      	b.n	800bc26 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc1c:	2340      	movs	r3, #64	; 0x40
 800bc1e:	2101      	movs	r1, #1
 800bc20:	6878      	ldr	r0, [r7, #4]
 800bc22:	f003 fa83 	bl	800f12c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bc26:	2300      	movs	r3, #0
}
 800bc28:	4618      	mov	r0, r3
 800bc2a:	3710      	adds	r7, #16
 800bc2c:	46bd      	mov	sp, r7
 800bc2e:	bd80      	pop	{r7, pc}

0800bc30 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b084      	sub	sp, #16
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	6078      	str	r0, [r7, #4]
 800bc38:	460b      	mov	r3, r1
 800bc3a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800bc3c:	2300      	movs	r3, #0
 800bc3e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800bc40:	2181      	movs	r1, #129	; 0x81
 800bc42:	6878      	ldr	r0, [r7, #4]
 800bc44:	f003 f9a9 	bl	800ef9a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800bc4e:	2101      	movs	r1, #1
 800bc50:	6878      	ldr	r0, [r7, #4]
 800bc52:	f003 f9a2 	bl	800ef9a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	2200      	movs	r2, #0
 800bc5a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800bc5e:	2182      	movs	r1, #130	; 0x82
 800bc60:	6878      	ldr	r0, [r7, #4]
 800bc62:	f003 f99a 	bl	800ef9a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	2200      	movs	r2, #0
 800bc72:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d00e      	beq.n	800bc9e <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc86:	685b      	ldr	r3, [r3, #4]
 800bc88:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc90:	4618      	mov	r0, r3
 800bc92:	f003 faf9 	bl	800f288 <free>
    pdev->pClassData = NULL;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800bc9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bca0:	4618      	mov	r0, r3
 800bca2:	3710      	adds	r7, #16
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}

0800bca8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b086      	sub	sp, #24
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
 800bcb0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bcb8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	781b      	ldrb	r3, [r3, #0]
 800bcca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d03a      	beq.n	800bd48 <USBD_CDC_Setup+0xa0>
 800bcd2:	2b20      	cmp	r3, #32
 800bcd4:	f040 8097 	bne.w	800be06 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800bcd8:	683b      	ldr	r3, [r7, #0]
 800bcda:	88db      	ldrh	r3, [r3, #6]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d029      	beq.n	800bd34 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	781b      	ldrb	r3, [r3, #0]
 800bce4:	b25b      	sxtb	r3, r3
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	da11      	bge.n	800bd0e <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bcf0:	689b      	ldr	r3, [r3, #8]
 800bcf2:	683a      	ldr	r2, [r7, #0]
 800bcf4:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800bcf6:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bcf8:	683a      	ldr	r2, [r7, #0]
 800bcfa:	88d2      	ldrh	r2, [r2, #6]
 800bcfc:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800bcfe:	6939      	ldr	r1, [r7, #16]
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	88db      	ldrh	r3, [r3, #6]
 800bd04:	461a      	mov	r2, r3
 800bd06:	6878      	ldr	r0, [r7, #4]
 800bd08:	f001 fa9d 	bl	800d246 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800bd0c:	e082      	b.n	800be14 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	785a      	ldrb	r2, [r3, #1]
 800bd12:	693b      	ldr	r3, [r7, #16]
 800bd14:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800bd18:	683b      	ldr	r3, [r7, #0]
 800bd1a:	88db      	ldrh	r3, [r3, #6]
 800bd1c:	b2da      	uxtb	r2, r3
 800bd1e:	693b      	ldr	r3, [r7, #16]
 800bd20:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800bd24:	6939      	ldr	r1, [r7, #16]
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	88db      	ldrh	r3, [r3, #6]
 800bd2a:	461a      	mov	r2, r3
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f001 fab6 	bl	800d29e <USBD_CtlPrepareRx>
    break;
 800bd32:	e06f      	b.n	800be14 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd3a:	689b      	ldr	r3, [r3, #8]
 800bd3c:	683a      	ldr	r2, [r7, #0]
 800bd3e:	7850      	ldrb	r0, [r2, #1]
 800bd40:	2200      	movs	r2, #0
 800bd42:	6839      	ldr	r1, [r7, #0]
 800bd44:	4798      	blx	r3
    break;
 800bd46:	e065      	b.n	800be14 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	785b      	ldrb	r3, [r3, #1]
 800bd4c:	2b0b      	cmp	r3, #11
 800bd4e:	d84f      	bhi.n	800bdf0 <USBD_CDC_Setup+0x148>
 800bd50:	a201      	add	r2, pc, #4	; (adr r2, 800bd58 <USBD_CDC_Setup+0xb0>)
 800bd52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd56:	bf00      	nop
 800bd58:	0800bd89 	.word	0x0800bd89
 800bd5c:	0800bdff 	.word	0x0800bdff
 800bd60:	0800bdf1 	.word	0x0800bdf1
 800bd64:	0800bdf1 	.word	0x0800bdf1
 800bd68:	0800bdf1 	.word	0x0800bdf1
 800bd6c:	0800bdf1 	.word	0x0800bdf1
 800bd70:	0800bdf1 	.word	0x0800bdf1
 800bd74:	0800bdf1 	.word	0x0800bdf1
 800bd78:	0800bdf1 	.word	0x0800bdf1
 800bd7c:	0800bdf1 	.word	0x0800bdf1
 800bd80:	0800bdb1 	.word	0x0800bdb1
 800bd84:	0800bdd9 	.word	0x0800bdd9
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd8e:	2b03      	cmp	r3, #3
 800bd90:	d107      	bne.n	800bda2 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bd92:	f107 030c 	add.w	r3, r7, #12
 800bd96:	2202      	movs	r2, #2
 800bd98:	4619      	mov	r1, r3
 800bd9a:	6878      	ldr	r0, [r7, #4]
 800bd9c:	f001 fa53 	bl	800d246 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800bda0:	e030      	b.n	800be04 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800bda2:	6839      	ldr	r1, [r7, #0]
 800bda4:	6878      	ldr	r0, [r7, #4]
 800bda6:	f001 f9dd 	bl	800d164 <USBD_CtlError>
        ret = USBD_FAIL;
 800bdaa:	2303      	movs	r3, #3
 800bdac:	75fb      	strb	r3, [r7, #23]
      break;
 800bdae:	e029      	b.n	800be04 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdb6:	2b03      	cmp	r3, #3
 800bdb8:	d107      	bne.n	800bdca <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bdba:	f107 030f 	add.w	r3, r7, #15
 800bdbe:	2201      	movs	r2, #1
 800bdc0:	4619      	mov	r1, r3
 800bdc2:	6878      	ldr	r0, [r7, #4]
 800bdc4:	f001 fa3f 	bl	800d246 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800bdc8:	e01c      	b.n	800be04 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800bdca:	6839      	ldr	r1, [r7, #0]
 800bdcc:	6878      	ldr	r0, [r7, #4]
 800bdce:	f001 f9c9 	bl	800d164 <USBD_CtlError>
        ret = USBD_FAIL;
 800bdd2:	2303      	movs	r3, #3
 800bdd4:	75fb      	strb	r3, [r7, #23]
      break;
 800bdd6:	e015      	b.n	800be04 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdde:	2b03      	cmp	r3, #3
 800bde0:	d00f      	beq.n	800be02 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800bde2:	6839      	ldr	r1, [r7, #0]
 800bde4:	6878      	ldr	r0, [r7, #4]
 800bde6:	f001 f9bd 	bl	800d164 <USBD_CtlError>
        ret = USBD_FAIL;
 800bdea:	2303      	movs	r3, #3
 800bdec:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800bdee:	e008      	b.n	800be02 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800bdf0:	6839      	ldr	r1, [r7, #0]
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f001 f9b6 	bl	800d164 <USBD_CtlError>
      ret = USBD_FAIL;
 800bdf8:	2303      	movs	r3, #3
 800bdfa:	75fb      	strb	r3, [r7, #23]
      break;
 800bdfc:	e002      	b.n	800be04 <USBD_CDC_Setup+0x15c>
      break;
 800bdfe:	bf00      	nop
 800be00:	e008      	b.n	800be14 <USBD_CDC_Setup+0x16c>
      break;
 800be02:	bf00      	nop
    }
    break;
 800be04:	e006      	b.n	800be14 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800be06:	6839      	ldr	r1, [r7, #0]
 800be08:	6878      	ldr	r0, [r7, #4]
 800be0a:	f001 f9ab 	bl	800d164 <USBD_CtlError>
    ret = USBD_FAIL;
 800be0e:	2303      	movs	r3, #3
 800be10:	75fb      	strb	r3, [r7, #23]
    break;
 800be12:	bf00      	nop
  }

  return (uint8_t)ret;
 800be14:	7dfb      	ldrb	r3, [r7, #23]
}
 800be16:	4618      	mov	r0, r3
 800be18:	3718      	adds	r7, #24
 800be1a:	46bd      	mov	sp, r7
 800be1c:	bd80      	pop	{r7, pc}
 800be1e:	bf00      	nop

0800be20 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b084      	sub	sp, #16
 800be24:	af00      	add	r7, sp, #0
 800be26:	6078      	str	r0, [r7, #4]
 800be28:	460b      	mov	r3, r1
 800be2a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800be32:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d101      	bne.n	800be42 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800be3e:	2303      	movs	r3, #3
 800be40:	e049      	b.n	800bed6 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800be48:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800be4a:	78fa      	ldrb	r2, [r7, #3]
 800be4c:	6879      	ldr	r1, [r7, #4]
 800be4e:	4613      	mov	r3, r2
 800be50:	009b      	lsls	r3, r3, #2
 800be52:	4413      	add	r3, r2
 800be54:	009b      	lsls	r3, r3, #2
 800be56:	440b      	add	r3, r1
 800be58:	3318      	adds	r3, #24
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d029      	beq.n	800beb4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800be60:	78fa      	ldrb	r2, [r7, #3]
 800be62:	6879      	ldr	r1, [r7, #4]
 800be64:	4613      	mov	r3, r2
 800be66:	009b      	lsls	r3, r3, #2
 800be68:	4413      	add	r3, r2
 800be6a:	009b      	lsls	r3, r3, #2
 800be6c:	440b      	add	r3, r1
 800be6e:	3318      	adds	r3, #24
 800be70:	681a      	ldr	r2, [r3, #0]
 800be72:	78f9      	ldrb	r1, [r7, #3]
 800be74:	68f8      	ldr	r0, [r7, #12]
 800be76:	460b      	mov	r3, r1
 800be78:	00db      	lsls	r3, r3, #3
 800be7a:	1a5b      	subs	r3, r3, r1
 800be7c:	009b      	lsls	r3, r3, #2
 800be7e:	4403      	add	r3, r0
 800be80:	3344      	adds	r3, #68	; 0x44
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	fbb2 f1f3 	udiv	r1, r2, r3
 800be88:	fb03 f301 	mul.w	r3, r3, r1
 800be8c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d110      	bne.n	800beb4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800be92:	78fa      	ldrb	r2, [r7, #3]
 800be94:	6879      	ldr	r1, [r7, #4]
 800be96:	4613      	mov	r3, r2
 800be98:	009b      	lsls	r3, r3, #2
 800be9a:	4413      	add	r3, r2
 800be9c:	009b      	lsls	r3, r3, #2
 800be9e:	440b      	add	r3, r1
 800bea0:	3318      	adds	r3, #24
 800bea2:	2200      	movs	r2, #0
 800bea4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bea6:	78f9      	ldrb	r1, [r7, #3]
 800bea8:	2300      	movs	r3, #0
 800beaa:	2200      	movs	r2, #0
 800beac:	6878      	ldr	r0, [r7, #4]
 800beae:	f003 f91c 	bl	800f0ea <USBD_LL_Transmit>
 800beb2:	e00f      	b.n	800bed4 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800beb4:	68bb      	ldr	r3, [r7, #8]
 800beb6:	2200      	movs	r2, #0
 800beb8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bec2:	691b      	ldr	r3, [r3, #16]
 800bec4:	68ba      	ldr	r2, [r7, #8]
 800bec6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800beca:	68ba      	ldr	r2, [r7, #8]
 800becc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800bed0:	78fa      	ldrb	r2, [r7, #3]
 800bed2:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800bed4:	2300      	movs	r3, #0
}
 800bed6:	4618      	mov	r0, r3
 800bed8:	3710      	adds	r7, #16
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}

0800bede <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bede:	b580      	push	{r7, lr}
 800bee0:	b084      	sub	sp, #16
 800bee2:	af00      	add	r7, sp, #0
 800bee4:	6078      	str	r0, [r7, #4]
 800bee6:	460b      	mov	r3, r1
 800bee8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bef0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d101      	bne.n	800bf00 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800befc:	2303      	movs	r3, #3
 800befe:	e015      	b.n	800bf2c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bf00:	78fb      	ldrb	r3, [r7, #3]
 800bf02:	4619      	mov	r1, r3
 800bf04:	6878      	ldr	r0, [r7, #4]
 800bf06:	f003 f932 	bl	800f16e <USBD_LL_GetRxDataSize>
 800bf0a:	4602      	mov	r2, r0
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf18:	68db      	ldr	r3, [r3, #12]
 800bf1a:	68fa      	ldr	r2, [r7, #12]
 800bf1c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800bf20:	68fa      	ldr	r2, [r7, #12]
 800bf22:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800bf26:	4611      	mov	r1, r2
 800bf28:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bf2a:	2300      	movs	r3, #0
}
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	3710      	adds	r7, #16
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bd80      	pop	{r7, pc}

0800bf34 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b084      	sub	sp, #16
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf42:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d015      	beq.n	800bf7a <USBD_CDC_EP0_RxReady+0x46>
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800bf54:	2bff      	cmp	r3, #255	; 0xff
 800bf56:	d010      	beq.n	800bf7a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf5e:	689b      	ldr	r3, [r3, #8]
 800bf60:	68fa      	ldr	r2, [r7, #12]
 800bf62:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800bf66:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800bf68:	68fa      	ldr	r2, [r7, #12]
 800bf6a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bf6e:	b292      	uxth	r2, r2
 800bf70:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	22ff      	movs	r2, #255	; 0xff
 800bf76:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800bf7a:	2300      	movs	r3, #0
}
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	3710      	adds	r7, #16
 800bf80:	46bd      	mov	sp, r7
 800bf82:	bd80      	pop	{r7, pc}

0800bf84 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bf84:	b480      	push	{r7}
 800bf86:	b083      	sub	sp, #12
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2243      	movs	r2, #67	; 0x43
 800bf90:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800bf92:	4b03      	ldr	r3, [pc, #12]	; (800bfa0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800bf94:	4618      	mov	r0, r3
 800bf96:	370c      	adds	r7, #12
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9e:	4770      	bx	lr
 800bfa0:	2000009c 	.word	0x2000009c

0800bfa4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bfa4:	b480      	push	{r7}
 800bfa6:	b083      	sub	sp, #12
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2243      	movs	r2, #67	; 0x43
 800bfb0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800bfb2:	4b03      	ldr	r3, [pc, #12]	; (800bfc0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	370c      	adds	r7, #12
 800bfb8:	46bd      	mov	sp, r7
 800bfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfbe:	4770      	bx	lr
 800bfc0:	20000058 	.word	0x20000058

0800bfc4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bfc4:	b480      	push	{r7}
 800bfc6:	b083      	sub	sp, #12
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2243      	movs	r2, #67	; 0x43
 800bfd0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800bfd2:	4b03      	ldr	r3, [pc, #12]	; (800bfe0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	370c      	adds	r7, #12
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfde:	4770      	bx	lr
 800bfe0:	200000e0 	.word	0x200000e0

0800bfe4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bfe4:	b480      	push	{r7}
 800bfe6:	b083      	sub	sp, #12
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	220a      	movs	r2, #10
 800bff0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800bff2:	4b03      	ldr	r3, [pc, #12]	; (800c000 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	370c      	adds	r7, #12
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr
 800c000:	20000014 	.word	0x20000014

0800c004 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c004:	b480      	push	{r7}
 800c006:	b083      	sub	sp, #12
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
 800c00c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d101      	bne.n	800c018 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c014:	2303      	movs	r3, #3
 800c016:	e004      	b.n	800c022 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	683a      	ldr	r2, [r7, #0]
 800c01c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800c020:	2300      	movs	r3, #0
}
 800c022:	4618      	mov	r0, r3
 800c024:	370c      	adds	r7, #12
 800c026:	46bd      	mov	sp, r7
 800c028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02c:	4770      	bx	lr

0800c02e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c02e:	b480      	push	{r7}
 800c030:	b087      	sub	sp, #28
 800c032:	af00      	add	r7, sp, #0
 800c034:	60f8      	str	r0, [r7, #12]
 800c036:	60b9      	str	r1, [r7, #8]
 800c038:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c040:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800c042:	697b      	ldr	r3, [r7, #20]
 800c044:	68ba      	ldr	r2, [r7, #8]
 800c046:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c04a:	697b      	ldr	r3, [r7, #20]
 800c04c:	687a      	ldr	r2, [r7, #4]
 800c04e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800c052:	2300      	movs	r3, #0
}
 800c054:	4618      	mov	r0, r3
 800c056:	371c      	adds	r7, #28
 800c058:	46bd      	mov	sp, r7
 800c05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05e:	4770      	bx	lr

0800c060 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c060:	b480      	push	{r7}
 800c062:	b085      	sub	sp, #20
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
 800c068:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c070:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	683a      	ldr	r2, [r7, #0]
 800c076:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800c07a:	2300      	movs	r3, #0
}
 800c07c:	4618      	mov	r0, r3
 800c07e:	3714      	adds	r7, #20
 800c080:	46bd      	mov	sp, r7
 800c082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c086:	4770      	bx	lr

0800c088 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b084      	sub	sp, #16
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c096:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800c098:	2301      	movs	r3, #1
 800c09a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d101      	bne.n	800c0aa <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c0a6:	2303      	movs	r3, #3
 800c0a8:	e01a      	b.n	800c0e0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d114      	bne.n	800c0de <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	2201      	movs	r2, #1
 800c0b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c0cc:	68bb      	ldr	r3, [r7, #8]
 800c0ce:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800c0d2:	2181      	movs	r1, #129	; 0x81
 800c0d4:	6878      	ldr	r0, [r7, #4]
 800c0d6:	f003 f808 	bl	800f0ea <USBD_LL_Transmit>

    ret = USBD_OK;
 800c0da:	2300      	movs	r3, #0
 800c0dc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c0de:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	3710      	adds	r7, #16
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}

0800c0e8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b084      	sub	sp, #16
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c0f6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d101      	bne.n	800c106 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c102:	2303      	movs	r3, #3
 800c104:	e016      	b.n	800c134 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	7c1b      	ldrb	r3, [r3, #16]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d109      	bne.n	800c122 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c114:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c118:	2101      	movs	r1, #1
 800c11a:	6878      	ldr	r0, [r7, #4]
 800c11c:	f003 f806 	bl	800f12c <USBD_LL_PrepareReceive>
 800c120:	e007      	b.n	800c132 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c128:	2340      	movs	r3, #64	; 0x40
 800c12a:	2101      	movs	r1, #1
 800c12c:	6878      	ldr	r0, [r7, #4]
 800c12e:	f002 fffd 	bl	800f12c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c132:	2300      	movs	r3, #0
}
 800c134:	4618      	mov	r0, r3
 800c136:	3710      	adds	r7, #16
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}

0800c13c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b086      	sub	sp, #24
 800c140:	af00      	add	r7, sp, #0
 800c142:	60f8      	str	r0, [r7, #12]
 800c144:	60b9      	str	r1, [r7, #8]
 800c146:	4613      	mov	r3, r2
 800c148:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d101      	bne.n	800c154 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c150:	2303      	movs	r3, #3
 800c152:	e025      	b.n	800c1a0 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d003      	beq.n	800c166 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	2200      	movs	r2, #0
 800c162:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d003      	beq.n	800c178 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	2200      	movs	r2, #0
 800c174:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c178:	68bb      	ldr	r3, [r7, #8]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d003      	beq.n	800c186 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	68ba      	ldr	r2, [r7, #8]
 800c182:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	2201      	movs	r2, #1
 800c18a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	79fa      	ldrb	r2, [r7, #7]
 800c192:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c194:	68f8      	ldr	r0, [r7, #12]
 800c196:	f002 fe73 	bl	800ee80 <USBD_LL_Init>
 800c19a:	4603      	mov	r3, r0
 800c19c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c19e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	3718      	adds	r7, #24
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bd80      	pop	{r7, pc}

0800c1a8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b084      	sub	sp, #16
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
 800c1b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d101      	bne.n	800c1c0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800c1bc:	2303      	movs	r3, #3
 800c1be:	e010      	b.n	800c1e2 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	683a      	ldr	r2, [r7, #0]
 800c1c4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c1ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1d0:	f107 020e 	add.w	r2, r7, #14
 800c1d4:	4610      	mov	r0, r2
 800c1d6:	4798      	blx	r3
 800c1d8:	4602      	mov	r2, r0
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800c1e0:	2300      	movs	r3, #0
}
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	3710      	adds	r7, #16
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	bd80      	pop	{r7, pc}

0800c1ea <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c1ea:	b580      	push	{r7, lr}
 800c1ec:	b082      	sub	sp, #8
 800c1ee:	af00      	add	r7, sp, #0
 800c1f0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c1f2:	6878      	ldr	r0, [r7, #4]
 800c1f4:	f002 fe90 	bl	800ef18 <USBD_LL_Start>
 800c1f8:	4603      	mov	r3, r0
}
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	3708      	adds	r7, #8
 800c1fe:	46bd      	mov	sp, r7
 800c200:	bd80      	pop	{r7, pc}

0800c202 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c202:	b480      	push	{r7}
 800c204:	b083      	sub	sp, #12
 800c206:	af00      	add	r7, sp, #0
 800c208:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c20a:	2300      	movs	r3, #0
}
 800c20c:	4618      	mov	r0, r3
 800c20e:	370c      	adds	r7, #12
 800c210:	46bd      	mov	sp, r7
 800c212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c216:	4770      	bx	lr

0800c218 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c218:	b580      	push	{r7, lr}
 800c21a:	b084      	sub	sp, #16
 800c21c:	af00      	add	r7, sp, #0
 800c21e:	6078      	str	r0, [r7, #4]
 800c220:	460b      	mov	r3, r1
 800c222:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c224:	2303      	movs	r3, #3
 800c226:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d009      	beq.n	800c246 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	78fa      	ldrb	r2, [r7, #3]
 800c23c:	4611      	mov	r1, r2
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	4798      	blx	r3
 800c242:	4603      	mov	r3, r0
 800c244:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c246:	7bfb      	ldrb	r3, [r7, #15]
}
 800c248:	4618      	mov	r0, r3
 800c24a:	3710      	adds	r7, #16
 800c24c:	46bd      	mov	sp, r7
 800c24e:	bd80      	pop	{r7, pc}

0800c250 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c250:	b580      	push	{r7, lr}
 800c252:	b082      	sub	sp, #8
 800c254:	af00      	add	r7, sp, #0
 800c256:	6078      	str	r0, [r7, #4]
 800c258:	460b      	mov	r3, r1
 800c25a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c262:	2b00      	cmp	r3, #0
 800c264:	d007      	beq.n	800c276 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c26c:	685b      	ldr	r3, [r3, #4]
 800c26e:	78fa      	ldrb	r2, [r7, #3]
 800c270:	4611      	mov	r1, r2
 800c272:	6878      	ldr	r0, [r7, #4]
 800c274:	4798      	blx	r3
  }

  return USBD_OK;
 800c276:	2300      	movs	r3, #0
}
 800c278:	4618      	mov	r0, r3
 800c27a:	3708      	adds	r7, #8
 800c27c:	46bd      	mov	sp, r7
 800c27e:	bd80      	pop	{r7, pc}

0800c280 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	b084      	sub	sp, #16
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
 800c288:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c290:	6839      	ldr	r1, [r7, #0]
 800c292:	4618      	mov	r0, r3
 800c294:	f000 ff2c 	bl	800d0f0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	2201      	movs	r2, #1
 800c29c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800c2a6:	461a      	mov	r2, r3
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c2b4:	f003 031f 	and.w	r3, r3, #31
 800c2b8:	2b01      	cmp	r3, #1
 800c2ba:	d00e      	beq.n	800c2da <USBD_LL_SetupStage+0x5a>
 800c2bc:	2b01      	cmp	r3, #1
 800c2be:	d302      	bcc.n	800c2c6 <USBD_LL_SetupStage+0x46>
 800c2c0:	2b02      	cmp	r3, #2
 800c2c2:	d014      	beq.n	800c2ee <USBD_LL_SetupStage+0x6e>
 800c2c4:	e01d      	b.n	800c302 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c2cc:	4619      	mov	r1, r3
 800c2ce:	6878      	ldr	r0, [r7, #4]
 800c2d0:	f000 fa18 	bl	800c704 <USBD_StdDevReq>
 800c2d4:	4603      	mov	r3, r0
 800c2d6:	73fb      	strb	r3, [r7, #15]
      break;
 800c2d8:	e020      	b.n	800c31c <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c2e0:	4619      	mov	r1, r3
 800c2e2:	6878      	ldr	r0, [r7, #4]
 800c2e4:	f000 fa7c 	bl	800c7e0 <USBD_StdItfReq>
 800c2e8:	4603      	mov	r3, r0
 800c2ea:	73fb      	strb	r3, [r7, #15]
      break;
 800c2ec:	e016      	b.n	800c31c <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c2f4:	4619      	mov	r1, r3
 800c2f6:	6878      	ldr	r0, [r7, #4]
 800c2f8:	f000 fab8 	bl	800c86c <USBD_StdEPReq>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	73fb      	strb	r3, [r7, #15]
      break;
 800c300:	e00c      	b.n	800c31c <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c308:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c30c:	b2db      	uxtb	r3, r3
 800c30e:	4619      	mov	r1, r3
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	f002 fe61 	bl	800efd8 <USBD_LL_StallEP>
 800c316:	4603      	mov	r3, r0
 800c318:	73fb      	strb	r3, [r7, #15]
      break;
 800c31a:	bf00      	nop
  }

  return ret;
 800c31c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c31e:	4618      	mov	r0, r3
 800c320:	3710      	adds	r7, #16
 800c322:	46bd      	mov	sp, r7
 800c324:	bd80      	pop	{r7, pc}

0800c326 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c326:	b580      	push	{r7, lr}
 800c328:	b086      	sub	sp, #24
 800c32a:	af00      	add	r7, sp, #0
 800c32c:	60f8      	str	r0, [r7, #12]
 800c32e:	460b      	mov	r3, r1
 800c330:	607a      	str	r2, [r7, #4]
 800c332:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c334:	7afb      	ldrb	r3, [r7, #11]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d137      	bne.n	800c3aa <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c340:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c348:	2b03      	cmp	r3, #3
 800c34a:	d14a      	bne.n	800c3e2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800c34c:	693b      	ldr	r3, [r7, #16]
 800c34e:	689a      	ldr	r2, [r3, #8]
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	68db      	ldr	r3, [r3, #12]
 800c354:	429a      	cmp	r2, r3
 800c356:	d913      	bls.n	800c380 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	689a      	ldr	r2, [r3, #8]
 800c35c:	693b      	ldr	r3, [r7, #16]
 800c35e:	68db      	ldr	r3, [r3, #12]
 800c360:	1ad2      	subs	r2, r2, r3
 800c362:	693b      	ldr	r3, [r7, #16]
 800c364:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c366:	693b      	ldr	r3, [r7, #16]
 800c368:	68da      	ldr	r2, [r3, #12]
 800c36a:	693b      	ldr	r3, [r7, #16]
 800c36c:	689b      	ldr	r3, [r3, #8]
 800c36e:	4293      	cmp	r3, r2
 800c370:	bf28      	it	cs
 800c372:	4613      	movcs	r3, r2
 800c374:	461a      	mov	r2, r3
 800c376:	6879      	ldr	r1, [r7, #4]
 800c378:	68f8      	ldr	r0, [r7, #12]
 800c37a:	f000 ffad 	bl	800d2d8 <USBD_CtlContinueRx>
 800c37e:	e030      	b.n	800c3e2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c386:	691b      	ldr	r3, [r3, #16]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d00a      	beq.n	800c3a2 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c392:	2b03      	cmp	r3, #3
 800c394:	d105      	bne.n	800c3a2 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c39c:	691b      	ldr	r3, [r3, #16]
 800c39e:	68f8      	ldr	r0, [r7, #12]
 800c3a0:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800c3a2:	68f8      	ldr	r0, [r7, #12]
 800c3a4:	f000 ffa9 	bl	800d2fa <USBD_CtlSendStatus>
 800c3a8:	e01b      	b.n	800c3e2 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3b0:	699b      	ldr	r3, [r3, #24]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d013      	beq.n	800c3de <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800c3bc:	2b03      	cmp	r3, #3
 800c3be:	d10e      	bne.n	800c3de <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3c6:	699b      	ldr	r3, [r3, #24]
 800c3c8:	7afa      	ldrb	r2, [r7, #11]
 800c3ca:	4611      	mov	r1, r2
 800c3cc:	68f8      	ldr	r0, [r7, #12]
 800c3ce:	4798      	blx	r3
 800c3d0:	4603      	mov	r3, r0
 800c3d2:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800c3d4:	7dfb      	ldrb	r3, [r7, #23]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d003      	beq.n	800c3e2 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800c3da:	7dfb      	ldrb	r3, [r7, #23]
 800c3dc:	e002      	b.n	800c3e4 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c3de:	2303      	movs	r3, #3
 800c3e0:	e000      	b.n	800c3e4 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800c3e2:	2300      	movs	r3, #0
}
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	3718      	adds	r7, #24
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	bd80      	pop	{r7, pc}

0800c3ec <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b086      	sub	sp, #24
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	60f8      	str	r0, [r7, #12]
 800c3f4:	460b      	mov	r3, r1
 800c3f6:	607a      	str	r2, [r7, #4]
 800c3f8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c3fa:	7afb      	ldrb	r3, [r7, #11]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d16a      	bne.n	800c4d6 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	3314      	adds	r3, #20
 800c404:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c40c:	2b02      	cmp	r3, #2
 800c40e:	d155      	bne.n	800c4bc <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800c410:	693b      	ldr	r3, [r7, #16]
 800c412:	689a      	ldr	r2, [r3, #8]
 800c414:	693b      	ldr	r3, [r7, #16]
 800c416:	68db      	ldr	r3, [r3, #12]
 800c418:	429a      	cmp	r2, r3
 800c41a:	d914      	bls.n	800c446 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c41c:	693b      	ldr	r3, [r7, #16]
 800c41e:	689a      	ldr	r2, [r3, #8]
 800c420:	693b      	ldr	r3, [r7, #16]
 800c422:	68db      	ldr	r3, [r3, #12]
 800c424:	1ad2      	subs	r2, r2, r3
 800c426:	693b      	ldr	r3, [r7, #16]
 800c428:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c42a:	693b      	ldr	r3, [r7, #16]
 800c42c:	689b      	ldr	r3, [r3, #8]
 800c42e:	461a      	mov	r2, r3
 800c430:	6879      	ldr	r1, [r7, #4]
 800c432:	68f8      	ldr	r0, [r7, #12]
 800c434:	f000 ff22 	bl	800d27c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c438:	2300      	movs	r3, #0
 800c43a:	2200      	movs	r2, #0
 800c43c:	2100      	movs	r1, #0
 800c43e:	68f8      	ldr	r0, [r7, #12]
 800c440:	f002 fe74 	bl	800f12c <USBD_LL_PrepareReceive>
 800c444:	e03a      	b.n	800c4bc <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c446:	693b      	ldr	r3, [r7, #16]
 800c448:	68da      	ldr	r2, [r3, #12]
 800c44a:	693b      	ldr	r3, [r7, #16]
 800c44c:	689b      	ldr	r3, [r3, #8]
 800c44e:	429a      	cmp	r2, r3
 800c450:	d11c      	bne.n	800c48c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c452:	693b      	ldr	r3, [r7, #16]
 800c454:	685a      	ldr	r2, [r3, #4]
 800c456:	693b      	ldr	r3, [r7, #16]
 800c458:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c45a:	429a      	cmp	r2, r3
 800c45c:	d316      	bcc.n	800c48c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c45e:	693b      	ldr	r3, [r7, #16]
 800c460:	685a      	ldr	r2, [r3, #4]
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c468:	429a      	cmp	r2, r3
 800c46a:	d20f      	bcs.n	800c48c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c46c:	2200      	movs	r2, #0
 800c46e:	2100      	movs	r1, #0
 800c470:	68f8      	ldr	r0, [r7, #12]
 800c472:	f000 ff03 	bl	800d27c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	2200      	movs	r2, #0
 800c47a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c47e:	2300      	movs	r3, #0
 800c480:	2200      	movs	r2, #0
 800c482:	2100      	movs	r1, #0
 800c484:	68f8      	ldr	r0, [r7, #12]
 800c486:	f002 fe51 	bl	800f12c <USBD_LL_PrepareReceive>
 800c48a:	e017      	b.n	800c4bc <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c492:	68db      	ldr	r3, [r3, #12]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d00a      	beq.n	800c4ae <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c49e:	2b03      	cmp	r3, #3
 800c4a0:	d105      	bne.n	800c4ae <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c4a8:	68db      	ldr	r3, [r3, #12]
 800c4aa:	68f8      	ldr	r0, [r7, #12]
 800c4ac:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c4ae:	2180      	movs	r1, #128	; 0x80
 800c4b0:	68f8      	ldr	r0, [r7, #12]
 800c4b2:	f002 fd91 	bl	800efd8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c4b6:	68f8      	ldr	r0, [r7, #12]
 800c4b8:	f000 ff32 	bl	800d320 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c4c2:	2b01      	cmp	r3, #1
 800c4c4:	d123      	bne.n	800c50e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800c4c6:	68f8      	ldr	r0, [r7, #12]
 800c4c8:	f7ff fe9b 	bl	800c202 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c4d4:	e01b      	b.n	800c50e <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c4dc:	695b      	ldr	r3, [r3, #20]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d013      	beq.n	800c50a <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800c4e8:	2b03      	cmp	r3, #3
 800c4ea:	d10e      	bne.n	800c50a <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c4f2:	695b      	ldr	r3, [r3, #20]
 800c4f4:	7afa      	ldrb	r2, [r7, #11]
 800c4f6:	4611      	mov	r1, r2
 800c4f8:	68f8      	ldr	r0, [r7, #12]
 800c4fa:	4798      	blx	r3
 800c4fc:	4603      	mov	r3, r0
 800c4fe:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800c500:	7dfb      	ldrb	r3, [r7, #23]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d003      	beq.n	800c50e <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800c506:	7dfb      	ldrb	r3, [r7, #23]
 800c508:	e002      	b.n	800c510 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c50a:	2303      	movs	r3, #3
 800c50c:	e000      	b.n	800c510 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800c50e:	2300      	movs	r3, #0
}
 800c510:	4618      	mov	r0, r3
 800c512:	3718      	adds	r7, #24
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}

0800c518 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b082      	sub	sp, #8
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	2201      	movs	r2, #1
 800c524:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	2200      	movs	r2, #0
 800c52c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	2200      	movs	r2, #0
 800c534:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	2200      	movs	r2, #0
 800c53a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c544:	2b00      	cmp	r3, #0
 800c546:	d009      	beq.n	800c55c <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c54e:	685b      	ldr	r3, [r3, #4]
 800c550:	687a      	ldr	r2, [r7, #4]
 800c552:	6852      	ldr	r2, [r2, #4]
 800c554:	b2d2      	uxtb	r2, r2
 800c556:	4611      	mov	r1, r2
 800c558:	6878      	ldr	r0, [r7, #4]
 800c55a:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c55c:	2340      	movs	r3, #64	; 0x40
 800c55e:	2200      	movs	r2, #0
 800c560:	2100      	movs	r1, #0
 800c562:	6878      	ldr	r0, [r7, #4]
 800c564:	f002 fcf3 	bl	800ef4e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	2201      	movs	r2, #1
 800c56c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	2240      	movs	r2, #64	; 0x40
 800c574:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c578:	2340      	movs	r3, #64	; 0x40
 800c57a:	2200      	movs	r2, #0
 800c57c:	2180      	movs	r1, #128	; 0x80
 800c57e:	6878      	ldr	r0, [r7, #4]
 800c580:	f002 fce5 	bl	800ef4e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	2201      	movs	r2, #1
 800c588:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	2240      	movs	r2, #64	; 0x40
 800c58e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800c590:	2300      	movs	r3, #0
}
 800c592:	4618      	mov	r0, r3
 800c594:	3708      	adds	r7, #8
 800c596:	46bd      	mov	sp, r7
 800c598:	bd80      	pop	{r7, pc}

0800c59a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c59a:	b480      	push	{r7}
 800c59c:	b083      	sub	sp, #12
 800c59e:	af00      	add	r7, sp, #0
 800c5a0:	6078      	str	r0, [r7, #4]
 800c5a2:	460b      	mov	r3, r1
 800c5a4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	78fa      	ldrb	r2, [r7, #3]
 800c5aa:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c5ac:	2300      	movs	r3, #0
}
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	370c      	adds	r7, #12
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b8:	4770      	bx	lr

0800c5ba <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c5ba:	b480      	push	{r7}
 800c5bc:	b083      	sub	sp, #12
 800c5be:	af00      	add	r7, sp, #0
 800c5c0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	2204      	movs	r2, #4
 800c5d2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c5d6:	2300      	movs	r3, #0
}
 800c5d8:	4618      	mov	r0, r3
 800c5da:	370c      	adds	r7, #12
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e2:	4770      	bx	lr

0800c5e4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c5e4:	b480      	push	{r7}
 800c5e6:	b083      	sub	sp, #12
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5f2:	2b04      	cmp	r3, #4
 800c5f4:	d105      	bne.n	800c602 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c602:	2300      	movs	r3, #0
}
 800c604:	4618      	mov	r0, r3
 800c606:	370c      	adds	r7, #12
 800c608:	46bd      	mov	sp, r7
 800c60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60e:	4770      	bx	lr

0800c610 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c610:	b580      	push	{r7, lr}
 800c612:	b082      	sub	sp, #8
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c61e:	2b03      	cmp	r3, #3
 800c620:	d10b      	bne.n	800c63a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c628:	69db      	ldr	r3, [r3, #28]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d005      	beq.n	800c63a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c634:	69db      	ldr	r3, [r3, #28]
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c63a:	2300      	movs	r3, #0
}
 800c63c:	4618      	mov	r0, r3
 800c63e:	3708      	adds	r7, #8
 800c640:	46bd      	mov	sp, r7
 800c642:	bd80      	pop	{r7, pc}

0800c644 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c644:	b480      	push	{r7}
 800c646:	b083      	sub	sp, #12
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
 800c64c:	460b      	mov	r3, r1
 800c64e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c650:	2300      	movs	r3, #0
}
 800c652:	4618      	mov	r0, r3
 800c654:	370c      	adds	r7, #12
 800c656:	46bd      	mov	sp, r7
 800c658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c65c:	4770      	bx	lr

0800c65e <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c65e:	b480      	push	{r7}
 800c660:	b083      	sub	sp, #12
 800c662:	af00      	add	r7, sp, #0
 800c664:	6078      	str	r0, [r7, #4]
 800c666:	460b      	mov	r3, r1
 800c668:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c66a:	2300      	movs	r3, #0
}
 800c66c:	4618      	mov	r0, r3
 800c66e:	370c      	adds	r7, #12
 800c670:	46bd      	mov	sp, r7
 800c672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c676:	4770      	bx	lr

0800c678 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c678:	b480      	push	{r7}
 800c67a:	b083      	sub	sp, #12
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c680:	2300      	movs	r3, #0
}
 800c682:	4618      	mov	r0, r3
 800c684:	370c      	adds	r7, #12
 800c686:	46bd      	mov	sp, r7
 800c688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c68c:	4770      	bx	lr

0800c68e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c68e:	b580      	push	{r7, lr}
 800c690:	b082      	sub	sp, #8
 800c692:	af00      	add	r7, sp, #0
 800c694:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	2201      	movs	r2, #1
 800c69a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d009      	beq.n	800c6bc <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6ae:	685b      	ldr	r3, [r3, #4]
 800c6b0:	687a      	ldr	r2, [r7, #4]
 800c6b2:	6852      	ldr	r2, [r2, #4]
 800c6b4:	b2d2      	uxtb	r2, r2
 800c6b6:	4611      	mov	r1, r2
 800c6b8:	6878      	ldr	r0, [r7, #4]
 800c6ba:	4798      	blx	r3
  }

  return USBD_OK;
 800c6bc:	2300      	movs	r3, #0
}
 800c6be:	4618      	mov	r0, r3
 800c6c0:	3708      	adds	r7, #8
 800c6c2:	46bd      	mov	sp, r7
 800c6c4:	bd80      	pop	{r7, pc}

0800c6c6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c6c6:	b480      	push	{r7}
 800c6c8:	b087      	sub	sp, #28
 800c6ca:	af00      	add	r7, sp, #0
 800c6cc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c6d2:	697b      	ldr	r3, [r7, #20]
 800c6d4:	781b      	ldrb	r3, [r3, #0]
 800c6d6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c6d8:	697b      	ldr	r3, [r7, #20]
 800c6da:	3301      	adds	r3, #1
 800c6dc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c6de:	697b      	ldr	r3, [r7, #20]
 800c6e0:	781b      	ldrb	r3, [r3, #0]
 800c6e2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c6e4:	8a3b      	ldrh	r3, [r7, #16]
 800c6e6:	021b      	lsls	r3, r3, #8
 800c6e8:	b21a      	sxth	r2, r3
 800c6ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c6ee:	4313      	orrs	r3, r2
 800c6f0:	b21b      	sxth	r3, r3
 800c6f2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c6f4:	89fb      	ldrh	r3, [r7, #14]
}
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	371c      	adds	r7, #28
 800c6fa:	46bd      	mov	sp, r7
 800c6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c700:	4770      	bx	lr
	...

0800c704 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b084      	sub	sp, #16
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
 800c70c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c70e:	2300      	movs	r3, #0
 800c710:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	781b      	ldrb	r3, [r3, #0]
 800c716:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c71a:	2b20      	cmp	r3, #32
 800c71c:	d004      	beq.n	800c728 <USBD_StdDevReq+0x24>
 800c71e:	2b40      	cmp	r3, #64	; 0x40
 800c720:	d002      	beq.n	800c728 <USBD_StdDevReq+0x24>
 800c722:	2b00      	cmp	r3, #0
 800c724:	d00a      	beq.n	800c73c <USBD_StdDevReq+0x38>
 800c726:	e050      	b.n	800c7ca <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c72e:	689b      	ldr	r3, [r3, #8]
 800c730:	6839      	ldr	r1, [r7, #0]
 800c732:	6878      	ldr	r0, [r7, #4]
 800c734:	4798      	blx	r3
 800c736:	4603      	mov	r3, r0
 800c738:	73fb      	strb	r3, [r7, #15]
    break;
 800c73a:	e04b      	b.n	800c7d4 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c73c:	683b      	ldr	r3, [r7, #0]
 800c73e:	785b      	ldrb	r3, [r3, #1]
 800c740:	2b09      	cmp	r3, #9
 800c742:	d83c      	bhi.n	800c7be <USBD_StdDevReq+0xba>
 800c744:	a201      	add	r2, pc, #4	; (adr r2, 800c74c <USBD_StdDevReq+0x48>)
 800c746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c74a:	bf00      	nop
 800c74c:	0800c7a1 	.word	0x0800c7a1
 800c750:	0800c7b5 	.word	0x0800c7b5
 800c754:	0800c7bf 	.word	0x0800c7bf
 800c758:	0800c7ab 	.word	0x0800c7ab
 800c75c:	0800c7bf 	.word	0x0800c7bf
 800c760:	0800c77f 	.word	0x0800c77f
 800c764:	0800c775 	.word	0x0800c775
 800c768:	0800c7bf 	.word	0x0800c7bf
 800c76c:	0800c797 	.word	0x0800c797
 800c770:	0800c789 	.word	0x0800c789
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800c774:	6839      	ldr	r1, [r7, #0]
 800c776:	6878      	ldr	r0, [r7, #4]
 800c778:	f000 f9ce 	bl	800cb18 <USBD_GetDescriptor>
      break;
 800c77c:	e024      	b.n	800c7c8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800c77e:	6839      	ldr	r1, [r7, #0]
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	f000 fb33 	bl	800cdec <USBD_SetAddress>
      break;
 800c786:	e01f      	b.n	800c7c8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800c788:	6839      	ldr	r1, [r7, #0]
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f000 fb70 	bl	800ce70 <USBD_SetConfig>
 800c790:	4603      	mov	r3, r0
 800c792:	73fb      	strb	r3, [r7, #15]
      break;
 800c794:	e018      	b.n	800c7c8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800c796:	6839      	ldr	r1, [r7, #0]
 800c798:	6878      	ldr	r0, [r7, #4]
 800c79a:	f000 fc0d 	bl	800cfb8 <USBD_GetConfig>
      break;
 800c79e:	e013      	b.n	800c7c8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800c7a0:	6839      	ldr	r1, [r7, #0]
 800c7a2:	6878      	ldr	r0, [r7, #4]
 800c7a4:	f000 fc3c 	bl	800d020 <USBD_GetStatus>
      break;
 800c7a8:	e00e      	b.n	800c7c8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800c7aa:	6839      	ldr	r1, [r7, #0]
 800c7ac:	6878      	ldr	r0, [r7, #4]
 800c7ae:	f000 fc6a 	bl	800d086 <USBD_SetFeature>
      break;
 800c7b2:	e009      	b.n	800c7c8 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800c7b4:	6839      	ldr	r1, [r7, #0]
 800c7b6:	6878      	ldr	r0, [r7, #4]
 800c7b8:	f000 fc79 	bl	800d0ae <USBD_ClrFeature>
      break;
 800c7bc:	e004      	b.n	800c7c8 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800c7be:	6839      	ldr	r1, [r7, #0]
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f000 fccf 	bl	800d164 <USBD_CtlError>
      break;
 800c7c6:	bf00      	nop
    }
    break;
 800c7c8:	e004      	b.n	800c7d4 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800c7ca:	6839      	ldr	r1, [r7, #0]
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f000 fcc9 	bl	800d164 <USBD_CtlError>
    break;
 800c7d2:	bf00      	nop
  }

  return ret;
 800c7d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	3710      	adds	r7, #16
 800c7da:	46bd      	mov	sp, r7
 800c7dc:	bd80      	pop	{r7, pc}
 800c7de:	bf00      	nop

0800c7e0 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b084      	sub	sp, #16
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
 800c7e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c7ee:	683b      	ldr	r3, [r7, #0]
 800c7f0:	781b      	ldrb	r3, [r3, #0]
 800c7f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c7f6:	2b20      	cmp	r3, #32
 800c7f8:	d003      	beq.n	800c802 <USBD_StdItfReq+0x22>
 800c7fa:	2b40      	cmp	r3, #64	; 0x40
 800c7fc:	d001      	beq.n	800c802 <USBD_StdItfReq+0x22>
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d12a      	bne.n	800c858 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c808:	3b01      	subs	r3, #1
 800c80a:	2b02      	cmp	r3, #2
 800c80c:	d81d      	bhi.n	800c84a <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c80e:	683b      	ldr	r3, [r7, #0]
 800c810:	889b      	ldrh	r3, [r3, #4]
 800c812:	b2db      	uxtb	r3, r3
 800c814:	2b01      	cmp	r3, #1
 800c816:	d813      	bhi.n	800c840 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c81e:	689b      	ldr	r3, [r3, #8]
 800c820:	6839      	ldr	r1, [r7, #0]
 800c822:	6878      	ldr	r0, [r7, #4]
 800c824:	4798      	blx	r3
 800c826:	4603      	mov	r3, r0
 800c828:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800c82a:	683b      	ldr	r3, [r7, #0]
 800c82c:	88db      	ldrh	r3, [r3, #6]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d110      	bne.n	800c854 <USBD_StdItfReq+0x74>
 800c832:	7bfb      	ldrb	r3, [r7, #15]
 800c834:	2b00      	cmp	r3, #0
 800c836:	d10d      	bne.n	800c854 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800c838:	6878      	ldr	r0, [r7, #4]
 800c83a:	f000 fd5e 	bl	800d2fa <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800c83e:	e009      	b.n	800c854 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800c840:	6839      	ldr	r1, [r7, #0]
 800c842:	6878      	ldr	r0, [r7, #4]
 800c844:	f000 fc8e 	bl	800d164 <USBD_CtlError>
      break;
 800c848:	e004      	b.n	800c854 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800c84a:	6839      	ldr	r1, [r7, #0]
 800c84c:	6878      	ldr	r0, [r7, #4]
 800c84e:	f000 fc89 	bl	800d164 <USBD_CtlError>
      break;
 800c852:	e000      	b.n	800c856 <USBD_StdItfReq+0x76>
      break;
 800c854:	bf00      	nop
    }
    break;
 800c856:	e004      	b.n	800c862 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800c858:	6839      	ldr	r1, [r7, #0]
 800c85a:	6878      	ldr	r0, [r7, #4]
 800c85c:	f000 fc82 	bl	800d164 <USBD_CtlError>
    break;
 800c860:	bf00      	nop
  }

  return ret;
 800c862:	7bfb      	ldrb	r3, [r7, #15]
}
 800c864:	4618      	mov	r0, r3
 800c866:	3710      	adds	r7, #16
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd80      	pop	{r7, pc}

0800c86c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b084      	sub	sp, #16
 800c870:	af00      	add	r7, sp, #0
 800c872:	6078      	str	r0, [r7, #4]
 800c874:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c876:	2300      	movs	r3, #0
 800c878:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	889b      	ldrh	r3, [r3, #4]
 800c87e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c880:	683b      	ldr	r3, [r7, #0]
 800c882:	781b      	ldrb	r3, [r3, #0]
 800c884:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c888:	2b20      	cmp	r3, #32
 800c88a:	d004      	beq.n	800c896 <USBD_StdEPReq+0x2a>
 800c88c:	2b40      	cmp	r3, #64	; 0x40
 800c88e:	d002      	beq.n	800c896 <USBD_StdEPReq+0x2a>
 800c890:	2b00      	cmp	r3, #0
 800c892:	d00a      	beq.n	800c8aa <USBD_StdEPReq+0x3e>
 800c894:	e135      	b.n	800cb02 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c89c:	689b      	ldr	r3, [r3, #8]
 800c89e:	6839      	ldr	r1, [r7, #0]
 800c8a0:	6878      	ldr	r0, [r7, #4]
 800c8a2:	4798      	blx	r3
 800c8a4:	4603      	mov	r3, r0
 800c8a6:	73fb      	strb	r3, [r7, #15]
    break;
 800c8a8:	e130      	b.n	800cb0c <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c8aa:	683b      	ldr	r3, [r7, #0]
 800c8ac:	785b      	ldrb	r3, [r3, #1]
 800c8ae:	2b01      	cmp	r3, #1
 800c8b0:	d03e      	beq.n	800c930 <USBD_StdEPReq+0xc4>
 800c8b2:	2b03      	cmp	r3, #3
 800c8b4:	d002      	beq.n	800c8bc <USBD_StdEPReq+0x50>
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d077      	beq.n	800c9aa <USBD_StdEPReq+0x13e>
 800c8ba:	e11c      	b.n	800caf6 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c8c2:	2b02      	cmp	r3, #2
 800c8c4:	d002      	beq.n	800c8cc <USBD_StdEPReq+0x60>
 800c8c6:	2b03      	cmp	r3, #3
 800c8c8:	d015      	beq.n	800c8f6 <USBD_StdEPReq+0x8a>
 800c8ca:	e02b      	b.n	800c924 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c8cc:	7bbb      	ldrb	r3, [r7, #14]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d00c      	beq.n	800c8ec <USBD_StdEPReq+0x80>
 800c8d2:	7bbb      	ldrb	r3, [r7, #14]
 800c8d4:	2b80      	cmp	r3, #128	; 0x80
 800c8d6:	d009      	beq.n	800c8ec <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800c8d8:	7bbb      	ldrb	r3, [r7, #14]
 800c8da:	4619      	mov	r1, r3
 800c8dc:	6878      	ldr	r0, [r7, #4]
 800c8de:	f002 fb7b 	bl	800efd8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c8e2:	2180      	movs	r1, #128	; 0x80
 800c8e4:	6878      	ldr	r0, [r7, #4]
 800c8e6:	f002 fb77 	bl	800efd8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800c8ea:	e020      	b.n	800c92e <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800c8ec:	6839      	ldr	r1, [r7, #0]
 800c8ee:	6878      	ldr	r0, [r7, #4]
 800c8f0:	f000 fc38 	bl	800d164 <USBD_CtlError>
        break;
 800c8f4:	e01b      	b.n	800c92e <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	885b      	ldrh	r3, [r3, #2]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d10e      	bne.n	800c91c <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c8fe:	7bbb      	ldrb	r3, [r7, #14]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d00b      	beq.n	800c91c <USBD_StdEPReq+0xb0>
 800c904:	7bbb      	ldrb	r3, [r7, #14]
 800c906:	2b80      	cmp	r3, #128	; 0x80
 800c908:	d008      	beq.n	800c91c <USBD_StdEPReq+0xb0>
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	88db      	ldrh	r3, [r3, #6]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d104      	bne.n	800c91c <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800c912:	7bbb      	ldrb	r3, [r7, #14]
 800c914:	4619      	mov	r1, r3
 800c916:	6878      	ldr	r0, [r7, #4]
 800c918:	f002 fb5e 	bl	800efd8 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800c91c:	6878      	ldr	r0, [r7, #4]
 800c91e:	f000 fcec 	bl	800d2fa <USBD_CtlSendStatus>

        break;
 800c922:	e004      	b.n	800c92e <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800c924:	6839      	ldr	r1, [r7, #0]
 800c926:	6878      	ldr	r0, [r7, #4]
 800c928:	f000 fc1c 	bl	800d164 <USBD_CtlError>
        break;
 800c92c:	bf00      	nop
      }
      break;
 800c92e:	e0e7      	b.n	800cb00 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c936:	2b02      	cmp	r3, #2
 800c938:	d002      	beq.n	800c940 <USBD_StdEPReq+0xd4>
 800c93a:	2b03      	cmp	r3, #3
 800c93c:	d015      	beq.n	800c96a <USBD_StdEPReq+0xfe>
 800c93e:	e02d      	b.n	800c99c <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c940:	7bbb      	ldrb	r3, [r7, #14]
 800c942:	2b00      	cmp	r3, #0
 800c944:	d00c      	beq.n	800c960 <USBD_StdEPReq+0xf4>
 800c946:	7bbb      	ldrb	r3, [r7, #14]
 800c948:	2b80      	cmp	r3, #128	; 0x80
 800c94a:	d009      	beq.n	800c960 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800c94c:	7bbb      	ldrb	r3, [r7, #14]
 800c94e:	4619      	mov	r1, r3
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	f002 fb41 	bl	800efd8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c956:	2180      	movs	r1, #128	; 0x80
 800c958:	6878      	ldr	r0, [r7, #4]
 800c95a:	f002 fb3d 	bl	800efd8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800c95e:	e023      	b.n	800c9a8 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800c960:	6839      	ldr	r1, [r7, #0]
 800c962:	6878      	ldr	r0, [r7, #4]
 800c964:	f000 fbfe 	bl	800d164 <USBD_CtlError>
        break;
 800c968:	e01e      	b.n	800c9a8 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800c96a:	683b      	ldr	r3, [r7, #0]
 800c96c:	885b      	ldrh	r3, [r3, #2]
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d119      	bne.n	800c9a6 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800c972:	7bbb      	ldrb	r3, [r7, #14]
 800c974:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d004      	beq.n	800c986 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c97c:	7bbb      	ldrb	r3, [r7, #14]
 800c97e:	4619      	mov	r1, r3
 800c980:	6878      	ldr	r0, [r7, #4]
 800c982:	f002 fb48 	bl	800f016 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800c986:	6878      	ldr	r0, [r7, #4]
 800c988:	f000 fcb7 	bl	800d2fa <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c992:	689b      	ldr	r3, [r3, #8]
 800c994:	6839      	ldr	r1, [r7, #0]
 800c996:	6878      	ldr	r0, [r7, #4]
 800c998:	4798      	blx	r3
        }
        break;
 800c99a:	e004      	b.n	800c9a6 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800c99c:	6839      	ldr	r1, [r7, #0]
 800c99e:	6878      	ldr	r0, [r7, #4]
 800c9a0:	f000 fbe0 	bl	800d164 <USBD_CtlError>
        break;
 800c9a4:	e000      	b.n	800c9a8 <USBD_StdEPReq+0x13c>
        break;
 800c9a6:	bf00      	nop
      }
      break;
 800c9a8:	e0aa      	b.n	800cb00 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c9b0:	2b02      	cmp	r3, #2
 800c9b2:	d002      	beq.n	800c9ba <USBD_StdEPReq+0x14e>
 800c9b4:	2b03      	cmp	r3, #3
 800c9b6:	d032      	beq.n	800ca1e <USBD_StdEPReq+0x1b2>
 800c9b8:	e097      	b.n	800caea <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c9ba:	7bbb      	ldrb	r3, [r7, #14]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d007      	beq.n	800c9d0 <USBD_StdEPReq+0x164>
 800c9c0:	7bbb      	ldrb	r3, [r7, #14]
 800c9c2:	2b80      	cmp	r3, #128	; 0x80
 800c9c4:	d004      	beq.n	800c9d0 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800c9c6:	6839      	ldr	r1, [r7, #0]
 800c9c8:	6878      	ldr	r0, [r7, #4]
 800c9ca:	f000 fbcb 	bl	800d164 <USBD_CtlError>
          break;
 800c9ce:	e091      	b.n	800caf4 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c9d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	da0b      	bge.n	800c9f0 <USBD_StdEPReq+0x184>
 800c9d8:	7bbb      	ldrb	r3, [r7, #14]
 800c9da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c9de:	4613      	mov	r3, r2
 800c9e0:	009b      	lsls	r3, r3, #2
 800c9e2:	4413      	add	r3, r2
 800c9e4:	009b      	lsls	r3, r3, #2
 800c9e6:	3310      	adds	r3, #16
 800c9e8:	687a      	ldr	r2, [r7, #4]
 800c9ea:	4413      	add	r3, r2
 800c9ec:	3304      	adds	r3, #4
 800c9ee:	e00b      	b.n	800ca08 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800c9f0:	7bbb      	ldrb	r3, [r7, #14]
 800c9f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c9f6:	4613      	mov	r3, r2
 800c9f8:	009b      	lsls	r3, r3, #2
 800c9fa:	4413      	add	r3, r2
 800c9fc:	009b      	lsls	r3, r3, #2
 800c9fe:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ca02:	687a      	ldr	r2, [r7, #4]
 800ca04:	4413      	add	r3, r2
 800ca06:	3304      	adds	r3, #4
 800ca08:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800ca0a:	68bb      	ldr	r3, [r7, #8]
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ca10:	68bb      	ldr	r3, [r7, #8]
 800ca12:	2202      	movs	r2, #2
 800ca14:	4619      	mov	r1, r3
 800ca16:	6878      	ldr	r0, [r7, #4]
 800ca18:	f000 fc15 	bl	800d246 <USBD_CtlSendData>
        break;
 800ca1c:	e06a      	b.n	800caf4 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800ca1e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	da11      	bge.n	800ca4a <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ca26:	7bbb      	ldrb	r3, [r7, #14]
 800ca28:	f003 020f 	and.w	r2, r3, #15
 800ca2c:	6879      	ldr	r1, [r7, #4]
 800ca2e:	4613      	mov	r3, r2
 800ca30:	009b      	lsls	r3, r3, #2
 800ca32:	4413      	add	r3, r2
 800ca34:	009b      	lsls	r3, r3, #2
 800ca36:	440b      	add	r3, r1
 800ca38:	3324      	adds	r3, #36	; 0x24
 800ca3a:	881b      	ldrh	r3, [r3, #0]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d117      	bne.n	800ca70 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800ca40:	6839      	ldr	r1, [r7, #0]
 800ca42:	6878      	ldr	r0, [r7, #4]
 800ca44:	f000 fb8e 	bl	800d164 <USBD_CtlError>
            break;
 800ca48:	e054      	b.n	800caf4 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ca4a:	7bbb      	ldrb	r3, [r7, #14]
 800ca4c:	f003 020f 	and.w	r2, r3, #15
 800ca50:	6879      	ldr	r1, [r7, #4]
 800ca52:	4613      	mov	r3, r2
 800ca54:	009b      	lsls	r3, r3, #2
 800ca56:	4413      	add	r3, r2
 800ca58:	009b      	lsls	r3, r3, #2
 800ca5a:	440b      	add	r3, r1
 800ca5c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ca60:	881b      	ldrh	r3, [r3, #0]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d104      	bne.n	800ca70 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800ca66:	6839      	ldr	r1, [r7, #0]
 800ca68:	6878      	ldr	r0, [r7, #4]
 800ca6a:	f000 fb7b 	bl	800d164 <USBD_CtlError>
            break;
 800ca6e:	e041      	b.n	800caf4 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	da0b      	bge.n	800ca90 <USBD_StdEPReq+0x224>
 800ca78:	7bbb      	ldrb	r3, [r7, #14]
 800ca7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ca7e:	4613      	mov	r3, r2
 800ca80:	009b      	lsls	r3, r3, #2
 800ca82:	4413      	add	r3, r2
 800ca84:	009b      	lsls	r3, r3, #2
 800ca86:	3310      	adds	r3, #16
 800ca88:	687a      	ldr	r2, [r7, #4]
 800ca8a:	4413      	add	r3, r2
 800ca8c:	3304      	adds	r3, #4
 800ca8e:	e00b      	b.n	800caa8 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800ca90:	7bbb      	ldrb	r3, [r7, #14]
 800ca92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca96:	4613      	mov	r3, r2
 800ca98:	009b      	lsls	r3, r3, #2
 800ca9a:	4413      	add	r3, r2
 800ca9c:	009b      	lsls	r3, r3, #2
 800ca9e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800caa2:	687a      	ldr	r2, [r7, #4]
 800caa4:	4413      	add	r3, r2
 800caa6:	3304      	adds	r3, #4
 800caa8:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800caaa:	7bbb      	ldrb	r3, [r7, #14]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d002      	beq.n	800cab6 <USBD_StdEPReq+0x24a>
 800cab0:	7bbb      	ldrb	r3, [r7, #14]
 800cab2:	2b80      	cmp	r3, #128	; 0x80
 800cab4:	d103      	bne.n	800cabe <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	2200      	movs	r2, #0
 800caba:	601a      	str	r2, [r3, #0]
 800cabc:	e00e      	b.n	800cadc <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cabe:	7bbb      	ldrb	r3, [r7, #14]
 800cac0:	4619      	mov	r1, r3
 800cac2:	6878      	ldr	r0, [r7, #4]
 800cac4:	f002 fac6 	bl	800f054 <USBD_LL_IsStallEP>
 800cac8:	4603      	mov	r3, r0
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d003      	beq.n	800cad6 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800cace:	68bb      	ldr	r3, [r7, #8]
 800cad0:	2201      	movs	r2, #1
 800cad2:	601a      	str	r2, [r3, #0]
 800cad4:	e002      	b.n	800cadc <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800cad6:	68bb      	ldr	r3, [r7, #8]
 800cad8:	2200      	movs	r2, #0
 800cada:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cadc:	68bb      	ldr	r3, [r7, #8]
 800cade:	2202      	movs	r2, #2
 800cae0:	4619      	mov	r1, r3
 800cae2:	6878      	ldr	r0, [r7, #4]
 800cae4:	f000 fbaf 	bl	800d246 <USBD_CtlSendData>
          break;
 800cae8:	e004      	b.n	800caf4 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800caea:	6839      	ldr	r1, [r7, #0]
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f000 fb39 	bl	800d164 <USBD_CtlError>
        break;
 800caf2:	bf00      	nop
      }
      break;
 800caf4:	e004      	b.n	800cb00 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800caf6:	6839      	ldr	r1, [r7, #0]
 800caf8:	6878      	ldr	r0, [r7, #4]
 800cafa:	f000 fb33 	bl	800d164 <USBD_CtlError>
      break;
 800cafe:	bf00      	nop
    }
    break;
 800cb00:	e004      	b.n	800cb0c <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800cb02:	6839      	ldr	r1, [r7, #0]
 800cb04:	6878      	ldr	r0, [r7, #4]
 800cb06:	f000 fb2d 	bl	800d164 <USBD_CtlError>
    break;
 800cb0a:	bf00      	nop
  }

  return ret;
 800cb0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb0e:	4618      	mov	r0, r3
 800cb10:	3710      	adds	r7, #16
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bd80      	pop	{r7, pc}
	...

0800cb18 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b084      	sub	sp, #16
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
 800cb20:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cb22:	2300      	movs	r3, #0
 800cb24:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800cb26:	2300      	movs	r3, #0
 800cb28:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	885b      	ldrh	r3, [r3, #2]
 800cb32:	0a1b      	lsrs	r3, r3, #8
 800cb34:	b29b      	uxth	r3, r3
 800cb36:	3b01      	subs	r3, #1
 800cb38:	2b06      	cmp	r3, #6
 800cb3a:	f200 8128 	bhi.w	800cd8e <USBD_GetDescriptor+0x276>
 800cb3e:	a201      	add	r2, pc, #4	; (adr r2, 800cb44 <USBD_GetDescriptor+0x2c>)
 800cb40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb44:	0800cb61 	.word	0x0800cb61
 800cb48:	0800cb79 	.word	0x0800cb79
 800cb4c:	0800cbb9 	.word	0x0800cbb9
 800cb50:	0800cd8f 	.word	0x0800cd8f
 800cb54:	0800cd8f 	.word	0x0800cd8f
 800cb58:	0800cd2f 	.word	0x0800cd2f
 800cb5c:	0800cd5b 	.word	0x0800cd5b
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	687a      	ldr	r2, [r7, #4]
 800cb6a:	7c12      	ldrb	r2, [r2, #16]
 800cb6c:	f107 0108 	add.w	r1, r7, #8
 800cb70:	4610      	mov	r0, r2
 800cb72:	4798      	blx	r3
 800cb74:	60f8      	str	r0, [r7, #12]
    break;
 800cb76:	e112      	b.n	800cd9e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	7c1b      	ldrb	r3, [r3, #16]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d10d      	bne.n	800cb9c <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb88:	f107 0208 	add.w	r2, r7, #8
 800cb8c:	4610      	mov	r0, r2
 800cb8e:	4798      	blx	r3
 800cb90:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	3301      	adds	r3, #1
 800cb96:	2202      	movs	r2, #2
 800cb98:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800cb9a:	e100      	b.n	800cd9e <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cba4:	f107 0208 	add.w	r2, r7, #8
 800cba8:	4610      	mov	r0, r2
 800cbaa:	4798      	blx	r3
 800cbac:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	3301      	adds	r3, #1
 800cbb2:	2202      	movs	r2, #2
 800cbb4:	701a      	strb	r2, [r3, #0]
    break;
 800cbb6:	e0f2      	b.n	800cd9e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	885b      	ldrh	r3, [r3, #2]
 800cbbc:	b2db      	uxtb	r3, r3
 800cbbe:	2b05      	cmp	r3, #5
 800cbc0:	f200 80ac 	bhi.w	800cd1c <USBD_GetDescriptor+0x204>
 800cbc4:	a201      	add	r2, pc, #4	; (adr r2, 800cbcc <USBD_GetDescriptor+0xb4>)
 800cbc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbca:	bf00      	nop
 800cbcc:	0800cbe5 	.word	0x0800cbe5
 800cbd0:	0800cc19 	.word	0x0800cc19
 800cbd4:	0800cc4d 	.word	0x0800cc4d
 800cbd8:	0800cc81 	.word	0x0800cc81
 800cbdc:	0800ccb5 	.word	0x0800ccb5
 800cbe0:	0800cce9 	.word	0x0800cce9
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cbea:	685b      	ldr	r3, [r3, #4]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d00b      	beq.n	800cc08 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cbf6:	685b      	ldr	r3, [r3, #4]
 800cbf8:	687a      	ldr	r2, [r7, #4]
 800cbfa:	7c12      	ldrb	r2, [r2, #16]
 800cbfc:	f107 0108 	add.w	r1, r7, #8
 800cc00:	4610      	mov	r0, r2
 800cc02:	4798      	blx	r3
 800cc04:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cc06:	e091      	b.n	800cd2c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800cc08:	6839      	ldr	r1, [r7, #0]
 800cc0a:	6878      	ldr	r0, [r7, #4]
 800cc0c:	f000 faaa 	bl	800d164 <USBD_CtlError>
        err++;
 800cc10:	7afb      	ldrb	r3, [r7, #11]
 800cc12:	3301      	adds	r3, #1
 800cc14:	72fb      	strb	r3, [r7, #11]
      break;
 800cc16:	e089      	b.n	800cd2c <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc1e:	689b      	ldr	r3, [r3, #8]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d00b      	beq.n	800cc3c <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc2a:	689b      	ldr	r3, [r3, #8]
 800cc2c:	687a      	ldr	r2, [r7, #4]
 800cc2e:	7c12      	ldrb	r2, [r2, #16]
 800cc30:	f107 0108 	add.w	r1, r7, #8
 800cc34:	4610      	mov	r0, r2
 800cc36:	4798      	blx	r3
 800cc38:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cc3a:	e077      	b.n	800cd2c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800cc3c:	6839      	ldr	r1, [r7, #0]
 800cc3e:	6878      	ldr	r0, [r7, #4]
 800cc40:	f000 fa90 	bl	800d164 <USBD_CtlError>
        err++;
 800cc44:	7afb      	ldrb	r3, [r7, #11]
 800cc46:	3301      	adds	r3, #1
 800cc48:	72fb      	strb	r3, [r7, #11]
      break;
 800cc4a:	e06f      	b.n	800cd2c <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc52:	68db      	ldr	r3, [r3, #12]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d00b      	beq.n	800cc70 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc5e:	68db      	ldr	r3, [r3, #12]
 800cc60:	687a      	ldr	r2, [r7, #4]
 800cc62:	7c12      	ldrb	r2, [r2, #16]
 800cc64:	f107 0108 	add.w	r1, r7, #8
 800cc68:	4610      	mov	r0, r2
 800cc6a:	4798      	blx	r3
 800cc6c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cc6e:	e05d      	b.n	800cd2c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800cc70:	6839      	ldr	r1, [r7, #0]
 800cc72:	6878      	ldr	r0, [r7, #4]
 800cc74:	f000 fa76 	bl	800d164 <USBD_CtlError>
        err++;
 800cc78:	7afb      	ldrb	r3, [r7, #11]
 800cc7a:	3301      	adds	r3, #1
 800cc7c:	72fb      	strb	r3, [r7, #11]
      break;
 800cc7e:	e055      	b.n	800cd2c <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc86:	691b      	ldr	r3, [r3, #16]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d00b      	beq.n	800cca4 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc92:	691b      	ldr	r3, [r3, #16]
 800cc94:	687a      	ldr	r2, [r7, #4]
 800cc96:	7c12      	ldrb	r2, [r2, #16]
 800cc98:	f107 0108 	add.w	r1, r7, #8
 800cc9c:	4610      	mov	r0, r2
 800cc9e:	4798      	blx	r3
 800cca0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cca2:	e043      	b.n	800cd2c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800cca4:	6839      	ldr	r1, [r7, #0]
 800cca6:	6878      	ldr	r0, [r7, #4]
 800cca8:	f000 fa5c 	bl	800d164 <USBD_CtlError>
        err++;
 800ccac:	7afb      	ldrb	r3, [r7, #11]
 800ccae:	3301      	adds	r3, #1
 800ccb0:	72fb      	strb	r3, [r7, #11]
      break;
 800ccb2:	e03b      	b.n	800cd2c <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccba:	695b      	ldr	r3, [r3, #20]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d00b      	beq.n	800ccd8 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccc6:	695b      	ldr	r3, [r3, #20]
 800ccc8:	687a      	ldr	r2, [r7, #4]
 800ccca:	7c12      	ldrb	r2, [r2, #16]
 800cccc:	f107 0108 	add.w	r1, r7, #8
 800ccd0:	4610      	mov	r0, r2
 800ccd2:	4798      	blx	r3
 800ccd4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ccd6:	e029      	b.n	800cd2c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800ccd8:	6839      	ldr	r1, [r7, #0]
 800ccda:	6878      	ldr	r0, [r7, #4]
 800ccdc:	f000 fa42 	bl	800d164 <USBD_CtlError>
        err++;
 800cce0:	7afb      	ldrb	r3, [r7, #11]
 800cce2:	3301      	adds	r3, #1
 800cce4:	72fb      	strb	r3, [r7, #11]
      break;
 800cce6:	e021      	b.n	800cd2c <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccee:	699b      	ldr	r3, [r3, #24]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d00b      	beq.n	800cd0c <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccfa:	699b      	ldr	r3, [r3, #24]
 800ccfc:	687a      	ldr	r2, [r7, #4]
 800ccfe:	7c12      	ldrb	r2, [r2, #16]
 800cd00:	f107 0108 	add.w	r1, r7, #8
 800cd04:	4610      	mov	r0, r2
 800cd06:	4798      	blx	r3
 800cd08:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cd0a:	e00f      	b.n	800cd2c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800cd0c:	6839      	ldr	r1, [r7, #0]
 800cd0e:	6878      	ldr	r0, [r7, #4]
 800cd10:	f000 fa28 	bl	800d164 <USBD_CtlError>
        err++;
 800cd14:	7afb      	ldrb	r3, [r7, #11]
 800cd16:	3301      	adds	r3, #1
 800cd18:	72fb      	strb	r3, [r7, #11]
      break;
 800cd1a:	e007      	b.n	800cd2c <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800cd1c:	6839      	ldr	r1, [r7, #0]
 800cd1e:	6878      	ldr	r0, [r7, #4]
 800cd20:	f000 fa20 	bl	800d164 <USBD_CtlError>
      err++;
 800cd24:	7afb      	ldrb	r3, [r7, #11]
 800cd26:	3301      	adds	r3, #1
 800cd28:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800cd2a:	bf00      	nop
    }
    break;
 800cd2c:	e037      	b.n	800cd9e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	7c1b      	ldrb	r3, [r3, #16]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d109      	bne.n	800cd4a <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cd3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd3e:	f107 0208 	add.w	r2, r7, #8
 800cd42:	4610      	mov	r0, r2
 800cd44:	4798      	blx	r3
 800cd46:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800cd48:	e029      	b.n	800cd9e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800cd4a:	6839      	ldr	r1, [r7, #0]
 800cd4c:	6878      	ldr	r0, [r7, #4]
 800cd4e:	f000 fa09 	bl	800d164 <USBD_CtlError>
      err++;
 800cd52:	7afb      	ldrb	r3, [r7, #11]
 800cd54:	3301      	adds	r3, #1
 800cd56:	72fb      	strb	r3, [r7, #11]
    break;
 800cd58:	e021      	b.n	800cd9e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	7c1b      	ldrb	r3, [r3, #16]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d10d      	bne.n	800cd7e <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cd68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd6a:	f107 0208 	add.w	r2, r7, #8
 800cd6e:	4610      	mov	r0, r2
 800cd70:	4798      	blx	r3
 800cd72:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	3301      	adds	r3, #1
 800cd78:	2207      	movs	r2, #7
 800cd7a:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800cd7c:	e00f      	b.n	800cd9e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800cd7e:	6839      	ldr	r1, [r7, #0]
 800cd80:	6878      	ldr	r0, [r7, #4]
 800cd82:	f000 f9ef 	bl	800d164 <USBD_CtlError>
      err++;
 800cd86:	7afb      	ldrb	r3, [r7, #11]
 800cd88:	3301      	adds	r3, #1
 800cd8a:	72fb      	strb	r3, [r7, #11]
    break;
 800cd8c:	e007      	b.n	800cd9e <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800cd8e:	6839      	ldr	r1, [r7, #0]
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	f000 f9e7 	bl	800d164 <USBD_CtlError>
    err++;
 800cd96:	7afb      	ldrb	r3, [r7, #11]
 800cd98:	3301      	adds	r3, #1
 800cd9a:	72fb      	strb	r3, [r7, #11]
    break;
 800cd9c:	bf00      	nop
  }

  if (err != 0U)
 800cd9e:	7afb      	ldrb	r3, [r7, #11]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d11e      	bne.n	800cde2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	88db      	ldrh	r3, [r3, #6]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d016      	beq.n	800cdda <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800cdac:	893b      	ldrh	r3, [r7, #8]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d00e      	beq.n	800cdd0 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800cdb2:	683b      	ldr	r3, [r7, #0]
 800cdb4:	88da      	ldrh	r2, [r3, #6]
 800cdb6:	893b      	ldrh	r3, [r7, #8]
 800cdb8:	4293      	cmp	r3, r2
 800cdba:	bf28      	it	cs
 800cdbc:	4613      	movcs	r3, r2
 800cdbe:	b29b      	uxth	r3, r3
 800cdc0:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800cdc2:	893b      	ldrh	r3, [r7, #8]
 800cdc4:	461a      	mov	r2, r3
 800cdc6:	68f9      	ldr	r1, [r7, #12]
 800cdc8:	6878      	ldr	r0, [r7, #4]
 800cdca:	f000 fa3c 	bl	800d246 <USBD_CtlSendData>
 800cdce:	e009      	b.n	800cde4 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800cdd0:	6839      	ldr	r1, [r7, #0]
 800cdd2:	6878      	ldr	r0, [r7, #4]
 800cdd4:	f000 f9c6 	bl	800d164 <USBD_CtlError>
 800cdd8:	e004      	b.n	800cde4 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f000 fa8d 	bl	800d2fa <USBD_CtlSendStatus>
 800cde0:	e000      	b.n	800cde4 <USBD_GetDescriptor+0x2cc>
    return;
 800cde2:	bf00      	nop
    }
  }
}
 800cde4:	3710      	adds	r7, #16
 800cde6:	46bd      	mov	sp, r7
 800cde8:	bd80      	pop	{r7, pc}
 800cdea:	bf00      	nop

0800cdec <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b084      	sub	sp, #16
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
 800cdf4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	889b      	ldrh	r3, [r3, #4]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d130      	bne.n	800ce60 <USBD_SetAddress+0x74>
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	88db      	ldrh	r3, [r3, #6]
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d12c      	bne.n	800ce60 <USBD_SetAddress+0x74>
 800ce06:	683b      	ldr	r3, [r7, #0]
 800ce08:	885b      	ldrh	r3, [r3, #2]
 800ce0a:	2b7f      	cmp	r3, #127	; 0x7f
 800ce0c:	d828      	bhi.n	800ce60 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ce0e:	683b      	ldr	r3, [r7, #0]
 800ce10:	885b      	ldrh	r3, [r3, #2]
 800ce12:	b2db      	uxtb	r3, r3
 800ce14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce18:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce20:	2b03      	cmp	r3, #3
 800ce22:	d104      	bne.n	800ce2e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800ce24:	6839      	ldr	r1, [r7, #0]
 800ce26:	6878      	ldr	r0, [r7, #4]
 800ce28:	f000 f99c 	bl	800d164 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce2c:	e01c      	b.n	800ce68 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	7bfa      	ldrb	r2, [r7, #15]
 800ce32:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ce36:	7bfb      	ldrb	r3, [r7, #15]
 800ce38:	4619      	mov	r1, r3
 800ce3a:	6878      	ldr	r0, [r7, #4]
 800ce3c:	f002 f936 	bl	800f0ac <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ce40:	6878      	ldr	r0, [r7, #4]
 800ce42:	f000 fa5a 	bl	800d2fa <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ce46:	7bfb      	ldrb	r3, [r7, #15]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d004      	beq.n	800ce56 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2202      	movs	r2, #2
 800ce50:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce54:	e008      	b.n	800ce68 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	2201      	movs	r2, #1
 800ce5a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce5e:	e003      	b.n	800ce68 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ce60:	6839      	ldr	r1, [r7, #0]
 800ce62:	6878      	ldr	r0, [r7, #4]
 800ce64:	f000 f97e 	bl	800d164 <USBD_CtlError>
  }
}
 800ce68:	bf00      	nop
 800ce6a:	3710      	adds	r7, #16
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	bd80      	pop	{r7, pc}

0800ce70 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b084      	sub	sp, #16
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
 800ce78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	885b      	ldrh	r3, [r3, #2]
 800ce82:	b2da      	uxtb	r2, r3
 800ce84:	4b4b      	ldr	r3, [pc, #300]	; (800cfb4 <USBD_SetConfig+0x144>)
 800ce86:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ce88:	4b4a      	ldr	r3, [pc, #296]	; (800cfb4 <USBD_SetConfig+0x144>)
 800ce8a:	781b      	ldrb	r3, [r3, #0]
 800ce8c:	2b01      	cmp	r3, #1
 800ce8e:	d905      	bls.n	800ce9c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ce90:	6839      	ldr	r1, [r7, #0]
 800ce92:	6878      	ldr	r0, [r7, #4]
 800ce94:	f000 f966 	bl	800d164 <USBD_CtlError>
    return USBD_FAIL;
 800ce98:	2303      	movs	r3, #3
 800ce9a:	e087      	b.n	800cfac <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cea2:	2b02      	cmp	r3, #2
 800cea4:	d002      	beq.n	800ceac <USBD_SetConfig+0x3c>
 800cea6:	2b03      	cmp	r3, #3
 800cea8:	d025      	beq.n	800cef6 <USBD_SetConfig+0x86>
 800ceaa:	e071      	b.n	800cf90 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800ceac:	4b41      	ldr	r3, [pc, #260]	; (800cfb4 <USBD_SetConfig+0x144>)
 800ceae:	781b      	ldrb	r3, [r3, #0]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d01c      	beq.n	800ceee <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800ceb4:	4b3f      	ldr	r3, [pc, #252]	; (800cfb4 <USBD_SetConfig+0x144>)
 800ceb6:	781b      	ldrb	r3, [r3, #0]
 800ceb8:	461a      	mov	r2, r3
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800cebe:	4b3d      	ldr	r3, [pc, #244]	; (800cfb4 <USBD_SetConfig+0x144>)
 800cec0:	781b      	ldrb	r3, [r3, #0]
 800cec2:	4619      	mov	r1, r3
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	f7ff f9a7 	bl	800c218 <USBD_SetClassConfig>
 800ceca:	4603      	mov	r3, r0
 800cecc:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800cece:	7bfb      	ldrb	r3, [r7, #15]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d004      	beq.n	800cede <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800ced4:	6839      	ldr	r1, [r7, #0]
 800ced6:	6878      	ldr	r0, [r7, #4]
 800ced8:	f000 f944 	bl	800d164 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800cedc:	e065      	b.n	800cfaa <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800cede:	6878      	ldr	r0, [r7, #4]
 800cee0:	f000 fa0b 	bl	800d2fa <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	2203      	movs	r2, #3
 800cee8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800ceec:	e05d      	b.n	800cfaa <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800ceee:	6878      	ldr	r0, [r7, #4]
 800cef0:	f000 fa03 	bl	800d2fa <USBD_CtlSendStatus>
    break;
 800cef4:	e059      	b.n	800cfaa <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800cef6:	4b2f      	ldr	r3, [pc, #188]	; (800cfb4 <USBD_SetConfig+0x144>)
 800cef8:	781b      	ldrb	r3, [r3, #0]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d112      	bne.n	800cf24 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	2202      	movs	r2, #2
 800cf02:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800cf06:	4b2b      	ldr	r3, [pc, #172]	; (800cfb4 <USBD_SetConfig+0x144>)
 800cf08:	781b      	ldrb	r3, [r3, #0]
 800cf0a:	461a      	mov	r2, r3
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cf10:	4b28      	ldr	r3, [pc, #160]	; (800cfb4 <USBD_SetConfig+0x144>)
 800cf12:	781b      	ldrb	r3, [r3, #0]
 800cf14:	4619      	mov	r1, r3
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f7ff f99a 	bl	800c250 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800cf1c:	6878      	ldr	r0, [r7, #4]
 800cf1e:	f000 f9ec 	bl	800d2fa <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800cf22:	e042      	b.n	800cfaa <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800cf24:	4b23      	ldr	r3, [pc, #140]	; (800cfb4 <USBD_SetConfig+0x144>)
 800cf26:	781b      	ldrb	r3, [r3, #0]
 800cf28:	461a      	mov	r2, r3
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	685b      	ldr	r3, [r3, #4]
 800cf2e:	429a      	cmp	r2, r3
 800cf30:	d02a      	beq.n	800cf88 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	685b      	ldr	r3, [r3, #4]
 800cf36:	b2db      	uxtb	r3, r3
 800cf38:	4619      	mov	r1, r3
 800cf3a:	6878      	ldr	r0, [r7, #4]
 800cf3c:	f7ff f988 	bl	800c250 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800cf40:	4b1c      	ldr	r3, [pc, #112]	; (800cfb4 <USBD_SetConfig+0x144>)
 800cf42:	781b      	ldrb	r3, [r3, #0]
 800cf44:	461a      	mov	r2, r3
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800cf4a:	4b1a      	ldr	r3, [pc, #104]	; (800cfb4 <USBD_SetConfig+0x144>)
 800cf4c:	781b      	ldrb	r3, [r3, #0]
 800cf4e:	4619      	mov	r1, r3
 800cf50:	6878      	ldr	r0, [r7, #4]
 800cf52:	f7ff f961 	bl	800c218 <USBD_SetClassConfig>
 800cf56:	4603      	mov	r3, r0
 800cf58:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800cf5a:	7bfb      	ldrb	r3, [r7, #15]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d00f      	beq.n	800cf80 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800cf60:	6839      	ldr	r1, [r7, #0]
 800cf62:	6878      	ldr	r0, [r7, #4]
 800cf64:	f000 f8fe 	bl	800d164 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	685b      	ldr	r3, [r3, #4]
 800cf6c:	b2db      	uxtb	r3, r3
 800cf6e:	4619      	mov	r1, r3
 800cf70:	6878      	ldr	r0, [r7, #4]
 800cf72:	f7ff f96d 	bl	800c250 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	2202      	movs	r2, #2
 800cf7a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800cf7e:	e014      	b.n	800cfaa <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800cf80:	6878      	ldr	r0, [r7, #4]
 800cf82:	f000 f9ba 	bl	800d2fa <USBD_CtlSendStatus>
    break;
 800cf86:	e010      	b.n	800cfaa <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800cf88:	6878      	ldr	r0, [r7, #4]
 800cf8a:	f000 f9b6 	bl	800d2fa <USBD_CtlSendStatus>
    break;
 800cf8e:	e00c      	b.n	800cfaa <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800cf90:	6839      	ldr	r1, [r7, #0]
 800cf92:	6878      	ldr	r0, [r7, #4]
 800cf94:	f000 f8e6 	bl	800d164 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cf98:	4b06      	ldr	r3, [pc, #24]	; (800cfb4 <USBD_SetConfig+0x144>)
 800cf9a:	781b      	ldrb	r3, [r3, #0]
 800cf9c:	4619      	mov	r1, r3
 800cf9e:	6878      	ldr	r0, [r7, #4]
 800cfa0:	f7ff f956 	bl	800c250 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800cfa4:	2303      	movs	r3, #3
 800cfa6:	73fb      	strb	r3, [r7, #15]
    break;
 800cfa8:	bf00      	nop
  }

  return ret;
 800cfaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfac:	4618      	mov	r0, r3
 800cfae:	3710      	adds	r7, #16
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	bd80      	pop	{r7, pc}
 800cfb4:	20000c88 	.word	0x20000c88

0800cfb8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b082      	sub	sp, #8
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	6078      	str	r0, [r7, #4]
 800cfc0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cfc2:	683b      	ldr	r3, [r7, #0]
 800cfc4:	88db      	ldrh	r3, [r3, #6]
 800cfc6:	2b01      	cmp	r3, #1
 800cfc8:	d004      	beq.n	800cfd4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cfca:	6839      	ldr	r1, [r7, #0]
 800cfcc:	6878      	ldr	r0, [r7, #4]
 800cfce:	f000 f8c9 	bl	800d164 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800cfd2:	e021      	b.n	800d018 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cfda:	2b01      	cmp	r3, #1
 800cfdc:	db17      	blt.n	800d00e <USBD_GetConfig+0x56>
 800cfde:	2b02      	cmp	r3, #2
 800cfe0:	dd02      	ble.n	800cfe8 <USBD_GetConfig+0x30>
 800cfe2:	2b03      	cmp	r3, #3
 800cfe4:	d00b      	beq.n	800cffe <USBD_GetConfig+0x46>
 800cfe6:	e012      	b.n	800d00e <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2200      	movs	r2, #0
 800cfec:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	3308      	adds	r3, #8
 800cff2:	2201      	movs	r2, #1
 800cff4:	4619      	mov	r1, r3
 800cff6:	6878      	ldr	r0, [r7, #4]
 800cff8:	f000 f925 	bl	800d246 <USBD_CtlSendData>
      break;
 800cffc:	e00c      	b.n	800d018 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	3304      	adds	r3, #4
 800d002:	2201      	movs	r2, #1
 800d004:	4619      	mov	r1, r3
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	f000 f91d 	bl	800d246 <USBD_CtlSendData>
      break;
 800d00c:	e004      	b.n	800d018 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800d00e:	6839      	ldr	r1, [r7, #0]
 800d010:	6878      	ldr	r0, [r7, #4]
 800d012:	f000 f8a7 	bl	800d164 <USBD_CtlError>
      break;
 800d016:	bf00      	nop
}
 800d018:	bf00      	nop
 800d01a:	3708      	adds	r7, #8
 800d01c:	46bd      	mov	sp, r7
 800d01e:	bd80      	pop	{r7, pc}

0800d020 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d020:	b580      	push	{r7, lr}
 800d022:	b082      	sub	sp, #8
 800d024:	af00      	add	r7, sp, #0
 800d026:	6078      	str	r0, [r7, #4]
 800d028:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d030:	3b01      	subs	r3, #1
 800d032:	2b02      	cmp	r3, #2
 800d034:	d81e      	bhi.n	800d074 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800d036:	683b      	ldr	r3, [r7, #0]
 800d038:	88db      	ldrh	r3, [r3, #6]
 800d03a:	2b02      	cmp	r3, #2
 800d03c:	d004      	beq.n	800d048 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800d03e:	6839      	ldr	r1, [r7, #0]
 800d040:	6878      	ldr	r0, [r7, #4]
 800d042:	f000 f88f 	bl	800d164 <USBD_CtlError>
      break;
 800d046:	e01a      	b.n	800d07e <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2201      	movs	r2, #1
 800d04c:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800d054:	2b00      	cmp	r3, #0
 800d056:	d005      	beq.n	800d064 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	68db      	ldr	r3, [r3, #12]
 800d05c:	f043 0202 	orr.w	r2, r3, #2
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	330c      	adds	r3, #12
 800d068:	2202      	movs	r2, #2
 800d06a:	4619      	mov	r1, r3
 800d06c:	6878      	ldr	r0, [r7, #4]
 800d06e:	f000 f8ea 	bl	800d246 <USBD_CtlSendData>
    break;
 800d072:	e004      	b.n	800d07e <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800d074:	6839      	ldr	r1, [r7, #0]
 800d076:	6878      	ldr	r0, [r7, #4]
 800d078:	f000 f874 	bl	800d164 <USBD_CtlError>
    break;
 800d07c:	bf00      	nop
  }
}
 800d07e:	bf00      	nop
 800d080:	3708      	adds	r7, #8
 800d082:	46bd      	mov	sp, r7
 800d084:	bd80      	pop	{r7, pc}

0800d086 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d086:	b580      	push	{r7, lr}
 800d088:	b082      	sub	sp, #8
 800d08a:	af00      	add	r7, sp, #0
 800d08c:	6078      	str	r0, [r7, #4]
 800d08e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	885b      	ldrh	r3, [r3, #2]
 800d094:	2b01      	cmp	r3, #1
 800d096:	d106      	bne.n	800d0a6 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	2201      	movs	r2, #1
 800d09c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d0a0:	6878      	ldr	r0, [r7, #4]
 800d0a2:	f000 f92a 	bl	800d2fa <USBD_CtlSendStatus>
  }
}
 800d0a6:	bf00      	nop
 800d0a8:	3708      	adds	r7, #8
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	bd80      	pop	{r7, pc}

0800d0ae <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d0ae:	b580      	push	{r7, lr}
 800d0b0:	b082      	sub	sp, #8
 800d0b2:	af00      	add	r7, sp, #0
 800d0b4:	6078      	str	r0, [r7, #4]
 800d0b6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d0be:	3b01      	subs	r3, #1
 800d0c0:	2b02      	cmp	r3, #2
 800d0c2:	d80b      	bhi.n	800d0dc <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d0c4:	683b      	ldr	r3, [r7, #0]
 800d0c6:	885b      	ldrh	r3, [r3, #2]
 800d0c8:	2b01      	cmp	r3, #1
 800d0ca:	d10c      	bne.n	800d0e6 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d0d4:	6878      	ldr	r0, [r7, #4]
 800d0d6:	f000 f910 	bl	800d2fa <USBD_CtlSendStatus>
      }
      break;
 800d0da:	e004      	b.n	800d0e6 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800d0dc:	6839      	ldr	r1, [r7, #0]
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	f000 f840 	bl	800d164 <USBD_CtlError>
      break;
 800d0e4:	e000      	b.n	800d0e8 <USBD_ClrFeature+0x3a>
      break;
 800d0e6:	bf00      	nop
  }
}
 800d0e8:	bf00      	nop
 800d0ea:	3708      	adds	r7, #8
 800d0ec:	46bd      	mov	sp, r7
 800d0ee:	bd80      	pop	{r7, pc}

0800d0f0 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d0f0:	b580      	push	{r7, lr}
 800d0f2:	b084      	sub	sp, #16
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
 800d0f8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d0fa:	683b      	ldr	r3, [r7, #0]
 800d0fc:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	781a      	ldrb	r2, [r3, #0]
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	3301      	adds	r3, #1
 800d10a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	781a      	ldrb	r2, [r3, #0]
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	3301      	adds	r3, #1
 800d118:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d11a:	68f8      	ldr	r0, [r7, #12]
 800d11c:	f7ff fad3 	bl	800c6c6 <SWAPBYTE>
 800d120:	4603      	mov	r3, r0
 800d122:	461a      	mov	r2, r3
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	3301      	adds	r3, #1
 800d12c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	3301      	adds	r3, #1
 800d132:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d134:	68f8      	ldr	r0, [r7, #12]
 800d136:	f7ff fac6 	bl	800c6c6 <SWAPBYTE>
 800d13a:	4603      	mov	r3, r0
 800d13c:	461a      	mov	r2, r3
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	3301      	adds	r3, #1
 800d146:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	3301      	adds	r3, #1
 800d14c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d14e:	68f8      	ldr	r0, [r7, #12]
 800d150:	f7ff fab9 	bl	800c6c6 <SWAPBYTE>
 800d154:	4603      	mov	r3, r0
 800d156:	461a      	mov	r2, r3
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	80da      	strh	r2, [r3, #6]
}
 800d15c:	bf00      	nop
 800d15e:	3710      	adds	r7, #16
 800d160:	46bd      	mov	sp, r7
 800d162:	bd80      	pop	{r7, pc}

0800d164 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d164:	b580      	push	{r7, lr}
 800d166:	b082      	sub	sp, #8
 800d168:	af00      	add	r7, sp, #0
 800d16a:	6078      	str	r0, [r7, #4]
 800d16c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d16e:	2180      	movs	r1, #128	; 0x80
 800d170:	6878      	ldr	r0, [r7, #4]
 800d172:	f001 ff31 	bl	800efd8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d176:	2100      	movs	r1, #0
 800d178:	6878      	ldr	r0, [r7, #4]
 800d17a:	f001 ff2d 	bl	800efd8 <USBD_LL_StallEP>
}
 800d17e:	bf00      	nop
 800d180:	3708      	adds	r7, #8
 800d182:	46bd      	mov	sp, r7
 800d184:	bd80      	pop	{r7, pc}

0800d186 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d186:	b580      	push	{r7, lr}
 800d188:	b086      	sub	sp, #24
 800d18a:	af00      	add	r7, sp, #0
 800d18c:	60f8      	str	r0, [r7, #12]
 800d18e:	60b9      	str	r1, [r7, #8]
 800d190:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d192:	2300      	movs	r3, #0
 800d194:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d036      	beq.n	800d20a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d1a0:	6938      	ldr	r0, [r7, #16]
 800d1a2:	f000 f836 	bl	800d212 <USBD_GetLen>
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	3301      	adds	r3, #1
 800d1aa:	b29b      	uxth	r3, r3
 800d1ac:	005b      	lsls	r3, r3, #1
 800d1ae:	b29a      	uxth	r2, r3
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d1b4:	7dfb      	ldrb	r3, [r7, #23]
 800d1b6:	68ba      	ldr	r2, [r7, #8]
 800d1b8:	4413      	add	r3, r2
 800d1ba:	687a      	ldr	r2, [r7, #4]
 800d1bc:	7812      	ldrb	r2, [r2, #0]
 800d1be:	701a      	strb	r2, [r3, #0]
  idx++;
 800d1c0:	7dfb      	ldrb	r3, [r7, #23]
 800d1c2:	3301      	adds	r3, #1
 800d1c4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d1c6:	7dfb      	ldrb	r3, [r7, #23]
 800d1c8:	68ba      	ldr	r2, [r7, #8]
 800d1ca:	4413      	add	r3, r2
 800d1cc:	2203      	movs	r2, #3
 800d1ce:	701a      	strb	r2, [r3, #0]
  idx++;
 800d1d0:	7dfb      	ldrb	r3, [r7, #23]
 800d1d2:	3301      	adds	r3, #1
 800d1d4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d1d6:	e013      	b.n	800d200 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800d1d8:	7dfb      	ldrb	r3, [r7, #23]
 800d1da:	68ba      	ldr	r2, [r7, #8]
 800d1dc:	4413      	add	r3, r2
 800d1de:	693a      	ldr	r2, [r7, #16]
 800d1e0:	7812      	ldrb	r2, [r2, #0]
 800d1e2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d1e4:	693b      	ldr	r3, [r7, #16]
 800d1e6:	3301      	adds	r3, #1
 800d1e8:	613b      	str	r3, [r7, #16]
    idx++;
 800d1ea:	7dfb      	ldrb	r3, [r7, #23]
 800d1ec:	3301      	adds	r3, #1
 800d1ee:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d1f0:	7dfb      	ldrb	r3, [r7, #23]
 800d1f2:	68ba      	ldr	r2, [r7, #8]
 800d1f4:	4413      	add	r3, r2
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	701a      	strb	r2, [r3, #0]
    idx++;
 800d1fa:	7dfb      	ldrb	r3, [r7, #23]
 800d1fc:	3301      	adds	r3, #1
 800d1fe:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d200:	693b      	ldr	r3, [r7, #16]
 800d202:	781b      	ldrb	r3, [r3, #0]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d1e7      	bne.n	800d1d8 <USBD_GetString+0x52>
 800d208:	e000      	b.n	800d20c <USBD_GetString+0x86>
    return;
 800d20a:	bf00      	nop
  }
}
 800d20c:	3718      	adds	r7, #24
 800d20e:	46bd      	mov	sp, r7
 800d210:	bd80      	pop	{r7, pc}

0800d212 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d212:	b480      	push	{r7}
 800d214:	b085      	sub	sp, #20
 800d216:	af00      	add	r7, sp, #0
 800d218:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d21a:	2300      	movs	r3, #0
 800d21c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d222:	e005      	b.n	800d230 <USBD_GetLen+0x1e>
  {
    len++;
 800d224:	7bfb      	ldrb	r3, [r7, #15]
 800d226:	3301      	adds	r3, #1
 800d228:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d22a:	68bb      	ldr	r3, [r7, #8]
 800d22c:	3301      	adds	r3, #1
 800d22e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d230:	68bb      	ldr	r3, [r7, #8]
 800d232:	781b      	ldrb	r3, [r3, #0]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d1f5      	bne.n	800d224 <USBD_GetLen+0x12>
  }

  return len;
 800d238:	7bfb      	ldrb	r3, [r7, #15]
}
 800d23a:	4618      	mov	r0, r3
 800d23c:	3714      	adds	r7, #20
 800d23e:	46bd      	mov	sp, r7
 800d240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d244:	4770      	bx	lr

0800d246 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d246:	b580      	push	{r7, lr}
 800d248:	b084      	sub	sp, #16
 800d24a:	af00      	add	r7, sp, #0
 800d24c:	60f8      	str	r0, [r7, #12]
 800d24e:	60b9      	str	r1, [r7, #8]
 800d250:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	2202      	movs	r2, #2
 800d256:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	687a      	ldr	r2, [r7, #4]
 800d25e:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	687a      	ldr	r2, [r7, #4]
 800d264:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	68ba      	ldr	r2, [r7, #8]
 800d26a:	2100      	movs	r1, #0
 800d26c:	68f8      	ldr	r0, [r7, #12]
 800d26e:	f001 ff3c 	bl	800f0ea <USBD_LL_Transmit>

  return USBD_OK;
 800d272:	2300      	movs	r3, #0
}
 800d274:	4618      	mov	r0, r3
 800d276:	3710      	adds	r7, #16
 800d278:	46bd      	mov	sp, r7
 800d27a:	bd80      	pop	{r7, pc}

0800d27c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b084      	sub	sp, #16
 800d280:	af00      	add	r7, sp, #0
 800d282:	60f8      	str	r0, [r7, #12]
 800d284:	60b9      	str	r1, [r7, #8]
 800d286:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	68ba      	ldr	r2, [r7, #8]
 800d28c:	2100      	movs	r1, #0
 800d28e:	68f8      	ldr	r0, [r7, #12]
 800d290:	f001 ff2b 	bl	800f0ea <USBD_LL_Transmit>

  return USBD_OK;
 800d294:	2300      	movs	r3, #0
}
 800d296:	4618      	mov	r0, r3
 800d298:	3710      	adds	r7, #16
 800d29a:	46bd      	mov	sp, r7
 800d29c:	bd80      	pop	{r7, pc}

0800d29e <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d29e:	b580      	push	{r7, lr}
 800d2a0:	b084      	sub	sp, #16
 800d2a2:	af00      	add	r7, sp, #0
 800d2a4:	60f8      	str	r0, [r7, #12]
 800d2a6:	60b9      	str	r1, [r7, #8]
 800d2a8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	2203      	movs	r2, #3
 800d2ae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	687a      	ldr	r2, [r7, #4]
 800d2b6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	687a      	ldr	r2, [r7, #4]
 800d2be:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	68ba      	ldr	r2, [r7, #8]
 800d2c6:	2100      	movs	r1, #0
 800d2c8:	68f8      	ldr	r0, [r7, #12]
 800d2ca:	f001 ff2f 	bl	800f12c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d2ce:	2300      	movs	r3, #0
}
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	3710      	adds	r7, #16
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	bd80      	pop	{r7, pc}

0800d2d8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	b084      	sub	sp, #16
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	60f8      	str	r0, [r7, #12]
 800d2e0:	60b9      	str	r1, [r7, #8]
 800d2e2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	68ba      	ldr	r2, [r7, #8]
 800d2e8:	2100      	movs	r1, #0
 800d2ea:	68f8      	ldr	r0, [r7, #12]
 800d2ec:	f001 ff1e 	bl	800f12c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d2f0:	2300      	movs	r3, #0
}
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	3710      	adds	r7, #16
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	bd80      	pop	{r7, pc}

0800d2fa <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d2fa:	b580      	push	{r7, lr}
 800d2fc:	b082      	sub	sp, #8
 800d2fe:	af00      	add	r7, sp, #0
 800d300:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	2204      	movs	r2, #4
 800d306:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d30a:	2300      	movs	r3, #0
 800d30c:	2200      	movs	r2, #0
 800d30e:	2100      	movs	r1, #0
 800d310:	6878      	ldr	r0, [r7, #4]
 800d312:	f001 feea 	bl	800f0ea <USBD_LL_Transmit>

  return USBD_OK;
 800d316:	2300      	movs	r3, #0
}
 800d318:	4618      	mov	r0, r3
 800d31a:	3708      	adds	r7, #8
 800d31c:	46bd      	mov	sp, r7
 800d31e:	bd80      	pop	{r7, pc}

0800d320 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d320:	b580      	push	{r7, lr}
 800d322:	b082      	sub	sp, #8
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	2205      	movs	r2, #5
 800d32c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d330:	2300      	movs	r3, #0
 800d332:	2200      	movs	r2, #0
 800d334:	2100      	movs	r1, #0
 800d336:	6878      	ldr	r0, [r7, #4]
 800d338:	f001 fef8 	bl	800f12c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d33c:	2300      	movs	r3, #0
}
 800d33e:	4618      	mov	r0, r3
 800d340:	3708      	adds	r7, #8
 800d342:	46bd      	mov	sp, r7
 800d344:	bd80      	pop	{r7, pc}

0800d346 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800d346:	b480      	push	{r7}
 800d348:	b085      	sub	sp, #20
 800d34a:	af00      	add	r7, sp, #0
 800d34c:	4603      	mov	r3, r0
 800d34e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800d350:	2300      	movs	r3, #0
 800d352:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800d354:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d358:	2b84      	cmp	r3, #132	; 0x84
 800d35a:	d005      	beq.n	800d368 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800d35c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	4413      	add	r3, r2
 800d364:	3303      	adds	r3, #3
 800d366:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800d368:	68fb      	ldr	r3, [r7, #12]
}
 800d36a:	4618      	mov	r0, r3
 800d36c:	3714      	adds	r7, #20
 800d36e:	46bd      	mov	sp, r7
 800d370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d374:	4770      	bx	lr

0800d376 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800d376:	b580      	push	{r7, lr}
 800d378:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800d37a:	f000 fadb 	bl	800d934 <vTaskStartScheduler>
  
  return osOK;
 800d37e:	2300      	movs	r3, #0
}
 800d380:	4618      	mov	r0, r3
 800d382:	bd80      	pop	{r7, pc}

0800d384 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800d384:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d386:	b089      	sub	sp, #36	; 0x24
 800d388:	af04      	add	r7, sp, #16
 800d38a:	6078      	str	r0, [r7, #4]
 800d38c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	695b      	ldr	r3, [r3, #20]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d020      	beq.n	800d3d8 <osThreadCreate+0x54>
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	699b      	ldr	r3, [r3, #24]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d01c      	beq.n	800d3d8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	685c      	ldr	r4, [r3, #4]
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681d      	ldr	r5, [r3, #0]
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	691e      	ldr	r6, [r3, #16]
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f7ff ffc8 	bl	800d346 <makeFreeRtosPriority>
 800d3b6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	695b      	ldr	r3, [r3, #20]
 800d3bc:	687a      	ldr	r2, [r7, #4]
 800d3be:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d3c0:	9202      	str	r2, [sp, #8]
 800d3c2:	9301      	str	r3, [sp, #4]
 800d3c4:	9100      	str	r1, [sp, #0]
 800d3c6:	683b      	ldr	r3, [r7, #0]
 800d3c8:	4632      	mov	r2, r6
 800d3ca:	4629      	mov	r1, r5
 800d3cc:	4620      	mov	r0, r4
 800d3ce:	f000 f8ed 	bl	800d5ac <xTaskCreateStatic>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	60fb      	str	r3, [r7, #12]
 800d3d6:	e01c      	b.n	800d412 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	685c      	ldr	r4, [r3, #4]
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d3e4:	b29e      	uxth	r6, r3
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f7ff ffaa 	bl	800d346 <makeFreeRtosPriority>
 800d3f2:	4602      	mov	r2, r0
 800d3f4:	f107 030c 	add.w	r3, r7, #12
 800d3f8:	9301      	str	r3, [sp, #4]
 800d3fa:	9200      	str	r2, [sp, #0]
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	4632      	mov	r2, r6
 800d400:	4629      	mov	r1, r5
 800d402:	4620      	mov	r0, r4
 800d404:	f000 f92c 	bl	800d660 <xTaskCreate>
 800d408:	4603      	mov	r3, r0
 800d40a:	2b01      	cmp	r3, #1
 800d40c:	d001      	beq.n	800d412 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800d40e:	2300      	movs	r3, #0
 800d410:	e000      	b.n	800d414 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800d412:	68fb      	ldr	r3, [r7, #12]
}
 800d414:	4618      	mov	r0, r3
 800d416:	3714      	adds	r7, #20
 800d418:	46bd      	mov	sp, r7
 800d41a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d41c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800d41c:	b580      	push	{r7, lr}
 800d41e:	b084      	sub	sp, #16
 800d420:	af00      	add	r7, sp, #0
 800d422:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d001      	beq.n	800d432 <osDelay+0x16>
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	e000      	b.n	800d434 <osDelay+0x18>
 800d432:	2301      	movs	r3, #1
 800d434:	4618      	mov	r0, r3
 800d436:	f000 fa49 	bl	800d8cc <vTaskDelay>
  
  return osOK;
 800d43a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800d43c:	4618      	mov	r0, r3
 800d43e:	3710      	adds	r7, #16
 800d440:	46bd      	mov	sp, r7
 800d442:	bd80      	pop	{r7, pc}

0800d444 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d444:	b480      	push	{r7}
 800d446:	b083      	sub	sp, #12
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	f103 0208 	add.w	r2, r3, #8
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d45c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	f103 0208 	add.w	r2, r3, #8
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	f103 0208 	add.w	r2, r3, #8
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	2200      	movs	r2, #0
 800d476:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d478:	bf00      	nop
 800d47a:	370c      	adds	r7, #12
 800d47c:	46bd      	mov	sp, r7
 800d47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d482:	4770      	bx	lr

0800d484 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d484:	b480      	push	{r7}
 800d486:	b083      	sub	sp, #12
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	2200      	movs	r2, #0
 800d490:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d492:	bf00      	nop
 800d494:	370c      	adds	r7, #12
 800d496:	46bd      	mov	sp, r7
 800d498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49c:	4770      	bx	lr

0800d49e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d49e:	b480      	push	{r7}
 800d4a0:	b085      	sub	sp, #20
 800d4a2:	af00      	add	r7, sp, #0
 800d4a4:	6078      	str	r0, [r7, #4]
 800d4a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	685b      	ldr	r3, [r3, #4]
 800d4ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d4ae:	683b      	ldr	r3, [r7, #0]
 800d4b0:	68fa      	ldr	r2, [r7, #12]
 800d4b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	689a      	ldr	r2, [r3, #8]
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	689b      	ldr	r3, [r3, #8]
 800d4c0:	683a      	ldr	r2, [r7, #0]
 800d4c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	683a      	ldr	r2, [r7, #0]
 800d4c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d4ca:	683b      	ldr	r3, [r7, #0]
 800d4cc:	687a      	ldr	r2, [r7, #4]
 800d4ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	1c5a      	adds	r2, r3, #1
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	601a      	str	r2, [r3, #0]
}
 800d4da:	bf00      	nop
 800d4dc:	3714      	adds	r7, #20
 800d4de:	46bd      	mov	sp, r7
 800d4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e4:	4770      	bx	lr

0800d4e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d4e6:	b480      	push	{r7}
 800d4e8:	b085      	sub	sp, #20
 800d4ea:	af00      	add	r7, sp, #0
 800d4ec:	6078      	str	r0, [r7, #4]
 800d4ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d4f6:	68bb      	ldr	r3, [r7, #8]
 800d4f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d4fc:	d103      	bne.n	800d506 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	691b      	ldr	r3, [r3, #16]
 800d502:	60fb      	str	r3, [r7, #12]
 800d504:	e00c      	b.n	800d520 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	3308      	adds	r3, #8
 800d50a:	60fb      	str	r3, [r7, #12]
 800d50c:	e002      	b.n	800d514 <vListInsert+0x2e>
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	685b      	ldr	r3, [r3, #4]
 800d512:	60fb      	str	r3, [r7, #12]
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	685b      	ldr	r3, [r3, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	68ba      	ldr	r2, [r7, #8]
 800d51c:	429a      	cmp	r2, r3
 800d51e:	d2f6      	bcs.n	800d50e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	685a      	ldr	r2, [r3, #4]
 800d524:	683b      	ldr	r3, [r7, #0]
 800d526:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d528:	683b      	ldr	r3, [r7, #0]
 800d52a:	685b      	ldr	r3, [r3, #4]
 800d52c:	683a      	ldr	r2, [r7, #0]
 800d52e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d530:	683b      	ldr	r3, [r7, #0]
 800d532:	68fa      	ldr	r2, [r7, #12]
 800d534:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	683a      	ldr	r2, [r7, #0]
 800d53a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d53c:	683b      	ldr	r3, [r7, #0]
 800d53e:	687a      	ldr	r2, [r7, #4]
 800d540:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	1c5a      	adds	r2, r3, #1
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	601a      	str	r2, [r3, #0]
}
 800d54c:	bf00      	nop
 800d54e:	3714      	adds	r7, #20
 800d550:	46bd      	mov	sp, r7
 800d552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d556:	4770      	bx	lr

0800d558 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d558:	b480      	push	{r7}
 800d55a:	b085      	sub	sp, #20
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	691b      	ldr	r3, [r3, #16]
 800d564:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	685b      	ldr	r3, [r3, #4]
 800d56a:	687a      	ldr	r2, [r7, #4]
 800d56c:	6892      	ldr	r2, [r2, #8]
 800d56e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	689b      	ldr	r3, [r3, #8]
 800d574:	687a      	ldr	r2, [r7, #4]
 800d576:	6852      	ldr	r2, [r2, #4]
 800d578:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	685b      	ldr	r3, [r3, #4]
 800d57e:	687a      	ldr	r2, [r7, #4]
 800d580:	429a      	cmp	r2, r3
 800d582:	d103      	bne.n	800d58c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	689a      	ldr	r2, [r3, #8]
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	2200      	movs	r2, #0
 800d590:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	1e5a      	subs	r2, r3, #1
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	681b      	ldr	r3, [r3, #0]
}
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	3714      	adds	r7, #20
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5aa:	4770      	bx	lr

0800d5ac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b08e      	sub	sp, #56	; 0x38
 800d5b0:	af04      	add	r7, sp, #16
 800d5b2:	60f8      	str	r0, [r7, #12]
 800d5b4:	60b9      	str	r1, [r7, #8]
 800d5b6:	607a      	str	r2, [r7, #4]
 800d5b8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d5ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d109      	bne.n	800d5d4 <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d5c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5c4:	f383 8811 	msr	BASEPRI, r3
 800d5c8:	f3bf 8f6f 	isb	sy
 800d5cc:	f3bf 8f4f 	dsb	sy
 800d5d0:	623b      	str	r3, [r7, #32]
 800d5d2:	e7fe      	b.n	800d5d2 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800d5d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d109      	bne.n	800d5ee <xTaskCreateStatic+0x42>
 800d5da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5de:	f383 8811 	msr	BASEPRI, r3
 800d5e2:	f3bf 8f6f 	isb	sy
 800d5e6:	f3bf 8f4f 	dsb	sy
 800d5ea:	61fb      	str	r3, [r7, #28]
 800d5ec:	e7fe      	b.n	800d5ec <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d5ee:	2354      	movs	r3, #84	; 0x54
 800d5f0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d5f2:	693b      	ldr	r3, [r7, #16]
 800d5f4:	2b54      	cmp	r3, #84	; 0x54
 800d5f6:	d009      	beq.n	800d60c <xTaskCreateStatic+0x60>
 800d5f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5fc:	f383 8811 	msr	BASEPRI, r3
 800d600:	f3bf 8f6f 	isb	sy
 800d604:	f3bf 8f4f 	dsb	sy
 800d608:	61bb      	str	r3, [r7, #24]
 800d60a:	e7fe      	b.n	800d60a <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d60c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d60e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d610:	2b00      	cmp	r3, #0
 800d612:	d01e      	beq.n	800d652 <xTaskCreateStatic+0xa6>
 800d614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d616:	2b00      	cmp	r3, #0
 800d618:	d01b      	beq.n	800d652 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d61a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d61c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d61e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d620:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d622:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d626:	2202      	movs	r2, #2
 800d628:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d62c:	2300      	movs	r3, #0
 800d62e:	9303      	str	r3, [sp, #12]
 800d630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d632:	9302      	str	r3, [sp, #8]
 800d634:	f107 0314 	add.w	r3, r7, #20
 800d638:	9301      	str	r3, [sp, #4]
 800d63a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d63c:	9300      	str	r3, [sp, #0]
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	687a      	ldr	r2, [r7, #4]
 800d642:	68b9      	ldr	r1, [r7, #8]
 800d644:	68f8      	ldr	r0, [r7, #12]
 800d646:	f000 f850 	bl	800d6ea <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d64a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d64c:	f000 f8d4 	bl	800d7f8 <prvAddNewTaskToReadyList>
 800d650:	e001      	b.n	800d656 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800d652:	2300      	movs	r3, #0
 800d654:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d656:	697b      	ldr	r3, [r7, #20]
	}
 800d658:	4618      	mov	r0, r3
 800d65a:	3728      	adds	r7, #40	; 0x28
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bd80      	pop	{r7, pc}

0800d660 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d660:	b580      	push	{r7, lr}
 800d662:	b08c      	sub	sp, #48	; 0x30
 800d664:	af04      	add	r7, sp, #16
 800d666:	60f8      	str	r0, [r7, #12]
 800d668:	60b9      	str	r1, [r7, #8]
 800d66a:	603b      	str	r3, [r7, #0]
 800d66c:	4613      	mov	r3, r2
 800d66e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d670:	88fb      	ldrh	r3, [r7, #6]
 800d672:	009b      	lsls	r3, r3, #2
 800d674:	4618      	mov	r0, r3
 800d676:	f000 feb5 	bl	800e3e4 <pvPortMalloc>
 800d67a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d67c:	697b      	ldr	r3, [r7, #20]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d00e      	beq.n	800d6a0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d682:	2054      	movs	r0, #84	; 0x54
 800d684:	f000 feae 	bl	800e3e4 <pvPortMalloc>
 800d688:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d68a:	69fb      	ldr	r3, [r7, #28]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d003      	beq.n	800d698 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d690:	69fb      	ldr	r3, [r7, #28]
 800d692:	697a      	ldr	r2, [r7, #20]
 800d694:	631a      	str	r2, [r3, #48]	; 0x30
 800d696:	e005      	b.n	800d6a4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d698:	6978      	ldr	r0, [r7, #20]
 800d69a:	f000 ff65 	bl	800e568 <vPortFree>
 800d69e:	e001      	b.n	800d6a4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d6a4:	69fb      	ldr	r3, [r7, #28]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d017      	beq.n	800d6da <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d6aa:	69fb      	ldr	r3, [r7, #28]
 800d6ac:	2200      	movs	r2, #0
 800d6ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d6b2:	88fa      	ldrh	r2, [r7, #6]
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	9303      	str	r3, [sp, #12]
 800d6b8:	69fb      	ldr	r3, [r7, #28]
 800d6ba:	9302      	str	r3, [sp, #8]
 800d6bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6be:	9301      	str	r3, [sp, #4]
 800d6c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6c2:	9300      	str	r3, [sp, #0]
 800d6c4:	683b      	ldr	r3, [r7, #0]
 800d6c6:	68b9      	ldr	r1, [r7, #8]
 800d6c8:	68f8      	ldr	r0, [r7, #12]
 800d6ca:	f000 f80e 	bl	800d6ea <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d6ce:	69f8      	ldr	r0, [r7, #28]
 800d6d0:	f000 f892 	bl	800d7f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d6d4:	2301      	movs	r3, #1
 800d6d6:	61bb      	str	r3, [r7, #24]
 800d6d8:	e002      	b.n	800d6e0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d6da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d6de:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d6e0:	69bb      	ldr	r3, [r7, #24]
	}
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	3720      	adds	r7, #32
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}

0800d6ea <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d6ea:	b580      	push	{r7, lr}
 800d6ec:	b088      	sub	sp, #32
 800d6ee:	af00      	add	r7, sp, #0
 800d6f0:	60f8      	str	r0, [r7, #12]
 800d6f2:	60b9      	str	r1, [r7, #8]
 800d6f4:	607a      	str	r2, [r7, #4]
 800d6f6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d6f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d702:	3b01      	subs	r3, #1
 800d704:	009b      	lsls	r3, r3, #2
 800d706:	4413      	add	r3, r2
 800d708:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d70a:	69bb      	ldr	r3, [r7, #24]
 800d70c:	f023 0307 	bic.w	r3, r3, #7
 800d710:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d712:	69bb      	ldr	r3, [r7, #24]
 800d714:	f003 0307 	and.w	r3, r3, #7
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d009      	beq.n	800d730 <prvInitialiseNewTask+0x46>
 800d71c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d720:	f383 8811 	msr	BASEPRI, r3
 800d724:	f3bf 8f6f 	isb	sy
 800d728:	f3bf 8f4f 	dsb	sy
 800d72c:	617b      	str	r3, [r7, #20]
 800d72e:	e7fe      	b.n	800d72e <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d730:	68bb      	ldr	r3, [r7, #8]
 800d732:	2b00      	cmp	r3, #0
 800d734:	d01f      	beq.n	800d776 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d736:	2300      	movs	r3, #0
 800d738:	61fb      	str	r3, [r7, #28]
 800d73a:	e012      	b.n	800d762 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d73c:	68ba      	ldr	r2, [r7, #8]
 800d73e:	69fb      	ldr	r3, [r7, #28]
 800d740:	4413      	add	r3, r2
 800d742:	7819      	ldrb	r1, [r3, #0]
 800d744:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d746:	69fb      	ldr	r3, [r7, #28]
 800d748:	4413      	add	r3, r2
 800d74a:	3334      	adds	r3, #52	; 0x34
 800d74c:	460a      	mov	r2, r1
 800d74e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d750:	68ba      	ldr	r2, [r7, #8]
 800d752:	69fb      	ldr	r3, [r7, #28]
 800d754:	4413      	add	r3, r2
 800d756:	781b      	ldrb	r3, [r3, #0]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d006      	beq.n	800d76a <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d75c:	69fb      	ldr	r3, [r7, #28]
 800d75e:	3301      	adds	r3, #1
 800d760:	61fb      	str	r3, [r7, #28]
 800d762:	69fb      	ldr	r3, [r7, #28]
 800d764:	2b0f      	cmp	r3, #15
 800d766:	d9e9      	bls.n	800d73c <prvInitialiseNewTask+0x52>
 800d768:	e000      	b.n	800d76c <prvInitialiseNewTask+0x82>
			{
				break;
 800d76a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d76c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d76e:	2200      	movs	r2, #0
 800d770:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d774:	e003      	b.n	800d77e <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d778:	2200      	movs	r2, #0
 800d77a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d77e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d780:	2b06      	cmp	r3, #6
 800d782:	d901      	bls.n	800d788 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d784:	2306      	movs	r3, #6
 800d786:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d78a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d78c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d78e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d790:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d792:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800d794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d796:	2200      	movs	r2, #0
 800d798:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d79a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d79c:	3304      	adds	r3, #4
 800d79e:	4618      	mov	r0, r3
 800d7a0:	f7ff fe70 	bl	800d484 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d7a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7a6:	3318      	adds	r3, #24
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	f7ff fe6b 	bl	800d484 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d7ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d7b2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d7b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7b6:	f1c3 0207 	rsb	r2, r3, #7
 800d7ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7bc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d7be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d7c2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d7c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7c6:	2200      	movs	r2, #0
 800d7c8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d7ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d7d2:	683a      	ldr	r2, [r7, #0]
 800d7d4:	68f9      	ldr	r1, [r7, #12]
 800d7d6:	69b8      	ldr	r0, [r7, #24]
 800d7d8:	f000 fbfe 	bl	800dfd8 <pxPortInitialiseStack>
 800d7dc:	4602      	mov	r2, r0
 800d7de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7e0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d7e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d002      	beq.n	800d7ee <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d7e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d7ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d7ee:	bf00      	nop
 800d7f0:	3720      	adds	r7, #32
 800d7f2:	46bd      	mov	sp, r7
 800d7f4:	bd80      	pop	{r7, pc}
	...

0800d7f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b082      	sub	sp, #8
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d800:	f000 fd14 	bl	800e22c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d804:	4b2a      	ldr	r3, [pc, #168]	; (800d8b0 <prvAddNewTaskToReadyList+0xb8>)
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	3301      	adds	r3, #1
 800d80a:	4a29      	ldr	r2, [pc, #164]	; (800d8b0 <prvAddNewTaskToReadyList+0xb8>)
 800d80c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d80e:	4b29      	ldr	r3, [pc, #164]	; (800d8b4 <prvAddNewTaskToReadyList+0xbc>)
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	2b00      	cmp	r3, #0
 800d814:	d109      	bne.n	800d82a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d816:	4a27      	ldr	r2, [pc, #156]	; (800d8b4 <prvAddNewTaskToReadyList+0xbc>)
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d81c:	4b24      	ldr	r3, [pc, #144]	; (800d8b0 <prvAddNewTaskToReadyList+0xb8>)
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	2b01      	cmp	r3, #1
 800d822:	d110      	bne.n	800d846 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d824:	f000 fab8 	bl	800dd98 <prvInitialiseTaskLists>
 800d828:	e00d      	b.n	800d846 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d82a:	4b23      	ldr	r3, [pc, #140]	; (800d8b8 <prvAddNewTaskToReadyList+0xc0>)
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d109      	bne.n	800d846 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d832:	4b20      	ldr	r3, [pc, #128]	; (800d8b4 <prvAddNewTaskToReadyList+0xbc>)
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d83c:	429a      	cmp	r2, r3
 800d83e:	d802      	bhi.n	800d846 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d840:	4a1c      	ldr	r2, [pc, #112]	; (800d8b4 <prvAddNewTaskToReadyList+0xbc>)
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d846:	4b1d      	ldr	r3, [pc, #116]	; (800d8bc <prvAddNewTaskToReadyList+0xc4>)
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	3301      	adds	r3, #1
 800d84c:	4a1b      	ldr	r2, [pc, #108]	; (800d8bc <prvAddNewTaskToReadyList+0xc4>)
 800d84e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d854:	2201      	movs	r2, #1
 800d856:	409a      	lsls	r2, r3
 800d858:	4b19      	ldr	r3, [pc, #100]	; (800d8c0 <prvAddNewTaskToReadyList+0xc8>)
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	4313      	orrs	r3, r2
 800d85e:	4a18      	ldr	r2, [pc, #96]	; (800d8c0 <prvAddNewTaskToReadyList+0xc8>)
 800d860:	6013      	str	r3, [r2, #0]
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d866:	4613      	mov	r3, r2
 800d868:	009b      	lsls	r3, r3, #2
 800d86a:	4413      	add	r3, r2
 800d86c:	009b      	lsls	r3, r3, #2
 800d86e:	4a15      	ldr	r2, [pc, #84]	; (800d8c4 <prvAddNewTaskToReadyList+0xcc>)
 800d870:	441a      	add	r2, r3
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	3304      	adds	r3, #4
 800d876:	4619      	mov	r1, r3
 800d878:	4610      	mov	r0, r2
 800d87a:	f7ff fe10 	bl	800d49e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d87e:	f000 fd03 	bl	800e288 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d882:	4b0d      	ldr	r3, [pc, #52]	; (800d8b8 <prvAddNewTaskToReadyList+0xc0>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d00e      	beq.n	800d8a8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d88a:	4b0a      	ldr	r3, [pc, #40]	; (800d8b4 <prvAddNewTaskToReadyList+0xbc>)
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d894:	429a      	cmp	r2, r3
 800d896:	d207      	bcs.n	800d8a8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d898:	4b0b      	ldr	r3, [pc, #44]	; (800d8c8 <prvAddNewTaskToReadyList+0xd0>)
 800d89a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d89e:	601a      	str	r2, [r3, #0]
 800d8a0:	f3bf 8f4f 	dsb	sy
 800d8a4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d8a8:	bf00      	nop
 800d8aa:	3708      	adds	r7, #8
 800d8ac:	46bd      	mov	sp, r7
 800d8ae:	bd80      	pop	{r7, pc}
 800d8b0:	20000d8c 	.word	0x20000d8c
 800d8b4:	20000c8c 	.word	0x20000c8c
 800d8b8:	20000d98 	.word	0x20000d98
 800d8bc:	20000da8 	.word	0x20000da8
 800d8c0:	20000d94 	.word	0x20000d94
 800d8c4:	20000c90 	.word	0x20000c90
 800d8c8:	e000ed04 	.word	0xe000ed04

0800d8cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d8cc:	b580      	push	{r7, lr}
 800d8ce:	b084      	sub	sp, #16
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d016      	beq.n	800d90c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d8de:	4b13      	ldr	r3, [pc, #76]	; (800d92c <vTaskDelay+0x60>)
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d009      	beq.n	800d8fa <vTaskDelay+0x2e>
 800d8e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8ea:	f383 8811 	msr	BASEPRI, r3
 800d8ee:	f3bf 8f6f 	isb	sy
 800d8f2:	f3bf 8f4f 	dsb	sy
 800d8f6:	60bb      	str	r3, [r7, #8]
 800d8f8:	e7fe      	b.n	800d8f8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800d8fa:	f000 f879 	bl	800d9f0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d8fe:	2100      	movs	r1, #0
 800d900:	6878      	ldr	r0, [r7, #4]
 800d902:	f000 fb03 	bl	800df0c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d906:	f000 f881 	bl	800da0c <xTaskResumeAll>
 800d90a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d107      	bne.n	800d922 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800d912:	4b07      	ldr	r3, [pc, #28]	; (800d930 <vTaskDelay+0x64>)
 800d914:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d918:	601a      	str	r2, [r3, #0]
 800d91a:	f3bf 8f4f 	dsb	sy
 800d91e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d922:	bf00      	nop
 800d924:	3710      	adds	r7, #16
 800d926:	46bd      	mov	sp, r7
 800d928:	bd80      	pop	{r7, pc}
 800d92a:	bf00      	nop
 800d92c:	20000db4 	.word	0x20000db4
 800d930:	e000ed04 	.word	0xe000ed04

0800d934 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d934:	b580      	push	{r7, lr}
 800d936:	b08a      	sub	sp, #40	; 0x28
 800d938:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d93a:	2300      	movs	r3, #0
 800d93c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d93e:	2300      	movs	r3, #0
 800d940:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d942:	463a      	mov	r2, r7
 800d944:	1d39      	adds	r1, r7, #4
 800d946:	f107 0308 	add.w	r3, r7, #8
 800d94a:	4618      	mov	r0, r3
 800d94c:	f7f2 fdc8 	bl	80004e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d950:	6839      	ldr	r1, [r7, #0]
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	68ba      	ldr	r2, [r7, #8]
 800d956:	9202      	str	r2, [sp, #8]
 800d958:	9301      	str	r3, [sp, #4]
 800d95a:	2300      	movs	r3, #0
 800d95c:	9300      	str	r3, [sp, #0]
 800d95e:	2300      	movs	r3, #0
 800d960:	460a      	mov	r2, r1
 800d962:	491d      	ldr	r1, [pc, #116]	; (800d9d8 <vTaskStartScheduler+0xa4>)
 800d964:	481d      	ldr	r0, [pc, #116]	; (800d9dc <vTaskStartScheduler+0xa8>)
 800d966:	f7ff fe21 	bl	800d5ac <xTaskCreateStatic>
 800d96a:	4602      	mov	r2, r0
 800d96c:	4b1c      	ldr	r3, [pc, #112]	; (800d9e0 <vTaskStartScheduler+0xac>)
 800d96e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d970:	4b1b      	ldr	r3, [pc, #108]	; (800d9e0 <vTaskStartScheduler+0xac>)
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d002      	beq.n	800d97e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d978:	2301      	movs	r3, #1
 800d97a:	617b      	str	r3, [r7, #20]
 800d97c:	e001      	b.n	800d982 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d97e:	2300      	movs	r3, #0
 800d980:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d982:	697b      	ldr	r3, [r7, #20]
 800d984:	2b01      	cmp	r3, #1
 800d986:	d115      	bne.n	800d9b4 <vTaskStartScheduler+0x80>
 800d988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d98c:	f383 8811 	msr	BASEPRI, r3
 800d990:	f3bf 8f6f 	isb	sy
 800d994:	f3bf 8f4f 	dsb	sy
 800d998:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d99a:	4b12      	ldr	r3, [pc, #72]	; (800d9e4 <vTaskStartScheduler+0xb0>)
 800d99c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d9a0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d9a2:	4b11      	ldr	r3, [pc, #68]	; (800d9e8 <vTaskStartScheduler+0xb4>)
 800d9a4:	2201      	movs	r2, #1
 800d9a6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d9a8:	4b10      	ldr	r3, [pc, #64]	; (800d9ec <vTaskStartScheduler+0xb8>)
 800d9aa:	2200      	movs	r2, #0
 800d9ac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d9ae:	f000 fb9f 	bl	800e0f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d9b2:	e00d      	b.n	800d9d0 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d9b4:	697b      	ldr	r3, [r7, #20]
 800d9b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d9ba:	d109      	bne.n	800d9d0 <vTaskStartScheduler+0x9c>
 800d9bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9c0:	f383 8811 	msr	BASEPRI, r3
 800d9c4:	f3bf 8f6f 	isb	sy
 800d9c8:	f3bf 8f4f 	dsb	sy
 800d9cc:	60fb      	str	r3, [r7, #12]
 800d9ce:	e7fe      	b.n	800d9ce <vTaskStartScheduler+0x9a>
}
 800d9d0:	bf00      	nop
 800d9d2:	3718      	adds	r7, #24
 800d9d4:	46bd      	mov	sp, r7
 800d9d6:	bd80      	pop	{r7, pc}
 800d9d8:	0800f948 	.word	0x0800f948
 800d9dc:	0800dd69 	.word	0x0800dd69
 800d9e0:	20000db0 	.word	0x20000db0
 800d9e4:	20000dac 	.word	0x20000dac
 800d9e8:	20000d98 	.word	0x20000d98
 800d9ec:	20000d90 	.word	0x20000d90

0800d9f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d9f0:	b480      	push	{r7}
 800d9f2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d9f4:	4b04      	ldr	r3, [pc, #16]	; (800da08 <vTaskSuspendAll+0x18>)
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	3301      	adds	r3, #1
 800d9fa:	4a03      	ldr	r2, [pc, #12]	; (800da08 <vTaskSuspendAll+0x18>)
 800d9fc:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800d9fe:	bf00      	nop
 800da00:	46bd      	mov	sp, r7
 800da02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da06:	4770      	bx	lr
 800da08:	20000db4 	.word	0x20000db4

0800da0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800da0c:	b580      	push	{r7, lr}
 800da0e:	b084      	sub	sp, #16
 800da10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800da12:	2300      	movs	r3, #0
 800da14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800da16:	2300      	movs	r3, #0
 800da18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800da1a:	4b41      	ldr	r3, [pc, #260]	; (800db20 <xTaskResumeAll+0x114>)
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d109      	bne.n	800da36 <xTaskResumeAll+0x2a>
 800da22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da26:	f383 8811 	msr	BASEPRI, r3
 800da2a:	f3bf 8f6f 	isb	sy
 800da2e:	f3bf 8f4f 	dsb	sy
 800da32:	603b      	str	r3, [r7, #0]
 800da34:	e7fe      	b.n	800da34 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800da36:	f000 fbf9 	bl	800e22c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800da3a:	4b39      	ldr	r3, [pc, #228]	; (800db20 <xTaskResumeAll+0x114>)
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	3b01      	subs	r3, #1
 800da40:	4a37      	ldr	r2, [pc, #220]	; (800db20 <xTaskResumeAll+0x114>)
 800da42:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800da44:	4b36      	ldr	r3, [pc, #216]	; (800db20 <xTaskResumeAll+0x114>)
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d161      	bne.n	800db10 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800da4c:	4b35      	ldr	r3, [pc, #212]	; (800db24 <xTaskResumeAll+0x118>)
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	2b00      	cmp	r3, #0
 800da52:	d05d      	beq.n	800db10 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800da54:	e02e      	b.n	800dab4 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da56:	4b34      	ldr	r3, [pc, #208]	; (800db28 <xTaskResumeAll+0x11c>)
 800da58:	68db      	ldr	r3, [r3, #12]
 800da5a:	68db      	ldr	r3, [r3, #12]
 800da5c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	3318      	adds	r3, #24
 800da62:	4618      	mov	r0, r3
 800da64:	f7ff fd78 	bl	800d558 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	3304      	adds	r3, #4
 800da6c:	4618      	mov	r0, r3
 800da6e:	f7ff fd73 	bl	800d558 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da76:	2201      	movs	r2, #1
 800da78:	409a      	lsls	r2, r3
 800da7a:	4b2c      	ldr	r3, [pc, #176]	; (800db2c <xTaskResumeAll+0x120>)
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	4313      	orrs	r3, r2
 800da80:	4a2a      	ldr	r2, [pc, #168]	; (800db2c <xTaskResumeAll+0x120>)
 800da82:	6013      	str	r3, [r2, #0]
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da88:	4613      	mov	r3, r2
 800da8a:	009b      	lsls	r3, r3, #2
 800da8c:	4413      	add	r3, r2
 800da8e:	009b      	lsls	r3, r3, #2
 800da90:	4a27      	ldr	r2, [pc, #156]	; (800db30 <xTaskResumeAll+0x124>)
 800da92:	441a      	add	r2, r3
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	3304      	adds	r3, #4
 800da98:	4619      	mov	r1, r3
 800da9a:	4610      	mov	r0, r2
 800da9c:	f7ff fcff 	bl	800d49e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800daa4:	4b23      	ldr	r3, [pc, #140]	; (800db34 <xTaskResumeAll+0x128>)
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800daaa:	429a      	cmp	r2, r3
 800daac:	d302      	bcc.n	800dab4 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800daae:	4b22      	ldr	r3, [pc, #136]	; (800db38 <xTaskResumeAll+0x12c>)
 800dab0:	2201      	movs	r2, #1
 800dab2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dab4:	4b1c      	ldr	r3, [pc, #112]	; (800db28 <xTaskResumeAll+0x11c>)
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d1cc      	bne.n	800da56 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d001      	beq.n	800dac6 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800dac2:	f000 fa03 	bl	800decc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800dac6:	4b1d      	ldr	r3, [pc, #116]	; (800db3c <xTaskResumeAll+0x130>)
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d010      	beq.n	800daf4 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800dad2:	f000 f837 	bl	800db44 <xTaskIncrementTick>
 800dad6:	4603      	mov	r3, r0
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d002      	beq.n	800dae2 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800dadc:	4b16      	ldr	r3, [pc, #88]	; (800db38 <xTaskResumeAll+0x12c>)
 800dade:	2201      	movs	r2, #1
 800dae0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	3b01      	subs	r3, #1
 800dae6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	2b00      	cmp	r3, #0
 800daec:	d1f1      	bne.n	800dad2 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800daee:	4b13      	ldr	r3, [pc, #76]	; (800db3c <xTaskResumeAll+0x130>)
 800daf0:	2200      	movs	r2, #0
 800daf2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800daf4:	4b10      	ldr	r3, [pc, #64]	; (800db38 <xTaskResumeAll+0x12c>)
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d009      	beq.n	800db10 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800dafc:	2301      	movs	r3, #1
 800dafe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800db00:	4b0f      	ldr	r3, [pc, #60]	; (800db40 <xTaskResumeAll+0x134>)
 800db02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db06:	601a      	str	r2, [r3, #0]
 800db08:	f3bf 8f4f 	dsb	sy
 800db0c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800db10:	f000 fbba 	bl	800e288 <vPortExitCritical>

	return xAlreadyYielded;
 800db14:	68bb      	ldr	r3, [r7, #8]
}
 800db16:	4618      	mov	r0, r3
 800db18:	3710      	adds	r7, #16
 800db1a:	46bd      	mov	sp, r7
 800db1c:	bd80      	pop	{r7, pc}
 800db1e:	bf00      	nop
 800db20:	20000db4 	.word	0x20000db4
 800db24:	20000d8c 	.word	0x20000d8c
 800db28:	20000d4c 	.word	0x20000d4c
 800db2c:	20000d94 	.word	0x20000d94
 800db30:	20000c90 	.word	0x20000c90
 800db34:	20000c8c 	.word	0x20000c8c
 800db38:	20000da0 	.word	0x20000da0
 800db3c:	20000d9c 	.word	0x20000d9c
 800db40:	e000ed04 	.word	0xe000ed04

0800db44 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800db44:	b580      	push	{r7, lr}
 800db46:	b086      	sub	sp, #24
 800db48:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800db4a:	2300      	movs	r3, #0
 800db4c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800db4e:	4b4e      	ldr	r3, [pc, #312]	; (800dc88 <xTaskIncrementTick+0x144>)
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	2b00      	cmp	r3, #0
 800db54:	f040 8087 	bne.w	800dc66 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800db58:	4b4c      	ldr	r3, [pc, #304]	; (800dc8c <xTaskIncrementTick+0x148>)
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	3301      	adds	r3, #1
 800db5e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800db60:	4a4a      	ldr	r2, [pc, #296]	; (800dc8c <xTaskIncrementTick+0x148>)
 800db62:	693b      	ldr	r3, [r7, #16]
 800db64:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800db66:	693b      	ldr	r3, [r7, #16]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d11f      	bne.n	800dbac <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800db6c:	4b48      	ldr	r3, [pc, #288]	; (800dc90 <xTaskIncrementTick+0x14c>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	2b00      	cmp	r3, #0
 800db74:	d009      	beq.n	800db8a <xTaskIncrementTick+0x46>
 800db76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db7a:	f383 8811 	msr	BASEPRI, r3
 800db7e:	f3bf 8f6f 	isb	sy
 800db82:	f3bf 8f4f 	dsb	sy
 800db86:	603b      	str	r3, [r7, #0]
 800db88:	e7fe      	b.n	800db88 <xTaskIncrementTick+0x44>
 800db8a:	4b41      	ldr	r3, [pc, #260]	; (800dc90 <xTaskIncrementTick+0x14c>)
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	60fb      	str	r3, [r7, #12]
 800db90:	4b40      	ldr	r3, [pc, #256]	; (800dc94 <xTaskIncrementTick+0x150>)
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	4a3e      	ldr	r2, [pc, #248]	; (800dc90 <xTaskIncrementTick+0x14c>)
 800db96:	6013      	str	r3, [r2, #0]
 800db98:	4a3e      	ldr	r2, [pc, #248]	; (800dc94 <xTaskIncrementTick+0x150>)
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	6013      	str	r3, [r2, #0]
 800db9e:	4b3e      	ldr	r3, [pc, #248]	; (800dc98 <xTaskIncrementTick+0x154>)
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	3301      	adds	r3, #1
 800dba4:	4a3c      	ldr	r2, [pc, #240]	; (800dc98 <xTaskIncrementTick+0x154>)
 800dba6:	6013      	str	r3, [r2, #0]
 800dba8:	f000 f990 	bl	800decc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800dbac:	4b3b      	ldr	r3, [pc, #236]	; (800dc9c <xTaskIncrementTick+0x158>)
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	693a      	ldr	r2, [r7, #16]
 800dbb2:	429a      	cmp	r2, r3
 800dbb4:	d348      	bcc.n	800dc48 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dbb6:	4b36      	ldr	r3, [pc, #216]	; (800dc90 <xTaskIncrementTick+0x14c>)
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d104      	bne.n	800dbca <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dbc0:	4b36      	ldr	r3, [pc, #216]	; (800dc9c <xTaskIncrementTick+0x158>)
 800dbc2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dbc6:	601a      	str	r2, [r3, #0]
					break;
 800dbc8:	e03e      	b.n	800dc48 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dbca:	4b31      	ldr	r3, [pc, #196]	; (800dc90 <xTaskIncrementTick+0x14c>)
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	68db      	ldr	r3, [r3, #12]
 800dbd0:	68db      	ldr	r3, [r3, #12]
 800dbd2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800dbd4:	68bb      	ldr	r3, [r7, #8]
 800dbd6:	685b      	ldr	r3, [r3, #4]
 800dbd8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800dbda:	693a      	ldr	r2, [r7, #16]
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	429a      	cmp	r2, r3
 800dbe0:	d203      	bcs.n	800dbea <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800dbe2:	4a2e      	ldr	r2, [pc, #184]	; (800dc9c <xTaskIncrementTick+0x158>)
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800dbe8:	e02e      	b.n	800dc48 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dbea:	68bb      	ldr	r3, [r7, #8]
 800dbec:	3304      	adds	r3, #4
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f7ff fcb2 	bl	800d558 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800dbf4:	68bb      	ldr	r3, [r7, #8]
 800dbf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d004      	beq.n	800dc06 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dbfc:	68bb      	ldr	r3, [r7, #8]
 800dbfe:	3318      	adds	r3, #24
 800dc00:	4618      	mov	r0, r3
 800dc02:	f7ff fca9 	bl	800d558 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800dc06:	68bb      	ldr	r3, [r7, #8]
 800dc08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc0a:	2201      	movs	r2, #1
 800dc0c:	409a      	lsls	r2, r3
 800dc0e:	4b24      	ldr	r3, [pc, #144]	; (800dca0 <xTaskIncrementTick+0x15c>)
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	4313      	orrs	r3, r2
 800dc14:	4a22      	ldr	r2, [pc, #136]	; (800dca0 <xTaskIncrementTick+0x15c>)
 800dc16:	6013      	str	r3, [r2, #0]
 800dc18:	68bb      	ldr	r3, [r7, #8]
 800dc1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc1c:	4613      	mov	r3, r2
 800dc1e:	009b      	lsls	r3, r3, #2
 800dc20:	4413      	add	r3, r2
 800dc22:	009b      	lsls	r3, r3, #2
 800dc24:	4a1f      	ldr	r2, [pc, #124]	; (800dca4 <xTaskIncrementTick+0x160>)
 800dc26:	441a      	add	r2, r3
 800dc28:	68bb      	ldr	r3, [r7, #8]
 800dc2a:	3304      	adds	r3, #4
 800dc2c:	4619      	mov	r1, r3
 800dc2e:	4610      	mov	r0, r2
 800dc30:	f7ff fc35 	bl	800d49e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dc34:	68bb      	ldr	r3, [r7, #8]
 800dc36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc38:	4b1b      	ldr	r3, [pc, #108]	; (800dca8 <xTaskIncrementTick+0x164>)
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc3e:	429a      	cmp	r2, r3
 800dc40:	d3b9      	bcc.n	800dbb6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800dc42:	2301      	movs	r3, #1
 800dc44:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dc46:	e7b6      	b.n	800dbb6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800dc48:	4b17      	ldr	r3, [pc, #92]	; (800dca8 <xTaskIncrementTick+0x164>)
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc4e:	4915      	ldr	r1, [pc, #84]	; (800dca4 <xTaskIncrementTick+0x160>)
 800dc50:	4613      	mov	r3, r2
 800dc52:	009b      	lsls	r3, r3, #2
 800dc54:	4413      	add	r3, r2
 800dc56:	009b      	lsls	r3, r3, #2
 800dc58:	440b      	add	r3, r1
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	2b01      	cmp	r3, #1
 800dc5e:	d907      	bls.n	800dc70 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800dc60:	2301      	movs	r3, #1
 800dc62:	617b      	str	r3, [r7, #20]
 800dc64:	e004      	b.n	800dc70 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800dc66:	4b11      	ldr	r3, [pc, #68]	; (800dcac <xTaskIncrementTick+0x168>)
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	3301      	adds	r3, #1
 800dc6c:	4a0f      	ldr	r2, [pc, #60]	; (800dcac <xTaskIncrementTick+0x168>)
 800dc6e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800dc70:	4b0f      	ldr	r3, [pc, #60]	; (800dcb0 <xTaskIncrementTick+0x16c>)
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d001      	beq.n	800dc7c <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800dc78:	2301      	movs	r3, #1
 800dc7a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800dc7c:	697b      	ldr	r3, [r7, #20]
}
 800dc7e:	4618      	mov	r0, r3
 800dc80:	3718      	adds	r7, #24
 800dc82:	46bd      	mov	sp, r7
 800dc84:	bd80      	pop	{r7, pc}
 800dc86:	bf00      	nop
 800dc88:	20000db4 	.word	0x20000db4
 800dc8c:	20000d90 	.word	0x20000d90
 800dc90:	20000d44 	.word	0x20000d44
 800dc94:	20000d48 	.word	0x20000d48
 800dc98:	20000da4 	.word	0x20000da4
 800dc9c:	20000dac 	.word	0x20000dac
 800dca0:	20000d94 	.word	0x20000d94
 800dca4:	20000c90 	.word	0x20000c90
 800dca8:	20000c8c 	.word	0x20000c8c
 800dcac:	20000d9c 	.word	0x20000d9c
 800dcb0:	20000da0 	.word	0x20000da0

0800dcb4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800dcb4:	b480      	push	{r7}
 800dcb6:	b087      	sub	sp, #28
 800dcb8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800dcba:	4b26      	ldr	r3, [pc, #152]	; (800dd54 <vTaskSwitchContext+0xa0>)
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d003      	beq.n	800dcca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800dcc2:	4b25      	ldr	r3, [pc, #148]	; (800dd58 <vTaskSwitchContext+0xa4>)
 800dcc4:	2201      	movs	r2, #1
 800dcc6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800dcc8:	e03e      	b.n	800dd48 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800dcca:	4b23      	ldr	r3, [pc, #140]	; (800dd58 <vTaskSwitchContext+0xa4>)
 800dccc:	2200      	movs	r2, #0
 800dcce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dcd0:	4b22      	ldr	r3, [pc, #136]	; (800dd5c <vTaskSwitchContext+0xa8>)
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	fab3 f383 	clz	r3, r3
 800dcdc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800dcde:	7afb      	ldrb	r3, [r7, #11]
 800dce0:	f1c3 031f 	rsb	r3, r3, #31
 800dce4:	617b      	str	r3, [r7, #20]
 800dce6:	491e      	ldr	r1, [pc, #120]	; (800dd60 <vTaskSwitchContext+0xac>)
 800dce8:	697a      	ldr	r2, [r7, #20]
 800dcea:	4613      	mov	r3, r2
 800dcec:	009b      	lsls	r3, r3, #2
 800dcee:	4413      	add	r3, r2
 800dcf0:	009b      	lsls	r3, r3, #2
 800dcf2:	440b      	add	r3, r1
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d109      	bne.n	800dd0e <vTaskSwitchContext+0x5a>
	__asm volatile
 800dcfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcfe:	f383 8811 	msr	BASEPRI, r3
 800dd02:	f3bf 8f6f 	isb	sy
 800dd06:	f3bf 8f4f 	dsb	sy
 800dd0a:	607b      	str	r3, [r7, #4]
 800dd0c:	e7fe      	b.n	800dd0c <vTaskSwitchContext+0x58>
 800dd0e:	697a      	ldr	r2, [r7, #20]
 800dd10:	4613      	mov	r3, r2
 800dd12:	009b      	lsls	r3, r3, #2
 800dd14:	4413      	add	r3, r2
 800dd16:	009b      	lsls	r3, r3, #2
 800dd18:	4a11      	ldr	r2, [pc, #68]	; (800dd60 <vTaskSwitchContext+0xac>)
 800dd1a:	4413      	add	r3, r2
 800dd1c:	613b      	str	r3, [r7, #16]
 800dd1e:	693b      	ldr	r3, [r7, #16]
 800dd20:	685b      	ldr	r3, [r3, #4]
 800dd22:	685a      	ldr	r2, [r3, #4]
 800dd24:	693b      	ldr	r3, [r7, #16]
 800dd26:	605a      	str	r2, [r3, #4]
 800dd28:	693b      	ldr	r3, [r7, #16]
 800dd2a:	685a      	ldr	r2, [r3, #4]
 800dd2c:	693b      	ldr	r3, [r7, #16]
 800dd2e:	3308      	adds	r3, #8
 800dd30:	429a      	cmp	r2, r3
 800dd32:	d104      	bne.n	800dd3e <vTaskSwitchContext+0x8a>
 800dd34:	693b      	ldr	r3, [r7, #16]
 800dd36:	685b      	ldr	r3, [r3, #4]
 800dd38:	685a      	ldr	r2, [r3, #4]
 800dd3a:	693b      	ldr	r3, [r7, #16]
 800dd3c:	605a      	str	r2, [r3, #4]
 800dd3e:	693b      	ldr	r3, [r7, #16]
 800dd40:	685b      	ldr	r3, [r3, #4]
 800dd42:	68db      	ldr	r3, [r3, #12]
 800dd44:	4a07      	ldr	r2, [pc, #28]	; (800dd64 <vTaskSwitchContext+0xb0>)
 800dd46:	6013      	str	r3, [r2, #0]
}
 800dd48:	bf00      	nop
 800dd4a:	371c      	adds	r7, #28
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd52:	4770      	bx	lr
 800dd54:	20000db4 	.word	0x20000db4
 800dd58:	20000da0 	.word	0x20000da0
 800dd5c:	20000d94 	.word	0x20000d94
 800dd60:	20000c90 	.word	0x20000c90
 800dd64:	20000c8c 	.word	0x20000c8c

0800dd68 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	b082      	sub	sp, #8
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800dd70:	f000 f852 	bl	800de18 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800dd74:	4b06      	ldr	r3, [pc, #24]	; (800dd90 <prvIdleTask+0x28>)
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	2b01      	cmp	r3, #1
 800dd7a:	d9f9      	bls.n	800dd70 <prvIdleTask+0x8>
			{
				taskYIELD();
 800dd7c:	4b05      	ldr	r3, [pc, #20]	; (800dd94 <prvIdleTask+0x2c>)
 800dd7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd82:	601a      	str	r2, [r3, #0]
 800dd84:	f3bf 8f4f 	dsb	sy
 800dd88:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800dd8c:	e7f0      	b.n	800dd70 <prvIdleTask+0x8>
 800dd8e:	bf00      	nop
 800dd90:	20000c90 	.word	0x20000c90
 800dd94:	e000ed04 	.word	0xe000ed04

0800dd98 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b082      	sub	sp, #8
 800dd9c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dd9e:	2300      	movs	r3, #0
 800dda0:	607b      	str	r3, [r7, #4]
 800dda2:	e00c      	b.n	800ddbe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800dda4:	687a      	ldr	r2, [r7, #4]
 800dda6:	4613      	mov	r3, r2
 800dda8:	009b      	lsls	r3, r3, #2
 800ddaa:	4413      	add	r3, r2
 800ddac:	009b      	lsls	r3, r3, #2
 800ddae:	4a12      	ldr	r2, [pc, #72]	; (800ddf8 <prvInitialiseTaskLists+0x60>)
 800ddb0:	4413      	add	r3, r2
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f7ff fb46 	bl	800d444 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	3301      	adds	r3, #1
 800ddbc:	607b      	str	r3, [r7, #4]
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	2b06      	cmp	r3, #6
 800ddc2:	d9ef      	bls.n	800dda4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ddc4:	480d      	ldr	r0, [pc, #52]	; (800ddfc <prvInitialiseTaskLists+0x64>)
 800ddc6:	f7ff fb3d 	bl	800d444 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ddca:	480d      	ldr	r0, [pc, #52]	; (800de00 <prvInitialiseTaskLists+0x68>)
 800ddcc:	f7ff fb3a 	bl	800d444 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ddd0:	480c      	ldr	r0, [pc, #48]	; (800de04 <prvInitialiseTaskLists+0x6c>)
 800ddd2:	f7ff fb37 	bl	800d444 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ddd6:	480c      	ldr	r0, [pc, #48]	; (800de08 <prvInitialiseTaskLists+0x70>)
 800ddd8:	f7ff fb34 	bl	800d444 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800dddc:	480b      	ldr	r0, [pc, #44]	; (800de0c <prvInitialiseTaskLists+0x74>)
 800ddde:	f7ff fb31 	bl	800d444 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800dde2:	4b0b      	ldr	r3, [pc, #44]	; (800de10 <prvInitialiseTaskLists+0x78>)
 800dde4:	4a05      	ldr	r2, [pc, #20]	; (800ddfc <prvInitialiseTaskLists+0x64>)
 800dde6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800dde8:	4b0a      	ldr	r3, [pc, #40]	; (800de14 <prvInitialiseTaskLists+0x7c>)
 800ddea:	4a05      	ldr	r2, [pc, #20]	; (800de00 <prvInitialiseTaskLists+0x68>)
 800ddec:	601a      	str	r2, [r3, #0]
}
 800ddee:	bf00      	nop
 800ddf0:	3708      	adds	r7, #8
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	bd80      	pop	{r7, pc}
 800ddf6:	bf00      	nop
 800ddf8:	20000c90 	.word	0x20000c90
 800ddfc:	20000d1c 	.word	0x20000d1c
 800de00:	20000d30 	.word	0x20000d30
 800de04:	20000d4c 	.word	0x20000d4c
 800de08:	20000d60 	.word	0x20000d60
 800de0c:	20000d78 	.word	0x20000d78
 800de10:	20000d44 	.word	0x20000d44
 800de14:	20000d48 	.word	0x20000d48

0800de18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800de18:	b580      	push	{r7, lr}
 800de1a:	b082      	sub	sp, #8
 800de1c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800de1e:	e019      	b.n	800de54 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800de20:	f000 fa04 	bl	800e22c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800de24:	4b0f      	ldr	r3, [pc, #60]	; (800de64 <prvCheckTasksWaitingTermination+0x4c>)
 800de26:	68db      	ldr	r3, [r3, #12]
 800de28:	68db      	ldr	r3, [r3, #12]
 800de2a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	3304      	adds	r3, #4
 800de30:	4618      	mov	r0, r3
 800de32:	f7ff fb91 	bl	800d558 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800de36:	4b0c      	ldr	r3, [pc, #48]	; (800de68 <prvCheckTasksWaitingTermination+0x50>)
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	3b01      	subs	r3, #1
 800de3c:	4a0a      	ldr	r2, [pc, #40]	; (800de68 <prvCheckTasksWaitingTermination+0x50>)
 800de3e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800de40:	4b0a      	ldr	r3, [pc, #40]	; (800de6c <prvCheckTasksWaitingTermination+0x54>)
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	3b01      	subs	r3, #1
 800de46:	4a09      	ldr	r2, [pc, #36]	; (800de6c <prvCheckTasksWaitingTermination+0x54>)
 800de48:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800de4a:	f000 fa1d 	bl	800e288 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800de4e:	6878      	ldr	r0, [r7, #4]
 800de50:	f000 f80e 	bl	800de70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800de54:	4b05      	ldr	r3, [pc, #20]	; (800de6c <prvCheckTasksWaitingTermination+0x54>)
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d1e1      	bne.n	800de20 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800de5c:	bf00      	nop
 800de5e:	3708      	adds	r7, #8
 800de60:	46bd      	mov	sp, r7
 800de62:	bd80      	pop	{r7, pc}
 800de64:	20000d60 	.word	0x20000d60
 800de68:	20000d8c 	.word	0x20000d8c
 800de6c:	20000d74 	.word	0x20000d74

0800de70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800de70:	b580      	push	{r7, lr}
 800de72:	b084      	sub	sp, #16
 800de74:	af00      	add	r7, sp, #0
 800de76:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d108      	bne.n	800de94 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de86:	4618      	mov	r0, r3
 800de88:	f000 fb6e 	bl	800e568 <vPortFree>
				vPortFree( pxTCB );
 800de8c:	6878      	ldr	r0, [r7, #4]
 800de8e:	f000 fb6b 	bl	800e568 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800de92:	e017      	b.n	800dec4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800de9a:	2b01      	cmp	r3, #1
 800de9c:	d103      	bne.n	800dea6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f000 fb62 	bl	800e568 <vPortFree>
	}
 800dea4:	e00e      	b.n	800dec4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800deac:	2b02      	cmp	r3, #2
 800deae:	d009      	beq.n	800dec4 <prvDeleteTCB+0x54>
 800deb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800deb4:	f383 8811 	msr	BASEPRI, r3
 800deb8:	f3bf 8f6f 	isb	sy
 800debc:	f3bf 8f4f 	dsb	sy
 800dec0:	60fb      	str	r3, [r7, #12]
 800dec2:	e7fe      	b.n	800dec2 <prvDeleteTCB+0x52>
	}
 800dec4:	bf00      	nop
 800dec6:	3710      	adds	r7, #16
 800dec8:	46bd      	mov	sp, r7
 800deca:	bd80      	pop	{r7, pc}

0800decc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800decc:	b480      	push	{r7}
 800dece:	b083      	sub	sp, #12
 800ded0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ded2:	4b0c      	ldr	r3, [pc, #48]	; (800df04 <prvResetNextTaskUnblockTime+0x38>)
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d104      	bne.n	800dee6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800dedc:	4b0a      	ldr	r3, [pc, #40]	; (800df08 <prvResetNextTaskUnblockTime+0x3c>)
 800dede:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dee2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800dee4:	e008      	b.n	800def8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dee6:	4b07      	ldr	r3, [pc, #28]	; (800df04 <prvResetNextTaskUnblockTime+0x38>)
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	68db      	ldr	r3, [r3, #12]
 800deec:	68db      	ldr	r3, [r3, #12]
 800deee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	685b      	ldr	r3, [r3, #4]
 800def4:	4a04      	ldr	r2, [pc, #16]	; (800df08 <prvResetNextTaskUnblockTime+0x3c>)
 800def6:	6013      	str	r3, [r2, #0]
}
 800def8:	bf00      	nop
 800defa:	370c      	adds	r7, #12
 800defc:	46bd      	mov	sp, r7
 800defe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df02:	4770      	bx	lr
 800df04:	20000d44 	.word	0x20000d44
 800df08:	20000dac 	.word	0x20000dac

0800df0c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800df0c:	b580      	push	{r7, lr}
 800df0e:	b084      	sub	sp, #16
 800df10:	af00      	add	r7, sp, #0
 800df12:	6078      	str	r0, [r7, #4]
 800df14:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800df16:	4b29      	ldr	r3, [pc, #164]	; (800dfbc <prvAddCurrentTaskToDelayedList+0xb0>)
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800df1c:	4b28      	ldr	r3, [pc, #160]	; (800dfc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	3304      	adds	r3, #4
 800df22:	4618      	mov	r0, r3
 800df24:	f7ff fb18 	bl	800d558 <uxListRemove>
 800df28:	4603      	mov	r3, r0
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d10b      	bne.n	800df46 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800df2e:	4b24      	ldr	r3, [pc, #144]	; (800dfc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df34:	2201      	movs	r2, #1
 800df36:	fa02 f303 	lsl.w	r3, r2, r3
 800df3a:	43da      	mvns	r2, r3
 800df3c:	4b21      	ldr	r3, [pc, #132]	; (800dfc4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	4013      	ands	r3, r2
 800df42:	4a20      	ldr	r2, [pc, #128]	; (800dfc4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800df44:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800df4c:	d10a      	bne.n	800df64 <prvAddCurrentTaskToDelayedList+0x58>
 800df4e:	683b      	ldr	r3, [r7, #0]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d007      	beq.n	800df64 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800df54:	4b1a      	ldr	r3, [pc, #104]	; (800dfc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	3304      	adds	r3, #4
 800df5a:	4619      	mov	r1, r3
 800df5c:	481a      	ldr	r0, [pc, #104]	; (800dfc8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800df5e:	f7ff fa9e 	bl	800d49e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800df62:	e026      	b.n	800dfb2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800df64:	68fa      	ldr	r2, [r7, #12]
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	4413      	add	r3, r2
 800df6a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800df6c:	4b14      	ldr	r3, [pc, #80]	; (800dfc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	68ba      	ldr	r2, [r7, #8]
 800df72:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800df74:	68ba      	ldr	r2, [r7, #8]
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	429a      	cmp	r2, r3
 800df7a:	d209      	bcs.n	800df90 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800df7c:	4b13      	ldr	r3, [pc, #76]	; (800dfcc <prvAddCurrentTaskToDelayedList+0xc0>)
 800df7e:	681a      	ldr	r2, [r3, #0]
 800df80:	4b0f      	ldr	r3, [pc, #60]	; (800dfc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	3304      	adds	r3, #4
 800df86:	4619      	mov	r1, r3
 800df88:	4610      	mov	r0, r2
 800df8a:	f7ff faac 	bl	800d4e6 <vListInsert>
}
 800df8e:	e010      	b.n	800dfb2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800df90:	4b0f      	ldr	r3, [pc, #60]	; (800dfd0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800df92:	681a      	ldr	r2, [r3, #0]
 800df94:	4b0a      	ldr	r3, [pc, #40]	; (800dfc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	3304      	adds	r3, #4
 800df9a:	4619      	mov	r1, r3
 800df9c:	4610      	mov	r0, r2
 800df9e:	f7ff faa2 	bl	800d4e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800dfa2:	4b0c      	ldr	r3, [pc, #48]	; (800dfd4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	68ba      	ldr	r2, [r7, #8]
 800dfa8:	429a      	cmp	r2, r3
 800dfaa:	d202      	bcs.n	800dfb2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800dfac:	4a09      	ldr	r2, [pc, #36]	; (800dfd4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dfae:	68bb      	ldr	r3, [r7, #8]
 800dfb0:	6013      	str	r3, [r2, #0]
}
 800dfb2:	bf00      	nop
 800dfb4:	3710      	adds	r7, #16
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	bd80      	pop	{r7, pc}
 800dfba:	bf00      	nop
 800dfbc:	20000d90 	.word	0x20000d90
 800dfc0:	20000c8c 	.word	0x20000c8c
 800dfc4:	20000d94 	.word	0x20000d94
 800dfc8:	20000d78 	.word	0x20000d78
 800dfcc:	20000d48 	.word	0x20000d48
 800dfd0:	20000d44 	.word	0x20000d44
 800dfd4:	20000dac 	.word	0x20000dac

0800dfd8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800dfd8:	b480      	push	{r7}
 800dfda:	b085      	sub	sp, #20
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	60f8      	str	r0, [r7, #12]
 800dfe0:	60b9      	str	r1, [r7, #8]
 800dfe2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	3b04      	subs	r3, #4
 800dfe8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800dff0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	3b04      	subs	r3, #4
 800dff6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800dff8:	68bb      	ldr	r3, [r7, #8]
 800dffa:	f023 0201 	bic.w	r2, r3, #1
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	3b04      	subs	r3, #4
 800e006:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e008:	4a0c      	ldr	r2, [pc, #48]	; (800e03c <pxPortInitialiseStack+0x64>)
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	3b14      	subs	r3, #20
 800e012:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e014:	687a      	ldr	r2, [r7, #4]
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	3b04      	subs	r3, #4
 800e01e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	f06f 0202 	mvn.w	r2, #2
 800e026:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	3b20      	subs	r3, #32
 800e02c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e02e:	68fb      	ldr	r3, [r7, #12]
}
 800e030:	4618      	mov	r0, r3
 800e032:	3714      	adds	r7, #20
 800e034:	46bd      	mov	sp, r7
 800e036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e03a:	4770      	bx	lr
 800e03c:	0800e041 	.word	0x0800e041

0800e040 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e040:	b480      	push	{r7}
 800e042:	b085      	sub	sp, #20
 800e044:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e046:	2300      	movs	r3, #0
 800e048:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e04a:	4b11      	ldr	r3, [pc, #68]	; (800e090 <prvTaskExitError+0x50>)
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e052:	d009      	beq.n	800e068 <prvTaskExitError+0x28>
 800e054:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e058:	f383 8811 	msr	BASEPRI, r3
 800e05c:	f3bf 8f6f 	isb	sy
 800e060:	f3bf 8f4f 	dsb	sy
 800e064:	60fb      	str	r3, [r7, #12]
 800e066:	e7fe      	b.n	800e066 <prvTaskExitError+0x26>
 800e068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e06c:	f383 8811 	msr	BASEPRI, r3
 800e070:	f3bf 8f6f 	isb	sy
 800e074:	f3bf 8f4f 	dsb	sy
 800e078:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e07a:	bf00      	nop
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d0fc      	beq.n	800e07c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e082:	bf00      	nop
 800e084:	3714      	adds	r7, #20
 800e086:	46bd      	mov	sp, r7
 800e088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08c:	4770      	bx	lr
 800e08e:	bf00      	nop
 800e090:	20000124 	.word	0x20000124
	...

0800e0a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e0a0:	4b07      	ldr	r3, [pc, #28]	; (800e0c0 <pxCurrentTCBConst2>)
 800e0a2:	6819      	ldr	r1, [r3, #0]
 800e0a4:	6808      	ldr	r0, [r1, #0]
 800e0a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0aa:	f380 8809 	msr	PSP, r0
 800e0ae:	f3bf 8f6f 	isb	sy
 800e0b2:	f04f 0000 	mov.w	r0, #0
 800e0b6:	f380 8811 	msr	BASEPRI, r0
 800e0ba:	4770      	bx	lr
 800e0bc:	f3af 8000 	nop.w

0800e0c0 <pxCurrentTCBConst2>:
 800e0c0:	20000c8c 	.word	0x20000c8c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e0c4:	bf00      	nop
 800e0c6:	bf00      	nop

0800e0c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e0c8:	4808      	ldr	r0, [pc, #32]	; (800e0ec <prvPortStartFirstTask+0x24>)
 800e0ca:	6800      	ldr	r0, [r0, #0]
 800e0cc:	6800      	ldr	r0, [r0, #0]
 800e0ce:	f380 8808 	msr	MSP, r0
 800e0d2:	f04f 0000 	mov.w	r0, #0
 800e0d6:	f380 8814 	msr	CONTROL, r0
 800e0da:	b662      	cpsie	i
 800e0dc:	b661      	cpsie	f
 800e0de:	f3bf 8f4f 	dsb	sy
 800e0e2:	f3bf 8f6f 	isb	sy
 800e0e6:	df00      	svc	0
 800e0e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e0ea:	bf00      	nop
 800e0ec:	e000ed08 	.word	0xe000ed08

0800e0f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e0f0:	b580      	push	{r7, lr}
 800e0f2:	b086      	sub	sp, #24
 800e0f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e0f6:	4b44      	ldr	r3, [pc, #272]	; (800e208 <xPortStartScheduler+0x118>)
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	4a44      	ldr	r2, [pc, #272]	; (800e20c <xPortStartScheduler+0x11c>)
 800e0fc:	4293      	cmp	r3, r2
 800e0fe:	d109      	bne.n	800e114 <xPortStartScheduler+0x24>
 800e100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e104:	f383 8811 	msr	BASEPRI, r3
 800e108:	f3bf 8f6f 	isb	sy
 800e10c:	f3bf 8f4f 	dsb	sy
 800e110:	613b      	str	r3, [r7, #16]
 800e112:	e7fe      	b.n	800e112 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e114:	4b3c      	ldr	r3, [pc, #240]	; (800e208 <xPortStartScheduler+0x118>)
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	4a3d      	ldr	r2, [pc, #244]	; (800e210 <xPortStartScheduler+0x120>)
 800e11a:	4293      	cmp	r3, r2
 800e11c:	d109      	bne.n	800e132 <xPortStartScheduler+0x42>
 800e11e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e122:	f383 8811 	msr	BASEPRI, r3
 800e126:	f3bf 8f6f 	isb	sy
 800e12a:	f3bf 8f4f 	dsb	sy
 800e12e:	60fb      	str	r3, [r7, #12]
 800e130:	e7fe      	b.n	800e130 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e132:	4b38      	ldr	r3, [pc, #224]	; (800e214 <xPortStartScheduler+0x124>)
 800e134:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e136:	697b      	ldr	r3, [r7, #20]
 800e138:	781b      	ldrb	r3, [r3, #0]
 800e13a:	b2db      	uxtb	r3, r3
 800e13c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e13e:	697b      	ldr	r3, [r7, #20]
 800e140:	22ff      	movs	r2, #255	; 0xff
 800e142:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e144:	697b      	ldr	r3, [r7, #20]
 800e146:	781b      	ldrb	r3, [r3, #0]
 800e148:	b2db      	uxtb	r3, r3
 800e14a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e14c:	78fb      	ldrb	r3, [r7, #3]
 800e14e:	b2db      	uxtb	r3, r3
 800e150:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e154:	b2da      	uxtb	r2, r3
 800e156:	4b30      	ldr	r3, [pc, #192]	; (800e218 <xPortStartScheduler+0x128>)
 800e158:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e15a:	4b30      	ldr	r3, [pc, #192]	; (800e21c <xPortStartScheduler+0x12c>)
 800e15c:	2207      	movs	r2, #7
 800e15e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e160:	e009      	b.n	800e176 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800e162:	4b2e      	ldr	r3, [pc, #184]	; (800e21c <xPortStartScheduler+0x12c>)
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	3b01      	subs	r3, #1
 800e168:	4a2c      	ldr	r2, [pc, #176]	; (800e21c <xPortStartScheduler+0x12c>)
 800e16a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e16c:	78fb      	ldrb	r3, [r7, #3]
 800e16e:	b2db      	uxtb	r3, r3
 800e170:	005b      	lsls	r3, r3, #1
 800e172:	b2db      	uxtb	r3, r3
 800e174:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e176:	78fb      	ldrb	r3, [r7, #3]
 800e178:	b2db      	uxtb	r3, r3
 800e17a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e17e:	2b80      	cmp	r3, #128	; 0x80
 800e180:	d0ef      	beq.n	800e162 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e182:	4b26      	ldr	r3, [pc, #152]	; (800e21c <xPortStartScheduler+0x12c>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	f1c3 0307 	rsb	r3, r3, #7
 800e18a:	2b04      	cmp	r3, #4
 800e18c:	d009      	beq.n	800e1a2 <xPortStartScheduler+0xb2>
 800e18e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e192:	f383 8811 	msr	BASEPRI, r3
 800e196:	f3bf 8f6f 	isb	sy
 800e19a:	f3bf 8f4f 	dsb	sy
 800e19e:	60bb      	str	r3, [r7, #8]
 800e1a0:	e7fe      	b.n	800e1a0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e1a2:	4b1e      	ldr	r3, [pc, #120]	; (800e21c <xPortStartScheduler+0x12c>)
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	021b      	lsls	r3, r3, #8
 800e1a8:	4a1c      	ldr	r2, [pc, #112]	; (800e21c <xPortStartScheduler+0x12c>)
 800e1aa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e1ac:	4b1b      	ldr	r3, [pc, #108]	; (800e21c <xPortStartScheduler+0x12c>)
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e1b4:	4a19      	ldr	r2, [pc, #100]	; (800e21c <xPortStartScheduler+0x12c>)
 800e1b6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	b2da      	uxtb	r2, r3
 800e1bc:	697b      	ldr	r3, [r7, #20]
 800e1be:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e1c0:	4b17      	ldr	r3, [pc, #92]	; (800e220 <xPortStartScheduler+0x130>)
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	4a16      	ldr	r2, [pc, #88]	; (800e220 <xPortStartScheduler+0x130>)
 800e1c6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e1ca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e1cc:	4b14      	ldr	r3, [pc, #80]	; (800e220 <xPortStartScheduler+0x130>)
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	4a13      	ldr	r2, [pc, #76]	; (800e220 <xPortStartScheduler+0x130>)
 800e1d2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e1d6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e1d8:	f000 f8d6 	bl	800e388 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e1dc:	4b11      	ldr	r3, [pc, #68]	; (800e224 <xPortStartScheduler+0x134>)
 800e1de:	2200      	movs	r2, #0
 800e1e0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e1e2:	f000 f8f5 	bl	800e3d0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e1e6:	4b10      	ldr	r3, [pc, #64]	; (800e228 <xPortStartScheduler+0x138>)
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	4a0f      	ldr	r2, [pc, #60]	; (800e228 <xPortStartScheduler+0x138>)
 800e1ec:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e1f0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e1f2:	f7ff ff69 	bl	800e0c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e1f6:	f7ff fd5d 	bl	800dcb4 <vTaskSwitchContext>
	prvTaskExitError();
 800e1fa:	f7ff ff21 	bl	800e040 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e1fe:	2300      	movs	r3, #0
}
 800e200:	4618      	mov	r0, r3
 800e202:	3718      	adds	r7, #24
 800e204:	46bd      	mov	sp, r7
 800e206:	bd80      	pop	{r7, pc}
 800e208:	e000ed00 	.word	0xe000ed00
 800e20c:	410fc271 	.word	0x410fc271
 800e210:	410fc270 	.word	0x410fc270
 800e214:	e000e400 	.word	0xe000e400
 800e218:	20000db8 	.word	0x20000db8
 800e21c:	20000dbc 	.word	0x20000dbc
 800e220:	e000ed20 	.word	0xe000ed20
 800e224:	20000124 	.word	0x20000124
 800e228:	e000ef34 	.word	0xe000ef34

0800e22c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e22c:	b480      	push	{r7}
 800e22e:	b083      	sub	sp, #12
 800e230:	af00      	add	r7, sp, #0
 800e232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e236:	f383 8811 	msr	BASEPRI, r3
 800e23a:	f3bf 8f6f 	isb	sy
 800e23e:	f3bf 8f4f 	dsb	sy
 800e242:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e244:	4b0e      	ldr	r3, [pc, #56]	; (800e280 <vPortEnterCritical+0x54>)
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	3301      	adds	r3, #1
 800e24a:	4a0d      	ldr	r2, [pc, #52]	; (800e280 <vPortEnterCritical+0x54>)
 800e24c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e24e:	4b0c      	ldr	r3, [pc, #48]	; (800e280 <vPortEnterCritical+0x54>)
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	2b01      	cmp	r3, #1
 800e254:	d10e      	bne.n	800e274 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e256:	4b0b      	ldr	r3, [pc, #44]	; (800e284 <vPortEnterCritical+0x58>)
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	b2db      	uxtb	r3, r3
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d009      	beq.n	800e274 <vPortEnterCritical+0x48>
 800e260:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e264:	f383 8811 	msr	BASEPRI, r3
 800e268:	f3bf 8f6f 	isb	sy
 800e26c:	f3bf 8f4f 	dsb	sy
 800e270:	603b      	str	r3, [r7, #0]
 800e272:	e7fe      	b.n	800e272 <vPortEnterCritical+0x46>
	}
}
 800e274:	bf00      	nop
 800e276:	370c      	adds	r7, #12
 800e278:	46bd      	mov	sp, r7
 800e27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e27e:	4770      	bx	lr
 800e280:	20000124 	.word	0x20000124
 800e284:	e000ed04 	.word	0xe000ed04

0800e288 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e288:	b480      	push	{r7}
 800e28a:	b083      	sub	sp, #12
 800e28c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e28e:	4b11      	ldr	r3, [pc, #68]	; (800e2d4 <vPortExitCritical+0x4c>)
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	2b00      	cmp	r3, #0
 800e294:	d109      	bne.n	800e2aa <vPortExitCritical+0x22>
 800e296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e29a:	f383 8811 	msr	BASEPRI, r3
 800e29e:	f3bf 8f6f 	isb	sy
 800e2a2:	f3bf 8f4f 	dsb	sy
 800e2a6:	607b      	str	r3, [r7, #4]
 800e2a8:	e7fe      	b.n	800e2a8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800e2aa:	4b0a      	ldr	r3, [pc, #40]	; (800e2d4 <vPortExitCritical+0x4c>)
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	3b01      	subs	r3, #1
 800e2b0:	4a08      	ldr	r2, [pc, #32]	; (800e2d4 <vPortExitCritical+0x4c>)
 800e2b2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e2b4:	4b07      	ldr	r3, [pc, #28]	; (800e2d4 <vPortExitCritical+0x4c>)
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d104      	bne.n	800e2c6 <vPortExitCritical+0x3e>
 800e2bc:	2300      	movs	r3, #0
 800e2be:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e2c0:	683b      	ldr	r3, [r7, #0]
 800e2c2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800e2c6:	bf00      	nop
 800e2c8:	370c      	adds	r7, #12
 800e2ca:	46bd      	mov	sp, r7
 800e2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2d0:	4770      	bx	lr
 800e2d2:	bf00      	nop
 800e2d4:	20000124 	.word	0x20000124
	...

0800e2e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e2e0:	f3ef 8009 	mrs	r0, PSP
 800e2e4:	f3bf 8f6f 	isb	sy
 800e2e8:	4b15      	ldr	r3, [pc, #84]	; (800e340 <pxCurrentTCBConst>)
 800e2ea:	681a      	ldr	r2, [r3, #0]
 800e2ec:	f01e 0f10 	tst.w	lr, #16
 800e2f0:	bf08      	it	eq
 800e2f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e2f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2fa:	6010      	str	r0, [r2, #0]
 800e2fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e300:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e304:	f380 8811 	msr	BASEPRI, r0
 800e308:	f3bf 8f4f 	dsb	sy
 800e30c:	f3bf 8f6f 	isb	sy
 800e310:	f7ff fcd0 	bl	800dcb4 <vTaskSwitchContext>
 800e314:	f04f 0000 	mov.w	r0, #0
 800e318:	f380 8811 	msr	BASEPRI, r0
 800e31c:	bc09      	pop	{r0, r3}
 800e31e:	6819      	ldr	r1, [r3, #0]
 800e320:	6808      	ldr	r0, [r1, #0]
 800e322:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e326:	f01e 0f10 	tst.w	lr, #16
 800e32a:	bf08      	it	eq
 800e32c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e330:	f380 8809 	msr	PSP, r0
 800e334:	f3bf 8f6f 	isb	sy
 800e338:	4770      	bx	lr
 800e33a:	bf00      	nop
 800e33c:	f3af 8000 	nop.w

0800e340 <pxCurrentTCBConst>:
 800e340:	20000c8c 	.word	0x20000c8c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e344:	bf00      	nop
 800e346:	bf00      	nop

0800e348 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e348:	b580      	push	{r7, lr}
 800e34a:	b082      	sub	sp, #8
 800e34c:	af00      	add	r7, sp, #0
	__asm volatile
 800e34e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e352:	f383 8811 	msr	BASEPRI, r3
 800e356:	f3bf 8f6f 	isb	sy
 800e35a:	f3bf 8f4f 	dsb	sy
 800e35e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e360:	f7ff fbf0 	bl	800db44 <xTaskIncrementTick>
 800e364:	4603      	mov	r3, r0
 800e366:	2b00      	cmp	r3, #0
 800e368:	d003      	beq.n	800e372 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e36a:	4b06      	ldr	r3, [pc, #24]	; (800e384 <SysTick_Handler+0x3c>)
 800e36c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e370:	601a      	str	r2, [r3, #0]
 800e372:	2300      	movs	r3, #0
 800e374:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e376:	683b      	ldr	r3, [r7, #0]
 800e378:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800e37c:	bf00      	nop
 800e37e:	3708      	adds	r7, #8
 800e380:	46bd      	mov	sp, r7
 800e382:	bd80      	pop	{r7, pc}
 800e384:	e000ed04 	.word	0xe000ed04

0800e388 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e388:	b480      	push	{r7}
 800e38a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e38c:	4b0b      	ldr	r3, [pc, #44]	; (800e3bc <vPortSetupTimerInterrupt+0x34>)
 800e38e:	2200      	movs	r2, #0
 800e390:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e392:	4b0b      	ldr	r3, [pc, #44]	; (800e3c0 <vPortSetupTimerInterrupt+0x38>)
 800e394:	2200      	movs	r2, #0
 800e396:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e398:	4b0a      	ldr	r3, [pc, #40]	; (800e3c4 <vPortSetupTimerInterrupt+0x3c>)
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	4a0a      	ldr	r2, [pc, #40]	; (800e3c8 <vPortSetupTimerInterrupt+0x40>)
 800e39e:	fba2 2303 	umull	r2, r3, r2, r3
 800e3a2:	099b      	lsrs	r3, r3, #6
 800e3a4:	4a09      	ldr	r2, [pc, #36]	; (800e3cc <vPortSetupTimerInterrupt+0x44>)
 800e3a6:	3b01      	subs	r3, #1
 800e3a8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e3aa:	4b04      	ldr	r3, [pc, #16]	; (800e3bc <vPortSetupTimerInterrupt+0x34>)
 800e3ac:	2207      	movs	r2, #7
 800e3ae:	601a      	str	r2, [r3, #0]
}
 800e3b0:	bf00      	nop
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b8:	4770      	bx	lr
 800e3ba:	bf00      	nop
 800e3bc:	e000e010 	.word	0xe000e010
 800e3c0:	e000e018 	.word	0xe000e018
 800e3c4:	20000008 	.word	0x20000008
 800e3c8:	10624dd3 	.word	0x10624dd3
 800e3cc:	e000e014 	.word	0xe000e014

0800e3d0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e3d0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e3e0 <vPortEnableVFP+0x10>
 800e3d4:	6801      	ldr	r1, [r0, #0]
 800e3d6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e3da:	6001      	str	r1, [r0, #0]
 800e3dc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e3de:	bf00      	nop
 800e3e0:	e000ed88 	.word	0xe000ed88

0800e3e4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b08a      	sub	sp, #40	; 0x28
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e3ec:	2300      	movs	r3, #0
 800e3ee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e3f0:	f7ff fafe 	bl	800d9f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e3f4:	4b57      	ldr	r3, [pc, #348]	; (800e554 <pvPortMalloc+0x170>)
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d101      	bne.n	800e400 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e3fc:	f000 f90c 	bl	800e618 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e400:	4b55      	ldr	r3, [pc, #340]	; (800e558 <pvPortMalloc+0x174>)
 800e402:	681a      	ldr	r2, [r3, #0]
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	4013      	ands	r3, r2
 800e408:	2b00      	cmp	r3, #0
 800e40a:	f040 808c 	bne.w	800e526 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d01c      	beq.n	800e44e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800e414:	2208      	movs	r2, #8
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	4413      	add	r3, r2
 800e41a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	f003 0307 	and.w	r3, r3, #7
 800e422:	2b00      	cmp	r3, #0
 800e424:	d013      	beq.n	800e44e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	f023 0307 	bic.w	r3, r3, #7
 800e42c:	3308      	adds	r3, #8
 800e42e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	f003 0307 	and.w	r3, r3, #7
 800e436:	2b00      	cmp	r3, #0
 800e438:	d009      	beq.n	800e44e <pvPortMalloc+0x6a>
	__asm volatile
 800e43a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e43e:	f383 8811 	msr	BASEPRI, r3
 800e442:	f3bf 8f6f 	isb	sy
 800e446:	f3bf 8f4f 	dsb	sy
 800e44a:	617b      	str	r3, [r7, #20]
 800e44c:	e7fe      	b.n	800e44c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d068      	beq.n	800e526 <pvPortMalloc+0x142>
 800e454:	4b41      	ldr	r3, [pc, #260]	; (800e55c <pvPortMalloc+0x178>)
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	687a      	ldr	r2, [r7, #4]
 800e45a:	429a      	cmp	r2, r3
 800e45c:	d863      	bhi.n	800e526 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e45e:	4b40      	ldr	r3, [pc, #256]	; (800e560 <pvPortMalloc+0x17c>)
 800e460:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e462:	4b3f      	ldr	r3, [pc, #252]	; (800e560 <pvPortMalloc+0x17c>)
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e468:	e004      	b.n	800e474 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800e46a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e46c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e46e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e476:	685b      	ldr	r3, [r3, #4]
 800e478:	687a      	ldr	r2, [r7, #4]
 800e47a:	429a      	cmp	r2, r3
 800e47c:	d903      	bls.n	800e486 <pvPortMalloc+0xa2>
 800e47e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	2b00      	cmp	r3, #0
 800e484:	d1f1      	bne.n	800e46a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e486:	4b33      	ldr	r3, [pc, #204]	; (800e554 <pvPortMalloc+0x170>)
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e48c:	429a      	cmp	r2, r3
 800e48e:	d04a      	beq.n	800e526 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e490:	6a3b      	ldr	r3, [r7, #32]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	2208      	movs	r2, #8
 800e496:	4413      	add	r3, r2
 800e498:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e49a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e49c:	681a      	ldr	r2, [r3, #0]
 800e49e:	6a3b      	ldr	r3, [r7, #32]
 800e4a0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e4a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4a4:	685a      	ldr	r2, [r3, #4]
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	1ad2      	subs	r2, r2, r3
 800e4aa:	2308      	movs	r3, #8
 800e4ac:	005b      	lsls	r3, r3, #1
 800e4ae:	429a      	cmp	r2, r3
 800e4b0:	d91e      	bls.n	800e4f0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e4b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	4413      	add	r3, r2
 800e4b8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e4ba:	69bb      	ldr	r3, [r7, #24]
 800e4bc:	f003 0307 	and.w	r3, r3, #7
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d009      	beq.n	800e4d8 <pvPortMalloc+0xf4>
 800e4c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4c8:	f383 8811 	msr	BASEPRI, r3
 800e4cc:	f3bf 8f6f 	isb	sy
 800e4d0:	f3bf 8f4f 	dsb	sy
 800e4d4:	613b      	str	r3, [r7, #16]
 800e4d6:	e7fe      	b.n	800e4d6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e4d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4da:	685a      	ldr	r2, [r3, #4]
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	1ad2      	subs	r2, r2, r3
 800e4e0:	69bb      	ldr	r3, [r7, #24]
 800e4e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e4e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4e6:	687a      	ldr	r2, [r7, #4]
 800e4e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e4ea:	69b8      	ldr	r0, [r7, #24]
 800e4ec:	f000 f8f6 	bl	800e6dc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e4f0:	4b1a      	ldr	r3, [pc, #104]	; (800e55c <pvPortMalloc+0x178>)
 800e4f2:	681a      	ldr	r2, [r3, #0]
 800e4f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4f6:	685b      	ldr	r3, [r3, #4]
 800e4f8:	1ad3      	subs	r3, r2, r3
 800e4fa:	4a18      	ldr	r2, [pc, #96]	; (800e55c <pvPortMalloc+0x178>)
 800e4fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e4fe:	4b17      	ldr	r3, [pc, #92]	; (800e55c <pvPortMalloc+0x178>)
 800e500:	681a      	ldr	r2, [r3, #0]
 800e502:	4b18      	ldr	r3, [pc, #96]	; (800e564 <pvPortMalloc+0x180>)
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	429a      	cmp	r2, r3
 800e508:	d203      	bcs.n	800e512 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e50a:	4b14      	ldr	r3, [pc, #80]	; (800e55c <pvPortMalloc+0x178>)
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	4a15      	ldr	r2, [pc, #84]	; (800e564 <pvPortMalloc+0x180>)
 800e510:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e514:	685a      	ldr	r2, [r3, #4]
 800e516:	4b10      	ldr	r3, [pc, #64]	; (800e558 <pvPortMalloc+0x174>)
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	431a      	orrs	r2, r3
 800e51c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e51e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e522:	2200      	movs	r2, #0
 800e524:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e526:	f7ff fa71 	bl	800da0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e52a:	69fb      	ldr	r3, [r7, #28]
 800e52c:	f003 0307 	and.w	r3, r3, #7
 800e530:	2b00      	cmp	r3, #0
 800e532:	d009      	beq.n	800e548 <pvPortMalloc+0x164>
 800e534:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e538:	f383 8811 	msr	BASEPRI, r3
 800e53c:	f3bf 8f6f 	isb	sy
 800e540:	f3bf 8f4f 	dsb	sy
 800e544:	60fb      	str	r3, [r7, #12]
 800e546:	e7fe      	b.n	800e546 <pvPortMalloc+0x162>
	return pvReturn;
 800e548:	69fb      	ldr	r3, [r7, #28]
}
 800e54a:	4618      	mov	r0, r3
 800e54c:	3728      	adds	r7, #40	; 0x28
 800e54e:	46bd      	mov	sp, r7
 800e550:	bd80      	pop	{r7, pc}
 800e552:	bf00      	nop
 800e554:	200049c8 	.word	0x200049c8
 800e558:	200049d4 	.word	0x200049d4
 800e55c:	200049cc 	.word	0x200049cc
 800e560:	200049c0 	.word	0x200049c0
 800e564:	200049d0 	.word	0x200049d0

0800e568 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e568:	b580      	push	{r7, lr}
 800e56a:	b086      	sub	sp, #24
 800e56c:	af00      	add	r7, sp, #0
 800e56e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	2b00      	cmp	r3, #0
 800e578:	d046      	beq.n	800e608 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e57a:	2308      	movs	r3, #8
 800e57c:	425b      	negs	r3, r3
 800e57e:	697a      	ldr	r2, [r7, #20]
 800e580:	4413      	add	r3, r2
 800e582:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e584:	697b      	ldr	r3, [r7, #20]
 800e586:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e588:	693b      	ldr	r3, [r7, #16]
 800e58a:	685a      	ldr	r2, [r3, #4]
 800e58c:	4b20      	ldr	r3, [pc, #128]	; (800e610 <vPortFree+0xa8>)
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	4013      	ands	r3, r2
 800e592:	2b00      	cmp	r3, #0
 800e594:	d109      	bne.n	800e5aa <vPortFree+0x42>
 800e596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e59a:	f383 8811 	msr	BASEPRI, r3
 800e59e:	f3bf 8f6f 	isb	sy
 800e5a2:	f3bf 8f4f 	dsb	sy
 800e5a6:	60fb      	str	r3, [r7, #12]
 800e5a8:	e7fe      	b.n	800e5a8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e5aa:	693b      	ldr	r3, [r7, #16]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d009      	beq.n	800e5c6 <vPortFree+0x5e>
 800e5b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5b6:	f383 8811 	msr	BASEPRI, r3
 800e5ba:	f3bf 8f6f 	isb	sy
 800e5be:	f3bf 8f4f 	dsb	sy
 800e5c2:	60bb      	str	r3, [r7, #8]
 800e5c4:	e7fe      	b.n	800e5c4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e5c6:	693b      	ldr	r3, [r7, #16]
 800e5c8:	685a      	ldr	r2, [r3, #4]
 800e5ca:	4b11      	ldr	r3, [pc, #68]	; (800e610 <vPortFree+0xa8>)
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	4013      	ands	r3, r2
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d019      	beq.n	800e608 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e5d4:	693b      	ldr	r3, [r7, #16]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d115      	bne.n	800e608 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e5dc:	693b      	ldr	r3, [r7, #16]
 800e5de:	685a      	ldr	r2, [r3, #4]
 800e5e0:	4b0b      	ldr	r3, [pc, #44]	; (800e610 <vPortFree+0xa8>)
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	43db      	mvns	r3, r3
 800e5e6:	401a      	ands	r2, r3
 800e5e8:	693b      	ldr	r3, [r7, #16]
 800e5ea:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e5ec:	f7ff fa00 	bl	800d9f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e5f0:	693b      	ldr	r3, [r7, #16]
 800e5f2:	685a      	ldr	r2, [r3, #4]
 800e5f4:	4b07      	ldr	r3, [pc, #28]	; (800e614 <vPortFree+0xac>)
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	4413      	add	r3, r2
 800e5fa:	4a06      	ldr	r2, [pc, #24]	; (800e614 <vPortFree+0xac>)
 800e5fc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e5fe:	6938      	ldr	r0, [r7, #16]
 800e600:	f000 f86c 	bl	800e6dc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800e604:	f7ff fa02 	bl	800da0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e608:	bf00      	nop
 800e60a:	3718      	adds	r7, #24
 800e60c:	46bd      	mov	sp, r7
 800e60e:	bd80      	pop	{r7, pc}
 800e610:	200049d4 	.word	0x200049d4
 800e614:	200049cc 	.word	0x200049cc

0800e618 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e618:	b480      	push	{r7}
 800e61a:	b085      	sub	sp, #20
 800e61c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e61e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800e622:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e624:	4b27      	ldr	r3, [pc, #156]	; (800e6c4 <prvHeapInit+0xac>)
 800e626:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	f003 0307 	and.w	r3, r3, #7
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d00c      	beq.n	800e64c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e632:	68fb      	ldr	r3, [r7, #12]
 800e634:	3307      	adds	r3, #7
 800e636:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	f023 0307 	bic.w	r3, r3, #7
 800e63e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e640:	68ba      	ldr	r2, [r7, #8]
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	1ad3      	subs	r3, r2, r3
 800e646:	4a1f      	ldr	r2, [pc, #124]	; (800e6c4 <prvHeapInit+0xac>)
 800e648:	4413      	add	r3, r2
 800e64a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e650:	4a1d      	ldr	r2, [pc, #116]	; (800e6c8 <prvHeapInit+0xb0>)
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e656:	4b1c      	ldr	r3, [pc, #112]	; (800e6c8 <prvHeapInit+0xb0>)
 800e658:	2200      	movs	r2, #0
 800e65a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	68ba      	ldr	r2, [r7, #8]
 800e660:	4413      	add	r3, r2
 800e662:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e664:	2208      	movs	r2, #8
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	1a9b      	subs	r3, r3, r2
 800e66a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	f023 0307 	bic.w	r3, r3, #7
 800e672:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	4a15      	ldr	r2, [pc, #84]	; (800e6cc <prvHeapInit+0xb4>)
 800e678:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e67a:	4b14      	ldr	r3, [pc, #80]	; (800e6cc <prvHeapInit+0xb4>)
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	2200      	movs	r2, #0
 800e680:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e682:	4b12      	ldr	r3, [pc, #72]	; (800e6cc <prvHeapInit+0xb4>)
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	2200      	movs	r2, #0
 800e688:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e68e:	683b      	ldr	r3, [r7, #0]
 800e690:	68fa      	ldr	r2, [r7, #12]
 800e692:	1ad2      	subs	r2, r2, r3
 800e694:	683b      	ldr	r3, [r7, #0]
 800e696:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e698:	4b0c      	ldr	r3, [pc, #48]	; (800e6cc <prvHeapInit+0xb4>)
 800e69a:	681a      	ldr	r2, [r3, #0]
 800e69c:	683b      	ldr	r3, [r7, #0]
 800e69e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e6a0:	683b      	ldr	r3, [r7, #0]
 800e6a2:	685b      	ldr	r3, [r3, #4]
 800e6a4:	4a0a      	ldr	r2, [pc, #40]	; (800e6d0 <prvHeapInit+0xb8>)
 800e6a6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e6a8:	683b      	ldr	r3, [r7, #0]
 800e6aa:	685b      	ldr	r3, [r3, #4]
 800e6ac:	4a09      	ldr	r2, [pc, #36]	; (800e6d4 <prvHeapInit+0xbc>)
 800e6ae:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e6b0:	4b09      	ldr	r3, [pc, #36]	; (800e6d8 <prvHeapInit+0xc0>)
 800e6b2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e6b6:	601a      	str	r2, [r3, #0]
}
 800e6b8:	bf00      	nop
 800e6ba:	3714      	adds	r7, #20
 800e6bc:	46bd      	mov	sp, r7
 800e6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c2:	4770      	bx	lr
 800e6c4:	20000dc0 	.word	0x20000dc0
 800e6c8:	200049c0 	.word	0x200049c0
 800e6cc:	200049c8 	.word	0x200049c8
 800e6d0:	200049d0 	.word	0x200049d0
 800e6d4:	200049cc 	.word	0x200049cc
 800e6d8:	200049d4 	.word	0x200049d4

0800e6dc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e6dc:	b480      	push	{r7}
 800e6de:	b085      	sub	sp, #20
 800e6e0:	af00      	add	r7, sp, #0
 800e6e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e6e4:	4b28      	ldr	r3, [pc, #160]	; (800e788 <prvInsertBlockIntoFreeList+0xac>)
 800e6e6:	60fb      	str	r3, [r7, #12]
 800e6e8:	e002      	b.n	800e6f0 <prvInsertBlockIntoFreeList+0x14>
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	60fb      	str	r3, [r7, #12]
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	687a      	ldr	r2, [r7, #4]
 800e6f6:	429a      	cmp	r2, r3
 800e6f8:	d8f7      	bhi.n	800e6ea <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	685b      	ldr	r3, [r3, #4]
 800e702:	68ba      	ldr	r2, [r7, #8]
 800e704:	4413      	add	r3, r2
 800e706:	687a      	ldr	r2, [r7, #4]
 800e708:	429a      	cmp	r2, r3
 800e70a:	d108      	bne.n	800e71e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	685a      	ldr	r2, [r3, #4]
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	685b      	ldr	r3, [r3, #4]
 800e714:	441a      	add	r2, r3
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	685b      	ldr	r3, [r3, #4]
 800e726:	68ba      	ldr	r2, [r7, #8]
 800e728:	441a      	add	r2, r3
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	429a      	cmp	r2, r3
 800e730:	d118      	bne.n	800e764 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	681a      	ldr	r2, [r3, #0]
 800e736:	4b15      	ldr	r3, [pc, #84]	; (800e78c <prvInsertBlockIntoFreeList+0xb0>)
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	429a      	cmp	r2, r3
 800e73c:	d00d      	beq.n	800e75a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	685a      	ldr	r2, [r3, #4]
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	685b      	ldr	r3, [r3, #4]
 800e748:	441a      	add	r2, r3
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	681a      	ldr	r2, [r3, #0]
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	601a      	str	r2, [r3, #0]
 800e758:	e008      	b.n	800e76c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e75a:	4b0c      	ldr	r3, [pc, #48]	; (800e78c <prvInsertBlockIntoFreeList+0xb0>)
 800e75c:	681a      	ldr	r2, [r3, #0]
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	601a      	str	r2, [r3, #0]
 800e762:	e003      	b.n	800e76c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	681a      	ldr	r2, [r3, #0]
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e76c:	68fa      	ldr	r2, [r7, #12]
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	429a      	cmp	r2, r3
 800e772:	d002      	beq.n	800e77a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	687a      	ldr	r2, [r7, #4]
 800e778:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e77a:	bf00      	nop
 800e77c:	3714      	adds	r7, #20
 800e77e:	46bd      	mov	sp, r7
 800e780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e784:	4770      	bx	lr
 800e786:	bf00      	nop
 800e788:	200049c0 	.word	0x200049c0
 800e78c:	200049c8 	.word	0x200049c8

0800e790 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e790:	b580      	push	{r7, lr}
 800e792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e794:	2200      	movs	r2, #0
 800e796:	4912      	ldr	r1, [pc, #72]	; (800e7e0 <MX_USB_DEVICE_Init+0x50>)
 800e798:	4812      	ldr	r0, [pc, #72]	; (800e7e4 <MX_USB_DEVICE_Init+0x54>)
 800e79a:	f7fd fccf 	bl	800c13c <USBD_Init>
 800e79e:	4603      	mov	r3, r0
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d001      	beq.n	800e7a8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e7a4:	f7f2 faa0 	bl	8000ce8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e7a8:	490f      	ldr	r1, [pc, #60]	; (800e7e8 <MX_USB_DEVICE_Init+0x58>)
 800e7aa:	480e      	ldr	r0, [pc, #56]	; (800e7e4 <MX_USB_DEVICE_Init+0x54>)
 800e7ac:	f7fd fcfc 	bl	800c1a8 <USBD_RegisterClass>
 800e7b0:	4603      	mov	r3, r0
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d001      	beq.n	800e7ba <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e7b6:	f7f2 fa97 	bl	8000ce8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e7ba:	490c      	ldr	r1, [pc, #48]	; (800e7ec <MX_USB_DEVICE_Init+0x5c>)
 800e7bc:	4809      	ldr	r0, [pc, #36]	; (800e7e4 <MX_USB_DEVICE_Init+0x54>)
 800e7be:	f7fd fc21 	bl	800c004 <USBD_CDC_RegisterInterface>
 800e7c2:	4603      	mov	r3, r0
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d001      	beq.n	800e7cc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e7c8:	f7f2 fa8e 	bl	8000ce8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e7cc:	4805      	ldr	r0, [pc, #20]	; (800e7e4 <MX_USB_DEVICE_Init+0x54>)
 800e7ce:	f7fd fd0c 	bl	800c1ea <USBD_Start>
 800e7d2:	4603      	mov	r3, r0
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d001      	beq.n	800e7dc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e7d8:	f7f2 fa86 	bl	8000ce8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e7dc:	bf00      	nop
 800e7de:	bd80      	pop	{r7, pc}
 800e7e0:	2000013c 	.word	0x2000013c
 800e7e4:	20004fd0 	.word	0x20004fd0
 800e7e8:	20000020 	.word	0x20000020
 800e7ec:	20000128 	.word	0x20000128

0800e7f0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e7f0:	b580      	push	{r7, lr}
 800e7f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
	  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e7f4:	2200      	movs	r2, #0
 800e7f6:	4907      	ldr	r1, [pc, #28]	; (800e814 <CDC_Init_FS+0x24>)
 800e7f8:	4807      	ldr	r0, [pc, #28]	; (800e818 <CDC_Init_FS+0x28>)
 800e7fa:	f7fd fc18 	bl	800c02e <USBD_CDC_SetTxBuffer>
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e7fe:	4907      	ldr	r1, [pc, #28]	; (800e81c <CDC_Init_FS+0x2c>)
 800e800:	4805      	ldr	r0, [pc, #20]	; (800e818 <CDC_Init_FS+0x28>)
 800e802:	f7fd fc2d 	bl	800c060 <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);                                         //This is new to the function, the rest is standard HAL
 800e806:	4804      	ldr	r0, [pc, #16]	; (800e818 <CDC_Init_FS+0x28>)
 800e808:	f7fd fc6e 	bl	800c0e8 <USBD_CDC_ReceivePacket>
	  return (USBD_OK);
 800e80c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e80e:	4618      	mov	r0, r3
 800e810:	bd80      	pop	{r7, pc}
 800e812:	bf00      	nop
 800e814:	200056a0 	.word	0x200056a0
 800e818:	20004fd0 	.word	0x20004fd0
 800e81c:	200052a0 	.word	0x200052a0

0800e820 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e820:	b480      	push	{r7}
 800e822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e824:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e826:	4618      	mov	r0, r3
 800e828:	46bd      	mov	sp, r7
 800e82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82e:	4770      	bx	lr

0800e830 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e830:	b480      	push	{r7}
 800e832:	b083      	sub	sp, #12
 800e834:	af00      	add	r7, sp, #0
 800e836:	4603      	mov	r3, r0
 800e838:	6039      	str	r1, [r7, #0]
 800e83a:	71fb      	strb	r3, [r7, #7]
 800e83c:	4613      	mov	r3, r2
 800e83e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e840:	79fb      	ldrb	r3, [r7, #7]
 800e842:	2b23      	cmp	r3, #35	; 0x23
 800e844:	d84a      	bhi.n	800e8dc <CDC_Control_FS+0xac>
 800e846:	a201      	add	r2, pc, #4	; (adr r2, 800e84c <CDC_Control_FS+0x1c>)
 800e848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e84c:	0800e8dd 	.word	0x0800e8dd
 800e850:	0800e8dd 	.word	0x0800e8dd
 800e854:	0800e8dd 	.word	0x0800e8dd
 800e858:	0800e8dd 	.word	0x0800e8dd
 800e85c:	0800e8dd 	.word	0x0800e8dd
 800e860:	0800e8dd 	.word	0x0800e8dd
 800e864:	0800e8dd 	.word	0x0800e8dd
 800e868:	0800e8dd 	.word	0x0800e8dd
 800e86c:	0800e8dd 	.word	0x0800e8dd
 800e870:	0800e8dd 	.word	0x0800e8dd
 800e874:	0800e8dd 	.word	0x0800e8dd
 800e878:	0800e8dd 	.word	0x0800e8dd
 800e87c:	0800e8dd 	.word	0x0800e8dd
 800e880:	0800e8dd 	.word	0x0800e8dd
 800e884:	0800e8dd 	.word	0x0800e8dd
 800e888:	0800e8dd 	.word	0x0800e8dd
 800e88c:	0800e8dd 	.word	0x0800e8dd
 800e890:	0800e8dd 	.word	0x0800e8dd
 800e894:	0800e8dd 	.word	0x0800e8dd
 800e898:	0800e8dd 	.word	0x0800e8dd
 800e89c:	0800e8dd 	.word	0x0800e8dd
 800e8a0:	0800e8dd 	.word	0x0800e8dd
 800e8a4:	0800e8dd 	.word	0x0800e8dd
 800e8a8:	0800e8dd 	.word	0x0800e8dd
 800e8ac:	0800e8dd 	.word	0x0800e8dd
 800e8b0:	0800e8dd 	.word	0x0800e8dd
 800e8b4:	0800e8dd 	.word	0x0800e8dd
 800e8b8:	0800e8dd 	.word	0x0800e8dd
 800e8bc:	0800e8dd 	.word	0x0800e8dd
 800e8c0:	0800e8dd 	.word	0x0800e8dd
 800e8c4:	0800e8dd 	.word	0x0800e8dd
 800e8c8:	0800e8dd 	.word	0x0800e8dd
 800e8cc:	0800e8dd 	.word	0x0800e8dd
 800e8d0:	0800e8dd 	.word	0x0800e8dd
 800e8d4:	0800e8dd 	.word	0x0800e8dd
 800e8d8:	0800e8dd 	.word	0x0800e8dd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e8dc:	bf00      	nop
  }

  return (USBD_OK);
 800e8de:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	370c      	adds	r7, #12
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ea:	4770      	bx	lr

0800e8ec <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e8ec:	b580      	push	{r7, lr}
 800e8ee:	b084      	sub	sp, #16
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	6078      	str	r0, [r7, #4]
 800e8f4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */


  volatile uint32_t counter = 0;
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	60fb      	str	r3, [r7, #12]

  while(counter < *Len)
 800e8fa:	e01e      	b.n	800e93a <CDC_Receive_FS+0x4e>
  {
       RxBuffer[RxFifoIndex ] = Buf[counter];
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	687a      	ldr	r2, [r7, #4]
 800e900:	441a      	add	r2, r3
 800e902:	4b16      	ldr	r3, [pc, #88]	; (800e95c <CDC_Receive_FS+0x70>)
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	7811      	ldrb	r1, [r2, #0]
 800e908:	4a15      	ldr	r2, [pc, #84]	; (800e960 <CDC_Receive_FS+0x74>)
 800e90a:	54d1      	strb	r1, [r2, r3]
       cdc_receive_put(Buf[counter]);
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	687a      	ldr	r2, [r7, #4]
 800e910:	4413      	add	r3, r2
 800e912:	781b      	ldrb	r3, [r3, #0]
 800e914:	4618      	mov	r0, r3
 800e916:	f7f4 fe0d 	bl	8003534 <cdc_receive_put>
       counter++, RxFifoIndex++;
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	3301      	adds	r3, #1
 800e91e:	60fb      	str	r3, [r7, #12]
 800e920:	4b0e      	ldr	r3, [pc, #56]	; (800e95c <CDC_Receive_FS+0x70>)
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	3301      	adds	r3, #1
 800e926:	4a0d      	ldr	r2, [pc, #52]	; (800e95c <CDC_Receive_FS+0x70>)
 800e928:	6013      	str	r3, [r2, #0]
       if(RxFifoIndex  == RxBufferSize)
 800e92a:	4b0c      	ldr	r3, [pc, #48]	; (800e95c <CDC_Receive_FS+0x70>)
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e932:	d102      	bne.n	800e93a <CDC_Receive_FS+0x4e>
            RxFifoIndex  = 0;
 800e934:	4b09      	ldr	r3, [pc, #36]	; (800e95c <CDC_Receive_FS+0x70>)
 800e936:	2200      	movs	r2, #0
 800e938:	601a      	str	r2, [r3, #0]
  while(counter < *Len)
 800e93a:	683b      	ldr	r3, [r7, #0]
 800e93c:	681a      	ldr	r2, [r3, #0]
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	429a      	cmp	r2, r3
 800e942:	d8db      	bhi.n	800e8fc <CDC_Receive_FS+0x10>
   }

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e944:	6879      	ldr	r1, [r7, #4]
 800e946:	4807      	ldr	r0, [pc, #28]	; (800e964 <CDC_Receive_FS+0x78>)
 800e948:	f7fd fb8a 	bl	800c060 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e94c:	4805      	ldr	r0, [pc, #20]	; (800e964 <CDC_Receive_FS+0x78>)
 800e94e:	f7fd fbcb 	bl	800c0e8 <USBD_CDC_ReceivePacket>

  return (USBD_OK);
 800e952:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e954:	4618      	mov	r0, r3
 800e956:	3710      	adds	r7, #16
 800e958:	46bd      	mov	sp, r7
 800e95a:	bd80      	pop	{r7, pc}
 800e95c:	200049d8 	.word	0x200049d8
 800e960:	20005aa0 	.word	0x20005aa0
 800e964:	20004fd0 	.word	0x20004fd0

0800e968 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e968:	b580      	push	{r7, lr}
 800e96a:	b084      	sub	sp, #16
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
 800e970:	460b      	mov	r3, r1
 800e972:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e974:	2300      	movs	r3, #0
 800e976:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e978:	4b0d      	ldr	r3, [pc, #52]	; (800e9b0 <CDC_Transmit_FS+0x48>)
 800e97a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e97e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e980:	68bb      	ldr	r3, [r7, #8]
 800e982:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e986:	2b00      	cmp	r3, #0
 800e988:	d001      	beq.n	800e98e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e98a:	2301      	movs	r3, #1
 800e98c:	e00b      	b.n	800e9a6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e98e:	887b      	ldrh	r3, [r7, #2]
 800e990:	461a      	mov	r2, r3
 800e992:	6879      	ldr	r1, [r7, #4]
 800e994:	4806      	ldr	r0, [pc, #24]	; (800e9b0 <CDC_Transmit_FS+0x48>)
 800e996:	f7fd fb4a 	bl	800c02e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e99a:	4805      	ldr	r0, [pc, #20]	; (800e9b0 <CDC_Transmit_FS+0x48>)
 800e99c:	f7fd fb74 	bl	800c088 <USBD_CDC_TransmitPacket>
 800e9a0:	4603      	mov	r3, r0
 800e9a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e9a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9a6:	4618      	mov	r0, r3
 800e9a8:	3710      	adds	r7, #16
 800e9aa:	46bd      	mov	sp, r7
 800e9ac:	bd80      	pop	{r7, pc}
 800e9ae:	bf00      	nop
 800e9b0:	20004fd0 	.word	0x20004fd0

0800e9b4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e9b4:	b480      	push	{r7}
 800e9b6:	b087      	sub	sp, #28
 800e9b8:	af00      	add	r7, sp, #0
 800e9ba:	60f8      	str	r0, [r7, #12]
 800e9bc:	60b9      	str	r1, [r7, #8]
 800e9be:	4613      	mov	r3, r2
 800e9c0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e9c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	371c      	adds	r7, #28
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d4:	4770      	bx	lr
	...

0800e9d8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e9d8:	b480      	push	{r7}
 800e9da:	b083      	sub	sp, #12
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	4603      	mov	r3, r0
 800e9e0:	6039      	str	r1, [r7, #0]
 800e9e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e9e4:	683b      	ldr	r3, [r7, #0]
 800e9e6:	2212      	movs	r2, #18
 800e9e8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e9ea:	4b03      	ldr	r3, [pc, #12]	; (800e9f8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	370c      	adds	r7, #12
 800e9f0:	46bd      	mov	sp, r7
 800e9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9f6:	4770      	bx	lr
 800e9f8:	20000158 	.word	0x20000158

0800e9fc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e9fc:	b480      	push	{r7}
 800e9fe:	b083      	sub	sp, #12
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	4603      	mov	r3, r0
 800ea04:	6039      	str	r1, [r7, #0]
 800ea06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	2204      	movs	r2, #4
 800ea0c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ea0e:	4b03      	ldr	r3, [pc, #12]	; (800ea1c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ea10:	4618      	mov	r0, r3
 800ea12:	370c      	adds	r7, #12
 800ea14:	46bd      	mov	sp, r7
 800ea16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1a:	4770      	bx	lr
 800ea1c:	2000016c 	.word	0x2000016c

0800ea20 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	b082      	sub	sp, #8
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	4603      	mov	r3, r0
 800ea28:	6039      	str	r1, [r7, #0]
 800ea2a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ea2c:	79fb      	ldrb	r3, [r7, #7]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d105      	bne.n	800ea3e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ea32:	683a      	ldr	r2, [r7, #0]
 800ea34:	4907      	ldr	r1, [pc, #28]	; (800ea54 <USBD_FS_ProductStrDescriptor+0x34>)
 800ea36:	4808      	ldr	r0, [pc, #32]	; (800ea58 <USBD_FS_ProductStrDescriptor+0x38>)
 800ea38:	f7fe fba5 	bl	800d186 <USBD_GetString>
 800ea3c:	e004      	b.n	800ea48 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ea3e:	683a      	ldr	r2, [r7, #0]
 800ea40:	4904      	ldr	r1, [pc, #16]	; (800ea54 <USBD_FS_ProductStrDescriptor+0x34>)
 800ea42:	4805      	ldr	r0, [pc, #20]	; (800ea58 <USBD_FS_ProductStrDescriptor+0x38>)
 800ea44:	f7fe fb9f 	bl	800d186 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ea48:	4b02      	ldr	r3, [pc, #8]	; (800ea54 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	3708      	adds	r7, #8
 800ea4e:	46bd      	mov	sp, r7
 800ea50:	bd80      	pop	{r7, pc}
 800ea52:	bf00      	nop
 800ea54:	20005ea0 	.word	0x20005ea0
 800ea58:	0800f950 	.word	0x0800f950

0800ea5c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ea5c:	b580      	push	{r7, lr}
 800ea5e:	b082      	sub	sp, #8
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	4603      	mov	r3, r0
 800ea64:	6039      	str	r1, [r7, #0]
 800ea66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ea68:	683a      	ldr	r2, [r7, #0]
 800ea6a:	4904      	ldr	r1, [pc, #16]	; (800ea7c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ea6c:	4804      	ldr	r0, [pc, #16]	; (800ea80 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ea6e:	f7fe fb8a 	bl	800d186 <USBD_GetString>
  return USBD_StrDesc;
 800ea72:	4b02      	ldr	r3, [pc, #8]	; (800ea7c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ea74:	4618      	mov	r0, r3
 800ea76:	3708      	adds	r7, #8
 800ea78:	46bd      	mov	sp, r7
 800ea7a:	bd80      	pop	{r7, pc}
 800ea7c:	20005ea0 	.word	0x20005ea0
 800ea80:	0800f968 	.word	0x0800f968

0800ea84 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ea84:	b580      	push	{r7, lr}
 800ea86:	b082      	sub	sp, #8
 800ea88:	af00      	add	r7, sp, #0
 800ea8a:	4603      	mov	r3, r0
 800ea8c:	6039      	str	r1, [r7, #0]
 800ea8e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ea90:	683b      	ldr	r3, [r7, #0]
 800ea92:	221a      	movs	r2, #26
 800ea94:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ea96:	f000 f843 	bl	800eb20 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ea9a:	4b02      	ldr	r3, [pc, #8]	; (800eaa4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	3708      	adds	r7, #8
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	bd80      	pop	{r7, pc}
 800eaa4:	20000170 	.word	0x20000170

0800eaa8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b082      	sub	sp, #8
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	4603      	mov	r3, r0
 800eab0:	6039      	str	r1, [r7, #0]
 800eab2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800eab4:	79fb      	ldrb	r3, [r7, #7]
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d105      	bne.n	800eac6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800eaba:	683a      	ldr	r2, [r7, #0]
 800eabc:	4907      	ldr	r1, [pc, #28]	; (800eadc <USBD_FS_ConfigStrDescriptor+0x34>)
 800eabe:	4808      	ldr	r0, [pc, #32]	; (800eae0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800eac0:	f7fe fb61 	bl	800d186 <USBD_GetString>
 800eac4:	e004      	b.n	800ead0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800eac6:	683a      	ldr	r2, [r7, #0]
 800eac8:	4904      	ldr	r1, [pc, #16]	; (800eadc <USBD_FS_ConfigStrDescriptor+0x34>)
 800eaca:	4805      	ldr	r0, [pc, #20]	; (800eae0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800eacc:	f7fe fb5b 	bl	800d186 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ead0:	4b02      	ldr	r3, [pc, #8]	; (800eadc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ead2:	4618      	mov	r0, r3
 800ead4:	3708      	adds	r7, #8
 800ead6:	46bd      	mov	sp, r7
 800ead8:	bd80      	pop	{r7, pc}
 800eada:	bf00      	nop
 800eadc:	20005ea0 	.word	0x20005ea0
 800eae0:	0800f97c 	.word	0x0800f97c

0800eae4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eae4:	b580      	push	{r7, lr}
 800eae6:	b082      	sub	sp, #8
 800eae8:	af00      	add	r7, sp, #0
 800eaea:	4603      	mov	r3, r0
 800eaec:	6039      	str	r1, [r7, #0]
 800eaee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800eaf0:	79fb      	ldrb	r3, [r7, #7]
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d105      	bne.n	800eb02 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800eaf6:	683a      	ldr	r2, [r7, #0]
 800eaf8:	4907      	ldr	r1, [pc, #28]	; (800eb18 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800eafa:	4808      	ldr	r0, [pc, #32]	; (800eb1c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800eafc:	f7fe fb43 	bl	800d186 <USBD_GetString>
 800eb00:	e004      	b.n	800eb0c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800eb02:	683a      	ldr	r2, [r7, #0]
 800eb04:	4904      	ldr	r1, [pc, #16]	; (800eb18 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800eb06:	4805      	ldr	r0, [pc, #20]	; (800eb1c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800eb08:	f7fe fb3d 	bl	800d186 <USBD_GetString>
  }
  return USBD_StrDesc;
 800eb0c:	4b02      	ldr	r3, [pc, #8]	; (800eb18 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800eb0e:	4618      	mov	r0, r3
 800eb10:	3708      	adds	r7, #8
 800eb12:	46bd      	mov	sp, r7
 800eb14:	bd80      	pop	{r7, pc}
 800eb16:	bf00      	nop
 800eb18:	20005ea0 	.word	0x20005ea0
 800eb1c:	0800f988 	.word	0x0800f988

0800eb20 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800eb20:	b580      	push	{r7, lr}
 800eb22:	b084      	sub	sp, #16
 800eb24:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800eb26:	4b0f      	ldr	r3, [pc, #60]	; (800eb64 <Get_SerialNum+0x44>)
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800eb2c:	4b0e      	ldr	r3, [pc, #56]	; (800eb68 <Get_SerialNum+0x48>)
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800eb32:	4b0e      	ldr	r3, [pc, #56]	; (800eb6c <Get_SerialNum+0x4c>)
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800eb38:	68fa      	ldr	r2, [r7, #12]
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	4413      	add	r3, r2
 800eb3e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d009      	beq.n	800eb5a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800eb46:	2208      	movs	r2, #8
 800eb48:	4909      	ldr	r1, [pc, #36]	; (800eb70 <Get_SerialNum+0x50>)
 800eb4a:	68f8      	ldr	r0, [r7, #12]
 800eb4c:	f000 f814 	bl	800eb78 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800eb50:	2204      	movs	r2, #4
 800eb52:	4908      	ldr	r1, [pc, #32]	; (800eb74 <Get_SerialNum+0x54>)
 800eb54:	68b8      	ldr	r0, [r7, #8]
 800eb56:	f000 f80f 	bl	800eb78 <IntToUnicode>
  }
}
 800eb5a:	bf00      	nop
 800eb5c:	3710      	adds	r7, #16
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	bd80      	pop	{r7, pc}
 800eb62:	bf00      	nop
 800eb64:	1fff7a10 	.word	0x1fff7a10
 800eb68:	1fff7a14 	.word	0x1fff7a14
 800eb6c:	1fff7a18 	.word	0x1fff7a18
 800eb70:	20000172 	.word	0x20000172
 800eb74:	20000182 	.word	0x20000182

0800eb78 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800eb78:	b480      	push	{r7}
 800eb7a:	b087      	sub	sp, #28
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	60f8      	str	r0, [r7, #12]
 800eb80:	60b9      	str	r1, [r7, #8]
 800eb82:	4613      	mov	r3, r2
 800eb84:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800eb86:	2300      	movs	r3, #0
 800eb88:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	75fb      	strb	r3, [r7, #23]
 800eb8e:	e027      	b.n	800ebe0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	0f1b      	lsrs	r3, r3, #28
 800eb94:	2b09      	cmp	r3, #9
 800eb96:	d80b      	bhi.n	800ebb0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	0f1b      	lsrs	r3, r3, #28
 800eb9c:	b2da      	uxtb	r2, r3
 800eb9e:	7dfb      	ldrb	r3, [r7, #23]
 800eba0:	005b      	lsls	r3, r3, #1
 800eba2:	4619      	mov	r1, r3
 800eba4:	68bb      	ldr	r3, [r7, #8]
 800eba6:	440b      	add	r3, r1
 800eba8:	3230      	adds	r2, #48	; 0x30
 800ebaa:	b2d2      	uxtb	r2, r2
 800ebac:	701a      	strb	r2, [r3, #0]
 800ebae:	e00a      	b.n	800ebc6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	0f1b      	lsrs	r3, r3, #28
 800ebb4:	b2da      	uxtb	r2, r3
 800ebb6:	7dfb      	ldrb	r3, [r7, #23]
 800ebb8:	005b      	lsls	r3, r3, #1
 800ebba:	4619      	mov	r1, r3
 800ebbc:	68bb      	ldr	r3, [r7, #8]
 800ebbe:	440b      	add	r3, r1
 800ebc0:	3237      	adds	r2, #55	; 0x37
 800ebc2:	b2d2      	uxtb	r2, r2
 800ebc4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	011b      	lsls	r3, r3, #4
 800ebca:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ebcc:	7dfb      	ldrb	r3, [r7, #23]
 800ebce:	005b      	lsls	r3, r3, #1
 800ebd0:	3301      	adds	r3, #1
 800ebd2:	68ba      	ldr	r2, [r7, #8]
 800ebd4:	4413      	add	r3, r2
 800ebd6:	2200      	movs	r2, #0
 800ebd8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ebda:	7dfb      	ldrb	r3, [r7, #23]
 800ebdc:	3301      	adds	r3, #1
 800ebde:	75fb      	strb	r3, [r7, #23]
 800ebe0:	7dfa      	ldrb	r2, [r7, #23]
 800ebe2:	79fb      	ldrb	r3, [r7, #7]
 800ebe4:	429a      	cmp	r2, r3
 800ebe6:	d3d3      	bcc.n	800eb90 <IntToUnicode+0x18>
  }
}
 800ebe8:	bf00      	nop
 800ebea:	371c      	adds	r7, #28
 800ebec:	46bd      	mov	sp, r7
 800ebee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf2:	4770      	bx	lr

0800ebf4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b08a      	sub	sp, #40	; 0x28
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ebfc:	f107 0314 	add.w	r3, r7, #20
 800ec00:	2200      	movs	r2, #0
 800ec02:	601a      	str	r2, [r3, #0]
 800ec04:	605a      	str	r2, [r3, #4]
 800ec06:	609a      	str	r2, [r3, #8]
 800ec08:	60da      	str	r2, [r3, #12]
 800ec0a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ec14:	d13a      	bne.n	800ec8c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ec16:	2300      	movs	r3, #0
 800ec18:	613b      	str	r3, [r7, #16]
 800ec1a:	4b1e      	ldr	r3, [pc, #120]	; (800ec94 <HAL_PCD_MspInit+0xa0>)
 800ec1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec1e:	4a1d      	ldr	r2, [pc, #116]	; (800ec94 <HAL_PCD_MspInit+0xa0>)
 800ec20:	f043 0301 	orr.w	r3, r3, #1
 800ec24:	6313      	str	r3, [r2, #48]	; 0x30
 800ec26:	4b1b      	ldr	r3, [pc, #108]	; (800ec94 <HAL_PCD_MspInit+0xa0>)
 800ec28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec2a:	f003 0301 	and.w	r3, r3, #1
 800ec2e:	613b      	str	r3, [r7, #16]
 800ec30:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ec32:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ec36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ec38:	2302      	movs	r3, #2
 800ec3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ec40:	2303      	movs	r3, #3
 800ec42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ec44:	230a      	movs	r3, #10
 800ec46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ec48:	f107 0314 	add.w	r3, r7, #20
 800ec4c:	4619      	mov	r1, r3
 800ec4e:	4812      	ldr	r0, [pc, #72]	; (800ec98 <HAL_PCD_MspInit+0xa4>)
 800ec50:	f7f6 ff10 	bl	8005a74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ec54:	4b0f      	ldr	r3, [pc, #60]	; (800ec94 <HAL_PCD_MspInit+0xa0>)
 800ec56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec58:	4a0e      	ldr	r2, [pc, #56]	; (800ec94 <HAL_PCD_MspInit+0xa0>)
 800ec5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec5e:	6353      	str	r3, [r2, #52]	; 0x34
 800ec60:	2300      	movs	r3, #0
 800ec62:	60fb      	str	r3, [r7, #12]
 800ec64:	4b0b      	ldr	r3, [pc, #44]	; (800ec94 <HAL_PCD_MspInit+0xa0>)
 800ec66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ec68:	4a0a      	ldr	r2, [pc, #40]	; (800ec94 <HAL_PCD_MspInit+0xa0>)
 800ec6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ec6e:	6453      	str	r3, [r2, #68]	; 0x44
 800ec70:	4b08      	ldr	r3, [pc, #32]	; (800ec94 <HAL_PCD_MspInit+0xa0>)
 800ec72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ec74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ec78:	60fb      	str	r3, [r7, #12]
 800ec7a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ec7c:	2200      	movs	r2, #0
 800ec7e:	2100      	movs	r1, #0
 800ec80:	2043      	movs	r0, #67	; 0x43
 800ec82:	f7f6 fe9d 	bl	80059c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ec86:	2043      	movs	r0, #67	; 0x43
 800ec88:	f7f6 feb6 	bl	80059f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ec8c:	bf00      	nop
 800ec8e:	3728      	adds	r7, #40	; 0x28
 800ec90:	46bd      	mov	sp, r7
 800ec92:	bd80      	pop	{r7, pc}
 800ec94:	40023800 	.word	0x40023800
 800ec98:	40020000 	.word	0x40020000

0800ec9c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec9c:	b580      	push	{r7, lr}
 800ec9e:	b082      	sub	sp, #8
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800ecb0:	4619      	mov	r1, r3
 800ecb2:	4610      	mov	r0, r2
 800ecb4:	f7fd fae4 	bl	800c280 <USBD_LL_SetupStage>
}
 800ecb8:	bf00      	nop
 800ecba:	3708      	adds	r7, #8
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	bd80      	pop	{r7, pc}

0800ecc0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ecc0:	b580      	push	{r7, lr}
 800ecc2:	b082      	sub	sp, #8
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	6078      	str	r0, [r7, #4]
 800ecc8:	460b      	mov	r3, r1
 800ecca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800ecd2:	78fa      	ldrb	r2, [r7, #3]
 800ecd4:	6879      	ldr	r1, [r7, #4]
 800ecd6:	4613      	mov	r3, r2
 800ecd8:	00db      	lsls	r3, r3, #3
 800ecda:	1a9b      	subs	r3, r3, r2
 800ecdc:	009b      	lsls	r3, r3, #2
 800ecde:	440b      	add	r3, r1
 800ece0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800ece4:	681a      	ldr	r2, [r3, #0]
 800ece6:	78fb      	ldrb	r3, [r7, #3]
 800ece8:	4619      	mov	r1, r3
 800ecea:	f7fd fb1c 	bl	800c326 <USBD_LL_DataOutStage>
}
 800ecee:	bf00      	nop
 800ecf0:	3708      	adds	r7, #8
 800ecf2:	46bd      	mov	sp, r7
 800ecf4:	bd80      	pop	{r7, pc}

0800ecf6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ecf6:	b580      	push	{r7, lr}
 800ecf8:	b082      	sub	sp, #8
 800ecfa:	af00      	add	r7, sp, #0
 800ecfc:	6078      	str	r0, [r7, #4]
 800ecfe:	460b      	mov	r3, r1
 800ed00:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800ed08:	78fa      	ldrb	r2, [r7, #3]
 800ed0a:	6879      	ldr	r1, [r7, #4]
 800ed0c:	4613      	mov	r3, r2
 800ed0e:	00db      	lsls	r3, r3, #3
 800ed10:	1a9b      	subs	r3, r3, r2
 800ed12:	009b      	lsls	r3, r3, #2
 800ed14:	440b      	add	r3, r1
 800ed16:	3348      	adds	r3, #72	; 0x48
 800ed18:	681a      	ldr	r2, [r3, #0]
 800ed1a:	78fb      	ldrb	r3, [r7, #3]
 800ed1c:	4619      	mov	r1, r3
 800ed1e:	f7fd fb65 	bl	800c3ec <USBD_LL_DataInStage>
}
 800ed22:	bf00      	nop
 800ed24:	3708      	adds	r7, #8
 800ed26:	46bd      	mov	sp, r7
 800ed28:	bd80      	pop	{r7, pc}

0800ed2a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ed2a:	b580      	push	{r7, lr}
 800ed2c:	b082      	sub	sp, #8
 800ed2e:	af00      	add	r7, sp, #0
 800ed30:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ed38:	4618      	mov	r0, r3
 800ed3a:	f7fd fc69 	bl	800c610 <USBD_LL_SOF>
}
 800ed3e:	bf00      	nop
 800ed40:	3708      	adds	r7, #8
 800ed42:	46bd      	mov	sp, r7
 800ed44:	bd80      	pop	{r7, pc}

0800ed46 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ed46:	b580      	push	{r7, lr}
 800ed48:	b084      	sub	sp, #16
 800ed4a:	af00      	add	r7, sp, #0
 800ed4c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ed4e:	2301      	movs	r3, #1
 800ed50:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	68db      	ldr	r3, [r3, #12]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d102      	bne.n	800ed60 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	73fb      	strb	r3, [r7, #15]
 800ed5e:	e008      	b.n	800ed72 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	68db      	ldr	r3, [r3, #12]
 800ed64:	2b02      	cmp	r3, #2
 800ed66:	d102      	bne.n	800ed6e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ed68:	2301      	movs	r3, #1
 800ed6a:	73fb      	strb	r3, [r7, #15]
 800ed6c:	e001      	b.n	800ed72 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ed6e:	f7f1 ffbb 	bl	8000ce8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ed78:	7bfa      	ldrb	r2, [r7, #15]
 800ed7a:	4611      	mov	r1, r2
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	f7fd fc0c 	bl	800c59a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ed88:	4618      	mov	r0, r3
 800ed8a:	f7fd fbc5 	bl	800c518 <USBD_LL_Reset>
}
 800ed8e:	bf00      	nop
 800ed90:	3710      	adds	r7, #16
 800ed92:	46bd      	mov	sp, r7
 800ed94:	bd80      	pop	{r7, pc}
	...

0800ed98 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ed98:	b580      	push	{r7, lr}
 800ed9a:	b082      	sub	sp, #8
 800ed9c:	af00      	add	r7, sp, #0
 800ed9e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800eda6:	4618      	mov	r0, r3
 800eda8:	f7fd fc07 	bl	800c5ba <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	687a      	ldr	r2, [r7, #4]
 800edb8:	6812      	ldr	r2, [r2, #0]
 800edba:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800edbe:	f043 0301 	orr.w	r3, r3, #1
 800edc2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	6a1b      	ldr	r3, [r3, #32]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d005      	beq.n	800edd8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800edcc:	4b04      	ldr	r3, [pc, #16]	; (800ede0 <HAL_PCD_SuspendCallback+0x48>)
 800edce:	691b      	ldr	r3, [r3, #16]
 800edd0:	4a03      	ldr	r2, [pc, #12]	; (800ede0 <HAL_PCD_SuspendCallback+0x48>)
 800edd2:	f043 0306 	orr.w	r3, r3, #6
 800edd6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800edd8:	bf00      	nop
 800edda:	3708      	adds	r7, #8
 800eddc:	46bd      	mov	sp, r7
 800edde:	bd80      	pop	{r7, pc}
 800ede0:	e000ed00 	.word	0xe000ed00

0800ede4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ede4:	b580      	push	{r7, lr}
 800ede6:	b082      	sub	sp, #8
 800ede8:	af00      	add	r7, sp, #0
 800edea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800edf2:	4618      	mov	r0, r3
 800edf4:	f7fd fbf6 	bl	800c5e4 <USBD_LL_Resume>
}
 800edf8:	bf00      	nop
 800edfa:	3708      	adds	r7, #8
 800edfc:	46bd      	mov	sp, r7
 800edfe:	bd80      	pop	{r7, pc}

0800ee00 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b082      	sub	sp, #8
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	6078      	str	r0, [r7, #4]
 800ee08:	460b      	mov	r3, r1
 800ee0a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ee12:	78fa      	ldrb	r2, [r7, #3]
 800ee14:	4611      	mov	r1, r2
 800ee16:	4618      	mov	r0, r3
 800ee18:	f7fd fc21 	bl	800c65e <USBD_LL_IsoOUTIncomplete>
}
 800ee1c:	bf00      	nop
 800ee1e:	3708      	adds	r7, #8
 800ee20:	46bd      	mov	sp, r7
 800ee22:	bd80      	pop	{r7, pc}

0800ee24 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee24:	b580      	push	{r7, lr}
 800ee26:	b082      	sub	sp, #8
 800ee28:	af00      	add	r7, sp, #0
 800ee2a:	6078      	str	r0, [r7, #4]
 800ee2c:	460b      	mov	r3, r1
 800ee2e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ee36:	78fa      	ldrb	r2, [r7, #3]
 800ee38:	4611      	mov	r1, r2
 800ee3a:	4618      	mov	r0, r3
 800ee3c:	f7fd fc02 	bl	800c644 <USBD_LL_IsoINIncomplete>
}
 800ee40:	bf00      	nop
 800ee42:	3708      	adds	r7, #8
 800ee44:	46bd      	mov	sp, r7
 800ee46:	bd80      	pop	{r7, pc}

0800ee48 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee48:	b580      	push	{r7, lr}
 800ee4a:	b082      	sub	sp, #8
 800ee4c:	af00      	add	r7, sp, #0
 800ee4e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ee56:	4618      	mov	r0, r3
 800ee58:	f7fd fc0e 	bl	800c678 <USBD_LL_DevConnected>
}
 800ee5c:	bf00      	nop
 800ee5e:	3708      	adds	r7, #8
 800ee60:	46bd      	mov	sp, r7
 800ee62:	bd80      	pop	{r7, pc}

0800ee64 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee64:	b580      	push	{r7, lr}
 800ee66:	b082      	sub	sp, #8
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ee72:	4618      	mov	r0, r3
 800ee74:	f7fd fc0b 	bl	800c68e <USBD_LL_DevDisconnected>
}
 800ee78:	bf00      	nop
 800ee7a:	3708      	adds	r7, #8
 800ee7c:	46bd      	mov	sp, r7
 800ee7e:	bd80      	pop	{r7, pc}

0800ee80 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ee80:	b580      	push	{r7, lr}
 800ee82:	b082      	sub	sp, #8
 800ee84:	af00      	add	r7, sp, #0
 800ee86:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	781b      	ldrb	r3, [r3, #0]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d13c      	bne.n	800ef0a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ee90:	4a20      	ldr	r2, [pc, #128]	; (800ef14 <USBD_LL_Init+0x94>)
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	4a1e      	ldr	r2, [pc, #120]	; (800ef14 <USBD_LL_Init+0x94>)
 800ee9c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800eea0:	4b1c      	ldr	r3, [pc, #112]	; (800ef14 <USBD_LL_Init+0x94>)
 800eea2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800eea6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800eea8:	4b1a      	ldr	r3, [pc, #104]	; (800ef14 <USBD_LL_Init+0x94>)
 800eeaa:	2204      	movs	r2, #4
 800eeac:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800eeae:	4b19      	ldr	r3, [pc, #100]	; (800ef14 <USBD_LL_Init+0x94>)
 800eeb0:	2202      	movs	r2, #2
 800eeb2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800eeb4:	4b17      	ldr	r3, [pc, #92]	; (800ef14 <USBD_LL_Init+0x94>)
 800eeb6:	2200      	movs	r2, #0
 800eeb8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800eeba:	4b16      	ldr	r3, [pc, #88]	; (800ef14 <USBD_LL_Init+0x94>)
 800eebc:	2202      	movs	r2, #2
 800eebe:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800eec0:	4b14      	ldr	r3, [pc, #80]	; (800ef14 <USBD_LL_Init+0x94>)
 800eec2:	2200      	movs	r2, #0
 800eec4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800eec6:	4b13      	ldr	r3, [pc, #76]	; (800ef14 <USBD_LL_Init+0x94>)
 800eec8:	2200      	movs	r2, #0
 800eeca:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800eecc:	4b11      	ldr	r3, [pc, #68]	; (800ef14 <USBD_LL_Init+0x94>)
 800eece:	2200      	movs	r2, #0
 800eed0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800eed2:	4b10      	ldr	r3, [pc, #64]	; (800ef14 <USBD_LL_Init+0x94>)
 800eed4:	2200      	movs	r2, #0
 800eed6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800eed8:	4b0e      	ldr	r3, [pc, #56]	; (800ef14 <USBD_LL_Init+0x94>)
 800eeda:	2200      	movs	r2, #0
 800eedc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800eede:	480d      	ldr	r0, [pc, #52]	; (800ef14 <USBD_LL_Init+0x94>)
 800eee0:	f7f9 fabe 	bl	8008460 <HAL_PCD_Init>
 800eee4:	4603      	mov	r3, r0
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d001      	beq.n	800eeee <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800eeea:	f7f1 fefd 	bl	8000ce8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800eeee:	2180      	movs	r1, #128	; 0x80
 800eef0:	4808      	ldr	r0, [pc, #32]	; (800ef14 <USBD_LL_Init+0x94>)
 800eef2:	f7fa fc1c 	bl	800972e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800eef6:	2240      	movs	r2, #64	; 0x40
 800eef8:	2100      	movs	r1, #0
 800eefa:	4806      	ldr	r0, [pc, #24]	; (800ef14 <USBD_LL_Init+0x94>)
 800eefc:	f7fa fbd0 	bl	80096a0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ef00:	2280      	movs	r2, #128	; 0x80
 800ef02:	2101      	movs	r1, #1
 800ef04:	4803      	ldr	r0, [pc, #12]	; (800ef14 <USBD_LL_Init+0x94>)
 800ef06:	f7fa fbcb 	bl	80096a0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ef0a:	2300      	movs	r3, #0
}
 800ef0c:	4618      	mov	r0, r3
 800ef0e:	3708      	adds	r7, #8
 800ef10:	46bd      	mov	sp, r7
 800ef12:	bd80      	pop	{r7, pc}
 800ef14:	200060a0 	.word	0x200060a0

0800ef18 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ef18:	b580      	push	{r7, lr}
 800ef1a:	b084      	sub	sp, #16
 800ef1c:	af00      	add	r7, sp, #0
 800ef1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ef20:	2300      	movs	r3, #0
 800ef22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef24:	2300      	movs	r3, #0
 800ef26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ef2e:	4618      	mov	r0, r3
 800ef30:	f7f9 fbb3 	bl	800869a <HAL_PCD_Start>
 800ef34:	4603      	mov	r3, r0
 800ef36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ef38:	7bfb      	ldrb	r3, [r7, #15]
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	f000 f92a 	bl	800f194 <USBD_Get_USB_Status>
 800ef40:	4603      	mov	r3, r0
 800ef42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ef44:	7bbb      	ldrb	r3, [r7, #14]
}
 800ef46:	4618      	mov	r0, r3
 800ef48:	3710      	adds	r7, #16
 800ef4a:	46bd      	mov	sp, r7
 800ef4c:	bd80      	pop	{r7, pc}

0800ef4e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ef4e:	b580      	push	{r7, lr}
 800ef50:	b084      	sub	sp, #16
 800ef52:	af00      	add	r7, sp, #0
 800ef54:	6078      	str	r0, [r7, #4]
 800ef56:	4608      	mov	r0, r1
 800ef58:	4611      	mov	r1, r2
 800ef5a:	461a      	mov	r2, r3
 800ef5c:	4603      	mov	r3, r0
 800ef5e:	70fb      	strb	r3, [r7, #3]
 800ef60:	460b      	mov	r3, r1
 800ef62:	70bb      	strb	r3, [r7, #2]
 800ef64:	4613      	mov	r3, r2
 800ef66:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ef68:	2300      	movs	r3, #0
 800ef6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ef76:	78bb      	ldrb	r3, [r7, #2]
 800ef78:	883a      	ldrh	r2, [r7, #0]
 800ef7a:	78f9      	ldrb	r1, [r7, #3]
 800ef7c:	f7f9 ff97 	bl	8008eae <HAL_PCD_EP_Open>
 800ef80:	4603      	mov	r3, r0
 800ef82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ef84:	7bfb      	ldrb	r3, [r7, #15]
 800ef86:	4618      	mov	r0, r3
 800ef88:	f000 f904 	bl	800f194 <USBD_Get_USB_Status>
 800ef8c:	4603      	mov	r3, r0
 800ef8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ef90:	7bbb      	ldrb	r3, [r7, #14]
}
 800ef92:	4618      	mov	r0, r3
 800ef94:	3710      	adds	r7, #16
 800ef96:	46bd      	mov	sp, r7
 800ef98:	bd80      	pop	{r7, pc}

0800ef9a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ef9a:	b580      	push	{r7, lr}
 800ef9c:	b084      	sub	sp, #16
 800ef9e:	af00      	add	r7, sp, #0
 800efa0:	6078      	str	r0, [r7, #4]
 800efa2:	460b      	mov	r3, r1
 800efa4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800efa6:	2300      	movs	r3, #0
 800efa8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800efaa:	2300      	movs	r3, #0
 800efac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800efb4:	78fa      	ldrb	r2, [r7, #3]
 800efb6:	4611      	mov	r1, r2
 800efb8:	4618      	mov	r0, r3
 800efba:	f7f9 ffe0 	bl	8008f7e <HAL_PCD_EP_Close>
 800efbe:	4603      	mov	r3, r0
 800efc0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800efc2:	7bfb      	ldrb	r3, [r7, #15]
 800efc4:	4618      	mov	r0, r3
 800efc6:	f000 f8e5 	bl	800f194 <USBD_Get_USB_Status>
 800efca:	4603      	mov	r3, r0
 800efcc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800efce:	7bbb      	ldrb	r3, [r7, #14]
}
 800efd0:	4618      	mov	r0, r3
 800efd2:	3710      	adds	r7, #16
 800efd4:	46bd      	mov	sp, r7
 800efd6:	bd80      	pop	{r7, pc}

0800efd8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800efd8:	b580      	push	{r7, lr}
 800efda:	b084      	sub	sp, #16
 800efdc:	af00      	add	r7, sp, #0
 800efde:	6078      	str	r0, [r7, #4]
 800efe0:	460b      	mov	r3, r1
 800efe2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800efe4:	2300      	movs	r3, #0
 800efe6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800efe8:	2300      	movs	r3, #0
 800efea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800eff2:	78fa      	ldrb	r2, [r7, #3]
 800eff4:	4611      	mov	r1, r2
 800eff6:	4618      	mov	r0, r3
 800eff8:	f7fa f8b8 	bl	800916c <HAL_PCD_EP_SetStall>
 800effc:	4603      	mov	r3, r0
 800effe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f000:	7bfb      	ldrb	r3, [r7, #15]
 800f002:	4618      	mov	r0, r3
 800f004:	f000 f8c6 	bl	800f194 <USBD_Get_USB_Status>
 800f008:	4603      	mov	r3, r0
 800f00a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f00c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f00e:	4618      	mov	r0, r3
 800f010:	3710      	adds	r7, #16
 800f012:	46bd      	mov	sp, r7
 800f014:	bd80      	pop	{r7, pc}

0800f016 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f016:	b580      	push	{r7, lr}
 800f018:	b084      	sub	sp, #16
 800f01a:	af00      	add	r7, sp, #0
 800f01c:	6078      	str	r0, [r7, #4]
 800f01e:	460b      	mov	r3, r1
 800f020:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f022:	2300      	movs	r3, #0
 800f024:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f026:	2300      	movs	r3, #0
 800f028:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f030:	78fa      	ldrb	r2, [r7, #3]
 800f032:	4611      	mov	r1, r2
 800f034:	4618      	mov	r0, r3
 800f036:	f7fa f8fd 	bl	8009234 <HAL_PCD_EP_ClrStall>
 800f03a:	4603      	mov	r3, r0
 800f03c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f03e:	7bfb      	ldrb	r3, [r7, #15]
 800f040:	4618      	mov	r0, r3
 800f042:	f000 f8a7 	bl	800f194 <USBD_Get_USB_Status>
 800f046:	4603      	mov	r3, r0
 800f048:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f04a:	7bbb      	ldrb	r3, [r7, #14]
}
 800f04c:	4618      	mov	r0, r3
 800f04e:	3710      	adds	r7, #16
 800f050:	46bd      	mov	sp, r7
 800f052:	bd80      	pop	{r7, pc}

0800f054 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f054:	b480      	push	{r7}
 800f056:	b085      	sub	sp, #20
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
 800f05c:	460b      	mov	r3, r1
 800f05e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f066:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f068:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	da0b      	bge.n	800f088 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f070:	78fb      	ldrb	r3, [r7, #3]
 800f072:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f076:	68f9      	ldr	r1, [r7, #12]
 800f078:	4613      	mov	r3, r2
 800f07a:	00db      	lsls	r3, r3, #3
 800f07c:	1a9b      	subs	r3, r3, r2
 800f07e:	009b      	lsls	r3, r3, #2
 800f080:	440b      	add	r3, r1
 800f082:	333e      	adds	r3, #62	; 0x3e
 800f084:	781b      	ldrb	r3, [r3, #0]
 800f086:	e00b      	b.n	800f0a0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f088:	78fb      	ldrb	r3, [r7, #3]
 800f08a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f08e:	68f9      	ldr	r1, [r7, #12]
 800f090:	4613      	mov	r3, r2
 800f092:	00db      	lsls	r3, r3, #3
 800f094:	1a9b      	subs	r3, r3, r2
 800f096:	009b      	lsls	r3, r3, #2
 800f098:	440b      	add	r3, r1
 800f09a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f09e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f0a0:	4618      	mov	r0, r3
 800f0a2:	3714      	adds	r7, #20
 800f0a4:	46bd      	mov	sp, r7
 800f0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0aa:	4770      	bx	lr

0800f0ac <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	b084      	sub	sp, #16
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
 800f0b4:	460b      	mov	r3, r1
 800f0b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f0b8:	2300      	movs	r3, #0
 800f0ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f0bc:	2300      	movs	r3, #0
 800f0be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f0c6:	78fa      	ldrb	r2, [r7, #3]
 800f0c8:	4611      	mov	r1, r2
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	f7f9 feca 	bl	8008e64 <HAL_PCD_SetAddress>
 800f0d0:	4603      	mov	r3, r0
 800f0d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f0d4:	7bfb      	ldrb	r3, [r7, #15]
 800f0d6:	4618      	mov	r0, r3
 800f0d8:	f000 f85c 	bl	800f194 <USBD_Get_USB_Status>
 800f0dc:	4603      	mov	r3, r0
 800f0de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f0e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800f0e2:	4618      	mov	r0, r3
 800f0e4:	3710      	adds	r7, #16
 800f0e6:	46bd      	mov	sp, r7
 800f0e8:	bd80      	pop	{r7, pc}

0800f0ea <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f0ea:	b580      	push	{r7, lr}
 800f0ec:	b086      	sub	sp, #24
 800f0ee:	af00      	add	r7, sp, #0
 800f0f0:	60f8      	str	r0, [r7, #12]
 800f0f2:	607a      	str	r2, [r7, #4]
 800f0f4:	603b      	str	r3, [r7, #0]
 800f0f6:	460b      	mov	r3, r1
 800f0f8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f0fe:	2300      	movs	r3, #0
 800f100:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f108:	7af9      	ldrb	r1, [r7, #11]
 800f10a:	683b      	ldr	r3, [r7, #0]
 800f10c:	687a      	ldr	r2, [r7, #4]
 800f10e:	f7f9 ffe3 	bl	80090d8 <HAL_PCD_EP_Transmit>
 800f112:	4603      	mov	r3, r0
 800f114:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f116:	7dfb      	ldrb	r3, [r7, #23]
 800f118:	4618      	mov	r0, r3
 800f11a:	f000 f83b 	bl	800f194 <USBD_Get_USB_Status>
 800f11e:	4603      	mov	r3, r0
 800f120:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f122:	7dbb      	ldrb	r3, [r7, #22]
}
 800f124:	4618      	mov	r0, r3
 800f126:	3718      	adds	r7, #24
 800f128:	46bd      	mov	sp, r7
 800f12a:	bd80      	pop	{r7, pc}

0800f12c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f12c:	b580      	push	{r7, lr}
 800f12e:	b086      	sub	sp, #24
 800f130:	af00      	add	r7, sp, #0
 800f132:	60f8      	str	r0, [r7, #12]
 800f134:	607a      	str	r2, [r7, #4]
 800f136:	603b      	str	r3, [r7, #0]
 800f138:	460b      	mov	r3, r1
 800f13a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f13c:	2300      	movs	r3, #0
 800f13e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f140:	2300      	movs	r3, #0
 800f142:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f14a:	7af9      	ldrb	r1, [r7, #11]
 800f14c:	683b      	ldr	r3, [r7, #0]
 800f14e:	687a      	ldr	r2, [r7, #4]
 800f150:	f7f9 ff5f 	bl	8009012 <HAL_PCD_EP_Receive>
 800f154:	4603      	mov	r3, r0
 800f156:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f158:	7dfb      	ldrb	r3, [r7, #23]
 800f15a:	4618      	mov	r0, r3
 800f15c:	f000 f81a 	bl	800f194 <USBD_Get_USB_Status>
 800f160:	4603      	mov	r3, r0
 800f162:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f164:	7dbb      	ldrb	r3, [r7, #22]
}
 800f166:	4618      	mov	r0, r3
 800f168:	3718      	adds	r7, #24
 800f16a:	46bd      	mov	sp, r7
 800f16c:	bd80      	pop	{r7, pc}

0800f16e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f16e:	b580      	push	{r7, lr}
 800f170:	b082      	sub	sp, #8
 800f172:	af00      	add	r7, sp, #0
 800f174:	6078      	str	r0, [r7, #4]
 800f176:	460b      	mov	r3, r1
 800f178:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f180:	78fa      	ldrb	r2, [r7, #3]
 800f182:	4611      	mov	r1, r2
 800f184:	4618      	mov	r0, r3
 800f186:	f7f9 ff8f 	bl	80090a8 <HAL_PCD_EP_GetRxCount>
 800f18a:	4603      	mov	r3, r0
}
 800f18c:	4618      	mov	r0, r3
 800f18e:	3708      	adds	r7, #8
 800f190:	46bd      	mov	sp, r7
 800f192:	bd80      	pop	{r7, pc}

0800f194 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f194:	b480      	push	{r7}
 800f196:	b085      	sub	sp, #20
 800f198:	af00      	add	r7, sp, #0
 800f19a:	4603      	mov	r3, r0
 800f19c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f19e:	2300      	movs	r3, #0
 800f1a0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f1a2:	79fb      	ldrb	r3, [r7, #7]
 800f1a4:	2b03      	cmp	r3, #3
 800f1a6:	d817      	bhi.n	800f1d8 <USBD_Get_USB_Status+0x44>
 800f1a8:	a201      	add	r2, pc, #4	; (adr r2, 800f1b0 <USBD_Get_USB_Status+0x1c>)
 800f1aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1ae:	bf00      	nop
 800f1b0:	0800f1c1 	.word	0x0800f1c1
 800f1b4:	0800f1c7 	.word	0x0800f1c7
 800f1b8:	0800f1cd 	.word	0x0800f1cd
 800f1bc:	0800f1d3 	.word	0x0800f1d3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f1c0:	2300      	movs	r3, #0
 800f1c2:	73fb      	strb	r3, [r7, #15]
    break;
 800f1c4:	e00b      	b.n	800f1de <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f1c6:	2303      	movs	r3, #3
 800f1c8:	73fb      	strb	r3, [r7, #15]
    break;
 800f1ca:	e008      	b.n	800f1de <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f1cc:	2301      	movs	r3, #1
 800f1ce:	73fb      	strb	r3, [r7, #15]
    break;
 800f1d0:	e005      	b.n	800f1de <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f1d2:	2303      	movs	r3, #3
 800f1d4:	73fb      	strb	r3, [r7, #15]
    break;
 800f1d6:	e002      	b.n	800f1de <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f1d8:	2303      	movs	r3, #3
 800f1da:	73fb      	strb	r3, [r7, #15]
    break;
 800f1dc:	bf00      	nop
  }
  return usb_status;
 800f1de:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	3714      	adds	r7, #20
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ea:	4770      	bx	lr

0800f1ec <__cxa_pure_virtual>:
 800f1ec:	b508      	push	{r3, lr}
 800f1ee:	f000 f80d 	bl	800f20c <_ZSt9terminatev>

0800f1f2 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800f1f2:	b508      	push	{r3, lr}
 800f1f4:	4780      	blx	r0
 800f1f6:	f000 f80e 	bl	800f216 <abort>
	...

0800f1fc <_ZSt13get_terminatev>:
 800f1fc:	4b02      	ldr	r3, [pc, #8]	; (800f208 <_ZSt13get_terminatev+0xc>)
 800f1fe:	6818      	ldr	r0, [r3, #0]
 800f200:	f3bf 8f5b 	dmb	ish
 800f204:	4770      	bx	lr
 800f206:	bf00      	nop
 800f208:	2000018c 	.word	0x2000018c

0800f20c <_ZSt9terminatev>:
 800f20c:	b508      	push	{r3, lr}
 800f20e:	f7ff fff5 	bl	800f1fc <_ZSt13get_terminatev>
 800f212:	f7ff ffee 	bl	800f1f2 <_ZN10__cxxabiv111__terminateEPFvvE>

0800f216 <abort>:
 800f216:	b508      	push	{r3, lr}
 800f218:	2006      	movs	r0, #6
 800f21a:	f000 f939 	bl	800f490 <raise>
 800f21e:	2001      	movs	r0, #1
 800f220:	f7f2 fbdc 	bl	80019dc <_exit>

0800f224 <__errno>:
 800f224:	4b01      	ldr	r3, [pc, #4]	; (800f22c <__errno+0x8>)
 800f226:	6818      	ldr	r0, [r3, #0]
 800f228:	4770      	bx	lr
 800f22a:	bf00      	nop
 800f22c:	20000190 	.word	0x20000190

0800f230 <__libc_init_array>:
 800f230:	b570      	push	{r4, r5, r6, lr}
 800f232:	4e0d      	ldr	r6, [pc, #52]	; (800f268 <__libc_init_array+0x38>)
 800f234:	4c0d      	ldr	r4, [pc, #52]	; (800f26c <__libc_init_array+0x3c>)
 800f236:	1ba4      	subs	r4, r4, r6
 800f238:	10a4      	asrs	r4, r4, #2
 800f23a:	2500      	movs	r5, #0
 800f23c:	42a5      	cmp	r5, r4
 800f23e:	d109      	bne.n	800f254 <__libc_init_array+0x24>
 800f240:	4e0b      	ldr	r6, [pc, #44]	; (800f270 <__libc_init_array+0x40>)
 800f242:	4c0c      	ldr	r4, [pc, #48]	; (800f274 <__libc_init_array+0x44>)
 800f244:	f000 f970 	bl	800f528 <_init>
 800f248:	1ba4      	subs	r4, r4, r6
 800f24a:	10a4      	asrs	r4, r4, #2
 800f24c:	2500      	movs	r5, #0
 800f24e:	42a5      	cmp	r5, r4
 800f250:	d105      	bne.n	800f25e <__libc_init_array+0x2e>
 800f252:	bd70      	pop	{r4, r5, r6, pc}
 800f254:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f258:	4798      	blx	r3
 800f25a:	3501      	adds	r5, #1
 800f25c:	e7ee      	b.n	800f23c <__libc_init_array+0xc>
 800f25e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f262:	4798      	blx	r3
 800f264:	3501      	adds	r5, #1
 800f266:	e7f2      	b.n	800f24e <__libc_init_array+0x1e>
 800f268:	0800fb1c 	.word	0x0800fb1c
 800f26c:	0800fb1c 	.word	0x0800fb1c
 800f270:	0800fb1c 	.word	0x0800fb1c
 800f274:	0800fb24 	.word	0x0800fb24

0800f278 <malloc>:
 800f278:	4b02      	ldr	r3, [pc, #8]	; (800f284 <malloc+0xc>)
 800f27a:	4601      	mov	r1, r0
 800f27c:	6818      	ldr	r0, [r3, #0]
 800f27e:	f000 b86d 	b.w	800f35c <_malloc_r>
 800f282:	bf00      	nop
 800f284:	20000190 	.word	0x20000190

0800f288 <free>:
 800f288:	4b02      	ldr	r3, [pc, #8]	; (800f294 <free+0xc>)
 800f28a:	4601      	mov	r1, r0
 800f28c:	6818      	ldr	r0, [r3, #0]
 800f28e:	f000 b817 	b.w	800f2c0 <_free_r>
 800f292:	bf00      	nop
 800f294:	20000190 	.word	0x20000190

0800f298 <memcpy>:
 800f298:	b510      	push	{r4, lr}
 800f29a:	1e43      	subs	r3, r0, #1
 800f29c:	440a      	add	r2, r1
 800f29e:	4291      	cmp	r1, r2
 800f2a0:	d100      	bne.n	800f2a4 <memcpy+0xc>
 800f2a2:	bd10      	pop	{r4, pc}
 800f2a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f2a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f2ac:	e7f7      	b.n	800f29e <memcpy+0x6>

0800f2ae <memset>:
 800f2ae:	4402      	add	r2, r0
 800f2b0:	4603      	mov	r3, r0
 800f2b2:	4293      	cmp	r3, r2
 800f2b4:	d100      	bne.n	800f2b8 <memset+0xa>
 800f2b6:	4770      	bx	lr
 800f2b8:	f803 1b01 	strb.w	r1, [r3], #1
 800f2bc:	e7f9      	b.n	800f2b2 <memset+0x4>
	...

0800f2c0 <_free_r>:
 800f2c0:	b538      	push	{r3, r4, r5, lr}
 800f2c2:	4605      	mov	r5, r0
 800f2c4:	2900      	cmp	r1, #0
 800f2c6:	d045      	beq.n	800f354 <_free_r+0x94>
 800f2c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f2cc:	1f0c      	subs	r4, r1, #4
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	bfb8      	it	lt
 800f2d2:	18e4      	addlt	r4, r4, r3
 800f2d4:	f000 f8f8 	bl	800f4c8 <__malloc_lock>
 800f2d8:	4a1f      	ldr	r2, [pc, #124]	; (800f358 <_free_r+0x98>)
 800f2da:	6813      	ldr	r3, [r2, #0]
 800f2dc:	4610      	mov	r0, r2
 800f2de:	b933      	cbnz	r3, 800f2ee <_free_r+0x2e>
 800f2e0:	6063      	str	r3, [r4, #4]
 800f2e2:	6014      	str	r4, [r2, #0]
 800f2e4:	4628      	mov	r0, r5
 800f2e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f2ea:	f000 b8ee 	b.w	800f4ca <__malloc_unlock>
 800f2ee:	42a3      	cmp	r3, r4
 800f2f0:	d90c      	bls.n	800f30c <_free_r+0x4c>
 800f2f2:	6821      	ldr	r1, [r4, #0]
 800f2f4:	1862      	adds	r2, r4, r1
 800f2f6:	4293      	cmp	r3, r2
 800f2f8:	bf04      	itt	eq
 800f2fa:	681a      	ldreq	r2, [r3, #0]
 800f2fc:	685b      	ldreq	r3, [r3, #4]
 800f2fe:	6063      	str	r3, [r4, #4]
 800f300:	bf04      	itt	eq
 800f302:	1852      	addeq	r2, r2, r1
 800f304:	6022      	streq	r2, [r4, #0]
 800f306:	6004      	str	r4, [r0, #0]
 800f308:	e7ec      	b.n	800f2e4 <_free_r+0x24>
 800f30a:	4613      	mov	r3, r2
 800f30c:	685a      	ldr	r2, [r3, #4]
 800f30e:	b10a      	cbz	r2, 800f314 <_free_r+0x54>
 800f310:	42a2      	cmp	r2, r4
 800f312:	d9fa      	bls.n	800f30a <_free_r+0x4a>
 800f314:	6819      	ldr	r1, [r3, #0]
 800f316:	1858      	adds	r0, r3, r1
 800f318:	42a0      	cmp	r0, r4
 800f31a:	d10b      	bne.n	800f334 <_free_r+0x74>
 800f31c:	6820      	ldr	r0, [r4, #0]
 800f31e:	4401      	add	r1, r0
 800f320:	1858      	adds	r0, r3, r1
 800f322:	4282      	cmp	r2, r0
 800f324:	6019      	str	r1, [r3, #0]
 800f326:	d1dd      	bne.n	800f2e4 <_free_r+0x24>
 800f328:	6810      	ldr	r0, [r2, #0]
 800f32a:	6852      	ldr	r2, [r2, #4]
 800f32c:	605a      	str	r2, [r3, #4]
 800f32e:	4401      	add	r1, r0
 800f330:	6019      	str	r1, [r3, #0]
 800f332:	e7d7      	b.n	800f2e4 <_free_r+0x24>
 800f334:	d902      	bls.n	800f33c <_free_r+0x7c>
 800f336:	230c      	movs	r3, #12
 800f338:	602b      	str	r3, [r5, #0]
 800f33a:	e7d3      	b.n	800f2e4 <_free_r+0x24>
 800f33c:	6820      	ldr	r0, [r4, #0]
 800f33e:	1821      	adds	r1, r4, r0
 800f340:	428a      	cmp	r2, r1
 800f342:	bf04      	itt	eq
 800f344:	6811      	ldreq	r1, [r2, #0]
 800f346:	6852      	ldreq	r2, [r2, #4]
 800f348:	6062      	str	r2, [r4, #4]
 800f34a:	bf04      	itt	eq
 800f34c:	1809      	addeq	r1, r1, r0
 800f34e:	6021      	streq	r1, [r4, #0]
 800f350:	605c      	str	r4, [r3, #4]
 800f352:	e7c7      	b.n	800f2e4 <_free_r+0x24>
 800f354:	bd38      	pop	{r3, r4, r5, pc}
 800f356:	bf00      	nop
 800f358:	200049dc 	.word	0x200049dc

0800f35c <_malloc_r>:
 800f35c:	b570      	push	{r4, r5, r6, lr}
 800f35e:	1ccd      	adds	r5, r1, #3
 800f360:	f025 0503 	bic.w	r5, r5, #3
 800f364:	3508      	adds	r5, #8
 800f366:	2d0c      	cmp	r5, #12
 800f368:	bf38      	it	cc
 800f36a:	250c      	movcc	r5, #12
 800f36c:	2d00      	cmp	r5, #0
 800f36e:	4606      	mov	r6, r0
 800f370:	db01      	blt.n	800f376 <_malloc_r+0x1a>
 800f372:	42a9      	cmp	r1, r5
 800f374:	d903      	bls.n	800f37e <_malloc_r+0x22>
 800f376:	230c      	movs	r3, #12
 800f378:	6033      	str	r3, [r6, #0]
 800f37a:	2000      	movs	r0, #0
 800f37c:	bd70      	pop	{r4, r5, r6, pc}
 800f37e:	f000 f8a3 	bl	800f4c8 <__malloc_lock>
 800f382:	4a21      	ldr	r2, [pc, #132]	; (800f408 <_malloc_r+0xac>)
 800f384:	6814      	ldr	r4, [r2, #0]
 800f386:	4621      	mov	r1, r4
 800f388:	b991      	cbnz	r1, 800f3b0 <_malloc_r+0x54>
 800f38a:	4c20      	ldr	r4, [pc, #128]	; (800f40c <_malloc_r+0xb0>)
 800f38c:	6823      	ldr	r3, [r4, #0]
 800f38e:	b91b      	cbnz	r3, 800f398 <_malloc_r+0x3c>
 800f390:	4630      	mov	r0, r6
 800f392:	f000 f845 	bl	800f420 <_sbrk_r>
 800f396:	6020      	str	r0, [r4, #0]
 800f398:	4629      	mov	r1, r5
 800f39a:	4630      	mov	r0, r6
 800f39c:	f000 f840 	bl	800f420 <_sbrk_r>
 800f3a0:	1c43      	adds	r3, r0, #1
 800f3a2:	d124      	bne.n	800f3ee <_malloc_r+0x92>
 800f3a4:	230c      	movs	r3, #12
 800f3a6:	6033      	str	r3, [r6, #0]
 800f3a8:	4630      	mov	r0, r6
 800f3aa:	f000 f88e 	bl	800f4ca <__malloc_unlock>
 800f3ae:	e7e4      	b.n	800f37a <_malloc_r+0x1e>
 800f3b0:	680b      	ldr	r3, [r1, #0]
 800f3b2:	1b5b      	subs	r3, r3, r5
 800f3b4:	d418      	bmi.n	800f3e8 <_malloc_r+0x8c>
 800f3b6:	2b0b      	cmp	r3, #11
 800f3b8:	d90f      	bls.n	800f3da <_malloc_r+0x7e>
 800f3ba:	600b      	str	r3, [r1, #0]
 800f3bc:	50cd      	str	r5, [r1, r3]
 800f3be:	18cc      	adds	r4, r1, r3
 800f3c0:	4630      	mov	r0, r6
 800f3c2:	f000 f882 	bl	800f4ca <__malloc_unlock>
 800f3c6:	f104 000b 	add.w	r0, r4, #11
 800f3ca:	1d23      	adds	r3, r4, #4
 800f3cc:	f020 0007 	bic.w	r0, r0, #7
 800f3d0:	1ac3      	subs	r3, r0, r3
 800f3d2:	d0d3      	beq.n	800f37c <_malloc_r+0x20>
 800f3d4:	425a      	negs	r2, r3
 800f3d6:	50e2      	str	r2, [r4, r3]
 800f3d8:	e7d0      	b.n	800f37c <_malloc_r+0x20>
 800f3da:	428c      	cmp	r4, r1
 800f3dc:	684b      	ldr	r3, [r1, #4]
 800f3de:	bf16      	itet	ne
 800f3e0:	6063      	strne	r3, [r4, #4]
 800f3e2:	6013      	streq	r3, [r2, #0]
 800f3e4:	460c      	movne	r4, r1
 800f3e6:	e7eb      	b.n	800f3c0 <_malloc_r+0x64>
 800f3e8:	460c      	mov	r4, r1
 800f3ea:	6849      	ldr	r1, [r1, #4]
 800f3ec:	e7cc      	b.n	800f388 <_malloc_r+0x2c>
 800f3ee:	1cc4      	adds	r4, r0, #3
 800f3f0:	f024 0403 	bic.w	r4, r4, #3
 800f3f4:	42a0      	cmp	r0, r4
 800f3f6:	d005      	beq.n	800f404 <_malloc_r+0xa8>
 800f3f8:	1a21      	subs	r1, r4, r0
 800f3fa:	4630      	mov	r0, r6
 800f3fc:	f000 f810 	bl	800f420 <_sbrk_r>
 800f400:	3001      	adds	r0, #1
 800f402:	d0cf      	beq.n	800f3a4 <_malloc_r+0x48>
 800f404:	6025      	str	r5, [r4, #0]
 800f406:	e7db      	b.n	800f3c0 <_malloc_r+0x64>
 800f408:	200049dc 	.word	0x200049dc
 800f40c:	200049e0 	.word	0x200049e0

0800f410 <realloc>:
 800f410:	4b02      	ldr	r3, [pc, #8]	; (800f41c <realloc+0xc>)
 800f412:	460a      	mov	r2, r1
 800f414:	4601      	mov	r1, r0
 800f416:	6818      	ldr	r0, [r3, #0]
 800f418:	f000 b858 	b.w	800f4cc <_realloc_r>
 800f41c:	20000190 	.word	0x20000190

0800f420 <_sbrk_r>:
 800f420:	b538      	push	{r3, r4, r5, lr}
 800f422:	4c06      	ldr	r4, [pc, #24]	; (800f43c <_sbrk_r+0x1c>)
 800f424:	2300      	movs	r3, #0
 800f426:	4605      	mov	r5, r0
 800f428:	4608      	mov	r0, r1
 800f42a:	6023      	str	r3, [r4, #0]
 800f42c:	f7f2 fae0 	bl	80019f0 <_sbrk>
 800f430:	1c43      	adds	r3, r0, #1
 800f432:	d102      	bne.n	800f43a <_sbrk_r+0x1a>
 800f434:	6823      	ldr	r3, [r4, #0]
 800f436:	b103      	cbz	r3, 800f43a <_sbrk_r+0x1a>
 800f438:	602b      	str	r3, [r5, #0]
 800f43a:	bd38      	pop	{r3, r4, r5, pc}
 800f43c:	200064a8 	.word	0x200064a8

0800f440 <_raise_r>:
 800f440:	291f      	cmp	r1, #31
 800f442:	b538      	push	{r3, r4, r5, lr}
 800f444:	4604      	mov	r4, r0
 800f446:	460d      	mov	r5, r1
 800f448:	d904      	bls.n	800f454 <_raise_r+0x14>
 800f44a:	2316      	movs	r3, #22
 800f44c:	6003      	str	r3, [r0, #0]
 800f44e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f452:	bd38      	pop	{r3, r4, r5, pc}
 800f454:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f456:	b112      	cbz	r2, 800f45e <_raise_r+0x1e>
 800f458:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f45c:	b94b      	cbnz	r3, 800f472 <_raise_r+0x32>
 800f45e:	4620      	mov	r0, r4
 800f460:	f000 f830 	bl	800f4c4 <_getpid_r>
 800f464:	462a      	mov	r2, r5
 800f466:	4601      	mov	r1, r0
 800f468:	4620      	mov	r0, r4
 800f46a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f46e:	f000 b817 	b.w	800f4a0 <_kill_r>
 800f472:	2b01      	cmp	r3, #1
 800f474:	d00a      	beq.n	800f48c <_raise_r+0x4c>
 800f476:	1c59      	adds	r1, r3, #1
 800f478:	d103      	bne.n	800f482 <_raise_r+0x42>
 800f47a:	2316      	movs	r3, #22
 800f47c:	6003      	str	r3, [r0, #0]
 800f47e:	2001      	movs	r0, #1
 800f480:	e7e7      	b.n	800f452 <_raise_r+0x12>
 800f482:	2400      	movs	r4, #0
 800f484:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f488:	4628      	mov	r0, r5
 800f48a:	4798      	blx	r3
 800f48c:	2000      	movs	r0, #0
 800f48e:	e7e0      	b.n	800f452 <_raise_r+0x12>

0800f490 <raise>:
 800f490:	4b02      	ldr	r3, [pc, #8]	; (800f49c <raise+0xc>)
 800f492:	4601      	mov	r1, r0
 800f494:	6818      	ldr	r0, [r3, #0]
 800f496:	f7ff bfd3 	b.w	800f440 <_raise_r>
 800f49a:	bf00      	nop
 800f49c:	20000190 	.word	0x20000190

0800f4a0 <_kill_r>:
 800f4a0:	b538      	push	{r3, r4, r5, lr}
 800f4a2:	4c07      	ldr	r4, [pc, #28]	; (800f4c0 <_kill_r+0x20>)
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	4605      	mov	r5, r0
 800f4a8:	4608      	mov	r0, r1
 800f4aa:	4611      	mov	r1, r2
 800f4ac:	6023      	str	r3, [r4, #0]
 800f4ae:	f7f2 fa85 	bl	80019bc <_kill>
 800f4b2:	1c43      	adds	r3, r0, #1
 800f4b4:	d102      	bne.n	800f4bc <_kill_r+0x1c>
 800f4b6:	6823      	ldr	r3, [r4, #0]
 800f4b8:	b103      	cbz	r3, 800f4bc <_kill_r+0x1c>
 800f4ba:	602b      	str	r3, [r5, #0]
 800f4bc:	bd38      	pop	{r3, r4, r5, pc}
 800f4be:	bf00      	nop
 800f4c0:	200064a8 	.word	0x200064a8

0800f4c4 <_getpid_r>:
 800f4c4:	f7f2 ba72 	b.w	80019ac <_getpid>

0800f4c8 <__malloc_lock>:
 800f4c8:	4770      	bx	lr

0800f4ca <__malloc_unlock>:
 800f4ca:	4770      	bx	lr

0800f4cc <_realloc_r>:
 800f4cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4ce:	4607      	mov	r7, r0
 800f4d0:	4614      	mov	r4, r2
 800f4d2:	460e      	mov	r6, r1
 800f4d4:	b921      	cbnz	r1, 800f4e0 <_realloc_r+0x14>
 800f4d6:	4611      	mov	r1, r2
 800f4d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f4dc:	f7ff bf3e 	b.w	800f35c <_malloc_r>
 800f4e0:	b922      	cbnz	r2, 800f4ec <_realloc_r+0x20>
 800f4e2:	f7ff feed 	bl	800f2c0 <_free_r>
 800f4e6:	4625      	mov	r5, r4
 800f4e8:	4628      	mov	r0, r5
 800f4ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f4ec:	f000 f814 	bl	800f518 <_malloc_usable_size_r>
 800f4f0:	42a0      	cmp	r0, r4
 800f4f2:	d20f      	bcs.n	800f514 <_realloc_r+0x48>
 800f4f4:	4621      	mov	r1, r4
 800f4f6:	4638      	mov	r0, r7
 800f4f8:	f7ff ff30 	bl	800f35c <_malloc_r>
 800f4fc:	4605      	mov	r5, r0
 800f4fe:	2800      	cmp	r0, #0
 800f500:	d0f2      	beq.n	800f4e8 <_realloc_r+0x1c>
 800f502:	4631      	mov	r1, r6
 800f504:	4622      	mov	r2, r4
 800f506:	f7ff fec7 	bl	800f298 <memcpy>
 800f50a:	4631      	mov	r1, r6
 800f50c:	4638      	mov	r0, r7
 800f50e:	f7ff fed7 	bl	800f2c0 <_free_r>
 800f512:	e7e9      	b.n	800f4e8 <_realloc_r+0x1c>
 800f514:	4635      	mov	r5, r6
 800f516:	e7e7      	b.n	800f4e8 <_realloc_r+0x1c>

0800f518 <_malloc_usable_size_r>:
 800f518:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f51c:	1f18      	subs	r0, r3, #4
 800f51e:	2b00      	cmp	r3, #0
 800f520:	bfbc      	itt	lt
 800f522:	580b      	ldrlt	r3, [r1, r0]
 800f524:	18c0      	addlt	r0, r0, r3
 800f526:	4770      	bx	lr

0800f528 <_init>:
 800f528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f52a:	bf00      	nop
 800f52c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f52e:	bc08      	pop	{r3}
 800f530:	469e      	mov	lr, r3
 800f532:	4770      	bx	lr

0800f534 <_fini>:
 800f534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f536:	bf00      	nop
 800f538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f53a:	bc08      	pop	{r3}
 800f53c:	469e      	mov	lr, r3
 800f53e:	4770      	bx	lr
