## Verilog Exercises List

NOTE: Some of these exercises are based in this repo: [100-Days-of-RTL](https://github.com/Ummidichandrika/100-Days-of-RTL)  

- [**Verilog Notes**](/verilog/verilogNotes.md)

- [**bcd_counter**](/verilog/bcd_counter/) (0-9 counter)
- [**bcd_decoder**](/verilog/bcd_decoder/) (binary to 7-segment BCD)
- [**buzzer**](/verilog/buzzer/) (power a buzzer of dev-board)
- [**cla4**](/verilog/cla4/) (4-bit Carry Look Ahead adder)
- [**clockdivider**](/verilog/clockdivider/) (clock divider by 2, 4 and 8)
- [**delay**](/verilog/delay/) (clock divider for led blinking)
- [**dioneCPLD**](/verilog/dioneCPLD/)
    - [**blinkingLed**](/verilog/dioneCPLD/blinkingLed/) (blink a led in Dione board)
    - [**left_rotate8**](/verilog/dioneCPLD/left_rotate8/) (implement a rotating led with 8bit shift register)
    - [**shift_register8**](/verilog/dioneCPLD/shif_register8/) (implement a 8bit shift register with 4bit register)
    - [**shift_register**](/verilog/dioneCPLD/shift_register/) (4bit shift register)
    - [**test_project**](/verilog/dioneCPLD/testProject/) (basic logic gates)
- [**display7_out**](/verilog/display7_out/) (show number in 4 multiplexed 7-segment display using many modules)
- [**edge_detector**](/verilog/edge_detector/) (positive edge detector)
- [**johnsonCounter**](/verilog/johnsonCounter/)
- [**led_blink**](/verilog/led_blink/)
- [**majorityFunction**](/verilog/majorityFunction/)
- [**oneHotEncoder**](/verilog/oneHotEncoder/)
- [**parityGenerator**](/verilog/parityGenerator/) (3bit parity generator)
- [**project_7segment**](/verilog/project_7segment/) (binary to 7segment BCD)
- [**ringCounter**](/verilog/ringCounter/)
