INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emanuele/ProgettiVHDL/EsameEDM/EsameEDM.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench'
