<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-3" LaunchTime="1675980502" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/fftTest.dcp">
  <File Type="PA-TCL" Name="fftTest.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="fftTest_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="fftTest_reports.tcl"/>
  <File Type="RDS-RDS" Name="fftTest.vds"/>
  <File Type="RDS-UTIL" Name="fftTest_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="fftTest_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="fftTest.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="fftTest_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="fftTest_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/Complex4Multiply.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/Complex4Multiply_block.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/Complex4Multiply_block1.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/Complex4Multiply_block2.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/fftTest_pkg.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_CTRL1_1.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/SimpleDualPortRAM_generic.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/SDFCommutator1.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_SDF1_1.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_CTRL1_2.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/SDFCommutator2.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_SDF2_2.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/TWDLROM_3_1.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_CTRL1_3.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/SDFCommutator3.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_SDF1_3.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_CTRL1_4.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/SDFCommutator4.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_SDF2_4.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/TWDLROM_5_1.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_CTRL1_5.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/SDFCommutator5.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_SDF1_5.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_CTRL1_6.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/SDFCommutator6.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_SDF2_6.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/TWDLROM_7_1.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_CTRL1_7.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/SDFCommutator7.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_SDF1_7.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_CTRL1_8.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/SDFCommutator8.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_SDF2_8.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/TWDLROM_9_1.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_CTRL1_9.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/SDFCommutator9.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_SDF1_9.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_CTRL1_10.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/SDFCommutator10.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/RADIX22FFT_SDF2_10.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/FFT.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/FIR_Interpolation.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/Sine_Wave.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/Sine_Wave1.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/fftTest_tc.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/adijo/Documents/Capstone/RP02-FPGA-Accelerated-OCT-Signal-Processing/matlab/hdlsrc/fftTest/fftTest.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="fftTest"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/pinconstraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/pinconstraints.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/fftTest.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
