# fifo-verilog-
A parameterized FIFO buffer in Verilog with testbench and waveform simulation.
