From 7ecf78d401f8ebfde82dd2dcbdd251dc4e2d6e94 Mon Sep 17 00:00:00 2001
From: "chak-kei.lam" <chak-kei.lam@mediatek.com>
Date: Tue, 6 May 2025 15:56:40 +0800
Subject: [PATCH] net: ethernet: mtk_ppe: add PPE cache preserved line lock

Without this patch, the driver would mistakenly enable the preserved
cache line of PPE which should not be used, cause the unexpected
behavior happen in system.
---
 drivers/net/ethernet/mediatek/mtk_ppe.c      | 170 ++++++++++++++++++-
 drivers/net/ethernet/mediatek/mtk_ppe.h      |   3 +-
 drivers/net/ethernet/mediatek/mtk_ppe_regs.h |  14 ++
 3 files changed, 179 insertions(+), 8 deletions(-)

diff --git a/drivers/net/ethernet/mediatek/mtk_ppe.c b/drivers/net/ethernet/mediatek/mtk_ppe.c
index 1481ce9..7a32956 100644
--- a/drivers/net/ethernet/mediatek/mtk_ppe.c
+++ b/drivers/net/ethernet/mediatek/mtk_ppe.c
@@ -77,6 +77,21 @@ static int mtk_ppe_wait_busy(struct mtk_ppe *ppe)
 	return ret;
 }
 
+static int mtk_ppe_cache_wait_busy(struct mtk_ppe *ppe)
+{
+	int ret;
+	u32 val;
+
+	ret = readl_poll_timeout_atomic(ppe->base + MTK_PPE_CACHE_CTL, val,
+					!(val & MTK_PPE_CACHE_CTL_REQ),
+					1000, MTK_PPE_WAIT_TIMEOUT_US);
+
+	if (ret)
+		dev_err(ppe->dev, "PPE cache busy");
+
+	return ret;
+}
+
 static int mtk_ppe_mib_wait_busy(struct mtk_ppe *ppe)
 {
 	int ret;
@@ -128,15 +143,152 @@ int mtk_mib_entry_read(struct mtk_ppe *ppe, u16 index, u64 *bytes, u64 *packets)
 	return 0;
 }
 
-static void mtk_ppe_cache_clear(struct mtk_ppe *ppe)
+static void mtk_ppe_cache_write(struct mtk_ppe *ppe, u32 line, u32 tag,
+				u32 state, u32 *data)
 {
+	struct mtk_eth *eth = ppe->eth;
+	int i;
+
+#if defined(CONFIG_MEDIATEK_NETSYS_V2) || defined(CONFIG_MEDIATEK_NETSYS_V3)
+	if (line >= 128) {
+#else
+	if (line >= 32) {
+#endif
+		dev_warn(ppe->dev, "%s: invalid cache line in %d_%d\n",
+			 __func__, ppe->id, line);
+		return;
+	}
+
+	if (state > 3) {
+		dev_warn(ppe->dev, "%s: invalid cache line state %d in line %d_%d\n",
+			 __func__, state, ppe->id, line);
+		return;
+	}
+
+	if (data == NULL)
+		goto skip_data_write;
+
+	/* write data filed of the cache line */
+	for (i = 0; i < (eth->soc->foe_entry_size / 4); i++) {
+		ppe_m32(ppe, MTK_PPE_CACHE_RW, MTK_PPE_CACHE_RW_LINE,
+			FIELD_PREP(MTK_PPE_CACHE_RW_LINE, line));
+#if defined(CONFIG_MEDIATEK_NETSYS_V3)
+		ppe_m32(ppe, MTK_PPE_CACHE_RW, MTK_PPE_CACHE_RW_OFFSET,
+			FIELD_PREP(MTK_PPE_CACHE_RW_OFFSET, i / 4));
+		ppe_m32(ppe, MTK_PPE_CACHE_CTL, MTK_PPE_CACHE_CTL_DATA_SEL,
+			FIELD_PREP(MTK_PPE_CACHE_CTL_DATA_SEL, i % 4));
+#else
+		ppe_m32(ppe, MTK_PPE_CACHE_RW, MTK_PPE_CACHE_RW_OFFSET,
+			FIELD_PREP(MTK_PPE_CACHE_RW_OFFSET, i));
+#endif
+		ppe_w32(ppe, MTK_PPE_CACHE_WDATA, data[i]);
+		/* software access cache command = write */
+		ppe_m32(ppe, MTK_PPE_CACHE_CTL, MTK_PPE_CACHE_CTL_CMD,
+			FIELD_PREP(MTK_PPE_CACHE_CTL_CMD, 3));
+		/* trigger software access cache request */
+		ppe_set(ppe, MTK_PPE_CACHE_CTL, MTK_PPE_CACHE_CTL_REQ);
+		if (mtk_ppe_cache_wait_busy(ppe))
+			dev_warn(ppe->dev, "%s: write data timeout in line %d_%d\n",
+				 __func__, ppe->id, line);
+	}
+
+skip_data_write:
+	/* write tag filed of the cache line */
+	ppe_m32(ppe, MTK_PPE_CACHE_RW, MTK_PPE_CACHE_RW_LINE,
+		FIELD_PREP(MTK_PPE_CACHE_RW_LINE, line));
+	ppe_m32(ppe, MTK_PPE_CACHE_RW, MTK_PPE_CACHE_RW_OFFSET,
+		FIELD_PREP(MTK_PPE_CACHE_RW_OFFSET, 0x1F));
+	ppe_m32(ppe, MTK_PPE_CACHE_CTL, MTK_PPE_CACHE_CTL_DATA_SEL,
+		FIELD_PREP(MTK_PPE_CACHE_CTL_DATA_SEL, 0));
+	ppe_w32(ppe, MTK_PPE_CACHE_WDATA, (state << 16) | tag);
+	/* software access cache command = write */
+	ppe_m32(ppe, MTK_PPE_CACHE_CTL, MTK_PPE_CACHE_CTL_CMD,
+		FIELD_PREP(MTK_PPE_CACHE_CTL_CMD, 3));
+	/* trigger software access cache request */
+	ppe_set(ppe, MTK_PPE_CACHE_CTL, MTK_PPE_CACHE_CTL_REQ);
+	if (mtk_ppe_cache_wait_busy(ppe)) {
+		dev_warn(ppe->dev, "%s: write tag 0x%04x timeout in line %d_%d\n",
+			 __func__, tag, ppe->id, line);
+	}
+}
+
+void mtk_ppe_cache_clear(struct mtk_ppe *ppe)
+{
+	static const u32 mask = MTK_PPE_ALERT_TCP_FIN_RST_SYN |
+				MTK_PPE_MD_TOAP_BYP_CRSN0 |
+				MTK_PPE_MD_TOAP_BYP_CRSN1 |
+				MTK_PPE_MD_TOAP_BYP_CRSN2 |
+				MTK_PPE_FLOW_CFG_IP_PROTO_BLACKLIST |
+				MTK_PPE_FLOW_CFG_IP4_NAT_FRAG |
+				MTK_PPE_FLOW_CFG_IP4_HASH_GRE_KEY |
+				MTK_PPE_FLOW_CFG_IP6_HASH_GRE_KEY |
+				MTK_PPE_FLOW_CFG_CS0_RM_ALL_IP6_IP_EN |
+				MTK_PPE_FLOW_CFG_L2_HASH_ETH |
+				MTK_PPE_FLOW_CFG_L2_HASH_VID;
+	u32 cah_en, flow_cfg, scan_mode;
+	u32 i, idle, retry;
+
+	spin_lock_bh(&ppe->cache_lock);
+
+	/* disable table learning */
+	flow_cfg = ppe_r32(ppe, MTK_PPE_FLOW_CFG);
+	ppe_w32(ppe, MTK_PPE_FLOW_CFG, flow_cfg & mask);
+
+	/* wait PPE return to idle */
+	udelay(100);
+
+	for (retry = 0; retry < 10; retry++) {
+		for (i = 0, idle = 0; i < 3; i++) {
+			if ((ppe_r32(ppe, MTK_PPE_CACHE_DBG) & MTK_PPE_CACHE_DBG_BUSY) == 0)
+				idle++;
+		}
+
+		if (idle >= 3)
+			break;
+
+		udelay(10);
+	}
+
+	if (retry >= 10) {
+		pr_info("%s: ppe cache idle check timeout!\n", __func__);
+		goto out;
+	}
+
+	/* disable scan mode */
+	scan_mode = FIELD_GET(MTK_PPE_TB_CFG_SCAN_MODE, ppe_r32(ppe, MTK_PPE_TB_CFG));
+	ppe_clear(ppe, MTK_PPE_TB_CFG, MTK_PPE_TB_CFG_SCAN_MODE);
+	/* disable cache */
+	cah_en = FIELD_GET(MTK_PPE_CACHE_CTL_EN, ppe_r32(ppe, MTK_PPE_CACHE_CTL));
+	ppe_clear(ppe, MTK_PPE_CACHE_CTL, MTK_PPE_CACHE_CTL_EN);
+
+	/* invalidate PPE cache lines */
 	ppe_set(ppe, MTK_PPE_CACHE_CTL, MTK_PPE_CACHE_CTL_CLEAR);
 	ppe_clear(ppe, MTK_PPE_CACHE_CTL, MTK_PPE_CACHE_CTL_CLEAR);
+
+	/* lock the preserved cache line */
+#if defined(CONFIG_MEDIATEK_NETSYS_V2) || defined(CONFIG_MEDIATEK_NETSYS_V3)
+	mtk_ppe_cache_write(ppe, 0, 0x7FFF, 3, NULL);
+#else
+	mtk_ppe_cache_write(ppe, 0, 0x3FFF, 3, NULL);
+#endif
+
+	/* restore cache enable */
+	ppe_m32(ppe, MTK_PPE_CACHE_CTL, MTK_PPE_CACHE_CTL_EN,
+		FIELD_PREP(MTK_PPE_CACHE_CTL_EN, cah_en));
+	/* restore scan mode */
+	ppe_m32(ppe, MTK_PPE_TB_CFG, MTK_PPE_TB_CFG_SCAN_MODE,
+		FIELD_PREP(MTK_PPE_TB_CFG_SCAN_MODE, scan_mode));
+out:
+	/* restore table learning */
+	ppe_w32(ppe, MTK_PPE_FLOW_CFG, flow_cfg);
+
+	spin_unlock_bh(&ppe->cache_lock);
 }
 
 static void mtk_ppe_cache_enable(struct mtk_ppe *ppe, bool enable)
 {
-	mtk_ppe_cache_clear(ppe);
+	if (enable)
+		mtk_ppe_cache_clear(ppe);
 
 	ppe_m32(ppe, MTK_PPE_CACHE_CTL, MTK_PPE_CACHE_CTL_EN,
 		enable * MTK_PPE_CACHE_CTL_EN);
@@ -686,6 +838,7 @@ __mtk_foe_entry_clear(struct mtk_ppe *ppe, struct mtk_flow_entry *entry)
 {
 	struct hlist_head *head;
 	struct hlist_node *tmp;
+	int state;
 
 	if (entry->type == MTK_FLOW_TYPE_L2) {
 		rhashtable_remove_fast(&ppe->l2_flows, &entry->l2_node,
@@ -701,11 +854,14 @@ __mtk_foe_entry_clear(struct mtk_ppe *ppe, struct mtk_flow_entry *entry)
 	if (entry->hash != 0xffff) {
 		struct mtk_foe_entry *hwe = mtk_foe_get_entry(ppe, entry->hash);
 
+		state = FIELD_GET(MTK_FOE_IB1_STATE, hwe->ib1);
+
 		hwe->ib1 &= ~MTK_FOE_IB1_STATE;
 		hwe->ib1 |= FIELD_PREP(MTK_FOE_IB1_STATE,
 				       MTK_FOE_STATE_INVALID);
 		dma_wmb();
-		mtk_ppe_cache_clear(ppe);
+		if (state == MTK_FOE_STATE_BIND)
+			mtk_ppe_cache_clear(ppe);
 
 		if (ppe->accounting) {
 			struct mtk_foe_accounting *acct, *acct_updated;
@@ -832,8 +988,6 @@ __mtk_foe_entry_commit(struct mtk_ppe *ppe, struct mtk_foe_entry *entry,
 	}
 
 	dma_wmb();
-
-	mtk_ppe_cache_clear(ppe);
 }
 
 void mtk_foe_entry_clear(struct mtk_ppe *ppe, struct mtk_flow_entry *entry)
@@ -1101,6 +1255,8 @@ struct mtk_ppe *mtk_ppe_init(struct mtk_eth *eth, void __iomem *base, int index)
 		ppe->acct_updated_table = acct_updated;
 	}
 
+	spin_lock_init(&ppe->cache_lock);
+
 	return ppe;
 
 err_free_l2_flows:
@@ -1177,8 +1333,6 @@ int mtk_ppe_start(struct mtk_ppe *ppe)
 	ppe_w32(ppe, MTK_PPE_IP_PROTO_CHK,
 		MTK_PPE_IP_PROTO_CHK_IPV4 | MTK_PPE_IP_PROTO_CHK_IPV6);
 
-	mtk_ppe_cache_enable(ppe, true);
-
 	val = MTK_PPE_MD_TOAP_BYP_CRSN0 |
 	      MTK_PPE_MD_TOAP_BYP_CRSN1 |
 	      MTK_PPE_MD_TOAP_BYP_CRSN2 |
@@ -1228,6 +1382,8 @@ int mtk_ppe_start(struct mtk_ppe *ppe)
 	      MTK_PPE_GLO_CFG_FLOW_DROP_UPDATE;
 	ppe_w32(ppe, MTK_PPE_GLO_CFG, val);
 
+	mtk_ppe_cache_enable(ppe, true);
+
 	ppe_w32(ppe, MTK_PPE_DEFAULT_CPU_PORT, 0);
 
 #if defined(CONFIG_MEDIATEK_NETSYS_V2) || defined(CONFIG_MEDIATEK_NETSYS_V3)
diff --git a/drivers/net/ethernet/mediatek/mtk_ppe.h b/drivers/net/ethernet/mediatek/mtk_ppe.h
index a5a2eb8..f1bdd0f 100644
--- a/drivers/net/ethernet/mediatek/mtk_ppe.h
+++ b/drivers/net/ethernet/mediatek/mtk_ppe.h
@@ -392,6 +392,8 @@ struct mtk_ppe {
 
 	void *acct_table;
 	void *acct_updated_table;
+
+	spinlock_t cache_lock;
 };
 
 struct mtk_ppe *mtk_ppe_init(struct mtk_eth *eth, void __iomem *base, int index);
@@ -402,7 +404,6 @@ int mtk_ppe_roaming_start(struct mtk_eth *eth);
 int mtk_ppe_roaming_stop(struct mtk_eth *eth);
 
 void __mtk_ppe_check_skb(struct mtk_ppe *ppe, struct sk_buff *skb, u16 hash);
-
 static inline void
 mtk_ppe_check_skb(struct mtk_ppe *ppe, struct sk_buff *skb, u16 hash)
 {
diff --git a/drivers/net/ethernet/mediatek/mtk_ppe_regs.h b/drivers/net/ethernet/mediatek/mtk_ppe_regs.h
index d184f84..86fc440 100644
--- a/drivers/net/ethernet/mediatek/mtk_ppe_regs.h
+++ b/drivers/net/ethernet/mediatek/mtk_ppe_regs.h
@@ -23,6 +23,7 @@
 #define MTK_PPE_GLO_CFG_BUSY			BIT(31)
 
 #define MTK_PPE_FLOW_CFG			0x204
+#define MTK_PPE_ALERT_TCP_FIN_RST_SYN		BIT(0)
 #define MTK_PPE_MD_TOAP_BYP_CRSN0		BIT(1)
 #define MTK_PPE_MD_TOAP_BYP_CRSN1		BIT(2)
 #define MTK_PPE_MD_TOAP_BYP_CRSN2		BIT(3)
@@ -43,6 +44,9 @@
 #define MTK_PPE_FLOW_CFG_IP6_HASH_GRE_KEY	BIT(20)
 #define MTK_PPE_FLOW_CFG_IPV4_MAPE_EN		BIT(21)
 #define MTK_PPE_FLOW_CFG_IPV4_MAPT_EN		BIT(22)
+#define MTK_PPE_FLOW_CFG_CS0_RM_ALL_IP6_IP_EN	BIT(25)
+#define MTK_PPE_FLOW_CFG_L2_HASH_ETH		BIT(29)
+#define MTK_PPE_FLOW_CFG_L2_HASH_VID		BIT(30)
 
 #define MTK_PPE_IP_PROTO_CHK			0x208
 #define MTK_PPE_IP_PROTO_CHK_IPV4		GENMASK(15, 0)
@@ -142,6 +146,13 @@ enum {
 #define MTK_PPE_CACHE_CTL_REQ			BIT(8)
 #define MTK_PPE_CACHE_CTL_CLEAR			BIT(9)
 #define MTK_PPE_CACHE_CTL_CMD			GENMASK(13, 12)
+#define MTK_PPE_CACHE_CTL_DATA_SEL		GENMASK(19, 18)
+
+#define MTK_PPE_CACHE_RW			0x328
+#define MTK_PPE_CACHE_RW_LINE			GENMASK(15, 0)
+#define MTK_PPE_CACHE_RW_OFFSET			GENMASK(23, 16)
+
+#define MTK_PPE_CACHE_WDATA			0x32C
 
 #define MTK_PPE_MIB_CFG				0x334
 #define MTK_PPE_MIB_CFG_EN			BIT(0)
@@ -174,4 +185,7 @@ enum {
 
 #define MTK_PPE_SBW_CTRL			0x374
 
+#define MTK_PPE_CACHE_DBG			0x390
+#define MTK_PPE_CACHE_DBG_BUSY			GENMASK(3, 0)
+
 #endif
-- 
2.45.2

