
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.2.0.38.1

// backanno -o TP3_E4_TP3_E4_vo.vo -sp High-Performance_1.2V -w -neg -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/TP3_E4/promote.xml TP3_E4_TP3_E4.udb 
// Netlist created on Sat Jun  8 17:01:34 2024
// Netlist written on Sat Jun  8 17:01:51 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module main ( Vc, Vbn, Vb, Van, Va, Vcn, clk );
  input  clk;
  output Vc, Vbn, Vb, Van, Va, Vcn;
  wire   \tw_gen.n28362 , VCC_net, \tri_wave[7] , \tw_gen.n18082 , 
         \tri_wave[6] , \tw_gen.n62[5] , \tw_gen.n62[6] , \tw_gen.n18084 , 
         \tw_gen.n28356 , \tri_wave[5] , \tw_gen.n18080 , \tri_wave[4] , 
         \tw_gen.n62[3] , \tw_gen.n62[4] , \tw_gen.n28350 , 
         \tw_gen.tri_wave[3] , \tw_gen.n18078 , \tw_gen.tri_wave[2] , 
         \tw_gen.n62[1] , \tw_gen.n62[2] , \tw_gen.n28353 , \tw_gen.n18053 , 
         \tw_gen.n62_adj_987[1] , \tw_gen.n62_adj_987[2] , \tw_gen.n18055 , 
         \tw_gen.n28344 , \tw_gen.tri_wave[1] , \tw_gen.n62[0] , 
         \tw_gen.n28359 , \tw_gen.n62_adj_987[3] , \tw_gen.n62_adj_987[4] , 
         \tw_gen.n18057 , \tw_gen.n28377 , \tri_wave[11] , \tw_gen.n18061 , 
         \tw_gen.tri_wave[10] , \tw_gen.n62_adj_987[9] , 
         \tw_gen.n62_adj_987[10] , \tw_gen.n28371 , \tw_gen.tri_wave[9] , 
         \tw_gen.n18059 , \tri_wave[8] , \tw_gen.n62_adj_987[7] , 
         \tw_gen.n62_adj_987[8] , \tw_gen.n28374 , \tw_gen.n18086 , 
         \tw_gen.n62[9] , \tw_gen.n62[10] , \tw_gen.n28368 , \tw_gen.n62[7] , 
         \tw_gen.n62[8] , \tw_gen.n28365 , \tw_gen.n62_adj_987[5] , 
         \tw_gen.n62_adj_987[6] , \tw_gen.n28347 , \tw_gen.n62_adj_987[0] , 
         \sine_gen.n53_2[0] , \sine_gen.n28380 , \sine_gen.address1[0] , 
         \sine_gen.n13858 , \sine_gen.slow_clk , \sine_gen.n18065 , 
         \sine_gen.n53_2[2] , \sine_gen.n53_2[1] , \sine_gen.n28425 , 
         \sine_gen.address1[2] , \sine_gen.n1254 , \sine_gen.address1[1] , 
         \sine_gen.n18067 , \sine_gen.n53_2[11] , \sine_gen.n28440 , 
         \sine_gen.n18075 , \sine_gen.address1[11] , 
         \sine_gen.address3_11__N_52[2] , \sine_gen.address3_11__N_52[1] , 
         \sine_gen.n28389 , \sine_gen.address3[2] , \sine_gen.n1465[11] , 
         \sine_gen.n18103 , \sine_gen.address3[1] , \sine_gen.n18105 , 
         \sine_gen.n53_2[10] , \sine_gen.n53_2[9] , \sine_gen.n28437 , 
         \sine_gen.address1[10] , \sine_gen.n18073 , \sine_gen.address1[9] , 
         \sine_gen.address3_11__N_52[0] , \sine_gen.n28386 , 
         \sine_gen.address3[0] , \sine_gen.address2_11__N_40[11] , 
         \sine_gen.n28422 , \sine_gen.n18100 , \sine_gen.address2[11] , 
         \sine_gen.n1450[11] , \sine_gen.n53_2[8] , \sine_gen.n53_2[7] , 
         \sine_gen.n28434 , \sine_gen.address1[8] , \sine_gen.n18071 , 
         \sine_gen.address1[7] , \sine_gen.address2_11__N_40[10] , 
         \sine_gen.address2_11__N_40[9] , \sine_gen.n28419 , 
         \sine_gen.address2[10] , \sine_gen.n18098 , \sine_gen.address2[9] , 
         \sine_gen.n53_2[6] , \sine_gen.n53_2[5] , \sine_gen.n28431 , 
         \sine_gen.address1[6] , \sine_gen.n18069 , \sine_gen.address1[5] , 
         \sine_gen.address2_11__N_40[8] , \sine_gen.address2_11__N_40[7] , 
         \sine_gen.n28416 , \sine_gen.address2[8] , \sine_gen.n18096 , 
         \sine_gen.address2[7] , \sine_gen.address2_11__N_40[6] , 
         \sine_gen.address2_11__N_40[5] , \sine_gen.n28413 , 
         \sine_gen.address2[6] , \sine_gen.n18094 , \sine_gen.address2[5] , 
         \sine_gen.address3_11__N_52[11] , \sine_gen.n28404 , 
         \sine_gen.n18113 , \sine_gen.address3[11] , 
         \sine_gen.address3_11__N_52[10] , \sine_gen.address3_11__N_52[9] , 
         \sine_gen.n28401 , \sine_gen.address3[10] , \sine_gen.n18111 , 
         \sine_gen.address3[9] , \sine_gen.address2_11__N_40[4] , 
         \sine_gen.address2_11__N_40[3] , \sine_gen.n28410 , 
         \sine_gen.address2[4] , \sine_gen.n18092 , \sine_gen.address2[3] , 
         \sine_gen.n53_2[4] , \sine_gen.n53_2[3] , \sine_gen.n28428 , 
         \sine_gen.address1[4] , \sine_gen.address1[3] , 
         \sine_gen.address3_11__N_52[8] , \sine_gen.address3_11__N_52[7] , 
         \sine_gen.n28398 , \sine_gen.address3[8] , \sine_gen.n18109 , 
         \sine_gen.address3[7] , \sine_gen.address2_11__N_40[2] , 
         \sine_gen.address2_11__N_40[1] , \sine_gen.n28407 , 
         \sine_gen.address2[2] , \sine_gen.n18090 , \sine_gen.address2[1] , 
         \sine_gen.address3_11__N_52[6] , \sine_gen.address3_11__N_52[5] , 
         \sine_gen.n28395 , \sine_gen.address3[6] , \sine_gen.n18107 , 
         \sine_gen.address3[5] , \sine_gen.address2_11__N_40[0] , 
         \sine_gen.n28383 , \sine_gen.address2[0] , 
         \sine_gen.address3_11__N_52[4] , \sine_gen.address3_11__N_52[3] , 
         \sine_gen.n28392 , \sine_gen.address3[4] , \sine_gen.address3[3] , 
         \tw_gen.tri_wave_11__N_1[0] , \tw_gen.tri_wave_11__N_1[1] , 
         \tw_gen.direction , \tw_gen.slow_clk , \tw_gen.tri_wave_11__N_1[8] , 
         \tw_gen.tri_wave_11__N_1[2] , \tw_gen.tri_wave_11__N_1[4] , 
         \tw_gen.tri_wave_11__N_1[3] , \tw_gen.tri_wave_11__N_1[6] , 
         \tw_gen.tri_wave_11__N_1[5] , \tw_gen.tri_wave_11__N_1[10] , 
         \tw_gen.tri_wave_11__N_1[7] , \tw_gen.n14194 , 
         \tw_gen.tri_wave_11__N_1[9] , \tw_gen.n20040 , \tw_gen.n18389 , 
         \tw_gen.clk_divider_N_78 , \tw_gen.n13820 , \tw_gen.clk_divider , 
         clk_c, \sine_gen.n26289 , \sine_gen.n26175 , \sine_gen.n20422 , 
         \sine_gen.n26286 , \sine_gen.n26271 , \sine_gen.n26145 , 
         \sine_gen.n26172 , \sine_gen.n20380 , \sine_gen.n975 , 
         \sine_wave1[0] , \sine_wave1[4] , \sine_gen.n4095_adj_137 , 
         \sine_gen.n27315 , \sine_gen.n21350 , \sine_gen.n25785 , 
         \sine_gen.n20209 , \sine_gen.n27312 , \sine_gen.n25887 , 
         \sine_wave2[0] , \sine_wave2[4] , \sine_gen.n21[1] , 
         \sine_gen.n21[0] , \sine_gen.clk_divider[1] , 
         \sine_gen.clk_divider[0] , \sine_gen.n14186 , \sine_gen.n1140 , 
         \sine_gen.n646$n0 , \sine_gen.state[1] , \sine_gen.state[0] , 
         \sine_gen.n13859 , \sine_gen.n14189 , \sine_gen.n21_adj_973[3] , 
         \sine_gen.n21_adj_973[2] , \sine_gen.state[2] , \sine_gen.state[3] , 
         \sine_gen.n21[2] , \sine_gen.n21[3] , \sine_gen.clk_divider[2] , 
         \sine_gen.clk_divider[3] , \sine_gen.n26067 , \sine_gen.n1450[11]$n1 , 
         \sine_gen.n21304 , \sine_gen.n26064 , \sine_gen.n21303 , 
         \sine_wave2[11] , \sine_wave2[8] , \sine_gen.n4095 , 
         \sine_gen.n1320[0] , \sine_gen.n25791 , \sine_gen.n25833 , 
         \sine_wave1[11] , \sine_wave1[8] , \sine_gen.n26955 , 
         \sine_gen.n26937 , \sine_gen.n20983 , \sine_gen.n26952 , 
         \sine_wave3[8] , \sine_gen.n26829 , \sine_gen.n26877 , 
         \sine_gen.n20872 , \sine_gen.n26823 , \sine_gen.n26826 , 
         \sine_gen.n26871 , \sine_gen.n26874 , \sine_gen.n20929 , 
         \sine_wave3[4] , \sine_wave3[0] , \sine_gen.n1785 , \sine_gen.n20326 , 
         \sine_gen.n3356_adj_270 , \sine_gen.n3387 , \sine_gen.n27288 , 
         \sine_gen.n2444_adj_259 , \sine_gen.n3148 , \sine_gen.n27291 , 
         \sine_gen.n3450_adj_958 , \sine_gen.n108_adj_891 , 
         \sine_gen.n2426_adj_890 , \sine_gen.n1785_adj_462 , \sine_gen.n20734 , 
         \sine_gen.n3482 , \sine_gen.n20727 , \sine_gen.n3482_adj_818 , 
         \sine_gen.n20625 , \sine_gen.n3643_adj_755 , \sine_gen.n15530 , 
         \sine_gen.n3627 , \sine_gen.n20778 , \sine_gen.n3832_adj_941 , 
         \sine_gen.n27678 , \sine_gen.n2380_adj_600 , \sine_gen.n2715_adj_537 , 
         \sine_gen.n27930 , \sine_gen.n21017 , \sine_gen.n18219 , 
         \sine_gen.n2778_adj_722 , \sine_gen.n25950 , \sine_gen.n3291_adj_621 , 
         \sine_gen.n3228_adj_884 , \sine_gen.n3290_adj_514 , 
         \sine_gen.n3148_adj_337 , \sine_gen.n27924 , \sine_gen.n3259_adj_616 , 
         \sine_gen.n3306 , \sine_gen.n3913 , \sine_gen.n18225 , 
         \sine_gen.n3291_adj_614 , \sine_gen.n3228_adj_610 , \sine_gen.n27906 , 
         \sine_gen.n27909 , \sine_gen.n26013 , \sine_gen.n3259_adj_608 , 
         \sine_gen.n21216 , \sine_gen.n3291_adj_893 , \sine_gen.n3228_adj_894 , 
         \sine_gen.n3148_adj_542 , \sine_gen.n3290_adj_821 , \sine_gen.n27900 , 
         \sine_gen.n27903 , \sine_gen.n25899 , \sine_gen.n3259_adj_895 , 
         \sine_gen.n20973 , \sine_gen.n1356_adj_321 , \sine_gen.n1435 , 
         \sine_gen.n27888 , \sine_gen.n1371_adj_796 , \sine_gen.n18264 , 
         \sine_gen.n1356_adj_672 , \sine_gen.n27882 , \sine_gen.n1371 , 
         \sine_gen.n1387 , \sine_gen.n18267 , \sine_gen.n3387_adj_907 , 
         \sine_gen.n3356 , \sine_gen.n27870 , \sine_gen.n3977 , 
         \sine_gen.n20495 , \sine_gen.n3450_adj_928 , \sine_gen.n3100_adj_615 , 
         \sine_gen.n3643_adj_815 , \sine_gen.n15556 , \sine_gen.n3817 , 
         \sine_gen.n20499 , \sine_gen.n3832 , \sine_gen.n27744 , 
         \sine_gen.n15510 , \sine_gen.n3643_adj_261 , \sine_gen.n3627_adj_871 , 
         \sine_gen.n21156 , \sine_gen.n3832_adj_944 , \sine_gen.n27636 , 
         \sine_gen.n25842 , \sine_gen.n3387_adj_943 , \sine_gen.n3356_adj_872 , 
         \sine_gen.n4016 , \sine_gen.n25845 , \sine_gen.n3450_adj_972 , 
         \sine_gen.n108 , \sine_gen.n3537 , \sine_gen.n605 , \sine_gen.n636 , 
         \sine_gen.n589_adj_179 , \sine_gen.n30_adj_130 , \sine_gen.n27450 , 
         \sine_gen.n573 , \sine_gen.n542 , \sine_gen.n236 , \sine_gen.n364 , 
         \sine_gen.n27453 , \sine_gen.n2828 , \sine_gen.n2619 , 
         \sine_gen.n20635 , \sine_gen.n20835 , \sine_gen.n2636 , 
         \sine_gen.n3898_adj_418 , \sine_gen.n26721 , \sine_gen.n26727 , 
         \sine_gen.n26718 , \sine_gen.n20742 , \sine_gen.n20743 , 
         \sine_gen.n27444 , \sine_gen.n26739 , \sine_gen.n26751 , 
         \sine_gen.n26748 , \sine_gen.n20511 , \sine_gen.n20512 , 
         \sine_gen.n27447 , \sine_gen.n2553 , \sine_gen.n20638 , 
         \sine_gen.n3993_adj_533 , \sine_gen.n26892 , \sine_gen.n4024 , 
         \sine_gen.n20946 , \sine_gen.n1835 , \sine_gen.n13509 , 
         \sine_gen.n26832 , \sine_gen.n13445 , \sine_gen.n1804_adj_561 , 
         \sine_gen.n26835 , \sine_gen.n1931 , \sine_gen.n1739 , 
         \sine_gen.n27438 , \sine_gen.n26130 , \sine_gen.n21405 , 
         \sine_gen.n21406 , \sine_gen.n549 , \sine_gen.n1882 , 
         \sine_gen.n26133 , \sine_gen.n2700 , \sine_gen.n2716 , 
         \sine_gen.n3930_adj_816 , \sine_gen.n2810 , \sine_gen.n15645 , 
         \sine_gen.n2573 , \sine_gen.n25926 , \sine_gen.n2395 , 
         \sine_gen.n2396_adj_231 , \sine_gen.n205 , \sine_gen.n1017 , 
         \sine_gen.n27432 , \sine_gen.n21435 , \sine_gen.n21436 , 
         \sine_gen.n15 , \sine_gen.n1612 , \sine_gen.n27378 , 
         \sine_gen.n15115 , \sine_gen.n2426 , \sine_gen.n2427 , 
         \sine_gen.n21530 , \sine_gen.n2427_adj_81 , \sine_gen.n2411 , 
         \sine_gen.n25968 , \sine_gen.n2426_adj_575 , \sine_gen.n1466_adj_83 , 
         \sine_gen.n1451 , \sine_gen.n27426 , \sine_gen.n1339 , 
         \sine_gen.n21440 , \sine_gen.n2651 , \sine_gen.n20787 , 
         \sine_gen.n1084 , \sine_gen.n27420 , \sine_gen.n428 , 
         \sine_gen.n15538 , \sine_gen.n109_adj_698 , \sine_gen.n21442 , 
         \sine_gen.n1402_adj_88 , \sine_gen.n301_adj_86 , \sine_gen.n27414 , 
         \sine_gen.n1356_adj_91 , \sine_gen.n1371_adj_90 , \sine_gen.n21445 , 
         \sine_gen.n2843_adj_185 , \sine_gen.n20847 , \sine_gen.n2444 , 
         \sine_gen.n21505 , \sine_gen.n20316 , \sine_gen.n27408 , 
         \sine_gen.n21449 , \sine_gen.n1483 , \sine_gen.n1498 , 
         \sine_gen.n27114 , \sine_gen.n3116 , \sine_gen.n3131 , 
         \sine_gen.n27402 , \sine_gen.n26118 , \sine_gen.n20672 , 
         \sine_gen.n20717 , \sine_gen.n3085 , \sine_gen.n3100 , 
         \sine_gen.n26121 , \sine_gen.n14145 , \sine_gen.n1914 , 
         \sine_gen.n27396 , \sine_gen.n1851 , \sine_gen.n1820 , 
         \sine_gen.n1324_adj_181 , \sine_gen.n27399 , \sine_gen.n2396_adj_112 , 
         \sine_gen.n2427_adj_113 , \sine_gen.n27390 , \sine_gen.n2333 , 
         \sine_gen.n2364 , \sine_gen.n27393 , \sine_gen.n21518 , 
         \sine_gen.n2444_adj_118 , \sine_gen.n20724 , \sine_gen.n2025 , 
         \sine_gen.n2010 , \sine_gen.n27384 , \sine_gen.n21562 , 
         \sine_gen.n13933 , \sine_gen.n69 , \sine_gen.n21587 , 
         \sine_gen.n27387 , \sine_gen.n21432 , \sine_gen.n21433 , 
         \sine_gen.n732_adj_664 , \sine_gen.n700_adj_665 , \sine_gen.n20296 , 
         \sine_gen.n1785_adj_143 , \sine_gen.n1770 , \sine_gen.n27372 , 
         \sine_gen.n21236 , \sine_gen.n21467 , \sine_gen.n1739_adj_144 , 
         \sine_gen.n1754 , \sine_gen.n26100 , \sine_gen.n1324_adj_148 , 
         \sine_gen.n27366 , \sine_gen.n21470 , \sine_gen.n27222 , 
         \sine_gen.n844_adj_151 , \sine_gen.n251_adj_150 , \sine_gen.n27225 , 
         \sine_gen.n168 , \sine_gen.n1947 , \sine_gen.n15136 , 
         \sine_gen.n1324_adj_166 , \sine_gen.n27360 , \sine_gen.n21473 , 
         \sine_gen.n1147_adj_169 , \sine_gen.n1084_adj_168 , \sine_gen.n20356 , 
         \sine_gen.n605_adj_175 , \sine_gen.n14027 , \sine_gen.n27354 , 
         \sine_gen.n14025 , \sine_gen.n14023 , \sine_gen.n27357 , 
         \sine_gen.n21451 , \sine_gen.n21450 , \sine_gen.n1530_adj_914 , 
         \sine_gen.n1309_adj_911 , \sine_gen.n27348 , \sine_gen.n21444 , 
         \sine_gen.n1340_adj_912 , \sine_gen.n27351 , \sine_gen.n26676 , 
         \sine_gen.n19952 , \sine_gen.n13877 , \sine_gen.n1068 , 
         \sine_gen.n26679 , \sine_gen.n25998 , \sine_gen.n20420 , 
         \sine_gen.n20453 , \sine_gen.n26634 , \sine_gen.n15606 , 
         \sine_gen.n26001 , \sine_gen.n21722 , \sine_gen.n27342 , 
         \sine_gen.n26913 , \sine_gen.n21485 , \sine_gen.n27102 , 
         \sine_gen.n1658_adj_201 , \sine_gen.n1804_adj_202 , \sine_gen.n20359 , 
         \sine_gen.n23_adj_203 , \sine_gen.n23_adj_204 , 
         \sine_gen.n13_adj_194 , \sine_gen.n14_adj_193 , \sine_gen.n12132 , 
         \sine_gen.n1324 , \sine_gen.n955 , \sine_gen.n20014 , 
         \sine_gen.n20030 , \sine_gen.n23_adj_206 , \sine_gen.n20042 , 
         \sine_gen.n2396_adj_208 , \sine_gen.n2427_adj_209 , \sine_gen.n27336 , 
         \sine_gen.n2333_adj_213 , \sine_gen.n2364_adj_212 , \sine_gen.n27339 , 
         \sine_gen.n157_adj_210 , \sine_gen.n27804 , \sine_gen.n20519 , 
         \sine_gen.n26421 , \sine_gen.n27228 , \sine_gen.n21342 , 
         \sine_gen.n3116_adj_215 , \sine_gen.n3131_adj_216 , \sine_gen.n27330 , 
         \sine_gen.n20696 , \sine_gen.n25848 , \sine_gen.n20699 , 
         \sine_gen.n3100_adj_217 , \sine_gen.n3085_adj_218 , \sine_gen.n25851 , 
         \sine_gen.n3148_adj_220 , \sine_gen.n27324 , \sine_gen.n3163 , 
         \sine_gen.n109_adj_219 , \sine_gen.n3001 , \sine_gen.n13 , 
         \sine_gen.n14 , \sine_gen.n12538 , \sine_gen.n1322 , \sine_gen.n948 , 
         \sine_gen.n692 , \sine_gen.n923 , \sine_gen.n3148_adj_234 , 
         \sine_gen.n27318 , \sine_gen.n3163_adj_233 , \sine_gen.n109_adj_224 , 
         \sine_gen.n3001_adj_223 , \sine_gen.n8 , \sine_gen.n1820_adj_838 , 
         \sine_gen.n1851_adj_237 , \sine_gen.n26106 , \sine_gen.n22_adj_230 , 
         \sine_gen.n443_adj_236 , \sine_gen.n26109 , \sine_gen.n572_adj_481 , 
         \sine_gen.n27942 , \sine_gen.n2490 , \sine_gen.n20641 , 
         \sine_gen.n1722 , \sine_gen.n1707_adj_245 , \sine_gen.n27306 , 
         \sine_gen.n1691_adj_250 , \sine_gen.n1676_adj_251 , \sine_gen.n20741 , 
         \sine_gen.n27300 , \sine_gen.n1946 , \sine_gen.n21390 , 
         \sine_gen.n14_adj_257 , \sine_gen.n14129 , \sine_gen.n27294 , 
         \sine_gen.n172 , \sine_gen.n14131 , \sine_gen.n27297 , 
         \sine_gen.n3018 , \sine_gen.n20283 , \sine_gen.n2444_adj_280 , 
         \sine_gen.n21000 , \sine_gen.n61 , \sine_gen.n46 , \sine_gen.n27282 , 
         \sine_gen.n20783 , \sine_gen.n20483 , \sine_gen.n25800 , 
         \sine_gen.n30_adj_282 , \sine_gen.n15_adj_283 , \sine_gen.n25803 , 
         \sine_gen.n1580_adj_294 , \sine_gen.n27276 , \sine_gen.n27180 , 
         \sine_gen.n20786 , \sine_gen.n1788_adj_382 , \sine_gen.n14116 , 
         \sine_gen.n20249 , \sine_gen.n14081 , \sine_gen.n130 , 
         \sine_gen.n14077 , \sine_gen.n14085 , \sine_gen.n21578 , 
         \sine_gen.n13649 , \sine_gen.n14071 , \sine_gen.n2538_adj_324 , 
         \sine_gen.n2874_adj_325 , \sine_gen.n27270 , \sine_gen.n2843_adj_326 , 
         \sine_gen.n2828_adj_327 , \sine_gen.n27273 , \sine_gen.n443_adj_189 , 
         \sine_gen.n1850 , \sine_gen.n27264 , \sine_gen.n1324_adj_272 , 
         \sine_gen.n1165 , \sine_gen.n27267 , \sine_gen.n2731_adj_330 , 
         \sine_gen.n2746_adj_331 , \sine_gen.n27258 , \sine_gen.n2700_adj_333 , 
         \sine_gen.n2715_adj_332 , \sine_gen.n20795 , \sine_gen.n3930 , 
         \sine_gen.n3961 , \sine_gen.n27252 , \sine_gen.n443 , 
         \sine_gen.n21730 , \sine_gen.n3898_adj_334 , \sine_gen.n27255 , 
         \sine_gen.n26691 , \sine_gen.n26979 , \sine_gen.n20725 , 
         \sine_gen.n26688 , \sine_gen.n27246 , \sine_gen.n2174 , 
         \sine_gen.n2301_adj_336 , \sine_gen.n27249 , \sine_gen.n3195 , 
         \sine_gen.n3164 , \sine_gen.n3163_adj_529 , \sine_gen.n27240 , 
         \sine_gen.n20240 , \sine_gen.n26124 , \sine_gen.n3101 , 
         \sine_gen.n3132 , \sine_gen.n20468 , \sine_gen.n4041 , 
         \sine_gen.n4088 , \sine_gen.n27582 , \sine_gen.n14165 , 
         \sine_gen.n25953 , \sine_gen.n27135 , \sine_gen.n27234 , 
         \sine_gen.n21372 , \sine_gen.n21373 , \sine_gen.n2301_adj_768 , 
         \sine_gen.n2174_adj_769 , \sine_gen.n27237 , \sine_gen.n21457 , 
         \sine_gen.n21456 , \sine_gen.n252_adj_735 , \sine_gen.n221_adj_726 , 
         \sine_gen.n21398 , \sine_gen.n21380 , \sine_gen.n27486 , 
         \sine_gen.n1498_adj_785 , \sine_gen.n1483_adj_793 , 
         \sine_gen.n4088_adj_349 , \sine_gen.n4041_adj_127 , \sine_gen.n3212 , 
         \sine_gen.n27216 , \sine_gen.n2794_adj_356 , \sine_gen.n2809_adj_357 , 
         \sine_gen.n27210 , \sine_gen.n20813 , \sine_gen.n2763_adj_161 , 
         \sine_gen.n2778_adj_359 , \sine_gen.n26112 , \sine_gen.n236_adj_360 , 
         \sine_gen.n27204 , \sine_gen.n20815 , \sine_gen.n20814 , 
         \sine_gen.n205_adj_362 , \sine_gen.n25902 , \sine_gen.n26043 , 
         \sine_gen.n20323 , \sine_gen.n27198 , \sine_gen.n26061 , 
         \sine_gen.n20341 , \sine_gen.n26031 , \sine_gen.n20314 , 
         \sine_gen.n380_adj_369 , \sine_gen.n21335 , \sine_gen.n27192 , 
         \sine_gen.n317_adj_371 , \sine_gen.n286_adj_372 , \sine_gen.n27195 , 
         \sine_gen.n27063 , \sine_gen.n26865 , \sine_gen.n27186 , 
         \sine_gen.n26859 , \sine_gen.n27075 , \sine_gen.n20347 , 
         \sine_gen.n1916_adj_380 , \sine_gen.n27153 , \sine_gen.n20295 , 
         \sine_gen.n27174 , \sine_gen.n21343 , \sine_gen.n21295 , 
         \sine_gen.n21294 , \sine_gen.n27168 , \sine_gen.n27171 , 
         \sine_gen.n26091 , \sine_gen.n20335 , \sine_gen.n20334 , 
         \sine_gen.n20838 , \sine_gen.n476_adj_387 , \sine_gen.n507_adj_388 , 
         \sine_gen.n27162 , \sine_gen.n27165 , \sine_gen.n444_adj_389 , 
         \sine_gen.n413_adj_390 , \sine_gen.n20224 , \sine_gen.n1931_adj_393 , 
         \sine_gen.n1739_adj_394 , \sine_gen.n27156 , \sine_gen.n21249 , 
         \sine_gen.n26196 , \sine_gen.n21250 , \sine_gen.n13593 , 
         \sine_gen.n1882_adj_396 , \sine_gen.n26199 , \sine_gen.n27144 , 
         \sine_gen.n1946_adj_311 , \sine_gen.n1770_adj_145 , \sine_gen.n27147 , 
         \sine_gen.n2427_adj_403 , \sine_gen.n2396_adj_402 , \sine_gen.n27138 , 
         \sine_gen.n2333_adj_406 , \sine_gen.n2364_adj_405 , \sine_gen.n13946 , 
         \sine_gen.n27141 , \sine_gen.n13951 , \sine_gen.n21287 , 
         \sine_gen.n3001_adj_566 , \sine_gen.n27132 , \sine_gen.n20201 , 
         \sine_gen.n26949 , \sine_gen.n2843 , \sine_gen.n26946 , 
         \sine_gen.n2828_adj_506 , \sine_gen.n27126 , \sine_gen.n2444_adj_415 , 
         \sine_gen.n3993_adj_414 , \sine_gen.n4024_adj_619 , \sine_gen.n21219 , 
         \sine_gen.n20839 , \sine_gen.n26055 , \sine_gen.n21239 , 
         \sine_gen.n27120 , \sine_gen.n20829 , \sine_gen.n20830 , 
         \sine_gen.n21181 , \sine_gen.n21180 , \sine_gen.n78_adj_195 , 
         \sine_gen.n27936 , \sine_gen.n316_adj_521 , \sine_gen.n27108 , 
         \sine_gen.n21177 , \sine_gen.n21178 , \sine_gen.n317_adj_522 , 
         \sine_gen.n286 , \sine_gen.n20875 , \sine_gen.n21391 , 
         \sine_gen.n2041 , \sine_gen.n2010_adj_303 , \sine_gen.n379_adj_427 , 
         \sine_gen.n251_adj_428 , \sine_gen.n27096 , \sine_gen.n21190 , 
         \sine_gen.n21189 , \sine_gen.n26838 , \sine_gen.n109_adj_200 , 
         \sine_gen.n236_adj_196 , \sine_gen.n26841 , \sine_gen.n364_adj_438 , 
         \sine_gen.n379_adj_439 , \sine_gen.n27090 , \sine_gen.n348_adj_277 , 
         \sine_gen.n1017_adj_93 , \sine_gen.n20893 , \sine_gen.n2604_adj_443 , 
         \sine_gen.n2619_adj_444 , \sine_gen.n27084 , \sine_gen.n20945 , 
         \sine_gen.n20897 , \sine_gen.n2588_adj_445 , \sine_gen.n2573_adj_446 , 
         \sine_gen.n26115 , \sine_gen.n14019 , \sine_gen.n21317 , 
         \sine_gen.n14063 , \sine_gen.n3001_adj_499 , \sine_gen.n27078 , 
         \sine_gen.n20531 , \sine_gen.n26319 , \sine_gen.n2843_adj_565 , 
         \sine_gen.n27774 , \sine_gen.n2828_adj_654 , \sine_gen.n20908 , 
         \sine_gen.n20492 , \sine_gen.n25917 , \sine_gen.n1324_adj_854 , 
         \sine_gen.n1402 , \sine_gen.n27072 , \sine_gen.n21204 , 
         \sine_gen.n21205 , \sine_gen.n3450_adj_455 , \sine_gen.n3419_adj_454 , 
         \sine_gen.n251 , \sine_gen.n27066 , \sine_gen.n3356_adj_459 , 
         \sine_gen.n158_adj_458 , \sine_gen.n27069 , \sine_gen.n21220 , 
         \sine_gen.n27060 , \sine_gen.n21213 , \sine_gen.n21214 , 
         \sine_gen.n21546 , \sine_gen.n20899 , \sine_gen.n20898 , 
         \sine_gen.n27861 , \sine_gen.n26427 , \sine_gen.n27054 , 
         \sine_gen.n20889 , \sine_gen.n20890 , \sine_gen.n1770_adj_247 , 
         \sine_gen.n21409 , \sine_gen.n507_adj_379 , \sine_gen.n476_adj_391 , 
         \sine_gen.n27048 , \sine_gen.n27051 , \sine_gen.n27549 , 
         \sine_gen.n413_adj_377 , \sine_gen.n444_adj_378 , \sine_gen.n21241 , 
         \sine_gen.n2553_adj_464 , \sine_gen.n3960_adj_465 , \sine_gen.n27042 , 
         \sine_gen.n2507_adj_889 , \sine_gen.n20941 , \sine_gen.n2380_adj_120 , 
         \sine_gen.n2667_adj_467 , \sine_gen.n2682_adj_468 , \sine_gen.n27036 , 
         \sine_gen.n2636_adj_469 , \sine_gen.n26103 , \sine_gen.n27030 , 
         \sine_gen.n20355 , \sine_gen.n20377 , \sine_gen.n27024 , 
         \sine_gen.n20383 , \sine_gen.n26163 , \sine_gen.n20371 , 
         \sine_gen.n20395 , \sine_gen.n4090_adj_318 , \sine_gen.n25923 , 
         \sine_gen.n27018 , \sine_gen.n26169 , \sine_gen.n20386 , 
         \sine_gen.n26811 , \sine_gen.n20863 , \sine_gen.n251_adj_472 , 
         \sine_gen.n236_adj_173 , \sine_gen.n27012 , \sine_gen.n20953 , 
         \sine_gen.n20952 , \sine_gen.n205_adj_176 , \sine_gen.n220 , 
         \sine_gen.n507 , \sine_gen.n476_adj_301 , \sine_gen.n27006 , 
         \sine_gen.n27009 , \sine_gen.n26769 , \sine_gen.n158_adj_267 , 
         \sine_gen.n444_adj_299 , \sine_gen.n20149 , \sine_gen.n1770_adj_475 , 
         \sine_gen.n21541 , \sine_gen.n27000 , \sine_gen.n27783 , 
         \sine_gen.n27003 , \sine_gen.n1788 , \sine_gen.n20959 , 
         \sine_gen.n20958 , \sine_gen.n25989 , \sine_gen.n26994 , 
         \sine_gen.n20956 , \sine_gen.n20955 , \sine_gen.n2444_adj_485 , 
         \sine_gen.n26988 , \sine_gen.n2459 , \sine_gen.n26991 , 
         \sine_gen.n19968 , \sine_gen.n20980 , \sine_gen.n26931 , 
         \sine_gen.n26982 , \sine_gen.n26943 , \sine_gen.n20989 , 
         \sine_gen.n20974 , \sine_gen.n2396_adj_456 , \sine_gen.n2427_adj_293 , 
         \sine_gen.n26976 , \sine_gen.n2333_adj_307 , \sine_gen.n2364_adj_491 , 
         \sine_gen.n3116_adj_495 , \sine_gen.n78_adj_119 , \sine_gen.n26970 , 
         \sine_gen.n25962 , \sine_gen.n20996 , \sine_gen.n20231 , 
         \sine_gen.n3100_adj_496 , \sine_gen.n3085_adj_497 , \sine_gen.n25965 , 
         \sine_gen.n20212 , \sine_gen.n20211 , \sine_gen.n2843_adj_287 , 
         \sine_gen.n26964 , \sine_gen.n20241 , \sine_gen.n20242 , 
         \sine_gen.n26967 , \sine_gen.n2553_adj_502 , \sine_gen.n2538_adj_501 , 
         \sine_gen.n26958 , \sine_gen.n26961 , \sine_gen.n2426_adj_503 , 
         \sine_gen.n2507_adj_87 , \sine_gen.n2556_adj_787 , 
         \sine_gen.n2859_adj_711 , \sine_gen.n15622 , \sine_gen.n20272 , 
         \sine_gen.n20271 , \sine_gen.n26940 , \sine_gen.n20965 , 
         \sine_gen.n20964 , \sine_gen.n2301 , \sine_gen.n19990 , 
         \sine_gen.n20338 , \sine_gen.n20337 , \sine_gen.n26934 , 
         \sine_gen.n20938 , \sine_gen.n20937 , \sine_gen.n21302 , 
         \sine_gen.n3706 , \sine_gen.n12797 , \sine_gen.n3212_adj_442 , 
         \sine_gen.n26928 , \sine_gen.n21703 , \sine_gen.n26922 , 
         \sine_gen.n1946_adj_305 , \sine_gen.n1770_adj_466 , \sine_gen.n26925 , 
         \sine_gen.n20284 , \sine_gen.n26916 , \sine_gen.n26919 , 
         \sine_gen.n20950 , \sine_gen.n20949 , \sine_gen.n20308 , 
         \sine_gen.n1898_adj_516 , \sine_gen.n1913_adj_517 , \sine_gen.n26910 , 
         \sine_gen.n1867_adj_302 , \sine_gen.n14113 , \sine_gen.n14_adj_523 , 
         \sine_gen.n26904 , \sine_gen.n172_adj_528 , \sine_gen.n14115 , 
         \sine_gen.n26907 , \sine_gen.n939_adj_530 , \sine_gen.n1514 , 
         \sine_gen.n26898 , \sine_gen.n26901 , \sine_gen.n27651 , 
         \sine_gen.n1483_adj_532 , \sine_gen.n1498_adj_531 , \sine_gen.n1532 , 
         \sine_gen.n2731_adj_536 , \sine_gen.n2573_adj_254 , \sine_gen.n26886 , 
         \sine_gen.n2700_adj_538 , \sine_gen.n20919 , \sine_gen.n20920 , 
         \sine_gen.n2553_adj_592 , \sine_gen.n26880 , \sine_gen.n20878 , 
         \sine_gen.n20877 , \sine_gen.n2619_adj_602 , \sine_gen.n2556 , 
         \sine_gen.n20887 , \sine_gen.n26868 , \sine_gen.n20874 , 
         \sine_gen.n3834 , \sine_gen.n13589 , \sine_gen.n2364_adj_240 , 
         \sine_gen.n26862 , \sine_gen.n21210 , \sine_gen.n21211 , 
         \sine_gen.n14150 , \sine_gen.n3643 , \sine_gen.n18250 , 
         \sine_gen.n18251 , \sine_gen.n3228_adj_225 , \sine_gen.n3291_adj_227 , 
         \sine_gen.n26856 , \sine_gen.n20510 , \sine_gen.n26211 , 
         \sine_gen.n27816 , \sine_gen.n3085_adj_638 , \sine_gen.n3100_adj_637 , 
         \sine_gen.n572 , \sine_gen.n26850 , \sine_gen.n236_adj_551 , 
         \sine_gen.n26853 , \sine_gen.n428_adj_191 , \sine_gen.n26844 , 
         \sine_gen.n397_adj_554 , \sine_gen.n412 , \sine_gen.n20901 , 
         \sine_gen.n3018_adj_556 , \sine_gen.n20754 , \sine_gen.n21308 , 
         \sine_gen.n764 , \sine_gen.n859_adj_198 , \sine_gen.n27630 , 
         \sine_gen.n653_adj_763 , \sine_gen.n2986_adj_559 , \sine_gen.n20752 , 
         \sine_gen.n20755 , \sine_gen.n26352 , \sine_gen.n20826 , 
         \sine_gen.n20827 , \sine_gen.n26820 , \sine_gen.n26787 , 
         \sine_gen.n20824 , \sine_gen.n2411_adj_569 , \sine_gen.n26814 , 
         \sine_gen.n2573_adj_570 , \sine_gen.n2619_adj_125 , \sine_gen.n21026 , 
         \sine_gen.n2636_adj_126 , \sine_gen.n3898 , \sine_gen.n18253 , 
         \sine_gen.n18254 , \sine_gen.n3291_adj_199 , \sine_gen.n3228 , 
         \sine_gen.n26808 , \sine_gen.n20276 , \sine_gen.n20279 , 
         \sine_gen.n3085_adj_358 , \sine_gen.n27576 , \sine_gen.n3100_adj_355 , 
         \sine_gen.n732 , \sine_gen.n26802 , \sine_gen.n700 , \sine_gen.n860 , 
         \sine_gen.n636_adj_190 , \sine_gen.n26805 , \sine_gen.n379_adj_573 , 
         \sine_gen.n26796 , \sine_gen.n20844 , \sine_gen.n20845 , 
         \sine_gen.n25908 , \sine_gen.n25911 , \sine_gen.n20836 , 
         \sine_gen.n26790 , \sine_gen.n20848 , \sine_gen.n26793 , 
         \sine_gen.n21223 , \sine_gen.n21222 , \sine_gen.n205_adj_584 , 
         \sine_gen.n27798 , \sine_gen.n220_adj_577 , \sine_gen.n26784 , 
         \sine_gen.n21173 , \sine_gen.n26085 , \sine_gen.n15_adj_617 , 
         \sine_gen.n26082 , \sine_gen.n30_adj_182 , \sine_gen.n20803 , 
         \sine_gen.n20802 , \sine_gen.n572_adj_180 , \sine_gen.n26778 , 
         \sine_gen.n20799 , \sine_gen.n20800 , \sine_gen.n1676_adj_178 , 
         \sine_gen.n26781 , \sine_gen.n15308 , \sine_gen.n2427_adj_576 , 
         \sine_gen.n2573_adj_581 , \sine_gen.n26772 , \sine_gen.n2507_adj_580 , 
         \sine_gen.n2283_adj_578 , \sine_gen.n2619_adj_579 , \sine_gen.n26775 , 
         \sine_gen.n20488 , \sine_gen.n20487 , \sine_gen.n379_adj_174 , 
         \sine_gen.n26766 , \sine_gen.n20773 , \sine_gen.n20772 , 
         \sine_gen.n26760 , \sine_gen.n2283 , \sine_gen.n2619_adj_585 , 
         \sine_gen.n21035 , \sine_gen.n20496 , \sine_gen.n20497 , 
         \sine_gen.n26754 , \sine_gen.n26757 , \sine_gen.n893_adj_493 , 
         \sine_gen.n20767 , \sine_gen.n20766 , \sine_gen.n20158 , 
         \sine_gen.n20506 , \sine_gen.n20505 , \sine_gen.n20535 , 
         \sine_gen.n20536 , \sine_gen.n26742 , \sine_gen.n20730 , 
         \sine_gen.n20731 , \sine_gen.n26745 , \sine_gen.n20515 , 
         \sine_gen.n20514 , \sine_gen.n26736 , \sine_gen.n20757 , 
         \sine_gen.n20758 , \sine_gen.n20761 , \sine_gen.n20760 , 
         \sine_gen.n348_adj_147 , \sine_gen.n109 , \sine_gen.n26730 , 
         \sine_gen.n20661 , \sine_gen.n20662 , \sine_gen.n26733 , 
         \sine_gen.n18227 , \sine_gen.n18226 , \sine_gen.n26724 , 
         \sine_gen.n20748 , \sine_gen.n20749 , \sine_gen.n3960_adj_877 , 
         \sine_gen.n3961_adj_671 , \sine_gen.n20746 , \sine_gen.n20745 , 
         \sine_gen.n1451_adj_134 , \sine_gen.n1387_adj_136 , \sine_gen.n20566 , 
         \sine_gen.n20565 , \sine_gen.n26712 , \sine_gen.n3579 , 
         \sine_gen.n20728 , \sine_gen.n78_adj_448 , \sine_gen.n61_adj_436 , 
         \sine_gen.n26706 , \sine_gen.n270_adj_594 , \sine_gen.n285_adj_593 , 
         \sine_gen.n26709 , \sine_gen.n20737 , \sine_gen.n20736 , 
         \sine_gen.n26700 , \sine_gen.n20733 , \sine_gen.n26703 , 
         \sine_gen.n1914_adj_595 , \sine_gen.n19947 , \sine_gen.n1466_adj_268 , 
         \sine_gen.n21370 , \sine_gen.n15564 , \sine_gen.n21412 , 
         \sine_gen.n20947 , \sine_gen.n26694 , \sine_gen.n20940 , 
         \sine_gen.n21527 , \sine_gen.n26697 , \sine_gen.n15208 , 
         \sine_gen.n3085_adj_915 , \sine_gen.n20584 , \sine_gen.n20583 , 
         \sine_gen.n2507_adj_598 , \sine_gen.n3930_adj_670 , \sine_gen.n20722 , 
         \sine_gen.n20721 , \sine_gen.n26682 , \sine_gen.n26673 , 
         \sine_gen.n26685 , \sine_gen.n27474 , \sine_gen.n20719 , 
         \sine_gen.n20718 , \sine_gen.n27477 , \sine_gen.n20710 , 
         \sine_gen.n20709 , \sine_gen.n26670 , \sine_gen.n20706 , 
         \sine_gen.n20707 , \sine_gen.n2490_adj_246 , \sine_gen.n25932 , 
         \sine_gen.n20664 , \sine_gen.n20665 , \sine_gen.n26664 , 
         \sine_gen.n26667 , \sine_gen.n27483 , \sine_gen.n20644 , 
         \sine_gen.n20643 , \sine_gen.n20647 , \sine_gen.n20646 , 
         \sine_gen.n26658 , \sine_gen.n20701 , \sine_gen.n20700 , 
         \sine_gen.n26661 , \sine_gen.n20652 , \sine_gen.n20653 , 
         \sine_gen.n93_adj_99 , \sine_gen.n13349 , \sine_gen.n26652 , 
         \sine_gen.n26655 , \sine_gen.n893_adj_934 , \sine_gen.n20691 , 
         \sine_gen.n20692 , \sine_gen.n20389 , \sine_gen.n20683 , 
         \sine_gen.n20682 , \sine_gen.n3576 , \sine_gen.n26646 , 
         \sine_gen.n26649 , \sine_gen.n26529 , \sine_gen.n20685 , 
         \sine_gen.n20686 , \sine_gen.n20188 , \sine_gen.n1018 , 
         \sine_gen.n987 , \sine_gen.n26640 , \sine_gen.n26643 , 
         \sine_gen.n924 , \sine_gen.n955_adj_89 , \sine_gen.n27852 , 
         \sine_gen.n20398 , \sine_gen.n20397 , \sine_gen.n1916 , 
         \sine_gen.n26628 , \sine_gen.n21231 , \sine_gen.n21232 , 
         \sine_gen.n20689 , \sine_gen.n20688 , \sine_gen.n26622 , 
         \sine_gen.n20704 , \sine_gen.n20703 , \sine_gen.n3963 , 
         \sine_gen.n20713 , \sine_gen.n20712 , \sine_gen.n26616 , 
         \sine_gen.n20668 , \sine_gen.n20667 , \sine_gen.n26619 , 
         \sine_gen.n20677 , \sine_gen.n20676 , \sine_gen.n93 , \sine_gen.n78 , 
         \sine_gen.n26610 , \sine_gen.n20673 , \sine_gen.n20674 , 
         \sine_gen.n620 , \sine_gen.n15524 , \sine_gen.n26613 , 
         \sine_gen.n2411_adj_252 , \sine_gen.n13423 , \sine_gen.n2427_adj_253 , 
         \sine_gen.n2396_adj_923 , \sine_gen.n27492 , \sine_gen.n379_adj_235 , 
         \sine_gen.n572_adj_163 , \sine_gen.n26604 , \sine_gen.n20679 , 
         \sine_gen.n26190 , \sine_gen.n20680 , \sine_gen.n236_adj_328 , 
         \sine_gen.n26193 , \sine_gen.n20776 , \sine_gen.n20775 , 
         \sine_gen.n589 , \sine_gen.n173 , \sine_gen.n26598 , 
         \sine_gen.n26601 , \sine_gen.n20805 , \sine_gen.n20806 , 
         \sine_gen.n2396 , \sine_gen.n26592 , \sine_gen.n2333_adj_186 , 
         \sine_gen.n2364_adj_623 , \sine_gen.n13878 , \sine_gen.n26595 , 
         \sine_gen.n20763 , \sine_gen.n20764 , \sine_gen.n1529 , 
         \sine_gen.n26586 , \sine_gen.n20658 , \sine_gen.n20659 , 
         \sine_gen.n1356 , \sine_gen.n1676 , \sine_gen.n26589 , 
         \sine_gen.n20656 , \sine_gen.n20655 , \sine_gen.n26580 , 
         \sine_gen.n26583 , \sine_gen.n20649 , \sine_gen.n20650 , 
         \sine_gen.n20788 , \sine_gen.n26574 , \sine_gen.n20640 , 
         \sine_gen.n26577 , \sine_gen.n2573_adj_632 , \sine_gen.n20817 , 
         \sine_gen.n2810_adj_857 , \sine_gen.n15676 , \sine_gen.n20236 , 
         \sine_gen.n20637 , \sine_gen.n26568 , \sine_gen.n20634 , 
         \sine_gen.n26571 , \sine_gen.n18229 , \sine_gen.n18230 , 
         \sine_gen.n1356_adj_932 , \sine_gen.n1387_adj_107 , \sine_gen.n26562 , 
         \sine_gen.n20623 , \sine_gen.n20622 , \sine_gen.n844 , 
         \sine_gen.n26565 , \sine_gen.n20917 , \sine_gen.n20916 , 
         \sine_gen.n26556 , \sine_gen.n20592 , \sine_gen.n20593 , 
         \sine_gen.n26559 , \sine_gen.n20854 , \sine_gen.n20853 , 
         \sine_gen.n2986_adj_831 , \sine_gen.n26550 , \sine_gen.n26553 , 
         \sine_gen.n20632 , \sine_gen.n20631 , \sine_gen.n3450_adj_647 , 
         \sine_gen.n3419_adj_646 , \sine_gen.n26544 , \sine_gen.n3356_adj_652 , 
         \sine_gen.n158_adj_651 , \sine_gen.n589_adj_586 , \sine_gen.n26547 , 
         \sine_gen.n20868 , \sine_gen.n20869 , \sine_gen.n26538 , 
         \sine_gen.n26541 , \sine_gen.n20626 , \sine_gen.n20883 , 
         \sine_gen.n20884 , \sine_gen.n93_adj_805 , \sine_gen.n26532 , 
         \sine_gen.n20620 , \sine_gen.n20619 , \sine_gen.n157_adj_197 , 
         \sine_gen.n731 , \sine_gen.n26535 , \sine_gen.n3419_adj_655 , 
         \sine_gen.n3450_adj_656 , \sine_gen.n30_adj_557 , 
         \sine_gen.n1165_adj_97 , \sine_gen.n26526 , \sine_gen.n3356_adj_657 , 
         \sine_gen.n20601 , \sine_gen.n20602 , \sine_gen.n13521 , 
         \sine_gen.n26520 , \sine_gen.n26523 , \sine_gen.n893_adj_244 , 
         \sine_gen.n20599 , \sine_gen.n20598 , \sine_gen.n15_adj_94 , 
         \sine_gen.n109_adj_279 , \sine_gen.n26514 , \sine_gen.n78_adj_278 , 
         \sine_gen.n205_adj_92 , \sine_gen.n20432 , \sine_gen.n20596 , 
         \sine_gen.n20595 , \sine_gen.n26508 , \sine_gen.n26511 , 
         \sine_gen.n20590 , \sine_gen.n20589 , \sine_gen.n20617 , 
         \sine_gen.n20616 , \sine_gen.n188_adj_322 , \sine_gen.n26502 , 
         \sine_gen.n20629 , \sine_gen.n20628 , \sine_gen.n157_adj_376 , 
         \sine_gen.n699 , \sine_gen.n26505 , \sine_gen.n4041_adj_441 , 
         \sine_gen.n4088_adj_669 , \sine_gen.n27972 , \sine_gen.n14006 , 
         \sine_gen.n26496 , \sine_gen.n3898_adj_673 , \sine_gen.n21534 , 
         \sine_gen.n26499 , \sine_gen.n20970 , \sine_gen.n20971 , 
         \sine_gen.n26490 , \sine_gen.n20586 , \sine_gen.n20587 , 
         \sine_gen.n26493 , \sine_gen.n4057_adj_674 , \sine_gen.n26484 , 
         \sine_gen.n26487 , \sine_gen.n4025_adj_676 , \sine_gen.n3994_adj_677 , 
         \sine_gen.n20416 , \sine_gen.n221_adj_678 , \sine_gen.n252_adj_679 , 
         \sine_gen.n251_adj_823 , \sine_gen.n236_adj_834 , \sine_gen.n26478 , 
         \sine_gen.n26481 , \sine_gen.n25863 , \sine_gen.n189_adj_680 , 
         \sine_gen.n158_adj_681 , \sine_gen.n20349 , \sine_gen.n26241 , 
         \sine_gen.n26472 , \sine_gen.n21217 , \sine_gen.n20434 , 
         \sine_gen.n20997 , \sine_gen.n20998 , \sine_gen.n3355 , 
         \sine_gen.n26466 , \sine_gen.n26469 , \sine_gen.n20580 , 
         \sine_gen.n20581 , \sine_gen.n18235 , \sine_gen.n18236 , 
         \sine_gen.n26460 , \sine_gen.n20577 , \sine_gen.n20578 , 
         \sine_gen.n844_adj_761 , \sine_gen.n26463 , \sine_gen.n20017 , 
         \sine_gen.n420_adj_686 , \sine_gen.n26454 , \sine_gen.n21074 , 
         \sine_gen.n25794 , \sine_gen.n3835_adj_950 , \sine_gen.n3643_adj_688 , 
         \sine_gen.n3612 , \sine_gen.n25797 , \sine_gen.n21403 , 
         \sine_gen.n21402 , \sine_gen.n25872 , \sine_gen.n20569 , 
         \sine_gen.n20568 , \sine_gen.n26448 , \sine_gen.n21052 , 
         \sine_gen.n21051 , \sine_gen.n19950 , \sine_gen.n1691_adj_756 , 
         \sine_gen.n26451 , \sine_gen.n476_adj_692 , \sine_gen.n507_adj_693 , 
         \sine_gen.n26442 , \sine_gen.n26445 , \sine_gen.n382 , 
         \sine_gen.n444_adj_694 , \sine_gen.n20350 , \sine_gen.n21031 , 
         \sine_gen.n21030 , \sine_gen.n26436 , \sine_gen.n26439 , 
         \sine_gen.n25779 , \sine_gen.n20572 , \sine_gen.n20571 , 
         \sine_gen.n20902 , \sine_gen.n476_adj_964 , \sine_gen.n221_adj_946 , 
         \sine_gen.n26430 , \sine_gen.n20892 , \sine_gen.n26433 , 
         \sine_gen.n21040 , \sine_gen.n21039 , \sine_gen.n13533 , 
         \sine_gen.n19996 , \sine_gen.n26424 , \sine_gen.n20562 , 
         \sine_gen.n20563 , \sine_gen.n26418 , \sine_gen.n221_adj_702 , 
         \sine_gen.n252_adj_703 , \sine_gen.n26412 , \sine_gen.n26415 , 
         \sine_gen.n189_adj_706 , \sine_gen.n158_adj_478 , \sine_gen.n20559 , 
         \sine_gen.n20560 , \sine_gen.n2507_adj_568 , \sine_gen.n26406 , 
         \sine_gen.n26409 , \sine_gen.n27849 , \sine_gen.n20557 , 
         \sine_gen.n20556 , \sine_gen.n20905 , \sine_gen.n26400 , 
         \sine_gen.n30 , \sine_gen.n15580 , \sine_gen.n157 , \sine_gen.n20441 , 
         \sine_gen.n18245 , \sine_gen.n18244 , \sine_gen.n26394 , 
         \sine_gen.n26397 , \sine_gen.n2685 , \sine_gen.n20532 , 
         \sine_gen.n20533 , \sine_gen.n20907 , \sine_gen.n26388 , 
         \sine_gen.n2636_adj_564 , \sine_gen.n2682_adj_667 , 
         \sine_gen.n2283_adj_562 , \sine_gen.n26391 , \sine_gen.n380_adj_717 , 
         \sine_gen.n349_adj_716 , \sine_gen.n26382 , \sine_gen.n636_adj_719 , 
         \sine_gen.n317_adj_718 , \sine_gen.n301 , \sine_gen.n316_adj_773 , 
         \sine_gen.n26385 , \sine_gen.n21365 , \sine_gen.n21362 , 
         \sine_gen.n1340 , \sine_gen.n1467 , \sine_gen.n27528 , 
         \sine_gen.n26376 , \sine_gen.n21356 , \sine_gen.n25893 , 
         \sine_gen.n20196 , \sine_gen.n25890 , \sine_gen.n20197 , 
         \sine_gen.n20444 , \sine_gen.n20524 , \sine_gen.n20523 , 
         \sine_gen.n93_adj_633 , \sine_gen.n13437 , \sine_gen.n26370 , 
         \sine_gen.n893_adj_243 , \sine_gen.n26373 , \sine_gen.n20520 , 
         \sine_gen.n20521 , \sine_gen.n20227 , \sine_gen.n605_adj_587 , 
         \sine_gen.n20194 , \sine_gen.n26364 , \sine_gen.n3482_adj_724 , 
         \sine_gen.n26367 , \sine_gen.n476_adj_725 , \sine_gen.n26358 , 
         \sine_gen.n26361 , \sine_gen.n413_adj_728 , \sine_gen.n444_adj_727 , 
         \sine_gen.n20751 , \sine_gen.n2700_adj_908 , \sine_gen.n3067_adj_732 , 
         \sine_gen.n26346 , \sine_gen.n188_adj_408 , \sine_gen.n15_adj_734 , 
         \sine_gen.n21098 , \sine_gen.n605_adj_738 , \sine_gen.n142 , 
         \sine_gen.n589_adj_229 , \sine_gen.n26340 , \sine_gen.n573_adj_739 , 
         \sine_gen.n542_adj_740 , \sine_gen.n541 , \sine_gen.n236_adj_906 , 
         \sine_gen.n26343 , \sine_gen.n700_adj_266 , \sine_gen.n26334 , 
         \sine_gen.n732_adj_269 , \sine_gen.n860_adj_743 , \sine_gen.n26337 , 
         \sine_gen.n26328 , \sine_gen.n348 , \sine_gen.n27966 , 
         \sine_gen.n3163_adj_876 , \sine_gen.n20155 , \sine_gen.n20234 , 
         \sine_gen.n26322 , \sine_gen.n20456 , \sine_gen.n20462 , 
         \sine_gen.n25788 , \sine_gen.n2301_adj_747 , \sine_gen.n19949 , 
         \sine_gen.n2778_adj_658 , \sine_gen.n26316 , \sine_gen.n2715_adj_661 , 
         \sine_gen.n2300 , \sine_gen.n2301_adj_797 , \sine_gen.n19960 , 
         \sine_gen.n7 , \sine_gen.n20304 , \sine_gen.n1018_adj_752 , 
         \sine_gen.n987_adj_751 , \sine_gen.n15_adj_84 , \sine_gen.n986 , 
         \sine_gen.n26310 , \sine_gen.n26313 , \sine_gen.n924_adj_754 , 
         \sine_gen.n955_adj_753 , \sine_gen.n26304 , \sine_gen.n26307 , 
         \sine_gen.n26139 , \sine_gen.n20448 , \sine_gen.n20449 , 
         \sine_gen.n379_adj_552 , \sine_gen.n236_adj_574 , \sine_gen.n26298 , 
         \sine_gen.n20445 , \sine_gen.n20446 , \sine_gen.n26301 , 
         \sine_gen.n20428 , \sine_gen.n20427 , \sine_gen.n26292 , 
         \sine_gen.n893 , \sine_gen.n26295 , \sine_gen.n20424 , 
         \sine_gen.n20425 , \sine_gen.n4057_adj_453 , \sine_gen.n15650 , 
         \sine_gen.n20881 , \sine_gen.n20880 , \sine_gen.n252_adj_945 , 
         \sine_gen.n26280 , \sine_gen.n26283 , \sine_gen.n20438 , 
         \sine_gen.n20401 , \sine_gen.n20400 , \sine_gen.n3067_adj_940 , 
         \sine_gen.n26097 , \sine_gen.n26274 , \sine_gen.n26277 , 
         \sine_gen.n21225 , \sine_gen.n21226 , \sine_gen.n2300_adj_767 , 
         \sine_gen.n2299 , \sine_gen.n26268 , \sine_gen.n21240 , 
         \sine_gen.n21208 , \sine_gen.n21207 , \sine_gen.n26262 , 
         \sine_gen.n20410 , \sine_gen.n20409 , \sine_gen.n26265 , 
         \sine_gen.n26259 , \sine_gen.n2426_adj_249 , \sine_gen.n26256 , 
         \sine_gen.n2940 , \sine_gen.n26250 , \sine_gen.n26157 , 
         \sine_gen.n20237 , \sine_gen.n26154 , \sine_gen.n20818 , 
         \sine_gen.n1275_adj_781 , \sine_gen.n1244_adj_780 , \sine_gen.n15518 , 
         \sine_gen.n26244 , \sine_gen.n26247 , \sine_gen.n1212_adj_782 , 
         \sine_gen.n3834_adj_783 , \sine_gen.n26238 , \sine_gen.n21058 , 
         \sine_gen.n21057 , \sine_gen.n20407 , \sine_gen.n20406 , 
         \sine_gen.n26232 , \sine_gen.n26235 , \sine_gen.n20403 , 
         \sine_gen.n20404 , \sine_gen.n1403_adj_789 , \sine_gen.n1372_adj_788 , 
         \sine_gen.n26226 , \sine_gen.n1340_adj_791 , \sine_gen.n1309_adj_792 , 
         \sine_gen.n26229 , \sine_gen.n3960_adj_353 , \sine_gen.n3961_adj_354 , 
         \sine_gen.n2459_adj_794 , \sine_gen.n26220 , \sine_gen.n2444_adj_795 , 
         \sine_gen.n26223 , \sine_gen.n19954 , \sine_gen.n2380 , 
         \sine_gen.n18220 , \sine_gen.n18221 , \sine_gen.n26214 , 
         \sine_gen.n20392 , \sine_gen.n20391 , \sine_gen.n26217 , 
         \sine_gen.n26208 , \sine_gen.n3163_adj_624 , \sine_gen.n3148_adj_629 , 
         \sine_gen.n18256 , \sine_gen.n18257 , \sine_gen.n26202 , 
         \sine_gen.n26205 , \sine_gen.n2685_adj_942 , \sine_gen.n20373 , 
         \sine_gen.n20374 , \sine_gen.n3834_adj_798 , \sine_gen.n420_adj_774 , 
         \sine_gen.n20010 , \sine_gen.n3833_adj_917 , \sine_gen.n21257 , 
         \sine_gen.n764_adj_801 , \sine_gen.n27738 , \sine_gen.n653 , 
         \sine_gen.n20361 , \sine_gen.n20362 , \sine_gen.n26184 , 
         \sine_gen.n26187 , \sine_gen.n27594 , \sine_gen.n21309 , 
         \sine_gen.n21310 , \sine_gen.n27597 , \sine_gen.n1530_adj_807 , 
         \sine_gen.n251_adj_690 , \sine_gen.n26178 , \sine_gen.n26181 , 
         \sine_gen.n1467_adj_808 , \sine_gen.n20856 , \sine_gen.n20857 , 
         \sine_gen.n26166 , \sine_gen.n20841 , \sine_gen.n20842 , 
         \sine_gen.n2301_adj_901 , \sine_gen.n2174_adj_900 , \sine_gen.n20368 , 
         \sine_gen.n26160 , \sine_gen.n20364 , \sine_gen.n20365 , 
         \sine_gen.n2301_adj_887 , \sine_gen.n2174_adj_888 , \sine_gen.n20851 , 
         \sine_gen.n20850 , \sine_gen.n21259 , \sine_gen.n21258 , 
         \sine_gen.n1451_adj_419 , \sine_gen.n1387_adj_425 , \sine_gen.n26148 , 
         \sine_gen.n26151 , \sine_gen.n20353 , \sine_gen.n20352 , 
         \sine_gen.n21283 , \sine_gen.n21282 , \sine_gen.n26142 , 
         \sine_gen.n26136 , \sine_gen.n1804_adj_819 , \sine_gen.n13361 , 
         \sine_gen.n1835_adj_951 , \sine_gen.n3834_adj_822 , \sine_gen.n420 , 
         \sine_gen.n19956 , \sine_gen.n3833_adj_861 , \sine_gen.n3085_adj_827 , 
         \sine_gen.n3101_adj_971 , \sine_gen.n2110 , \sine_gen.n14169 , 
         \sine_gen.n15244 , \sine_gen.n3018_adj_829 , \sine_gen.n18259 , 
         \sine_gen.n18260 , \sine_gen.n3291_adj_858 , \sine_gen.n3228_adj_855 , 
         \sine_gen.n19974 , \sine_gen.n14173 , \sine_gen.n14014 , 
         \sine_gen.n2174_adj_835 , \sine_gen.n20012 , \sine_gen.n2300_adj_836 , 
         \sine_gen.n2299_adj_830 , \sine_gen.n21538 , \sine_gen.n12536 , 
         \sine_gen.n14149 , \sine_gen.n1914_adj_837 , \sine_gen.n1466 , 
         \sine_gen.n2874_adj_839 , \sine_gen.n21377 , \sine_gen.n21389 , 
         \sine_gen.n1549_adj_622 , \sine_gen.n27516 , \sine_gen.n1564_adj_618 , 
         \sine_gen.n3960 , \sine_gen.n20332 , \sine_gen.n20331 , 
         \sine_gen.n26094 , \sine_gen.n20310 , \sine_gen.n20311 , 
         \sine_gen.n21288 , \sine_gen.n21289 , \sine_gen.n26088 , 
         \sine_gen.n20343 , \sine_gen.n20344 , \sine_gen.n61_adj_546 , 
         \sine_gen.n46_adj_611 , \sine_gen.n2300_adj_846 , \sine_gen.n26076 , 
         \sine_gen.n26079 , \sine_gen.n20904 , \sine_gen.n20609 , 
         \sine_gen.n20606 , \sine_gen.n3994_adj_948 , \sine_gen.n4025 , 
         \sine_gen.n26070 , \sine_gen.n3835 , \sine_gen.n20501 , 
         \sine_gen.n21699 , \sine_gen.n20474 , \sine_gen.n19984 , 
         \sine_gen.n2174_adj_938 , \sine_gen.n3897 , \sine_gen.n27708 , 
         \sine_gen.n15614 , \sine_gen.n4057 , \sine_gen.n15212 , 
         \sine_gen.n13953 , \sine_gen.n20932 , \sine_gen.n26019 , 
         \sine_gen.n26058 , \sine_gen.n20305 , \sine_gen.n20329 , 
         \sine_gen.n20328 , \sine_gen.n26052 , \sine_gen.n20325 , 
         \sine_gen.n20320 , \sine_gen.n20319 , \sine_gen.n26046 , 
         \sine_gen.n26049 , \sine_gen.n27759 , \sine_gen.n20317 , 
         \sine_gen.n21275 , \sine_gen.n3739 , \sine_gen.n26040 , 
         \sine_gen.n21701 , \sine_gen.n173_adj_411 , \sine_gen.n26034 , 
         \sine_gen.n1101_adj_811 , \sine_gen.n1116_adj_806 , \sine_gen.n21134 , 
         \sine_gen.n18215 , \sine_gen.n18214 , \sine_gen.n26028 , 
         \sine_gen.n20154 , \sine_gen.n3101_adj_733 , \sine_gen.n21319 , 
         \sine_gen.n21318 , \sine_gen.n26022 , \sine_gen.n20302 , 
         \sine_gen.n20301 , \sine_gen.n26025 , \sine_gen.n21493 , 
         \sine_gen.n21492 , \sine_gen.n2810_adj_723 , \sine_gen.n15672 , 
         \sine_gen.n26016 , \sine_gen.n20171 , \sine_gen.n20287 , 
         \sine_gen.n20286 , \sine_gen.n26010 , \sine_gen.n21357 , 
         \sine_gen.n21358 , \sine_gen.n21337 , \sine_gen.n21336 , 
         \sine_gen.n26004 , \sine_gen.n26007 , \sine_gen.n20292 , 
         \sine_gen.n20293 , \sine_gen.n15119 , \sine_gen.n14125 , 
         \sine_gen.n13885 , \sine_gen.n21441 , \sine_gen.n20290 , 
         \sine_gen.n20289 , \sine_gen.n25992 , \sine_gen.n20281 , 
         \sine_gen.n20280 , \sine_gen.n25995 , \sine_gen.n27990 , 
         \sine_gen.n2682_adj_730 , \sine_gen.n20147 , \sine_gen.n21572 , 
         \sine_gen.n25770 , \sine_gen.n3898_adj_866 , \sine_gen.n15397 , 
         \sine_gen.n13605 , \sine_gen.n12809 , \sine_gen.n25773 , 
         \sine_gen.n1274_adj_799 , \sine_gen.n1259_adj_803 , \sine_gen.n27984 , 
         \sine_gen.n20486 , \sine_gen.n25881 , \sine_gen.n25944 , 
         \sine_gen.n2010_adj_691 , \sine_gen.n2025_adj_841 , \sine_gen.n25986 , 
         \sine_gen.n14002 , \sine_gen.n21540 , \sine_gen.n21583 , 
         \sine_gen.n69_adj_423 , \sine_gen.n2010_adj_685 , 
         \sine_gen.n2025_adj_868 , \sine_gen.n251_adj_271 , \sine_gen.n27978 , 
         \sine_gen.n13865 , \sine_gen.n21500 , \sine_gen.n21591 , 
         \sine_gen.n20153 , \sine_gen.n20262 , \sine_gen.n20263 , 
         \sine_gen.n1435_adj_683 , \sine_gen.n3576_adj_339 , \sine_gen.n25980 , 
         \sine_gen.n25983 , \sine_gen.n27753 , \sine_gen.n20256 , 
         \sine_gen.n20257 , \sine_gen.n3960_adj_852 , \sine_gen.n3228_adj_741 , 
         \sine_gen.n3834_adj_660 , \sine_gen.n25974 , \sine_gen.n20931 , 
         \sine_gen.n3643_adj_653 , \sine_gen.n14146 , \sine_gen.n25977 , 
         \sine_gen.n2333_adj_649 , \sine_gen.n25971 , \sine_gen.n109_adj_596 , 
         \sine_gen.n27960 , \sine_gen.n93_adj_548 , \sine_gen.n78_adj_601 , 
         \sine_gen.n221_adj_644 , \sine_gen.n252_adj_642 , \sine_gen.n27954 , 
         \sine_gen.n27957 , \sine_gen.n158_adj_524 , \sine_gen.n189_adj_639 , 
         \sine_gen.n21340 , \sine_gen.n27948 , \sine_gen.n21339 , 
         \sine_gen.n18232 , \sine_gen.n18233 , \sine_gen.n3291_adj_628 , 
         \sine_gen.n3228_adj_626 , \sine_gen.n506_adj_765 , \sine_gen.n20221 , 
         \sine_gen.n20220 , \sine_gen.n25956 , \sine_gen.n20205 , 
         \sine_gen.n20206 , \sine_gen.n1549_adj_451 , \sine_gen.n25959 , 
         \sine_gen.n2300_adj_883 , \sine_gen.n2299_adj_881 , \sine_gen.n21515 , 
         \sine_gen.n12130 , \sine_gen.n2110_adj_885 , \sine_gen.n27780 , 
         \sine_gen.n27918 , \sine_gen.n27912 , \sine_gen.n2700_adj_258 , 
         \sine_gen.n2490_adj_375 , \sine_gen.n20504 , \sine_gen.n27840 , 
         \sine_gen.n699_adj_96 , \sine_gen.n25947 , \sine_gen.n27894 , 
         \sine_gen.n2300_adj_898 , \sine_gen.n2299_adj_896 , \sine_gen.n21560 , 
         \sine_gen.n2110_adj_899 , \sine_gen.n15346 , \sine_gen.n2553_adj_903 , 
         \sine_gen.n2538_adj_902 , \sine_gen.n25938 , \sine_gen.n25941 , 
         \sine_gen.n2556_adj_939 , \sine_gen.n19964 , \sine_gen.n13449 , 
         \sine_gen.n27876 , \sine_gen.n27879 , \sine_gen.n1691_adj_770 , 
         \sine_gen.n1882_adj_758 , \sine_gen.n25935 , \sine_gen.n20018 , 
         \sine_gen.n21371 , \sine_gen.n27864 , \sine_gen.n25869 , 
         \sine_gen.n25875 , \sine_gen.n20193 , \sine_gen.n21188 , 
         \sine_gen.n25929 , \sine_gen.n2747 , \sine_gen.n21197 , 
         \sine_gen.n25830 , \sine_gen.n13861 , \sine_gen.n20912 , 
         \sine_gen.n2396_adj_583 , \sine_gen.n27846 , \sine_gen.n2333_adj_775 , 
         \sine_gen.n2364_adj_913 , \sine_gen.n923_adj_824 , 
         \sine_gen.n939_adj_820 , \sine_gen.n21385 , \sine_gen.n21384 , 
         \sine_gen.n25920 , \sine_gen.n20218 , \sine_gen.n20217 , 
         \sine_gen.n27834 , \sine_gen.n15596 , \sine_gen.n2682_adj_920 , 
         \sine_gen.n27837 , \sine_gen.n27828 , \sine_gen.n397_adj_880 , 
         \sine_gen.n25914 , \sine_gen.n859_adj_777 , \sine_gen.n27822 , 
         \sine_gen.n1038_adj_731 , \sine_gen.n1069_adj_342 , \sine_gen.n27825 , 
         \sine_gen.n2986_adj_260 , \sine_gen.n19982 , \sine_gen.n3116_adj_630 , 
         \sine_gen.n27810 , \sine_gen.n3960_adj_620 , \sine_gen.n764_adj_242 , 
         \sine_gen.n21278 , \sine_gen.n653_adj_842 , \sine_gen.n27672 , 
         \sine_gen.n20528 , \sine_gen.n27786 , \sine_gen.n25905 , 
         \sine_gen.n251_adj_572 , \sine_gen.n3290 , \sine_gen.n507_adj_550 , 
         \sine_gen.n476_adj_553 , \sine_gen.n27792 , \sine_gen.n27795 , 
         \sine_gen.n444_adj_547 , \sine_gen.n158 , \sine_gen.n412_adj_410 , 
         \sine_gen.n2828_adj_286 , \sine_gen.n3195_adj_772 , 
         \sine_gen.n3164_adj_544 , \sine_gen.n3163_adj_543 , \sine_gen.n25896 , 
         \sine_gen.n2859_adj_645 , \sine_gen.n1722_adj_929 , 
         \sine_gen.n1707_adj_597 , \sine_gen.n27768 , \sine_gen.n1676_adj_930 , 
         \sine_gen.n1691_adj_599 , \sine_gen.n20202 , \sine_gen.n20203 , 
         \sine_gen.n1580_adj_931 , \sine_gen.n27762 , \sine_gen.n14132 , 
         \sine_gen.n27765 , \sine_gen.n2396_adj_111 , \sine_gen.n2427_adj_519 , 
         \sine_gen.n27756 , \sine_gen.n2364_adj_933 , \sine_gen.n2333_adj_313 , 
         \sine_gen.n3419_adj_515 , \sine_gen.n3450_adj_513 , \sine_gen.n27750 , 
         \sine_gen.n3356_adj_480 , \sine_gen.n20157 , \sine_gen.n25884 , 
         \sine_gen.n27747 , \sine_gen.n25878 , \sine_gen.n954_adj_817 , 
         \sine_gen.n21474 , \sine_gen.n27732 , \sine_gen.n2573_adj_809 , 
         \sine_gen.n2619_adj_563 , \sine_gen.n27735 , \sine_gen.n27726 , 
         \sine_gen.n1595_adj_473 , \sine_gen.n1466_adj_135 , \sine_gen.n1658 , 
         \sine_gen.n1580_adj_476 , \sine_gen.n20546 , \sine_gen.n285_adj_281 , 
         \sine_gen.n27720 , \sine_gen.n27723 , \sine_gen.n4025_adj_666 , 
         \sine_gen.n2700_adj_918 , \sine_gen.n27714 , \sine_gen.n2859_adj_850 , 
         \sine_gen.n2986_adj_607 , \sine_gen.n3001_adj_715 , \sine_gen.n27717 , 
         \sine_gen.n21408 , \sine_gen.n1612_adj_95 , \sine_gen.n781 , 
         \sine_gen.n25866 , \sine_gen.n21411 , \sine_gen.n27702 , 
         \sine_gen.n20552 , \sine_gen.n25824 , \sine_gen.n1564_adj_486 , 
         \sine_gen.n1549_adj_489 , \sine_gen.n25827 , \sine_gen.n20166 , 
         \sine_gen.n20167 , \sine_gen.n25860 , \sine_gen.n21486 , 
         \sine_gen.n21487 , \sine_gen.n20185 , \sine_gen.n20184 , 
         \sine_gen.n25854 , \sine_gen.n893_adj_865 , \sine_gen.n25857 , 
         \sine_gen.n20181 , \sine_gen.n20182 , \sine_gen.n2986_adj_420 , 
         \sine_gen.n27696 , \sine_gen.n2955_adj_429 , \sine_gen.n2859_adj_158 , 
         \sine_gen.n27699 , \sine_gen.n27690 , \sine_gen.n20555 , 
         \sine_gen.n1754_adj_304 , \sine_gen.n1739_adj_131 , 
         \sine_gen.n3148_adj_720 , \sine_gen.n2828_adj_848 , \sine_gen.n27684 , 
         \sine_gen.n3993 , \sine_gen.n27687 , \sine_gen.n2300_adj_949 , 
         \sine_gen.n18242 , \sine_gen.n18241 , \sine_gen.n285_adj_675 , 
         \sine_gen.n27666 , \sine_gen.n27669 , \sine_gen.n955_adj_707 , 
         \sine_gen.n2986_adj_635 , \sine_gen.n27660 , \sine_gen.n2986_adj_952 , 
         \sine_gen.n27654 , \sine_gen.n2955_adj_953 , \sine_gen.n2859 , 
         \sine_gen.n27657 , \sine_gen.n1371_adj_512 , \sine_gen.n27648 , 
         \sine_gen.n1324_adj_736 , \sine_gen.n3148_adj_700 , \sine_gen.n27642 , 
         \sine_gen.n3993_adj_927 , \sine_gen.n27645 , \sine_gen.n21475 , 
         \sine_gen.n25836 , \sine_gen.n25839 , \sine_gen.n21480 , 
         \sine_gen.n21481 , \sine_gen.n285_adj_520 , \sine_gen.n27624 , 
         \sine_gen.n27627 , \sine_gen.n2986 , \sine_gen.n27618 , 
         \sine_gen.n2700_adj_662 , \sine_gen.n27612 , \sine_gen.n3163_adj_697 , 
         \sine_gen.n2986_adj_363 , \sine_gen.n3018_adj_361 , \sine_gen.n27606 , 
         \sine_gen.n2955 , \sine_gen.n2859_adj_373 , \sine_gen.n27609 , 
         \sine_gen.n27600 , \sine_gen.n2444_adj_689 , \sine_gen.n3993_adj_319 , 
         \sine_gen.n27603 , \sine_gen.n20164 , \sine_gen.n20163 , 
         \sine_gen.n25818 , \sine_gen.n25821 , \sine_gen.n1150 , 
         \sine_gen.n20160 , \sine_gen.n20161 , \sine_gen.n3930_adj_498 , 
         \sine_gen.n27588 , \sine_gen.n3898_adj_959 , \sine_gen.n3993_adj_962 , 
         \sine_gen.n3116_adj_352 , \sine_gen.n3131_adj_348 , 
         \sine_gen.n1707_adj_766 , \sine_gen.n27570 , \sine_gen.n27573 , 
         \sine_gen.n27564 , \sine_gen.n27567 , \sine_gen.n20260 , 
         \sine_gen.n252 , \sine_gen.n221 , \sine_gen.n27558 , 
         \sine_gen.n27561 , \sine_gen.n189_adj_323 , \sine_gen.n379_adj_810 , 
         \sine_gen.n27552 , \sine_gen.n27555 , \sine_gen.n205_adj_845 , 
         \sine_gen.n348_adj_812 , \sine_gen.n21019 , \sine_gen.n21018 , 
         \sine_gen.n25812 , \sine_gen.n25815 , \sine_gen.n21001 , 
         \sine_gen.n380_adj_290 , \sine_gen.n21332 , \sine_gen.n27546 , 
         \sine_gen.n286_adj_909 , \sine_gen.n317_adj_289 , \sine_gen.n1275 , 
         \sine_gen.n1244 , \sine_gen.n27540 , \sine_gen.n1212 , 
         \sine_gen.n109_adj_668 , \sine_gen.n25806 , \sine_gen.n93_adj_300 , 
         \sine_gen.n78_adj_172 , \sine_gen.n1372 , \sine_gen.n1403 , 
         \sine_gen.n1402_adj_273 , \sine_gen.n27534 , \sine_gen.n1309 , 
         \sine_gen.n1530 , \sine_gen.n3961_adj_967 , \sine_gen.n1785_adj_760 , 
         \sine_gen.n27522 , \sine_gen.n27525 , \sine_gen.n1739_adj_764 , 
         \sine_gen.n1754_adj_762 , \sine_gen.n1595_adj_606 , 
         \sine_gen.n1580_adj_612 , \sine_gen.n27510 , \sine_gen.n3163_adj_344 , 
         \sine_gen.n3148_adj_345 , \sine_gen.n4090 , \sine_gen.n13995 , 
         \sine_gen.n27504 , \sine_gen.n27498 , \sine_gen.n2364_adj_925 , 
         \sine_gen.n2333_adj_248 , \sine_gen.n20246 , \sine_gen.n25782 , 
         \sine_gen.n20225 , \sine_gen.n20228 , \sine_gen.n27150 , 
         \sine_gen.n19966 , \sine_gen.n1947_adj_605 , \sine_gen.n13945 , 
         \sine_gen.n1379_adj_604 , \sine_gen.n1514_adj_779 , \sine_gen.n3450 , 
         \sine_gen.n3419 , \sine_gen.n30_adj_211 , \sine_gen.n27480 , 
         \sine_gen.n3356_adj_238 , \sine_gen.n13529 , \sine_gen.n1580_adj_710 , 
         \sine_gen.n25776 , \sine_gen.n1356_adj_729 , \sine_gen.n14100 , 
         \sine_gen.n19998 , \sine_gen.n27858 , \sine_gen.n1947_adj_591 , 
         \sine_gen.n1379 , \sine_gen.n14013 , \sine_gen.n27711 , 
         \sine_gen.n3579_adj_705 , \sine_gen.n3067 , \sine_gen.n3066 , 
         \sine_gen.n380 , \sine_gen.n349 , \sine_gen.n27468 , \sine_gen.n317 , 
         \sine_gen.n316 , \sine_gen.n27471 , \sine_gen.n476 , 
         \sine_gen.n27462 , \sine_gen.n27465 , \sine_gen.n413 , 
         \sine_gen.n444 , \sine_gen.n1017_adj_347 , \sine_gen.n27456 , 
         \sine_gen.n27459 , \sine_gen.n1116_adj_346 , \sine_gen.n971_adj_431 , 
         n13815, \tw_gen.n12 , n13816, \comp3.n10_c , \tw_gen.n20034 , 
         \tw_gen.n20036 , \sine_wave3[11] , n10, \comp3.n18 , Vc_c, Vc_c_N_76, 
         \comp1.n18 , Va_c_N_70, Va_c, \comp1.n10_adj_975 , \comp2.n18 , 
         Vb_c_N_73, Vb_c, \comp2.n10_adj_974 , \sine_gen.n2588 , 
         \sine_gen.n1913 , \sine_gen.n2636_adj_404 , \sine_gen.n3291 , 
         \sine_gen.n1259 , \sine_gen.n1274 , \sine_gen.n379 , \sine_gen.n1116 , 
         \sine_gen.n1101 , \sine_gen.n2573_adj_80 , \sine_gen.n1212_adj_701 , 
         \sine_gen.n15312 , \sine_gen.n668 , \sine_gen.n2809 , 
         \sine_gen.n2778 , \sine_gen.n2794 , \sine_gen.n2538 , 
         \sine_gen.n2553_adj_778 , \sine_gen.n13431 , \sine_gen.n14069 , 
         \sine_gen.n986_adj_82 , \sine_gen.n15_adj_100 , 
         \sine_gen.n2715_adj_853 , \sine_gen.n954 , \sine_gen.n173_adj_226 , 
         \sine_gen.n923_adj_85 , \sine_gen.n939 , \sine_gen.n3851 , 
         \sine_gen.n2507 , \sine_gen.n2426_adj_518 , \sine_gen.n860_adj_924 , 
         \sine_gen.n3945 , \sine_gen.n1514_adj_966 , \sine_gen.n2763 , 
         \sine_gen.n3467 , \sine_gen.n1612_adj_98 , \sine_gen.n605_adj_558 , 
         \sine_gen.n3530 , \sine_gen.n908 , \sine_gen.n506 , 
         \sine_gen.n2843_adj_102 , \sine_gen.n2828_adj_101 , \sine_gen.n2874 , 
         \sine_gen.n2922 , \sine_gen.n2588_adj_115 , \sine_gen.n2906 , 
         \sine_gen.n173_adj_103 , \sine_gen.n189_adj_749 , 
         \sine_gen.n3467_adj_104 , \sine_gen.n2411_adj_105 , 
         \sine_gen.n1612_adj_106 , \sine_gen.n1707_adj_956 , 
         \sine_gen.n3576_adj_108 , \sine_gen.n3530_adj_109 , 
         \sine_gen.n2700_adj_110 , \sine_gen.n2715 , \sine_gen.n2731 , 
         \sine_gen.n2746 , \sine_gen.n2573_adj_114 , \sine_gen.n2619_adj_116 , 
         \sine_gen.n2604 , \sine_gen.n1898 , \sine_gen.n2667 , 
         \sine_gen.n2682 , \sine_gen.n2636_adj_117 , \sine_gen.n3227_adj_625 , 
         \sine_gen.n2475 , \sine_gen.n2538_adj_121 , \sine_gen.n2553_adj_122 , 
         \sine_gen.n2426_adj_124 , \sine_gen.n2507_adj_123 , \sine_gen.n1804 , 
         \sine_gen.n1898_adj_128 , \sine_gen.n1913_adj_129 , \sine_gen.n1867 , 
         \sine_gen.n1339_adj_133 , \sine_gen.n1371_adj_132 , 
         \sine_gen.n954_adj_149 , \sine_gen.n1356_adj_142 , 
         \sine_gen.n1498_adj_139 , \sine_gen.n1483_adj_138 , 
         \sine_gen.n1084_adj_140 , \sine_gen.n1147 , \sine_gen.n1069 , 
         \sine_gen.n1324_adj_141 , \sine_gen.n397 , \sine_gen.n412_adj_146 , 
         \sine_gen.n1116_adj_152 , \sine_gen.n1017_adj_153 , 
         \sine_gen.n1274_adj_155 , \sine_gen.n1259_adj_154 , \sine_gen.n1243 , 
         \sine_gen.n2828_adj_156 , \sine_gen.n2843_adj_157 , 
         \sine_gen.n2874_adj_159 , \sine_gen.n2922_adj_160 , \sine_gen.n21331 , 
         \sine_gen.n2906_adj_162 , \sine_gen.n1038 , \sine_gen.n859 , 
         \sine_gen.n21334 , \sine_gen.n1371_adj_239 , \sine_gen.n971 , 
         \sine_gen.n604 , \sine_gen.n589_adj_164 , \sine_gen.n605_adj_507 , 
         \sine_gen.n21330 , \sine_gen.n939_adj_165 , \sine_gen.n1002 , 
         \sine_gen.n986_adj_167 , \sine_gen.n1549 , \sine_gen.n1612_adj_170 , 
         \sine_gen.n285 , \sine_gen.n270 , \sine_gen.n2843_adj_849 , 
         \sine_gen.n3945_adj_171 , \sine_gen.n348_adj_177 , \sine_gen.n1707 , 
         \sine_gen.n1722_adj_650 , \sine_gen.n647 , \sine_gen.n7_adj_214 , 
         \sine_gen.n19962 , \sine_gen.n954_adj_343 , \sine_gen.n412_adj_183 , 
         \sine_gen.n173_adj_184 , \sine_gen.n188 , \sine_gen.n189 , 
         \sine_gen.n16 , \sine_gen.n15_adj_187 , \sine_gen.n3851_adj_188 , 
         \sine_gen.n13860 , \sine_gen.n635 , \sine_gen.n173_adj_613 , 
         \sine_gen.n428_adj_192 , \sine_gen.n301_adj_262 , \sine_gen.n3243 , 
         \sine_gen.n3259 , \sine_gen.n15_adj_813 , \sine_gen.n21333 , 
         \sine_gen.n653_adj_205 , \sine_gen.n891 , \sine_gen.n1691 , 
         \sine_gen.n53 , \sine_gen.n14093 , \sine_gen.n14029 , \sine_gen.n892 , 
         \sine_gen.n699_adj_207 , \sine_gen.n1676_adj_641 , \sine_gen.n701 , 
         \sine_gen.n765 , \sine_gen.n605_adj_222 , \sine_gen.n142_adj_221 , 
         \sine_gen.n3227 , \sine_gen.n3259_adj_228 , \sine_gen.n379_adj_886 , 
         \sine_gen.n14021 , \sine_gen.n3243_adj_232 , \sine_gen.n3259_adj_859 , 
         \sine_gen.n21394 , \sine_gen.n21393 , \sine_gen.n20189 , 
         \sine_gen.n1595 , \sine_gen.n1580 , \sine_gen.n1466_adj_397 , 
         \sine_gen.n21581 , \sine_gen.n301_adj_241 , \sine_gen.n301_adj_560 , 
         \sine_gen.n2317 , \sine_gen.n13515 , \sine_gen.n3833 , 
         \sine_gen.n3834_adj_255 , \sine_gen.n316_adj_256 , 
         \sine_gen.n1658_adj_784 , \sine_gen.n1564 , \sine_gen.n1498_adj_291 , 
         \sine_gen.n1549_adj_276 , \sine_gen.n21717 , \sine_gen.n188_adj_264 , 
         \sine_gen.n173_adj_263 , \sine_gen.n189_adj_265 , \sine_gen.n13997 , 
         \sine_gen.n13996 , \sine_gen.n412_adj_295 , \sine_gen.n669 , 
         \sine_gen.n653_adj_275 , \sine_gen.n1356_adj_274 , 
         \sine_gen.n2475_adj_284 , \sine_gen.n2380_adj_285 , 
         \sine_gen.n2553_adj_297 , \sine_gen.n2874_adj_288 , 
         \sine_gen.n1483_adj_335 , \sine_gen.n2411_adj_292 , \sine_gen.n27975 , 
         \sine_gen.n3994_adj_744 , \sine_gen.n2538_adj_296 , 
         \sine_gen.n428_adj_298 , \sine_gen.n475 , \sine_gen.n14089 , 
         \sine_gen.n2010_adj_306 , \sine_gen.n20977 , \sine_gen.n2041_adj_879 , 
         \sine_gen.n20978 , \sine_gen.n1754_adj_308 , \sine_gen.n1739_adj_317 , 
         \sine_gen.n1804_adj_309 , \sine_gen.n1867_adj_310 , \sine_gen.n14065 , 
         \sine_gen.n333 , \sine_gen.n2010_adj_312 , \sine_gen.n21238 , 
         \sine_gen.n2041_adj_534 , \sine_gen.n2507_adj_314 , 
         \sine_gen.n2426_adj_315 , \sine_gen.n2475_adj_316 , 
         \sine_gen.n2380_adj_771 , \sine_gen.n3945_adj_320 , \sine_gen.n14091 , 
         \sine_gen.n14_adj_833 , \sine_gen.n14095 , \sine_gen.n14099 , 
         \sine_gen.n204_adj_921 , \sine_gen.n205_adj_329 , \sine_gen.n14097 , 
         \sine_gen.n172_adj_843 , \sine_gen.n14109 , \sine_gen.n14111 , 
         \sine_gen.n53_adj_487 , \sine_gen.n13961 , \sine_gen.n204 , 
         \sine_gen.n13959 , \sine_gen.n53_adj_863 , \sine_gen.n13893 , 
         \sine_gen.n14127 , \sine_gen.n204_adj_800 , \sine_gen.n13891 , 
         \sine_gen.n3851_adj_338 , \sine_gen.n21575 , \sine_gen.n13_adj_510 , 
         \sine_gen.n14075 , \sine_gen.n13927 , \sine_gen.n3530_adj_340 , 
         \sine_gen.n3467_adj_341 , \sine_gen.n4090_adj_350 , \sine_gen.n27219 , 
         \sine_gen.n4025_adj_351 , \sine_gen.n3994 , \sine_gen.n3066_adj_873 , 
         \sine_gen.n1259_adj_364 , \sine_gen.n1274_adj_365 , 
         \sine_gen.n1243_adj_366 , \sine_gen.n2922_adj_367 , 
         \sine_gen.n2843_adj_374 , \sine_gen.n2906_adj_368 , 
         \sine_gen.n2874_adj_370 , \sine_gen.n2763_adj_386 , 
         \sine_gen.n2809_adj_383 , \sine_gen.n2828_adj_381 , 
         \sine_gen.n2794_adj_384 , \sine_gen.n2778_adj_385 , 
         \sine_gen.n2746_adj_392 , \sine_gen.n2715_adj_398 , 
         \sine_gen.n2731_adj_395 , \sine_gen.n2700_adj_399 , 
         \sine_gen.n2682_adj_400 , \sine_gen.n2619_adj_407 , 
         \sine_gen.n2667_adj_401 , \sine_gen.n2604_adj_413 , 
         \sine_gen.n3228_adj_409 , \sine_gen.n3291_adj_412 , 
         \sine_gen.n3243_adj_416 , \sine_gen.n3259_adj_417 , 
         \sine_gen.n3066_adj_882 , \sine_gen.n604_adj_421 , 
         \sine_gen.n589_adj_422 , \sine_gen.n605_adj_870 , 
         \sine_gen.n939_adj_424 , \sine_gen.n1356_adj_437 , 
         \sine_gen.n1002_adj_426 , \sine_gen.n1371_adj_430 , 
         \sine_gen.n1339_adj_447 , \sine_gen.n986_adj_432 , 
         \sine_gen.n15_adj_433 , \sine_gen.n30_adj_434 , 
         \sine_gen.n46_adj_435 , \sine_gen.n109_adj_440 , 
         \sine_gen.n1274_adj_452 , \sine_gen.n1324_adj_450 , 
         \sine_gen.n93_adj_449 , \sine_gen.n1259_adj_457 , 
         \sine_gen.n1243_adj_460 , \sine_gen.n1147_adj_461 , 
         \sine_gen.n1084_adj_470 , \sine_gen.n1017_adj_477 , 
         \sine_gen.n1116_adj_463 , \sine_gen.n971_adj_500 , 
         \sine_gen.n1069_adj_471 , \sine_gen.n954_adj_505 , 
         \sine_gen.n859_adj_511 , \sine_gen.n1038_adj_474 , 
         \sine_gen.n1002_adj_488 , \sine_gen.n3356_adj_482 , 
         \sine_gen.n954_adj_479 , \sine_gen.n653_adj_483 , 
         \sine_gen.n891_adj_484 , \sine_gen.n699_adj_492 , 
         \sine_gen.n892_adj_490 , \sine_gen.n986_adj_494 , 
         \sine_gen.n701_adj_504 , \sine_gen.n13988 , \sine_gen.n765_adj_509 , 
         \sine_gen.n939_adj_508 , \sine_gen.n20968 , \sine_gen.n20969 , 
         \sine_gen.n444_adj_526 , \sine_gen.n428_adj_525 , 
         \sine_gen.n1549_adj_527 , \sine_gen.n41 , \sine_gen.n21736 , 
         \sine_gen.n589_adj_539 , \sine_gen.n604_adj_535 , 
         \sine_gen.n475_adj_540 , \sine_gen.n3085_adj_541 , 
         \sine_gen.n428_adj_545 , \sine_gen.n348_adj_549 , 
         \sine_gen.n189_adj_555 , \sine_gen.n285_adj_567 , 
         \sine_gen.n270_adj_571 , \sine_gen.n2299_adj_825 , \sine_gen.n13599 , 
         \sine_gen.n2380_adj_582 , \sine_gen.n20911 , \sine_gen.n2411_adj_588 , 
         \sine_gen.n669_adj_589 , \sine_gen.n2636_adj_590 , 
         \sine_gen.n1931_adj_603 , \sine_gen.n3227_adj_609 , 
         \sine_gen.n189_adj_947 , \sine_gen.n2395_adj_627 , 
         \sine_gen.n699_adj_786 , \sine_gen.n21549 , \sine_gen.n428_adj_631 , 
         \sine_gen.n316_adj_640 , \sine_gen.n506_adj_634 , 
         \sine_gen.n3259_adj_636 , \sine_gen.n205_adj_643 , 
         \sine_gen.n2317_adj_648 , \sine_gen.n2553_adj_682 , 
         \sine_gen.n2731_adj_659 , \sine_gen.n2395_adj_905 , 
         \sine_gen.n669_adj_663 , \sine_gen.n13928 , \sine_gen.n13929 , 
         \sine_gen.n2538_adj_684 , \sine_gen.n20000 , \sine_gen.n2459_adj_687 , 
         \sine_gen.n1785_adj_699 , \sine_gen.n1770_adj_704 , 
         \sine_gen.n1835_adj_695 , \sine_gen.n1804_adj_696 , 
         \sine_gen.n1754_adj_708 , \sine_gen.n1707_adj_709 , 
         \sine_gen.n3085_adj_712 , \sine_gen.n3100_adj_713 , 
         \sine_gen.n3116_adj_714 , \sine_gen.n3163_adj_721 , 
         \sine_gen.n1274_adj_737 , \sine_gen.n1259_adj_742 , 
         \sine_gen.n1116_adj_745 , \sine_gen.n1101_adj_748 , 
         \sine_gen.n3259_adj_746 , \sine_gen.n986_adj_750 , 
         \sine_gen.n923_adj_757 , \sine_gen.n908_adj_759 , \sine_gen.n21719 , 
         \sine_gen.n19978 , \sine_gen.n1549_adj_776 , \sine_gen.n701_adj_869 , 
         \sine_gen.n13920 , \sine_gen.n653_adj_790 , \sine_gen.n173_adj_856 , 
         \sine_gen.n765_adj_875 , \sine_gen.n412_adj_860 , 
         \sine_gen.n891_adj_862 , \sine_gen.n986_adj_814 , \sine_gen.n20300 , 
         \sine_gen.n475_adj_802 , \sine_gen.n188_adj_847 , 
         \sine_gen.n428_adj_804 , \sine_gen.n21710 , \sine_gen.n220_adj_844 , 
         \sine_gen.n908_adj_828 , \sine_gen.n2300_adj_826 , 
         \sine_gen.n2301_adj_832 , \sine_gen.n2778_adj_851 , \sine_gen.n21589 , 
         \sine_gen.n892_adj_864 , \sine_gen.n635_adj_867 , \sine_gen.n21382 , 
         \sine_gen.n21383 , \sine_gen.n4024_adj_874 , \sine_gen.n21585 , 
         \sine_gen.n21726 , \sine_gen.n13_adj_878 , \sine_gen.n14142 , 
         \sine_gen.n3643_adj_922 , \sine_gen.n20176 , \sine_gen.n20177 , 
         \sine_gen.n3067_adj_892 , \sine_gen.n2317_adj_897 , 
         \sine_gen.n3067_adj_904 , \sine_gen.n1785_adj_954 , 
         \sine_gen.n605_adj_910 , \sine_gen.n1467_adj_916 , 
         \sine_gen.n2731_adj_919 , \sine_gen.n635_adj_957 , 
         \sine_gen.n924_adj_926 , \sine_gen.n21521 , \sine_gen.n2299_adj_935 , 
         \sine_gen.n2300_adj_936 , \sine_gen.n2301_adj_937 , \sine_gen.n13883 , 
         \sine_gen.n1754_adj_955 , \sine_gen.n1498_adj_968 , 
         \sine_gen.n317_adj_961 , \sine_gen.n316_adj_960 , 
         \sine_gen.n1483_adj_969 , \sine_gen.n1324_adj_970 , \sine_gen.n21508 , 
         \sine_gen.n1465[11]$n2 , \sine_gen.n13822 ;

  tw_gen_SLICE_0 \tw_gen.SLICE_0 ( .D1(\tw_gen.n28362 ), .C1(VCC_net), 
    .B1(\tri_wave[7] ), .D0(\tw_gen.n18082 ), .C0(VCC_net), .B0(\tri_wave[6] ), 
    .CIN0(\tw_gen.n18082 ), .CIN1(\tw_gen.n28362 ), .F0(\tw_gen.n62[5] ), 
    .F1(\tw_gen.n62[6] ), .COUT1(\tw_gen.n18084 ), .COUT0(\tw_gen.n28362 ));
  tw_gen_SLICE_1 \tw_gen.SLICE_1 ( .D1(\tw_gen.n28356 ), .C1(VCC_net), 
    .B1(\tri_wave[5] ), .D0(\tw_gen.n18080 ), .C0(VCC_net), .B0(\tri_wave[4] ), 
    .CIN0(\tw_gen.n18080 ), .CIN1(\tw_gen.n28356 ), .F0(\tw_gen.n62[3] ), 
    .F1(\tw_gen.n62[4] ), .COUT1(\tw_gen.n18082 ), .COUT0(\tw_gen.n28356 ));
  tw_gen_SLICE_2 \tw_gen.SLICE_2 ( .D1(\tw_gen.n28350 ), .C1(VCC_net), 
    .B1(\tw_gen.tri_wave[3] ), .D0(\tw_gen.n18078 ), .C0(VCC_net), 
    .B0(\tw_gen.tri_wave[2] ), .CIN0(\tw_gen.n18078 ), .CIN1(\tw_gen.n28350 ), 
    .F0(\tw_gen.n62[1] ), .F1(\tw_gen.n62[2] ), .COUT1(\tw_gen.n18080 ), 
    .COUT0(\tw_gen.n28350 ));
  tw_gen_SLICE_3 \tw_gen.SLICE_3 ( .D1(\tw_gen.n28353 ), 
    .B1(\tw_gen.tri_wave[3] ), .D0(\tw_gen.n18053 ), .B0(\tw_gen.tri_wave[2] ), 
    .CIN0(\tw_gen.n18053 ), .CIN1(\tw_gen.n28353 ), 
    .F0(\tw_gen.n62_adj_987[1] ), .F1(\tw_gen.n62_adj_987[2] ), 
    .COUT1(\tw_gen.n18055 ), .COUT0(\tw_gen.n28353 ));
  tw_gen_SLICE_4 \tw_gen.SLICE_4 ( .D1(\tw_gen.n28344 ), .C1(VCC_net), 
    .B1(\tw_gen.tri_wave[1] ), .CIN1(\tw_gen.n28344 ), .F1(\tw_gen.n62[0] ), 
    .COUT1(\tw_gen.n18078 ), .COUT0(\tw_gen.n28344 ));
  tw_gen_SLICE_5 \tw_gen.SLICE_5 ( .D1(\tw_gen.n28359 ), .B1(\tri_wave[5] ), 
    .D0(\tw_gen.n18055 ), .B0(\tri_wave[4] ), .CIN0(\tw_gen.n18055 ), 
    .CIN1(\tw_gen.n28359 ), .F0(\tw_gen.n62_adj_987[3] ), 
    .F1(\tw_gen.n62_adj_987[4] ), .COUT1(\tw_gen.n18057 ), 
    .COUT0(\tw_gen.n28359 ));
  tw_gen_SLICE_6 \tw_gen.SLICE_6 ( .D1(\tw_gen.n28377 ), .B1(\tri_wave[11] ), 
    .D0(\tw_gen.n18061 ), .B0(\tw_gen.tri_wave[10] ), .CIN0(\tw_gen.n18061 ), 
    .CIN1(\tw_gen.n28377 ), .F0(\tw_gen.n62_adj_987[9] ), 
    .F1(\tw_gen.n62_adj_987[10] ), .COUT0(\tw_gen.n28377 ));
  tw_gen_SLICE_7 \tw_gen.SLICE_7 ( .D1(\tw_gen.n28371 ), 
    .B1(\tw_gen.tri_wave[9] ), .D0(\tw_gen.n18059 ), .B0(\tri_wave[8] ), 
    .CIN0(\tw_gen.n18059 ), .CIN1(\tw_gen.n28371 ), 
    .F0(\tw_gen.n62_adj_987[7] ), .F1(\tw_gen.n62_adj_987[8] ), 
    .COUT1(\tw_gen.n18061 ), .COUT0(\tw_gen.n28371 ));
  tw_gen_SLICE_8 \tw_gen.SLICE_8 ( .D1(\tw_gen.n28374 ), .C1(VCC_net), 
    .B1(\tri_wave[11] ), .D0(\tw_gen.n18086 ), .C0(VCC_net), 
    .B0(\tw_gen.tri_wave[10] ), .CIN0(\tw_gen.n18086 ), .CIN1(\tw_gen.n28374 ), 
    .F0(\tw_gen.n62[9] ), .F1(\tw_gen.n62[10] ), .COUT0(\tw_gen.n28374 ));
  tw_gen_SLICE_9 \tw_gen.SLICE_9 ( .D1(\tw_gen.n28368 ), .C1(VCC_net), 
    .B1(\tw_gen.tri_wave[9] ), .D0(\tw_gen.n18084 ), .C0(VCC_net), 
    .B0(\tri_wave[8] ), .CIN0(\tw_gen.n18084 ), .CIN1(\tw_gen.n28368 ), 
    .F0(\tw_gen.n62[7] ), .F1(\tw_gen.n62[8] ), .COUT1(\tw_gen.n18086 ), 
    .COUT0(\tw_gen.n28368 ));
  tw_gen_SLICE_10 \tw_gen.SLICE_10 ( .D1(\tw_gen.n28365 ), .B1(\tri_wave[7] ), 
    .D0(\tw_gen.n18057 ), .B0(\tri_wave[6] ), .CIN0(\tw_gen.n18057 ), 
    .CIN1(\tw_gen.n28365 ), .F0(\tw_gen.n62_adj_987[5] ), 
    .F1(\tw_gen.n62_adj_987[6] ), .COUT1(\tw_gen.n18059 ), 
    .COUT0(\tw_gen.n28365 ));
  tw_gen_SLICE_11 \tw_gen.SLICE_11 ( .D1(\tw_gen.n28347 ), .C1(VCC_net), 
    .B1(\tw_gen.tri_wave[1] ), .CIN1(\tw_gen.n28347 ), 
    .F1(\tw_gen.n62_adj_987[0] ), .COUT1(\tw_gen.n18053 ), 
    .COUT0(\tw_gen.n28347 ));
  sine_gen_SLICE_12 \sine_gen.SLICE_12 ( .DI1(\sine_gen.n53_2[0] ), 
    .D1(\sine_gen.n28380 ), .C1(\sine_gen.address1[0] ), .B1(VCC_net), 
    .CE(\sine_gen.n13858 ), .CLK(\sine_gen.slow_clk ), 
    .CIN1(\sine_gen.n28380 ), .Q1(\sine_gen.address1[0] ), 
    .F1(\sine_gen.n53_2[0] ), .COUT1(\sine_gen.n18065 ), 
    .COUT0(\sine_gen.n28380 ));
  sine_gen_SLICE_13 \sine_gen.SLICE_13 ( .DI1(\sine_gen.n53_2[2] ), 
    .DI0(\sine_gen.n53_2[1] ), .D1(\sine_gen.n28425 ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.n1254 ), .D0(\sine_gen.n18065 ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.n1254 ), .CE(\sine_gen.n13858 ), 
    .CLK(\sine_gen.slow_clk ), .CIN0(\sine_gen.n18065 ), 
    .CIN1(\sine_gen.n28425 ), .Q0(\sine_gen.address1[1] ), 
    .Q1(\sine_gen.address1[2] ), .F0(\sine_gen.n53_2[1] ), 
    .F1(\sine_gen.n53_2[2] ), .COUT1(\sine_gen.n18067 ), 
    .COUT0(\sine_gen.n28425 ));
  sine_gen_SLICE_14 \sine_gen.SLICE_14 ( .DI0(\sine_gen.n53_2[11] ), 
    .D1(\sine_gen.n28440 ), .D0(\sine_gen.n18075 ), 
    .C0(\sine_gen.address1[11] ), .B0(\sine_gen.n1254 ), 
    .CE(\sine_gen.n13858 ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18075 ), .CIN1(\sine_gen.n28440 ), 
    .Q0(\sine_gen.address1[11] ), .F0(\sine_gen.n53_2[11] ), 
    .COUT0(\sine_gen.n28440 ));
  sine_gen_SLICE_15 \sine_gen.SLICE_15 ( .DI1(\sine_gen.address3_11__N_52[2] ), 
    .DI0(\sine_gen.address3_11__N_52[1] ), .D1(\sine_gen.n28389 ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.n1465[11] ), 
    .D0(\sine_gen.n18103 ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.n1465[11] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18103 ), .CIN1(\sine_gen.n28389 ), 
    .Q0(\sine_gen.address3[1] ), .Q1(\sine_gen.address3[2] ), 
    .F0(\sine_gen.address3_11__N_52[1] ), .F1(\sine_gen.address3_11__N_52[2] ), 
    .COUT1(\sine_gen.n18105 ), .COUT0(\sine_gen.n28389 ));
  sine_gen_SLICE_16 \sine_gen.SLICE_16 ( .DI1(\sine_gen.n53_2[10] ), 
    .DI0(\sine_gen.n53_2[9] ), .D1(\sine_gen.n28437 ), 
    .C1(\sine_gen.address1[10] ), .B1(\sine_gen.n1254 ), 
    .D0(\sine_gen.n18073 ), .C0(\sine_gen.address1[9] ), .B0(\sine_gen.n1254 ), 
    .CE(\sine_gen.n13858 ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18073 ), .CIN1(\sine_gen.n28437 ), 
    .Q0(\sine_gen.address1[9] ), .Q1(\sine_gen.address1[10] ), 
    .F0(\sine_gen.n53_2[9] ), .F1(\sine_gen.n53_2[10] ), 
    .COUT1(\sine_gen.n18075 ), .COUT0(\sine_gen.n28437 ));
  sine_gen_SLICE_17 \sine_gen.SLICE_17 ( .DI1(\sine_gen.address3_11__N_52[0] ), 
    .D1(\sine_gen.n28386 ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.n13858 ), .CLK(\sine_gen.slow_clk ), 
    .CIN1(\sine_gen.n28386 ), .Q1(\sine_gen.address3[0] ), 
    .F1(\sine_gen.address3_11__N_52[0] ), .COUT1(\sine_gen.n18103 ), 
    .COUT0(\sine_gen.n28386 ));
  sine_gen_SLICE_18 \sine_gen.SLICE_18 ( 
    .DI0(\sine_gen.address2_11__N_40[11] ), .D1(\sine_gen.n28422 ), 
    .D0(\sine_gen.n18100 ), .C0(\sine_gen.address2[11] ), 
    .B0(\sine_gen.n1450[11] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18100 ), .CIN1(\sine_gen.n28422 ), 
    .Q0(\sine_gen.address2[11] ), .F0(\sine_gen.address2_11__N_40[11] ), 
    .COUT0(\sine_gen.n28422 ));
  sine_gen_SLICE_19 \sine_gen.SLICE_19 ( .DI1(\sine_gen.n53_2[8] ), 
    .DI0(\sine_gen.n53_2[7] ), .D1(\sine_gen.n28434 ), 
    .C1(\sine_gen.address1[8] ), .B1(\sine_gen.n1254 ), .D0(\sine_gen.n18071 ), 
    .C0(\sine_gen.address1[7] ), .B0(\sine_gen.n1254 ), .CE(\sine_gen.n13858 ), 
    .CLK(\sine_gen.slow_clk ), .CIN0(\sine_gen.n18071 ), 
    .CIN1(\sine_gen.n28434 ), .Q0(\sine_gen.address1[7] ), 
    .Q1(\sine_gen.address1[8] ), .F0(\sine_gen.n53_2[7] ), 
    .F1(\sine_gen.n53_2[8] ), .COUT1(\sine_gen.n18073 ), 
    .COUT0(\sine_gen.n28434 ));
  sine_gen_SLICE_20 \sine_gen.SLICE_20 ( 
    .DI1(\sine_gen.address2_11__N_40[10] ), 
    .DI0(\sine_gen.address2_11__N_40[9] ), .D1(\sine_gen.n28419 ), 
    .C1(\sine_gen.address2[10] ), .B1(\sine_gen.n1450[11] ), 
    .D0(\sine_gen.n18098 ), .C0(\sine_gen.address2[9] ), 
    .B0(\sine_gen.n1450[11] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18098 ), .CIN1(\sine_gen.n28419 ), 
    .Q0(\sine_gen.address2[9] ), .Q1(\sine_gen.address2[10] ), 
    .F0(\sine_gen.address2_11__N_40[9] ), 
    .F1(\sine_gen.address2_11__N_40[10] ), .COUT1(\sine_gen.n18100 ), 
    .COUT0(\sine_gen.n28419 ));
  sine_gen_SLICE_21 \sine_gen.SLICE_21 ( .DI1(\sine_gen.n53_2[6] ), 
    .DI0(\sine_gen.n53_2[5] ), .D1(\sine_gen.n28431 ), 
    .C1(\sine_gen.address1[6] ), .B1(\sine_gen.n1254 ), .D0(\sine_gen.n18069 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.n1254 ), .CE(\sine_gen.n13858 ), 
    .CLK(\sine_gen.slow_clk ), .CIN0(\sine_gen.n18069 ), 
    .CIN1(\sine_gen.n28431 ), .Q0(\sine_gen.address1[5] ), 
    .Q1(\sine_gen.address1[6] ), .F0(\sine_gen.n53_2[5] ), 
    .F1(\sine_gen.n53_2[6] ), .COUT1(\sine_gen.n18071 ), 
    .COUT0(\sine_gen.n28431 ));
  sine_gen_SLICE_22 \sine_gen.SLICE_22 ( .DI1(\sine_gen.address2_11__N_40[8] ), 
    .DI0(\sine_gen.address2_11__N_40[7] ), .D1(\sine_gen.n28416 ), 
    .C1(\sine_gen.address2[8] ), .B1(\sine_gen.n1450[11] ), 
    .D0(\sine_gen.n18096 ), .C0(\sine_gen.address2[7] ), 
    .B0(\sine_gen.n1450[11] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18096 ), .CIN1(\sine_gen.n28416 ), 
    .Q0(\sine_gen.address2[7] ), .Q1(\sine_gen.address2[8] ), 
    .F0(\sine_gen.address2_11__N_40[7] ), .F1(\sine_gen.address2_11__N_40[8] ), 
    .COUT1(\sine_gen.n18098 ), .COUT0(\sine_gen.n28416 ));
  sine_gen_SLICE_23 \sine_gen.SLICE_23 ( .DI1(\sine_gen.address2_11__N_40[6] ), 
    .DI0(\sine_gen.address2_11__N_40[5] ), .D1(\sine_gen.n28413 ), 
    .C1(\sine_gen.address2[6] ), .B1(\sine_gen.n1450[11] ), 
    .D0(\sine_gen.n18094 ), .C0(\sine_gen.address2[5] ), 
    .B0(\sine_gen.n1450[11] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18094 ), .CIN1(\sine_gen.n28413 ), 
    .Q0(\sine_gen.address2[5] ), .Q1(\sine_gen.address2[6] ), 
    .F0(\sine_gen.address2_11__N_40[5] ), .F1(\sine_gen.address2_11__N_40[6] ), 
    .COUT1(\sine_gen.n18096 ), .COUT0(\sine_gen.n28413 ));
  sine_gen_SLICE_24 \sine_gen.SLICE_24 ( 
    .DI0(\sine_gen.address3_11__N_52[11] ), .D1(\sine_gen.n28404 ), 
    .D0(\sine_gen.n18113 ), .C0(\sine_gen.address3[11] ), 
    .B0(\sine_gen.n1465[11] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18113 ), .CIN1(\sine_gen.n28404 ), 
    .Q0(\sine_gen.address3[11] ), .F0(\sine_gen.address3_11__N_52[11] ), 
    .COUT0(\sine_gen.n28404 ));
  sine_gen_SLICE_25 \sine_gen.SLICE_25 ( 
    .DI1(\sine_gen.address3_11__N_52[10] ), 
    .DI0(\sine_gen.address3_11__N_52[9] ), .D1(\sine_gen.n28401 ), 
    .C1(\sine_gen.address3[10] ), .B1(\sine_gen.n1465[11] ), 
    .D0(\sine_gen.n18111 ), .C0(\sine_gen.address3[9] ), 
    .B0(\sine_gen.n1465[11] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18111 ), .CIN1(\sine_gen.n28401 ), 
    .Q0(\sine_gen.address3[9] ), .Q1(\sine_gen.address3[10] ), 
    .F0(\sine_gen.address3_11__N_52[9] ), 
    .F1(\sine_gen.address3_11__N_52[10] ), .COUT1(\sine_gen.n18113 ), 
    .COUT0(\sine_gen.n28401 ));
  sine_gen_SLICE_26 \sine_gen.SLICE_26 ( .DI1(\sine_gen.address2_11__N_40[4] ), 
    .DI0(\sine_gen.address2_11__N_40[3] ), .D1(\sine_gen.n28410 ), 
    .C1(\sine_gen.address2[4] ), .B1(\sine_gen.n1450[11] ), 
    .D0(\sine_gen.n18092 ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.n1450[11] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18092 ), .CIN1(\sine_gen.n28410 ), 
    .Q0(\sine_gen.address2[3] ), .Q1(\sine_gen.address2[4] ), 
    .F0(\sine_gen.address2_11__N_40[3] ), .F1(\sine_gen.address2_11__N_40[4] ), 
    .COUT1(\sine_gen.n18094 ), .COUT0(\sine_gen.n28410 ));
  sine_gen_SLICE_27 \sine_gen.SLICE_27 ( .DI1(\sine_gen.n53_2[4] ), 
    .DI0(\sine_gen.n53_2[3] ), .D1(\sine_gen.n28428 ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.n1254 ), .D0(\sine_gen.n18067 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n1254 ), .CE(\sine_gen.n13858 ), 
    .CLK(\sine_gen.slow_clk ), .CIN0(\sine_gen.n18067 ), 
    .CIN1(\sine_gen.n28428 ), .Q0(\sine_gen.address1[3] ), 
    .Q1(\sine_gen.address1[4] ), .F0(\sine_gen.n53_2[3] ), 
    .F1(\sine_gen.n53_2[4] ), .COUT1(\sine_gen.n18069 ), 
    .COUT0(\sine_gen.n28428 ));
  sine_gen_SLICE_28 \sine_gen.SLICE_28 ( .DI1(\sine_gen.address3_11__N_52[8] ), 
    .DI0(\sine_gen.address3_11__N_52[7] ), .D1(\sine_gen.n28398 ), 
    .C1(\sine_gen.address3[8] ), .B1(\sine_gen.n1465[11] ), 
    .D0(\sine_gen.n18109 ), .C0(\sine_gen.address3[7] ), 
    .B0(\sine_gen.n1465[11] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18109 ), .CIN1(\sine_gen.n28398 ), 
    .Q0(\sine_gen.address3[7] ), .Q1(\sine_gen.address3[8] ), 
    .F0(\sine_gen.address3_11__N_52[7] ), .F1(\sine_gen.address3_11__N_52[8] ), 
    .COUT1(\sine_gen.n18111 ), .COUT0(\sine_gen.n28398 ));
  sine_gen_SLICE_29 \sine_gen.SLICE_29 ( .DI1(\sine_gen.address2_11__N_40[2] ), 
    .DI0(\sine_gen.address2_11__N_40[1] ), .D1(\sine_gen.n28407 ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.n1450[11] ), 
    .D0(\sine_gen.n18090 ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.n1450[11] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18090 ), .CIN1(\sine_gen.n28407 ), 
    .Q0(\sine_gen.address2[1] ), .Q1(\sine_gen.address2[2] ), 
    .F0(\sine_gen.address2_11__N_40[1] ), .F1(\sine_gen.address2_11__N_40[2] ), 
    .COUT1(\sine_gen.n18092 ), .COUT0(\sine_gen.n28407 ));
  sine_gen_SLICE_30 \sine_gen.SLICE_30 ( .DI1(\sine_gen.address3_11__N_52[6] ), 
    .DI0(\sine_gen.address3_11__N_52[5] ), .D1(\sine_gen.n28395 ), 
    .C1(\sine_gen.address3[6] ), .B1(\sine_gen.n1465[11] ), 
    .D0(\sine_gen.n18107 ), .C0(\sine_gen.address3[5] ), 
    .B0(\sine_gen.n1465[11] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18107 ), .CIN1(\sine_gen.n28395 ), 
    .Q0(\sine_gen.address3[5] ), .Q1(\sine_gen.address3[6] ), 
    .F0(\sine_gen.address3_11__N_52[5] ), .F1(\sine_gen.address3_11__N_52[6] ), 
    .COUT1(\sine_gen.n18109 ), .COUT0(\sine_gen.n28395 ));
  sine_gen_SLICE_31 \sine_gen.SLICE_31 ( .DI1(\sine_gen.address2_11__N_40[0] ), 
    .D1(\sine_gen.n28383 ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.n13858 ), .CLK(\sine_gen.slow_clk ), 
    .CIN1(\sine_gen.n28383 ), .Q1(\sine_gen.address2[0] ), 
    .F1(\sine_gen.address2_11__N_40[0] ), .COUT1(\sine_gen.n18090 ), 
    .COUT0(\sine_gen.n28383 ));
  sine_gen_SLICE_32 \sine_gen.SLICE_32 ( .DI1(\sine_gen.address3_11__N_52[4] ), 
    .DI0(\sine_gen.address3_11__N_52[3] ), .D1(\sine_gen.n28392 ), 
    .C1(\sine_gen.address3[4] ), .B1(\sine_gen.n1465[11] ), 
    .D0(\sine_gen.n18105 ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.n1465[11] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n18105 ), .CIN1(\sine_gen.n28392 ), 
    .Q0(\sine_gen.address3[3] ), .Q1(\sine_gen.address3[4] ), 
    .F0(\sine_gen.address3_11__N_52[3] ), .F1(\sine_gen.address3_11__N_52[4] ), 
    .COUT1(\sine_gen.n18107 ), .COUT0(\sine_gen.n28392 ));
  tw_gen_SLICE_33 \tw_gen.SLICE_33 ( .DI1(\tw_gen.tri_wave_11__N_1[0] ), 
    .DI0(\tw_gen.tri_wave_11__N_1[1] ), .D1(\tw_gen.n62[0] ), 
    .C1(\tw_gen.direction ), .A1(\tw_gen.n62_adj_987[0] ), 
    .D0(\tw_gen.n62_adj_987[1] ), .C0(\tw_gen.direction ), 
    .B0(\tw_gen.n62[1] ), .CLK(\tw_gen.slow_clk ), .Q0(\tw_gen.tri_wave[2] ), 
    .Q1(\tw_gen.tri_wave[1] ), .F0(\tw_gen.tri_wave_11__N_1[1] ), 
    .F1(\tw_gen.tri_wave_11__N_1[0] ));
  tw_gen_SLICE_34 \tw_gen.SLICE_34 ( .DI1(\tw_gen.tri_wave_11__N_1[8] ), 
    .DI0(\tw_gen.tri_wave_11__N_1[2] ), .C1(\tw_gen.n62_adj_987[8] ), 
    .B1(\tw_gen.direction ), .A1(\tw_gen.n62[8] ), .C0(\tw_gen.direction ), 
    .B0(\tw_gen.n62_adj_987[2] ), .A0(\tw_gen.n62[2] ), 
    .CLK(\tw_gen.slow_clk ), .Q0(\tw_gen.tri_wave[3] ), 
    .Q1(\tw_gen.tri_wave[9] ), .F0(\tw_gen.tri_wave_11__N_1[2] ), 
    .F1(\tw_gen.tri_wave_11__N_1[8] ));
  tw_gen_SLICE_35 \tw_gen.SLICE_35 ( .DI1(\tw_gen.tri_wave_11__N_1[4] ), 
    .DI0(\tw_gen.tri_wave_11__N_1[3] ), .D1(\tw_gen.n62[4] ), 
    .C1(\tw_gen.direction ), .A1(\tw_gen.n62_adj_987[4] ), 
    .D0(\tw_gen.n62_adj_987[3] ), .C0(\tw_gen.n62[3] ), 
    .B0(\tw_gen.direction ), .CLK(\tw_gen.slow_clk ), .Q0(\tri_wave[4] ), 
    .Q1(\tri_wave[5] ), .F0(\tw_gen.tri_wave_11__N_1[3] ), 
    .F1(\tw_gen.tri_wave_11__N_1[4] ));
  tw_gen_SLICE_37 \tw_gen.SLICE_37 ( .DI1(\tw_gen.tri_wave_11__N_1[6] ), 
    .DI0(\tw_gen.tri_wave_11__N_1[5] ), .C1(\tw_gen.n62_adj_987[6] ), 
    .B1(\tw_gen.n62[6] ), .A1(\tw_gen.direction ), .D0(\tw_gen.direction ), 
    .C0(\tw_gen.n62[5] ), .B0(\tw_gen.n62_adj_987[5] ), 
    .CLK(\tw_gen.slow_clk ), .Q0(\tri_wave[6] ), .Q1(\tri_wave[7] ), 
    .F0(\tw_gen.tri_wave_11__N_1[5] ), .F1(\tw_gen.tri_wave_11__N_1[6] ));
  tw_gen_SLICE_39 \tw_gen.SLICE_39 ( .DI1(\tw_gen.tri_wave_11__N_1[10] ), 
    .DI0(\tw_gen.tri_wave_11__N_1[7] ), .D1(\tw_gen.n62_adj_987[10] ), 
    .C1(\tw_gen.direction ), .B1(\tw_gen.n62[10] ), 
    .D0(\tw_gen.n62_adj_987[7] ), .B0(\tw_gen.direction ), 
    .A0(\tw_gen.n62[7] ), .CLK(\tw_gen.slow_clk ), .Q0(\tri_wave[8] ), 
    .Q1(\tri_wave[11] ), .F0(\tw_gen.tri_wave_11__N_1[7] ), 
    .F1(\tw_gen.tri_wave_11__N_1[10] ));
  tw_gen_SLICE_41 \tw_gen.SLICE_41 ( .DI1(\tw_gen.n14194 ), 
    .DI0(\tw_gen.tri_wave_11__N_1[9] ), .D1(\tw_gen.direction ), 
    .C1(\tw_gen.n20040 ), .B1(\tw_gen.n18389 ), .A1(\tri_wave[11] ), 
    .D0(\tw_gen.n62[9] ), .B0(\tw_gen.n62_adj_987[9] ), 
    .A0(\tw_gen.direction ), .CLK(\tw_gen.slow_clk ), 
    .Q0(\tw_gen.tri_wave[10] ), .Q1(\tw_gen.direction ), 
    .F0(\tw_gen.tri_wave_11__N_1[9] ), .F1(\tw_gen.n14194 ));
  tw_gen_SLICE_44 \tw_gen.SLICE_44 ( .DI1(\tw_gen.clk_divider_N_78 ), 
    .DI0(\tw_gen.n13820 ), .B1(\tw_gen.clk_divider ), .B0(\tw_gen.slow_clk ), 
    .A0(\tw_gen.clk_divider ), .CLK(clk_c), .Q0(\tw_gen.slow_clk ), 
    .Q1(\tw_gen.clk_divider ), .F0(\tw_gen.n13820 ), 
    .F1(\tw_gen.clk_divider_N_78 ));
  sine_gen_SLICE_48 \sine_gen.SLICE_48 ( .DI1(\sine_gen.n26289 ), 
    .DI0(\sine_gen.n26175 ), .D1(\sine_gen.n20422 ), .C1(\sine_gen.n26286 ), 
    .B1(\sine_gen.n26271 ), .A1(\sine_gen.address1[11] ), 
    .D0(\sine_gen.n26145 ), .C0(\sine_gen.address1[11] ), 
    .B0(\sine_gen.n26172 ), .A0(\sine_gen.n20380 ), .LSR(\sine_gen.n975 ), 
    .CLK(\sine_gen.slow_clk ), .Q0(\sine_wave1[0] ), .Q1(\sine_wave1[4] ), 
    .F0(\sine_gen.n26175 ), .F1(\sine_gen.n26289 ));
  sine_gen_SLICE_49 \sine_gen.SLICE_49 ( .DI1(\sine_gen.n4095_adj_137 ), 
    .DI0(\sine_gen.n27315 ), .D1(\sine_gen.n21350 ), .B1(\sine_gen.n25785 ), 
    .A1(\sine_gen.address2[11] ), .D0(\sine_gen.n20209 ), 
    .C0(\sine_gen.n27312 ), .B0(\sine_gen.n25887 ), 
    .A0(\sine_gen.address2[11] ), .LSR(\sine_gen.n975 ), 
    .CLK(\sine_gen.slow_clk ), .Q0(\sine_wave2[0] ), .Q1(\sine_wave2[4] ), 
    .F0(\sine_gen.n27315 ), .F1(\sine_gen.n4095_adj_137 ));
  sine_gen_SLICE_50 \sine_gen.SLICE_50 ( .DI1(\sine_gen.n21[1] ), 
    .DI0(\sine_gen.n21[0] ), .B1(\sine_gen.clk_divider[1] ), 
    .A1(\sine_gen.clk_divider[0] ), .B0(\sine_gen.clk_divider[0] ), 
    .LSR(\sine_gen.n14186 ), .CLK(clk_c), .Q0(\sine_gen.clk_divider[0] ), 
    .Q1(\sine_gen.clk_divider[1] ), .F0(\sine_gen.n21[0] ), 
    .F1(\sine_gen.n21[1] ));
  sine_gen_SLICE_51 \sine_gen.SLICE_51 ( .DI1(\sine_gen.n1140 ), 
    .DI0(\sine_gen.n646$n0 ), .D1(\sine_gen.state[1] ), 
    .A1(\sine_gen.state[0] ), .D0(\sine_gen.state[0] ), .CE(\sine_gen.n13859 ), 
    .LSR(\sine_gen.n14189 ), .CLK(\sine_gen.slow_clk ), 
    .Q0(\sine_gen.state[0] ), .Q1(\sine_gen.state[1] ), 
    .F0(\sine_gen.n646$n0 ), .F1(\sine_gen.n1140 ));
  sine_gen_SLICE_53 \sine_gen.SLICE_53 ( .DI1(\sine_gen.n21_adj_973[3] ), 
    .DI0(\sine_gen.n21_adj_973[2] ), .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.state[2] ), .B1(\sine_gen.state[3] ), 
    .A1(\sine_gen.state[0] ), .D0(\sine_gen.state[0] ), 
    .C0(\sine_gen.state[1] ), .B0(\sine_gen.state[2] ), .CE(\sine_gen.n13859 ), 
    .LSR(\sine_gen.n14189 ), .CLK(\sine_gen.slow_clk ), 
    .Q0(\sine_gen.state[2] ), .Q1(\sine_gen.state[3] ), 
    .F0(\sine_gen.n21_adj_973[2] ), .F1(\sine_gen.n21_adj_973[3] ));
  sine_gen_SLICE_55 \sine_gen.SLICE_55 ( .DI1(\sine_gen.n21[2] ), 
    .DI0(\sine_gen.n21[3] ), .D1(\sine_gen.clk_divider[2] ), 
    .B1(\sine_gen.clk_divider[1] ), .A1(\sine_gen.clk_divider[0] ), 
    .D0(\sine_gen.clk_divider[3] ), .C0(\sine_gen.clk_divider[2] ), 
    .B0(\sine_gen.clk_divider[0] ), .A0(\sine_gen.clk_divider[1] ), 
    .LSR(\sine_gen.n14186 ), .CLK(clk_c), .Q0(\sine_gen.clk_divider[3] ), 
    .Q1(\sine_gen.clk_divider[2] ), .F0(\sine_gen.n21[3] ), 
    .F1(\sine_gen.n21[2] ));
  sine_gen_SLICE_58 \sine_gen.SLICE_58 ( .DI1(\sine_gen.n26067 ), 
    .DI0(\sine_gen.n1450[11]$n1 ), .D1(\sine_gen.n21304 ), 
    .C1(\sine_gen.address2[11] ), .B1(\sine_gen.n26064 ), 
    .A1(\sine_gen.n21303 ), .D0(\sine_gen.state[2] ), .C0(\sine_gen.state[3] ), 
    .B0(\sine_gen.state[1] ), .A0(\sine_gen.state[0] ), .LSR(\sine_gen.n975 ), 
    .CLK(\sine_gen.slow_clk ), .Q0(\sine_wave2[11] ), .Q1(\sine_wave2[8] ), 
    .F0(\sine_gen.n1450[11]$n1 ), .F1(\sine_gen.n26067 ));
  sine_gen_SLICE_61 \sine_gen.SLICE_61 ( .DI1(\sine_gen.n4095 ), 
    .DI0(\sine_gen.n1320[0] ), .D1(\sine_gen.address1[11] ), 
    .C1(\sine_gen.n25791 ), .B1(\sine_gen.n25833 ), .D0(\sine_gen.state[0] ), 
    .C0(\sine_gen.state[1] ), .B0(\sine_gen.state[3] ), 
    .A0(\sine_gen.state[2] ), .LSR(\sine_gen.n975 ), .CLK(\sine_gen.slow_clk ), 
    .Q0(\sine_wave1[11] ), .Q1(\sine_wave1[8] ), .F0(\sine_gen.n1320[0] ), 
    .F1(\sine_gen.n4095 ));
  sine_gen_SLICE_64 \sine_gen.SLICE_64 ( .DI0(\sine_gen.n26955 ), 
    .D0(\sine_gen.n26937 ), .C0(\sine_gen.n20983 ), .B0(\sine_gen.n26952 ), 
    .A0(\sine_gen.address3[11] ), .LSR(\sine_gen.n975 ), 
    .CLK(\sine_gen.slow_clk ), .Q0(\sine_wave3[8] ), .F0(\sine_gen.n26955 ));
  sine_gen_SLICE_65 \sine_gen.SLICE_65 ( .DI1(\sine_gen.n26829 ), 
    .DI0(\sine_gen.n26877 ), .D1(\sine_gen.address3[11] ), 
    .C1(\sine_gen.n20872 ), .B1(\sine_gen.n26823 ), .A1(\sine_gen.n26826 ), 
    .D0(\sine_gen.n26871 ), .C0(\sine_gen.n26874 ), 
    .B0(\sine_gen.address3[11] ), .A0(\sine_gen.n20929 ), 
    .LSR(\sine_gen.n975 ), .CLK(\sine_gen.slow_clk ), .Q0(\sine_wave3[4] ), 
    .Q1(\sine_wave3[0] ), .F0(\sine_gen.n26877 ), .F1(\sine_gen.n26829 ));
  sine_gen_SLICE_68 \sine_gen.SLICE_68 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.n1785 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1785 ), .F1(\sine_gen.n20326 ));
  sine_gen_SLICE_70 \sine_gen.SLICE_70 ( .D1(\sine_gen.n3356_adj_270 ), 
    .C1(\sine_gen.n3387 ), .B1(\sine_gen.address2[6] ), .A1(\sine_gen.n27288 ), 
    .D0(\sine_gen.n2444_adj_259 ), .C0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.n3148 ), .F0(\sine_gen.n3387 ), .F1(\sine_gen.n27291 ));
  sine_gen_SLICE_71 \sine_gen.SLICE_71 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n3450_adj_958 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n3356_adj_270 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n108_adj_891 ), .B0(\sine_gen.n2426_adj_890 ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n3450_adj_958 ), 
    .F1(\sine_gen.n27288 ));
  sine_gen_SLICE_72 \sine_gen.SLICE_72 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.n1785_adj_462 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1785_adj_462 ), 
    .F1(\sine_gen.n20734 ));
  sine_gen_SLICE_74 \sine_gen.SLICE_74 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3482 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3482 ), .F1(\sine_gen.n20727 ));
  sine_gen_SLICE_76 \sine_gen.SLICE_76 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.n3482_adj_818 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n3482_adj_818 ), 
    .F1(\sine_gen.n20625 ));
  sine_gen_SLICE_78 \sine_gen.SLICE_78 ( .C1(\sine_gen.n3643_adj_755 ), 
    .B1(\sine_gen.n15530 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.n3627 ), 
    .F0(\sine_gen.n3643_adj_755 ), .F1(\sine_gen.n20778 ));
  sine_gen_SLICE_79 \sine_gen.SLICE_79 ( .D1(\sine_gen.n3832_adj_941 ), 
    .C1(\sine_gen.n3627 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n3627 ), .F1(\sine_gen.n27678 ));
  sine_gen_SLICE_80 \sine_gen.SLICE_80 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2380_adj_600 ), .B1(\sine_gen.n2715_adj_537 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2380_adj_600 ), 
    .F1(\sine_gen.n27930 ));
  sine_gen_SLICE_81 \sine_gen.SLICE_81 ( .D1(\sine_gen.n21017 ), 
    .C1(\sine_gen.n18219 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n27930 ), .B0(\sine_gen.n2715_adj_537 ), 
    .A0(\sine_gen.n2778_adj_722 ), .F0(\sine_gen.n18219 ), 
    .F1(\sine_gen.n25950 ));
  sine_gen_SLICE_82 \sine_gen.SLICE_82 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n3291_adj_621 ), .B1(\sine_gen.n3228_adj_884 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n3290_adj_514 ), .A0(\sine_gen.n3148_adj_337 ), 
    .F0(\sine_gen.n3291_adj_621 ), .F1(\sine_gen.n27924 ));
  sine_gen_SLICE_83 \sine_gen.SLICE_83 ( .D1(\sine_gen.n27924 ), 
    .C1(\sine_gen.n3228_adj_884 ), .B1(\sine_gen.n3259_adj_616 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n3306 ), .B0(\sine_gen.n3913 ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3228_adj_884 ), .F1(\sine_gen.n18225 ));
  sine_gen_SLICE_84 \sine_gen.SLICE_84 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n3291_adj_614 ), .B0(\sine_gen.n3228_adj_610 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n27906 ));
  sine_gen_SLICE_85 \sine_gen.SLICE_85 ( .C1(\sine_gen.n27909 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n26013 ), 
    .D0(\sine_gen.n3228_adj_610 ), .C0(\sine_gen.n3259_adj_608 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n27906 ), 
    .F0(\sine_gen.n27909 ), .F1(\sine_gen.n21216 ));
  sine_gen_SLICE_86 \sine_gen.SLICE_86 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n3291_adj_893 ), .B1(\sine_gen.n3228_adj_894 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n3148_adj_542 ), .A0(\sine_gen.n3290_adj_821 ), 
    .F0(\sine_gen.n3291_adj_893 ), .F1(\sine_gen.n27900 ));
  sine_gen_SLICE_87 \sine_gen.SLICE_87 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n27903 ), .A1(\sine_gen.n25899 ), .D0(\sine_gen.n27900 ), 
    .C0(\sine_gen.n3259_adj_895 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n3228_adj_894 ), .F0(\sine_gen.n27903 ), 
    .F1(\sine_gen.n20973 ));
  sine_gen_SLICE_88 \sine_gen.SLICE_88 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1356_adj_321 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n1435 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1435 ), .F1(\sine_gen.n27888 ));
  sine_gen_SLICE_89 \sine_gen.SLICE_89 ( .D1(\sine_gen.n27888 ), 
    .C1(\sine_gen.n1356_adj_321 ), .B1(\sine_gen.n1371_adj_796 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n1356_adj_321 ), 
    .F1(\sine_gen.n18264 ));
  sine_gen_SLICE_90 \sine_gen.SLICE_90 ( .D1(\sine_gen.n1356_adj_672 ), 
    .C1(\sine_gen.n27882 ), .B1(\sine_gen.n1371 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n1387 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n1356_adj_672 ), 
    .F0(\sine_gen.n27882 ), .F1(\sine_gen.n18267 ));
  sine_gen_SLICE_92 \sine_gen.SLICE_92 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n3387_adj_907 ), .B1(\sine_gen.n3356 ), 
    .A1(\sine_gen.n27870 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.n3148_adj_337 ), .B0(\sine_gen.n3977 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n3387_adj_907 ), 
    .F1(\sine_gen.n20495 ));
  sine_gen_SLICE_93 \sine_gen.SLICE_93 ( .D1(\sine_gen.n3356 ), 
    .C1(\sine_gen.n3450_adj_928 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n3913 ), 
    .A0(\sine_gen.n3100_adj_615 ), .F0(\sine_gen.n3450_adj_928 ), 
    .F1(\sine_gen.n27870 ));
  sine_gen_SLICE_94 \sine_gen.SLICE_94 ( .C1(\sine_gen.n3643_adj_815 ), 
    .B1(\sine_gen.n15556 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.n3817 ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3643_adj_815 ), .F1(\sine_gen.n20499 ));
  sine_gen_SLICE_95 \sine_gen.SLICE_95 ( .D1(\sine_gen.n3832 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.n3817 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3817 ), .F1(\sine_gen.n27744 ));
  sine_gen_SLICE_96 \sine_gen.SLICE_96 ( .D1(\sine_gen.n15510 ), 
    .C1(\sine_gen.n3643_adj_261 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.n3627_adj_871 ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n3643_adj_261 ), .F1(\sine_gen.n21156 ));
  sine_gen_SLICE_97 \sine_gen.SLICE_97 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3832_adj_944 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n3627_adj_871 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n3627_adj_871 ), 
    .F1(\sine_gen.n27636 ));
  sine_gen_SLICE_98 \sine_gen.SLICE_98 ( .D1(\sine_gen.n25842 ), 
    .C1(\sine_gen.n3387_adj_943 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n3356_adj_872 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.n4016 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n3148_adj_542 ), .F0(\sine_gen.n3387_adj_943 ), 
    .F1(\sine_gen.n25845 ));
  sine_gen_SLICE_99 \sine_gen.SLICE_99 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n3450_adj_972 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n3356_adj_872 ), .D0(\sine_gen.n108 ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.n3537 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n3450_adj_972 ), 
    .F1(\sine_gen.n25842 ));
  sine_gen_SLICE_100 \sine_gen.SLICE_100 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n605 ), .B1(\sine_gen.address2[5] ), .A1(\sine_gen.n636 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.n589_adj_179 ), 
    .A0(\sine_gen.n30_adj_130 ), .F0(\sine_gen.n605 ), .F1(\sine_gen.n27450 ));
  sine_gen_SLICE_101 \sine_gen.SLICE_101 ( .D1(\sine_gen.n573 ), 
    .C1(\sine_gen.n542 ), .B1(\sine_gen.n27450 ), .A1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.n236 ), .B0(\sine_gen.n364 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n542 ), .F1(\sine_gen.n27453 ));
  sine_gen_SLICE_102 \sine_gen.SLICE_102 ( .D1(\sine_gen.n3537 ), 
    .C1(\sine_gen.n2828 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.n2619 ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n20635 ), .F1(\sine_gen.n20835 ));
  sine_gen_SLICE_103 \sine_gen.SLICE_103 ( .C1(\sine_gen.n2619 ), 
    .B1(\sine_gen.n2636 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2619 ), .F1(\sine_gen.n3898_adj_418 ));
  sine_gen_SLICE_104 \sine_gen.SLICE_104 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n26721 ), .B1(\sine_gen.address2[8] ), 
    .A1(\sine_gen.n26727 ), .D0(\sine_gen.n26718 ), .C0(\sine_gen.n20742 ), 
    .B0(\sine_gen.address2[6] ), .A0(\sine_gen.n20743 ), 
    .F0(\sine_gen.n26721 ), .F1(\sine_gen.n27444 ));
  sine_gen_SLICE_105 \sine_gen.SLICE_105 ( .D1(\sine_gen.n26739 ), 
    .C1(\sine_gen.n26751 ), .B1(\sine_gen.n27444 ), 
    .A1(\sine_gen.address2[8] ), .D0(\sine_gen.n26748 ), 
    .C0(\sine_gen.n20511 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n20512 ), .F0(\sine_gen.n26751 ), .F1(\sine_gen.n27447 ));
  sine_gen_SLICE_106 \sine_gen.SLICE_106 ( .C1(\sine_gen.address3[3] ), 
    .B1(\sine_gen.n2553 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2553 ), .F1(\sine_gen.n20638 ));
  sine_gen_SLICE_108 \sine_gen.SLICE_108 ( .D1(\sine_gen.n3993_adj_533 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.n26892 ), 
    .A1(\sine_gen.n2444_adj_259 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n3148 ), .B0(\sine_gen.n4024 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n26892 ), .F1(\sine_gen.n20946 ));
  sine_gen_SLICE_110 \sine_gen.SLICE_110 ( .D1(\sine_gen.n1835 ), 
    .C1(\sine_gen.n13509 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n13509 ), .F1(\sine_gen.n26832 ));
  sine_gen_SLICE_111 \sine_gen.SLICE_111 ( .D1(\sine_gen.n13445 ), 
    .C1(\sine_gen.n1804_adj_561 ), .B1(\sine_gen.n26832 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1804_adj_561 ), 
    .F1(\sine_gen.n26835 ));
  sine_gen_SLICE_112 \sine_gen.SLICE_112 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1931 ), .B1(\sine_gen.n1739 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1931 ), .F1(\sine_gen.n27438 ));
  sine_gen_SLICE_113 \sine_gen.SLICE_113 ( .D1(\sine_gen.n26130 ), 
    .C1(\sine_gen.n21405 ), .B1(\sine_gen.n21406 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n549 ), .C0(\sine_gen.n27438 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n1882 ), .F0(\sine_gen.n21405 ), 
    .F1(\sine_gen.n26133 ));
  sine_gen_SLICE_114 \sine_gen.SLICE_114 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n3537 ), .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2700 ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n3537 ), .F1(\sine_gen.n2716 ));
  sine_gen_SLICE_115 \sine_gen.SLICE_115 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[4] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2700 ), .F1(\sine_gen.n3930_adj_816 ));
  sine_gen_SLICE_116 \sine_gen.SLICE_116 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n2810 ), .B1(\sine_gen.address3[6] ), .A1(\sine_gen.n15645 ), 
    .D0(\sine_gen.n3537 ), .C0(\sine_gen.n2573 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2810 ), .F1(\sine_gen.n25926 ));
  sine_gen_SLICE_117 \sine_gen.SLICE_117 ( .C1(\sine_gen.n2573 ), 
    .B1(\sine_gen.n2395 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2573 ), .F1(\sine_gen.n2396_adj_231 ));
  sine_gen_SLICE_118 \sine_gen.SLICE_118 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n205 ), .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1017 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n205 ), .F1(\sine_gen.n27432 ));
  sine_gen_SLICE_119 \sine_gen.SLICE_119 ( .D1(\sine_gen.n21435 ), 
    .C1(\sine_gen.n21436 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.n15 ), .C0(\sine_gen.n27432 ), 
    .B0(\sine_gen.n1612 ), .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n21436 ), 
    .F1(\sine_gen.n27378 ));
  sine_gen_SLICE_120 \sine_gen.SLICE_120 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15115 ), .B1(\sine_gen.address1[2] ), .A1(\sine_gen.n2426 ), 
    .D0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n15115 ), .F1(\sine_gen.n2427 ));
  sine_gen_SLICE_121 \sine_gen.SLICE_121 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2426 ), .F1(\sine_gen.n21530 ));
  sine_gen_SLICE_122 \sine_gen.SLICE_122 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n2427_adj_81 ), .B1(\sine_gen.n2396_adj_231 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n2411 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n3537 ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2427_adj_81 ), 
    .F1(\sine_gen.n25968 ));
  sine_gen_SLICE_123 \sine_gen.SLICE_123 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2411 ), 
    .F1(\sine_gen.n2426_adj_575 ));
  sine_gen_SLICE_124 \sine_gen.SLICE_124 ( .D1(\sine_gen.n1466_adj_83 ), 
    .C1(\sine_gen.n1451 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n1451 ), .F1(\sine_gen.n27426 ));
  sine_gen_SLICE_125 \sine_gen.SLICE_125 ( .D1(\sine_gen.n1371 ), 
    .C1(\sine_gen.n1339 ), .B1(\sine_gen.n27426 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1339 ), .F1(\sine_gen.n21440 ));
  sine_gen_SLICE_126 \sine_gen.SLICE_126 ( .D1(\sine_gen.n3537 ), 
    .C1(\sine_gen.n2651 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2651 ), .F1(\sine_gen.n20787 ));
  sine_gen_SLICE_128 \sine_gen.SLICE_128 ( .D1(\sine_gen.n1084 ), 
    .C1(\sine_gen.n27420 ), .B1(\sine_gen.address2[5] ), .A1(\sine_gen.n428 ), 
    .D0(\sine_gen.n15538 ), .C0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.n109_adj_698 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n27420 ), .F1(\sine_gen.n21442 ));
  sine_gen_SLICE_130 \sine_gen.SLICE_130 ( .D1(\sine_gen.n1402_adj_88 ), 
    .C1(\sine_gen.n301_adj_86 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n301_adj_86 ), 
    .F1(\sine_gen.n27414 ));
  sine_gen_SLICE_131 \sine_gen.SLICE_131 ( .D1(\sine_gen.n27414 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.n1356_adj_91 ), 
    .A1(\sine_gen.n1371_adj_90 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1371_adj_90 ), 
    .F1(\sine_gen.n21445 ));
  sine_gen_SLICE_133 \sine_gen.SLICE_133 ( .C1(\sine_gen.n2828 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2843_adj_185 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2828 ), .F1(\sine_gen.n20847 ));
  sine_gen_SLICE_134 \sine_gen.SLICE_134 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.n2444 ), .B1(\sine_gen.n21505 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2444 ), .F1(\sine_gen.n20316 ));
  sine_gen_SLICE_136 \sine_gen.SLICE_136 ( .D1(\sine_gen.n1451 ), 
    .C1(\sine_gen.n1387 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n1387 ), .F1(\sine_gen.n27408 ));
  sine_gen_SLICE_137 \sine_gen.SLICE_137 ( .D1(\sine_gen.n21440 ), 
    .C1(\sine_gen.n21449 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n1483 ), .C0(\sine_gen.n27408 ), 
    .B0(\sine_gen.n1498 ), .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n21449 ), 
    .F1(\sine_gen.n27114 ));
  sine_gen_SLICE_138 \sine_gen.SLICE_138 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3116 ), .B1(\sine_gen.n3131 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3116 ), .F1(\sine_gen.n27402 ));
  sine_gen_SLICE_139 \sine_gen.SLICE_139 ( .D1(\sine_gen.n26118 ), 
    .C1(\sine_gen.n20672 ), .B1(\sine_gen.n20717 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n3085 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.n27402 ), .A0(\sine_gen.n3100 ), 
    .F0(\sine_gen.n20672 ), .F1(\sine_gen.n26121 ));
  sine_gen_SLICE_140 \sine_gen.SLICE_140 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n14145 ), .B1(\sine_gen.n1914 ), .A1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.n108_adj_891 ), 
    .F0(\sine_gen.n14145 ), .F1(\sine_gen.n27396 ));
  sine_gen_SLICE_141 \sine_gen.SLICE_141 ( .D1(\sine_gen.n1851 ), 
    .C1(\sine_gen.n1820 ), .B1(\sine_gen.address2[6] ), .A1(\sine_gen.n27396 ), 
    .D0(\sine_gen.n1324_adj_181 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.n1084 ), .F0(\sine_gen.n1820 ), .F1(\sine_gen.n27399 ));
  sine_gen_SLICE_142 \sine_gen.SLICE_142 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2396_adj_112 ), .B1(\sine_gen.n2427_adj_113 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2396_adj_112 ), 
    .F1(\sine_gen.n27390 ));
  sine_gen_SLICE_143 \sine_gen.SLICE_143 ( .D1(\sine_gen.n27390 ), 
    .C1(\sine_gen.n2333 ), .B1(\sine_gen.n2364 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2333 ), .F1(\sine_gen.n27393 ));
  sine_gen_SLICE_144 \sine_gen.SLICE_144 ( .D1(\sine_gen.n21518 ), 
    .C1(\sine_gen.n2444_adj_118 ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2444_adj_118 ), 
    .F1(\sine_gen.n20724 ));
  sine_gen_SLICE_146 \sine_gen.SLICE_146 ( .D0(\sine_gen.n2025 ), 
    .C0(\sine_gen.n2010 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n27384 ));
  sine_gen_SLICE_147 \sine_gen.SLICE_147 ( .D1(\sine_gen.n21562 ), 
    .C1(\sine_gen.n13933 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.n27384 ), .D0(\sine_gen.n69 ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.n21587 ), 
    .F0(\sine_gen.n13933 ), .F1(\sine_gen.n27387 ));
  sine_gen_SLICE_149 \sine_gen.SLICE_149 ( .D1(\sine_gen.n27378 ), 
    .C1(\sine_gen.n21432 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n21433 ), .D0(\sine_gen.n732_adj_664 ), 
    .C0(\sine_gen.n700_adj_665 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n21432 ), .F1(\sine_gen.n20296 ));
  sine_gen_SLICE_150 \sine_gen.SLICE_150 ( .D1(\sine_gen.n1785_adj_143 ), 
    .C1(\sine_gen.n1770 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n1770 ), .F1(\sine_gen.n27372 ));
  sine_gen_SLICE_151 \sine_gen.SLICE_151 ( .D1(\sine_gen.n21236 ), 
    .C1(\sine_gen.n21467 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n1739_adj_144 ), 
    .C0(\sine_gen.n27372 ), .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n1754 ), 
    .F0(\sine_gen.n21467 ), .F1(\sine_gen.n26100 ));
  sine_gen_SLICE_152 \sine_gen.SLICE_152 ( .D1(\sine_gen.n1435 ), 
    .C1(\sine_gen.n1324_adj_148 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n1324_adj_148 ), 
    .F1(\sine_gen.n27366 ));
  sine_gen_SLICE_153 \sine_gen.SLICE_153 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n21470 ), .B1(\sine_gen.n27222 ), .A1(\sine_gen.n18264 ), 
    .D0(\sine_gen.n844_adj_151 ), .C0(\sine_gen.n27366 ), 
    .B0(\sine_gen.n251_adj_150 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n21470 ), .F1(\sine_gen.n27225 ));
  sine_gen_SLICE_154 \sine_gen.SLICE_154 ( .C1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.n1931 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.n168 ), .F0(\sine_gen.n1947 ), .F1(\sine_gen.n15136 ));
  sine_gen_SLICE_156 \sine_gen.SLICE_156 ( .D1(\sine_gen.n1339 ), 
    .C1(\sine_gen.n1324_adj_166 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1324_adj_166 ), 
    .F1(\sine_gen.n27360 ));
  sine_gen_SLICE_157 \sine_gen.SLICE_157 ( .D1(\sine_gen.n27114 ), 
    .C1(\sine_gen.n21473 ), .B1(\sine_gen.n18267 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n1147_adj_169 ), 
    .C0(\sine_gen.n27360 ), .B0(\sine_gen.n1084_adj_168 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n21473 ), 
    .F1(\sine_gen.n20356 ));
  sine_gen_SLICE_158 \sine_gen.SLICE_158 ( .D0(\sine_gen.n605_adj_175 ), 
    .C0(\sine_gen.n14027 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n27354 ));
  sine_gen_SLICE_159 \sine_gen.SLICE_159 ( .D0(\sine_gen.n14025 ), 
    .C0(\sine_gen.n14023 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n27354 ), .F0(\sine_gen.n27357 ));
  sine_gen_SLICE_160 \sine_gen.SLICE_160 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n21451 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n21450 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n1530_adj_914 ), .A0(\sine_gen.n1309_adj_911 ), 
    .F0(\sine_gen.n21451 ), .F1(\sine_gen.n27348 ));
  sine_gen_SLICE_161 \sine_gen.SLICE_161 ( .D1(\sine_gen.n21445 ), 
    .C1(\sine_gen.n21444 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n27348 ), .D0(\sine_gen.n1309_adj_911 ), 
    .C0(\sine_gen.n1340_adj_912 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n21444 ), .F1(\sine_gen.n27351 ));
  sine_gen_SLICE_162 \sine_gen.SLICE_162 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n26676 ), .B1(\sine_gen.n19952 ), .A1(\sine_gen.n1947 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n13877 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n1068 ), .F0(\sine_gen.n26676 ), 
    .F1(\sine_gen.n26679 ));
  sine_gen_SLICE_164 \sine_gen.SLICE_164 ( .D1(\sine_gen.n25998 ), 
    .C1(\sine_gen.n20420 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n20453 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n26634 ), .B0(\sine_gen.n301_adj_86 ), 
    .A0(\sine_gen.n15606 ), .F0(\sine_gen.n20420 ), .F1(\sine_gen.n26001 ));
  sine_gen_SLICE_165 \sine_gen.SLICE_165 ( .D1(\sine_gen.n1084 ), 
    .C1(\sine_gen.n30_adj_130 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n30_adj_130 ), 
    .F1(\sine_gen.n26634 ));
  sine_gen_SLICE_166 \sine_gen.SLICE_166 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n1785_adj_143 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n21722 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n1785_adj_143 ), 
    .F1(\sine_gen.n27342 ));
  sine_gen_SLICE_167 \sine_gen.SLICE_167 ( .D1(\sine_gen.n26913 ), 
    .C1(\sine_gen.n21485 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n27102 ), .D0(\sine_gen.n1658_adj_201 ), 
    .C0(\sine_gen.n27342 ), .B0(\sine_gen.n1804_adj_202 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n21485 ), 
    .F1(\sine_gen.n20359 ));
  sine_gen_SLICE_168 \sine_gen.SLICE_168 ( .D1(\sine_gen.state[0] ), 
    .C1(\sine_gen.n23_adj_203 ), .B1(\sine_gen.n23_adj_204 ), 
    .D0(\sine_gen.n13_adj_194 ), .C0(\sine_gen.n14_adj_193 ), 
    .B0(\sine_gen.n12132 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n23_adj_203 ), .F1(\sine_gen.n1324 ));
  sine_gen_SLICE_169 \sine_gen.SLICE_169 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n955 ), .B1(\sine_gen.n20014 ), .A1(\sine_gen.n20030 ), 
    .D0(\sine_gen.state[1] ), .C0(\sine_gen.n1324 ), 
    .B0(\sine_gen.n23_adj_206 ), .A0(\sine_gen.state[0] ), 
    .F0(\sine_gen.n955 ), .F1(\sine_gen.n20042 ));
  sine_gen_SLICE_170 \sine_gen.SLICE_170 ( .D0(\sine_gen.n2396_adj_208 ), 
    .C0(\sine_gen.n2427_adj_209 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n27336 ));
  sine_gen_SLICE_171 \sine_gen.SLICE_171 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n2333_adj_213 ), .B0(\sine_gen.n27336 ), 
    .A0(\sine_gen.n2364_adj_212 ), .F0(\sine_gen.n27339 ));
  sine_gen_SLICE_172 \sine_gen.SLICE_172 ( .D1(\sine_gen.n15606 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n157_adj_210 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n15606 ), 
    .F1(\sine_gen.n27804 ));
  sine_gen_SLICE_173 \sine_gen.SLICE_173 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20519 ), .B1(\sine_gen.n26421 ), .A1(\sine_gen.n27228 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n27804 ), .B0(\sine_gen.n15 ), 
    .A0(\sine_gen.n30_adj_130 ), .F0(\sine_gen.n20519 ), 
    .F1(\sine_gen.n21342 ));
  sine_gen_SLICE_174 \sine_gen.SLICE_174 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n3116_adj_215 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n3131_adj_216 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n3116_adj_215 ), 
    .F1(\sine_gen.n27330 ));
  sine_gen_SLICE_175 \sine_gen.SLICE_175 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20696 ), .B1(\sine_gen.n25848 ), .A1(\sine_gen.n20699 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n27330 ), 
    .B0(\sine_gen.n3100_adj_217 ), .A0(\sine_gen.n3085_adj_218 ), 
    .F0(\sine_gen.n20696 ), .F1(\sine_gen.n25851 ));
  sine_gen_SLICE_176 \sine_gen.SLICE_176 ( .D1(\sine_gen.n3148_adj_220 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.n27324 ), .A1(\sine_gen.n3163 ), 
    .D0(\sine_gen.n109_adj_219 ), .C0(\sine_gen.n3001 ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n27324 ), .F1(\sine_gen.n20699 ));
  sine_gen_SLICE_178 \sine_gen.SLICE_178 ( .D1(\sine_gen.n23_adj_203 ), 
    .C1(\sine_gen.n23_adj_206 ), .B1(\sine_gen.state[0] ), .D0(\sine_gen.n13 ), 
    .C0(\sine_gen.n14 ), .B0(\sine_gen.n12538 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n23_adj_206 ), .F1(\sine_gen.n1322 ));
  sine_gen_SLICE_179 \sine_gen.SLICE_179 ( .D1(\sine_gen.n23_adj_204 ), 
    .C1(\sine_gen.n948 ), .B1(\sine_gen.n692 ), .A1(\sine_gen.state[2] ), 
    .D0(\sine_gen.state[1] ), .C0(\sine_gen.n23_adj_204 ), 
    .B0(\sine_gen.n1322 ), .A0(\sine_gen.state[0] ), .F0(\sine_gen.n948 ), 
    .F1(\sine_gen.n923 ));
  sine_gen_SLICE_180 \sine_gen.SLICE_180 ( .D1(\sine_gen.n3148_adj_234 ), 
    .C1(\sine_gen.n27318 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n3163_adj_233 ), .D0(\sine_gen.n109_adj_224 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.n3001_adj_223 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n27318 ), 
    .F1(\sine_gen.n20717 ));
  sine_gen_SLICE_183 \sine_gen.SLICE_183 ( .D1(\sine_gen.state[3] ), 
    .C1(\sine_gen.state[2] ), .D0(\sine_gen.state[3] ), .C0(\sine_gen.n923 ), 
    .B0(\sine_gen.state[2] ), .A0(\sine_gen.n955 ), .F0(\sine_gen.n13859 ), 
    .F1(\sine_gen.n8 ));
  sine_gen_SLICE_184 \sine_gen.SLICE_184 ( .D1(\sine_gen.n1820_adj_838 ), 
    .C1(\sine_gen.n1851_adj_237 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n26106 ), .D0(\sine_gen.n22_adj_230 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.n443_adj_236 ), .F0(\sine_gen.n1851_adj_237 ), 
    .F1(\sine_gen.n26109 ));
  sine_gen_SLICE_185 \sine_gen.SLICE_185 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n443_adj_236 ), .B1(\sine_gen.n572_adj_481 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n443_adj_236 ), 
    .F1(\sine_gen.n27942 ));
  sine_gen_SLICE_186 \sine_gen.SLICE_186 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n2490 ), .B1(\sine_gen.n22_adj_230 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2490 ), .F1(\sine_gen.n20641 ));
  sine_gen_SLICE_188 \sine_gen.SLICE_188 ( .D1(\sine_gen.n1722 ), 
    .C1(\sine_gen.n1707_adj_245 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n1707_adj_245 ), 
    .F1(\sine_gen.n27306 ));
  sine_gen_SLICE_189 \sine_gen.SLICE_189 ( .D1(\sine_gen.n1691_adj_250 ), 
    .C1(\sine_gen.n1676_adj_251 ), .B1(\sine_gen.n27306 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1676_adj_251 ), .F1(\sine_gen.n20741 ));
  sine_gen_SLICE_190 \sine_gen.SLICE_190 ( .D1(\sine_gen.n1770 ), 
    .C1(\sine_gen.n27300 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n1946 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n27300 ), .F1(\sine_gen.n21390 ));
  sine_gen_SLICE_192 \sine_gen.SLICE_192 ( .D1(\sine_gen.n14_adj_257 ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.n14129 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n14129 ), 
    .F1(\sine_gen.n27294 ));
  sine_gen_SLICE_193 \sine_gen.SLICE_193 ( .D1(\sine_gen.n172 ), 
    .C1(\sine_gen.n14131 ), .B1(\sine_gen.n27294 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n14131 ), 
    .F1(\sine_gen.n27297 ));
  sine_gen_SLICE_194 \sine_gen.SLICE_194 ( .C1(\sine_gen.n3018 ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n3018 ), .F1(\sine_gen.n20283 ));
  sine_gen_SLICE_196 \sine_gen.SLICE_196 ( .D1(\sine_gen.n21530 ), 
    .C1(\sine_gen.n2444_adj_280 ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2444_adj_280 ), 
    .F1(\sine_gen.n21000 ));
  sine_gen_SLICE_198 \sine_gen.SLICE_198 ( .D1(\sine_gen.n61 ), 
    .C1(\sine_gen.n46 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n46 ), .F1(\sine_gen.n27282 ));
  sine_gen_SLICE_199 \sine_gen.SLICE_199 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20783 ), .B1(\sine_gen.n20483 ), .A1(\sine_gen.n25800 ), 
    .D0(\sine_gen.n27282 ), .C0(\sine_gen.address2[5] ), 
    .B0(\sine_gen.n30_adj_282 ), .A0(\sine_gen.n15_adj_283 ), 
    .F0(\sine_gen.n20783 ), .F1(\sine_gen.n25803 ));
  sine_gen_SLICE_200 \sine_gen.SLICE_200 ( .D1(\sine_gen.n13445 ), 
    .C1(\sine_gen.n1580_adj_294 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1580_adj_294 ), 
    .F1(\sine_gen.n27276 ));
  sine_gen_SLICE_201 \sine_gen.SLICE_201 ( .D1(\sine_gen.n27180 ), 
    .C1(\sine_gen.n20786 ), .B1(\sine_gen.address2[8] ), 
    .A1(\sine_gen.n1788_adj_382 ), .D0(\sine_gen.n27276 ), 
    .C0(\sine_gen.n14116 ), .B0(\sine_gen.n1356_adj_321 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n20786 ), 
    .F1(\sine_gen.n20249 ));
  sine_gen_SLICE_202 \sine_gen.SLICE_202 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n14081 ), .F1(\sine_gen.n1068 ));
  sine_gen_SLICE_203 \sine_gen.SLICE_203 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n14081 ), .B1(\sine_gen.address1[3] ), .A1(\sine_gen.n130 ), 
    .C0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n130 ), .F1(\sine_gen.n14077 ));
  sine_gen_SLICE_204 \sine_gen.SLICE_204 ( .D1(\sine_gen.address2[5] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n14085 ), .F1(\sine_gen.n21578 ));
  sine_gen_SLICE_205 \sine_gen.SLICE_205 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.n14085 ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.n13649 ), .D0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n13649 ), 
    .F1(\sine_gen.n14071 ));
  sine_gen_SLICE_206 \sine_gen.SLICE_206 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2538_adj_324 ), .B1(\sine_gen.n2874_adj_325 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2538_adj_324 ), 
    .F1(\sine_gen.n27270 ));
  sine_gen_SLICE_207 \sine_gen.SLICE_207 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2843_adj_326 ), .B1(\sine_gen.n27270 ), 
    .A1(\sine_gen.n2828_adj_327 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2843_adj_326 ), 
    .F1(\sine_gen.n27273 ));
  sine_gen_SLICE_208 \sine_gen.SLICE_208 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n443_adj_189 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n1850 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n443_adj_189 ), 
    .F1(\sine_gen.n27264 ));
  sine_gen_SLICE_209 \sine_gen.SLICE_209 ( .D0(\sine_gen.n1324_adj_272 ), 
    .C0(\sine_gen.n27264 ), .B0(\sine_gen.n1165 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n27267 ));
  sine_gen_SLICE_210 \sine_gen.SLICE_210 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2731_adj_330 ), .B1(\sine_gen.n2746_adj_331 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2731_adj_330 ), 
    .F1(\sine_gen.n27258 ));
  sine_gen_SLICE_211 \sine_gen.SLICE_211 ( .D1(\sine_gen.n27258 ), 
    .C1(\sine_gen.n2700_adj_333 ), .B1(\sine_gen.n2715_adj_332 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2700_adj_333 ), 
    .F1(\sine_gen.n20795 ));
  sine_gen_SLICE_212 \sine_gen.SLICE_212 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n3930 ), .B1(\sine_gen.n3961 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n3930 ), .F1(\sine_gen.n27252 ));
  sine_gen_SLICE_213 \sine_gen.SLICE_213 ( .D1(\sine_gen.address2[4] ), 
    .B1(\sine_gen.n443 ), .A1(\sine_gen.n21730 ), .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n3898_adj_334 ), .B0(\sine_gen.n27252 ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n27255 ), .F1(\sine_gen.n1851 ));
  sine_gen_SLICE_214 \sine_gen.SLICE_214 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n26691 ), .B1(\sine_gen.n26979 ), 
    .A1(\sine_gen.address2[8] ), .D0(\sine_gen.n20725 ), 
    .C0(\sine_gen.n20724 ), .B0(\sine_gen.n26688 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n26691 ), 
    .F1(\sine_gen.n27246 ));
  sine_gen_SLICE_215 \sine_gen.SLICE_215 ( .D0(\sine_gen.address2[8] ), 
    .C0(\sine_gen.n2174 ), .B0(\sine_gen.n2301_adj_336 ), 
    .A0(\sine_gen.n27246 ), .F0(\sine_gen.n27249 ));
  sine_gen_SLICE_216 \sine_gen.SLICE_216 ( .D1(\sine_gen.n3195 ), 
    .C1(\sine_gen.n3164 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n3148_adj_337 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n3163_adj_529 ), 
    .F0(\sine_gen.n3164 ), .F1(\sine_gen.n27240 ));
  sine_gen_SLICE_217 \sine_gen.SLICE_217 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.n20240 ), .B1(\sine_gen.n26124 ), .A1(\sine_gen.n18225 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n3101 ), .B0(\sine_gen.n27240 ), 
    .A0(\sine_gen.n3132 ), .F0(\sine_gen.n20240 ), .F1(\sine_gen.n20468 ));
  sine_gen_SLICE_218 \sine_gen.SLICE_218 ( .D1(\sine_gen.n3306 ), 
    .C1(\sine_gen.n4041 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n4041 ), .F1(\sine_gen.n4088 ));
  sine_gen_SLICE_219 \sine_gen.SLICE_219 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[6] ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n4088 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n27582 ), 
    .F1(\sine_gen.n14165 ));
  sine_gen_SLICE_220 \sine_gen.SLICE_220 ( .D0(\sine_gen.n25953 ), 
    .C0(\sine_gen.n27135 ), .B0(\sine_gen.address2[8] ), 
    .A0(\sine_gen.address2[9] ), .F0(\sine_gen.n27234 ));
  sine_gen_SLICE_221 \sine_gen.SLICE_221 ( .D1(\sine_gen.n27234 ), 
    .C1(\sine_gen.n21372 ), .B1(\sine_gen.address2[9] ), 
    .A1(\sine_gen.n21373 ), .D0(\sine_gen.n2301_adj_768 ), 
    .C0(\sine_gen.address2[7] ), .A0(\sine_gen.n2174_adj_769 ), 
    .F0(\sine_gen.n21372 ), .F1(\sine_gen.n27237 ));
  sine_gen_SLICE_222 \sine_gen.SLICE_222 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n21457 ), .B1(\sine_gen.n21456 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n252_adj_735 ), .B0(\sine_gen.n221_adj_726 ), 
    .F0(\sine_gen.n21457 ), .F1(\sine_gen.n27228 ));
  sine_gen_SLICE_224 \sine_gen.SLICE_224 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n21398 ), .B1(\sine_gen.n21380 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n27486 ), .B0(\sine_gen.n1498_adj_785 ), 
    .A0(\sine_gen.n1483_adj_793 ), .F0(\sine_gen.n21398 ), 
    .F1(\sine_gen.n27222 ));
  sine_gen_SLICE_226 \sine_gen.SLICE_226 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n4088_adj_349 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.n4041_adj_127 ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.n3212 ), 
    .F0(\sine_gen.n4088_adj_349 ), .F1(\sine_gen.n27216 ));
  sine_gen_SLICE_228 \sine_gen.SLICE_228 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2794_adj_356 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n2809_adj_357 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2794_adj_356 ), 
    .F1(\sine_gen.n27210 ));
  sine_gen_SLICE_229 \sine_gen.SLICE_229 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n20813 ), .B1(\sine_gen.n20795 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n2763_adj_161 ), 
    .C0(\sine_gen.n27210 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n2778_adj_359 ), .F0(\sine_gen.n20813 ), 
    .F1(\sine_gen.n26112 ));
  sine_gen_SLICE_230 \sine_gen.SLICE_230 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n236_adj_360 ), .B1(\sine_gen.n251_adj_150 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n236_adj_360 ), 
    .F1(\sine_gen.n27204 ));
  sine_gen_SLICE_231 \sine_gen.SLICE_231 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20815 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.n20814 ), .D0(\sine_gen.n205_adj_362 ), 
    .C0(\sine_gen.n27204 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n109_adj_219 ), .F0(\sine_gen.n20815 ), 
    .F1(\sine_gen.n25902 ));
  sine_gen_SLICE_232 \sine_gen.SLICE_232 ( .D0(\sine_gen.n26043 ), 
    .C0(\sine_gen.n20323 ), .B0(\sine_gen.address2[9] ), 
    .A0(\sine_gen.address2[8] ), .F0(\sine_gen.n27198 ));
  sine_gen_SLICE_233 \sine_gen.SLICE_233 ( .D1(\sine_gen.n26061 ), 
    .C1(\sine_gen.n20341 ), .B1(\sine_gen.address2[11] ), 
    .A1(\sine_gen.address2[10] ), .D0(\sine_gen.address2[9] ), 
    .C0(\sine_gen.n26031 ), .B0(\sine_gen.n27198 ), .A0(\sine_gen.n20314 ), 
    .F0(\sine_gen.n20341 ), .F1(\sine_gen.n26064 ));
  sine_gen_SLICE_234 \sine_gen.SLICE_234 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n380_adj_369 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n21335 ), .F0(\sine_gen.n27192 ));
  sine_gen_SLICE_235 \sine_gen.SLICE_235 ( .D0(\sine_gen.n27192 ), 
    .C0(\sine_gen.n317_adj_371 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n286_adj_372 ), .F0(\sine_gen.n27195 ));
  sine_gen_SLICE_236 \sine_gen.SLICE_236 ( .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.n27063 ), .B0(\sine_gen.address3[9] ), 
    .A0(\sine_gen.n26865 ), .F0(\sine_gen.n27186 ));
  sine_gen_SLICE_237 \sine_gen.SLICE_237 ( .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n26859 ), .B0(\sine_gen.n27186 ), .A0(\sine_gen.n27075 ), 
    .F0(\sine_gen.n20347 ));
  sine_gen_SLICE_238 \sine_gen.SLICE_238 ( .D0(\sine_gen.n1916_adj_380 ), 
    .C0(\sine_gen.n27153 ), .B0(\sine_gen.address2[7] ), 
    .A0(\sine_gen.address2[8] ), .F0(\sine_gen.n27180 ));
  sine_gen_SLICE_240 \sine_gen.SLICE_240 ( .D0(\sine_gen.address2[9] ), 
    .C0(\sine_gen.n20296 ), .B0(\sine_gen.address2[8] ), 
    .A0(\sine_gen.n20295 ), .F0(\sine_gen.n27174 ));
  sine_gen_SLICE_241 \sine_gen.SLICE_241 ( .D0(\sine_gen.n21343 ), 
    .C0(\sine_gen.n21342 ), .B0(\sine_gen.n27174 ), 
    .A0(\sine_gen.address2[9] ), .F0(\sine_gen.n21303 ));
  sine_gen_SLICE_242 \sine_gen.SLICE_242 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n21295 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n21294 ), .F0(\sine_gen.n27168 ));
  sine_gen_SLICE_243 \sine_gen.SLICE_243 ( .C1(\sine_gen.n27171 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n26091 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n20335 ), 
    .B0(\sine_gen.n27168 ), .A0(\sine_gen.n20334 ), .F0(\sine_gen.n27171 ), 
    .F1(\sine_gen.n20838 ));
  sine_gen_SLICE_244 \sine_gen.SLICE_244 ( .D0(\sine_gen.n476_adj_387 ), 
    .C0(\sine_gen.n507_adj_388 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n27162 ));
  sine_gen_SLICE_245 \sine_gen.SLICE_245 ( .C1(\sine_gen.n27165 ), 
    .B1(\sine_gen.address2[7] ), .A1(\sine_gen.n27195 ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.n444_adj_389 ), 
    .B0(\sine_gen.n27162 ), .A0(\sine_gen.n413_adj_390 ), 
    .F0(\sine_gen.n27165 ), .F1(\sine_gen.n20224 ));
  sine_gen_SLICE_246 \sine_gen.SLICE_246 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1931_adj_393 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n1739_adj_394 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1931_adj_393 ), 
    .F1(\sine_gen.n27156 ));
  sine_gen_SLICE_247 \sine_gen.SLICE_247 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n21249 ), .B1(\sine_gen.n26196 ), .A1(\sine_gen.n21250 ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n27156 ), 
    .B0(\sine_gen.n13593 ), .A0(\sine_gen.n1882_adj_396 ), 
    .F0(\sine_gen.n21249 ), .F1(\sine_gen.n26199 ));
  sine_gen_SLICE_248 \sine_gen.SLICE_248 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n27144 ), .B1(\sine_gen.n1946_adj_311 ), 
    .A1(\sine_gen.n1770_adj_145 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n27144 ), 
    .F1(\sine_gen.n27147 ));
  sine_gen_SLICE_250 \sine_gen.SLICE_250 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n2427_adj_403 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n2396_adj_402 ), .F0(\sine_gen.n27138 ));
  sine_gen_SLICE_251 \sine_gen.SLICE_251 ( .D1(\sine_gen.n27138 ), 
    .C1(\sine_gen.n2333_adj_406 ), .B1(\sine_gen.n2364_adj_405 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.n13946 ), .F0(\sine_gen.n2333_adj_406 ), 
    .F1(\sine_gen.n27141 ));
  sine_gen_SLICE_252 \sine_gen.SLICE_252 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n13951 ), .B1(\sine_gen.n21287 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n14071 ), .A0(\sine_gen.n3001_adj_566 ), 
    .F0(\sine_gen.n13951 ), .F1(\sine_gen.n27132 ));
  sine_gen_SLICE_253 \sine_gen.SLICE_253 ( .D1(\sine_gen.n20201 ), 
    .C1(\sine_gen.n26949 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n27132 ), .D0(\sine_gen.n2843 ), .C0(\sine_gen.n26946 ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.n2828_adj_506 ), 
    .F0(\sine_gen.n26949 ), .F1(\sine_gen.n27135 ));
  sine_gen_SLICE_254 \sine_gen.SLICE_254 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n27126 ), .B1(\sine_gen.n2444_adj_415 ), 
    .A1(\sine_gen.n3993_adj_414 ), .D0(\sine_gen.n3148_adj_542 ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n4024_adj_619 ), .F0(\sine_gen.n27126 ), 
    .F1(\sine_gen.n21219 ));
  sine_gen_SLICE_256 \sine_gen.SLICE_256 ( .D1(\sine_gen.address3[9] ), 
    .C1(\sine_gen.n20839 ), .B1(\sine_gen.n20838 ), 
    .A1(\sine_gen.address3[8] ), .D0(\sine_gen.n26055 ), 
    .C0(\sine_gen.n21239 ), .A0(\sine_gen.address3[7] ), 
    .F0(\sine_gen.n20839 ), .F1(\sine_gen.n27120 ));
  sine_gen_SLICE_257 \sine_gen.SLICE_257 ( .D0(\sine_gen.n27120 ), 
    .C0(\sine_gen.n20829 ), .B0(\sine_gen.n20830 ), 
    .A0(\sine_gen.address3[9] ), .F0(\sine_gen.n20872 ));
  sine_gen_SLICE_260 \sine_gen.SLICE_260 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n21181 ), .B1(\sine_gen.n21180 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n78_adj_195 ), 
    .C0(\sine_gen.n27936 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n316_adj_521 ), .F0(\sine_gen.n21181 ), 
    .F1(\sine_gen.n27108 ));
  sine_gen_SLICE_261 \sine_gen.SLICE_261 ( .D1(\sine_gen.n27108 ), 
    .C1(\sine_gen.n21177 ), .B1(\sine_gen.n21178 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n317_adj_522 ), .B0(\sine_gen.n286 ), .F0(\sine_gen.n21177 ), 
    .F1(\sine_gen.n20875 ));
  sine_gen_SLICE_262 \sine_gen.SLICE_262 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n21391 ), .B1(\sine_gen.n21390 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n2041 ), .A0(\sine_gen.n2010_adj_303 ), 
    .F0(\sine_gen.n21391 ), .F1(\sine_gen.n27102 ));
  sine_gen_SLICE_264 \sine_gen.SLICE_264 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n379_adj_427 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n251_adj_428 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n379_adj_427 ), 
    .F1(\sine_gen.n27096 ));
  sine_gen_SLICE_265 \sine_gen.SLICE_265 ( .D1(\sine_gen.n21190 ), 
    .C1(\sine_gen.n21189 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n26838 ), .D0(\sine_gen.n109_adj_200 ), 
    .C0(\sine_gen.n27096 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n236_adj_196 ), .F0(\sine_gen.n21189 ), 
    .F1(\sine_gen.n26841 ));
  sine_gen_SLICE_266 \sine_gen.SLICE_266 ( .D1(\sine_gen.n364_adj_438 ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n379_adj_439 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n364_adj_438 ), .F1(\sine_gen.n27090 ));
  sine_gen_SLICE_267 \sine_gen.SLICE_267 ( .D1(\sine_gen.n348_adj_277 ), 
    .C1(\sine_gen.n1017_adj_93 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n27090 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n1017_adj_93 ), 
    .F1(\sine_gen.n20893 ));
  sine_gen_SLICE_268 \sine_gen.SLICE_268 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2604_adj_443 ), .B1(\sine_gen.n2619_adj_444 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2604_adj_443 ), 
    .F1(\sine_gen.n27084 ));
  sine_gen_SLICE_269 \sine_gen.SLICE_269 ( .D1(\sine_gen.n20945 ), 
    .C1(\sine_gen.n20897 ), .B1(\sine_gen.n26112 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n2588_adj_445 ), 
    .C0(\sine_gen.n27084 ), .B0(\sine_gen.n2573_adj_446 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n20897 ), 
    .F1(\sine_gen.n26115 ));
  sine_gen_SLICE_270 \sine_gen.SLICE_270 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n14019 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n21317 ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n14063 ), .B0(\sine_gen.n3001_adj_499 ), 
    .F0(\sine_gen.n14019 ), .F1(\sine_gen.n27078 ));
  sine_gen_SLICE_271 \sine_gen.SLICE_271 ( .D1(\sine_gen.n27078 ), 
    .C1(\sine_gen.n20531 ), .B1(\sine_gen.n26319 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n2843_adj_565 ), 
    .C0(\sine_gen.n27774 ), .B0(\sine_gen.n2828_adj_654 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n20531 ), 
    .F1(\sine_gen.n20908 ));
  sine_gen_SLICE_272 \sine_gen.SLICE_272 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n20492 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n25917 ), .D0(\sine_gen.n1324_adj_854 ), 
    .C0(\sine_gen.n27942 ), .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n1402 ), 
    .F0(\sine_gen.n20492 ), .F1(\sine_gen.n27072 ));
  sine_gen_SLICE_273 \sine_gen.SLICE_273 ( .D0(\sine_gen.n27072 ), 
    .C0(\sine_gen.n21204 ), .B0(\sine_gen.address3[7] ), 
    .A0(\sine_gen.n21205 ), .F0(\sine_gen.n27075 ));
  sine_gen_SLICE_274 \sine_gen.SLICE_274 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n3450_adj_455 ), .B1(\sine_gen.n3419_adj_454 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.n251 ), 
    .C0(\sine_gen.address2[4] ), .A0(\sine_gen.n1324_adj_181 ), 
    .F0(\sine_gen.n3450_adj_455 ), .F1(\sine_gen.n27066 ));
  sine_gen_SLICE_275 \sine_gen.SLICE_275 ( .D0(\sine_gen.n27066 ), 
    .C0(\sine_gen.n3356_adj_459 ), .B0(\sine_gen.n158_adj_458 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n27069 ));
  sine_gen_SLICE_276 \sine_gen.SLICE_276 ( .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n21219 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n21220 ), .F0(\sine_gen.n27060 ));
  sine_gen_SLICE_277 \sine_gen.SLICE_277 ( .D1(\sine_gen.n27060 ), 
    .C1(\sine_gen.n21213 ), .B1(\sine_gen.n21214 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n21546 ), 
    .C0(\sine_gen.n3898_adj_418 ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n21213 ), 
    .F1(\sine_gen.n27063 ));
  sine_gen_SLICE_278 \sine_gen.SLICE_278 ( .D1(\sine_gen.address3[9] ), 
    .C1(\sine_gen.n20899 ), .B1(\sine_gen.n20898 ), 
    .A1(\sine_gen.address3[8] ), .C0(\sine_gen.n27861 ), 
    .B0(\sine_gen.address3[7] ), .A0(\sine_gen.n26427 ), 
    .F0(\sine_gen.n20899 ), .F1(\sine_gen.n27054 ));
  sine_gen_SLICE_279 \sine_gen.SLICE_279 ( .D0(\sine_gen.n27054 ), 
    .C0(\sine_gen.n20889 ), .B0(\sine_gen.address3[9] ), 
    .A0(\sine_gen.n20890 ), .F0(\sine_gen.n20929 ));
  sine_gen_SLICE_280 \sine_gen.SLICE_280 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.n1770_adj_247 ), 
    .A1(\sine_gen.n3977 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1770_adj_247 ), .F1(\sine_gen.n21409 ));
  sine_gen_SLICE_282 \sine_gen.SLICE_282 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n507_adj_379 ), .B0(\sine_gen.n476_adj_391 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n27048 ));
  sine_gen_SLICE_283 \sine_gen.SLICE_283 ( .C1(\sine_gen.n27051 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n27549 ), 
    .D0(\sine_gen.n413_adj_377 ), .C0(\sine_gen.n444_adj_378 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n27048 ), 
    .F0(\sine_gen.n27051 ), .F1(\sine_gen.n21241 ));
  sine_gen_SLICE_284 \sine_gen.SLICE_284 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n2553_adj_464 ), .B1(\sine_gen.n3960_adj_465 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2553_adj_464 ), 
    .F1(\sine_gen.n27042 ));
  sine_gen_SLICE_285 \sine_gen.SLICE_285 ( .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.n2507_adj_889 ), .C0(\sine_gen.n27042 ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n20941 ), .F1(\sine_gen.n2380_adj_120 ));
  sine_gen_SLICE_286 \sine_gen.SLICE_286 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2667_adj_467 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n2682_adj_468 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2667_adj_467 ), 
    .F1(\sine_gen.n27036 ));
  sine_gen_SLICE_287 \sine_gen.SLICE_287 ( .D1(\sine_gen.n2588_adj_445 ), 
    .C1(\sine_gen.n2636_adj_469 ), .B1(\sine_gen.n27036 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2636_adj_469 ), 
    .F1(\sine_gen.n20945 ));
  sine_gen_SLICE_288 \sine_gen.SLICE_288 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n20359 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n26103 ), .F0(\sine_gen.n27030 ));
  sine_gen_SLICE_289 \sine_gen.SLICE_289 ( .D0(\sine_gen.n20356 ), 
    .C0(\sine_gen.n20355 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n27030 ), .F0(\sine_gen.n20380 ));
  sine_gen_SLICE_290 \sine_gen.SLICE_290 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n20377 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n26133 ), .F0(\sine_gen.n27024 ));
  sine_gen_SLICE_291 \sine_gen.SLICE_291 ( .D1(\sine_gen.address1[10] ), 
    .C1(\sine_gen.n20383 ), .B1(\sine_gen.n26163 ), 
    .A1(\sine_gen.address1[11] ), .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n26121 ), .B0(\sine_gen.n20371 ), .A0(\sine_gen.n27024 ), 
    .F0(\sine_gen.n20383 ), .F1(\sine_gen.n26172 ));
  sine_gen_SLICE_292 \sine_gen.SLICE_292 ( .D1(\sine_gen.address3[9] ), 
    .C1(\sine_gen.address3[8] ), .B1(\sine_gen.n20395 ), 
    .A1(\sine_gen.n26199 ), .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n4090_adj_318 ), .B0(\sine_gen.n25923 ), 
    .F0(\sine_gen.n20395 ), .F1(\sine_gen.n27018 ));
  sine_gen_SLICE_293 \sine_gen.SLICE_293 ( .D1(\sine_gen.n26169 ), 
    .C1(\sine_gen.address3[10] ), .B1(\sine_gen.n20386 ), 
    .A1(\sine_gen.address3[11] ), .D0(\sine_gen.n26811 ), 
    .C0(\sine_gen.address3[9] ), .B0(\sine_gen.n27018 ), 
    .A0(\sine_gen.n20863 ), .F0(\sine_gen.n20386 ), .F1(\sine_gen.n26826 ));
  sine_gen_SLICE_294 \sine_gen.SLICE_294 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n251_adj_472 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n236_adj_173 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n236_adj_173 ), 
    .F1(\sine_gen.n27012 ));
  sine_gen_SLICE_295 \sine_gen.SLICE_295 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20953 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.n20952 ), .D0(\sine_gen.n27012 ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.n205_adj_176 ), 
    .A0(\sine_gen.n220 ), .F0(\sine_gen.n20953 ), .F1(\sine_gen.n25800 ));
  sine_gen_SLICE_296 \sine_gen.SLICE_296 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n507 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n476_adj_301 ), .F0(\sine_gen.n27006 ));
  sine_gen_SLICE_297 \sine_gen.SLICE_297 ( .C1(\sine_gen.n27009 ), 
    .B1(\sine_gen.address2[7] ), .A1(\sine_gen.n26769 ), 
    .D0(\sine_gen.n158_adj_267 ), .C0(\sine_gen.n444_adj_299 ), 
    .B0(\sine_gen.address2[6] ), .A0(\sine_gen.n27006 ), 
    .F0(\sine_gen.n27009 ), .F1(\sine_gen.n20149 ));
  sine_gen_SLICE_298 \sine_gen.SLICE_298 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1770_adj_475 ), .B1(\sine_gen.n21541 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1770_adj_475 ), .F1(\sine_gen.n27000 ));
  sine_gen_SLICE_299 \sine_gen.SLICE_299 ( .D1(\sine_gen.n27783 ), 
    .C1(\sine_gen.n27003 ), .A1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n27000 ), .B0(\sine_gen.n1612 ), 
    .A0(\sine_gen.n301_adj_86 ), .F0(\sine_gen.n27003 ), .F1(\sine_gen.n1788 ));
  sine_gen_SLICE_300 \sine_gen.SLICE_300 ( .D1(\sine_gen.address3[8] ), 
    .C1(\sine_gen.n20959 ), .B1(\sine_gen.address3[9] ), 
    .A1(\sine_gen.n20958 ), .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n25989 ), .A0(\sine_gen.n26109 ), .F0(\sine_gen.n20959 ), 
    .F1(\sine_gen.n26994 ));
  sine_gen_SLICE_301 \sine_gen.SLICE_301 ( .D0(\sine_gen.n26994 ), 
    .C0(\sine_gen.n20956 ), .B0(\sine_gen.n20955 ), 
    .A0(\sine_gen.address3[9] ), .F0(\sine_gen.n20983 ));
  sine_gen_SLICE_302 \sine_gen.SLICE_302 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n2444_adj_485 ), .B1(\sine_gen.n26988 ), 
    .A1(\sine_gen.n2459 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2444_adj_485 ), 
    .F1(\sine_gen.n26991 ));
  sine_gen_SLICE_303 \sine_gen.SLICE_303 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n19968 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n2380_adj_600 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n19968 ), 
    .F1(\sine_gen.n26988 ));
  sine_gen_SLICE_304 \sine_gen.SLICE_304 ( .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n20980 ), .B0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.n26931 ), .F0(\sine_gen.n26982 ));
  sine_gen_SLICE_305 \sine_gen.SLICE_305 ( .D1(\sine_gen.n26943 ), 
    .C1(\sine_gen.n20989 ), .B1(\sine_gen.address3[11] ), 
    .A1(\sine_gen.address3[10] ), .D0(\sine_gen.n20974 ), 
    .C0(\sine_gen.n20973 ), .B0(\sine_gen.address3[9] ), 
    .A0(\sine_gen.n26982 ), .F0(\sine_gen.n20989 ), .F1(\sine_gen.n26952 ));
  sine_gen_SLICE_306 \sine_gen.SLICE_306 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n2396_adj_456 ), .B1(\sine_gen.n2427_adj_293 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2396_adj_456 ), 
    .F1(\sine_gen.n26976 ));
  sine_gen_SLICE_307 \sine_gen.SLICE_307 ( .D1(\sine_gen.n2333_adj_307 ), 
    .C1(\sine_gen.n2364_adj_491 ), .B1(\sine_gen.n26976 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.n12538 ), .F0(\sine_gen.n2364_adj_491 ), 
    .F1(\sine_gen.n26979 ));
  sine_gen_SLICE_308 \sine_gen.SLICE_308 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n3116_adj_495 ), .B1(\sine_gen.n78_adj_119 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n3116_adj_495 ), 
    .F1(\sine_gen.n26970 ));
  sine_gen_SLICE_309 \sine_gen.SLICE_309 ( .D1(\sine_gen.n25962 ), 
    .C1(\sine_gen.n20996 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n20231 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n26970 ), .B0(\sine_gen.n3100_adj_496 ), 
    .A0(\sine_gen.n3085_adj_497 ), .F0(\sine_gen.n20996 ), 
    .F1(\sine_gen.n25965 ));
  sine_gen_SLICE_310 \sine_gen.SLICE_310 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n20212 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n20211 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.n108_adj_891 ), .B0(\sine_gen.n2843_adj_287 ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n20212 ), 
    .F1(\sine_gen.n26964 ));
  sine_gen_SLICE_311 \sine_gen.SLICE_311 ( .D0(\sine_gen.n26964 ), 
    .C0(\sine_gen.n20241 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n20242 ), .F0(\sine_gen.n26967 ));
  sine_gen_SLICE_312 \sine_gen.SLICE_312 ( .D1(\sine_gen.n2553_adj_502 ), 
    .C1(\sine_gen.n2538_adj_501 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n2538_adj_501 ), 
    .F1(\sine_gen.n26958 ));
  sine_gen_SLICE_313 \sine_gen.SLICE_313 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n26961 ), .B1(\sine_gen.n26991 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n26958 ), 
    .B0(\sine_gen.n2426_adj_503 ), .A0(\sine_gen.n2507_adj_87 ), 
    .F0(\sine_gen.n26961 ), .F1(\sine_gen.n2556_adj_787 ));
  sine_gen_SLICE_315 \sine_gen.SLICE_315 ( .D1(\sine_gen.n2859_adj_711 ), 
    .C1(\sine_gen.n15622 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n15622 ), 
    .F1(\sine_gen.n26946 ));
  sine_gen_SLICE_316 \sine_gen.SLICE_316 ( .D0(\sine_gen.n20272 ), 
    .C0(\sine_gen.address3[9] ), .B0(\sine_gen.n20271 ), 
    .A0(\sine_gen.address3[8] ), .F0(\sine_gen.n26940 ));
  sine_gen_SLICE_317 \sine_gen.SLICE_317 ( .D1(\sine_gen.n20965 ), 
    .C1(\sine_gen.address3[9] ), .B1(\sine_gen.n20964 ), 
    .A1(\sine_gen.n26940 ), .C0(\sine_gen.n2301 ), .B0(\sine_gen.n19990 ), 
    .A0(\sine_gen.address3[7] ), .F0(\sine_gen.n20964 ), 
    .F1(\sine_gen.n26943 ));
  sine_gen_SLICE_318 \sine_gen.SLICE_318 ( .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n20338 ), .B0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.n20337 ), .F0(\sine_gen.n26934 ));
  sine_gen_SLICE_319 \sine_gen.SLICE_319 ( .D0(\sine_gen.n20938 ), 
    .C0(\sine_gen.address3[9] ), .B0(\sine_gen.n20937 ), 
    .A0(\sine_gen.n26934 ), .F0(\sine_gen.n26937 ));
  sine_gen_SLICE_320 \sine_gen.SLICE_320 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n21302 ), .B1(\sine_gen.n3706 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n27636 ), 
    .B0(\sine_gen.n12797 ), .A0(\sine_gen.n3212_adj_442 ), 
    .F0(\sine_gen.n21302 ), .F1(\sine_gen.n26928 ));
  sine_gen_SLICE_321 \sine_gen.SLICE_321 ( .D0(\sine_gen.n21703 ), 
    .C0(\sine_gen.n21156 ), .B0(\sine_gen.n26928 ), 
    .A0(\sine_gen.address3[7] ), .F0(\sine_gen.n26931 ));
  sine_gen_SLICE_322 \sine_gen.SLICE_322 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n26922 ), .B1(\sine_gen.n1946_adj_305 ), 
    .A1(\sine_gen.n1770_adj_466 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n26922 ), 
    .F1(\sine_gen.n26925 ));
  sine_gen_SLICE_324 \sine_gen.SLICE_324 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n20284 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n20283 ), .F0(\sine_gen.n26916 ));
  sine_gen_SLICE_325 \sine_gen.SLICE_325 ( .C1(\sine_gen.n26967 ), 
    .B1(\sine_gen.address2[7] ), .A1(\sine_gen.n26919 ), 
    .D0(\sine_gen.n20950 ), .C0(\sine_gen.n20949 ), 
    .B0(\sine_gen.address2[6] ), .A0(\sine_gen.n26916 ), 
    .F0(\sine_gen.n26919 ), .F1(\sine_gen.n20308 ));
  sine_gen_SLICE_326 \sine_gen.SLICE_326 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n1898_adj_516 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n1913_adj_517 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n1898_adj_516 ), 
    .F1(\sine_gen.n26910 ));
  sine_gen_SLICE_327 \sine_gen.SLICE_327 ( .D1(\sine_gen.n1739_adj_144 ), 
    .C1(\sine_gen.n1867_adj_302 ), .B1(\sine_gen.n26910 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n1867_adj_302 ), 
    .F1(\sine_gen.n26913 ));
  sine_gen_SLICE_328 \sine_gen.SLICE_328 ( .D1(\sine_gen.n14113 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.n14_adj_523 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n14113 ), 
    .F1(\sine_gen.n26904 ));
  sine_gen_SLICE_329 \sine_gen.SLICE_329 ( .D1(\sine_gen.n172_adj_528 ), 
    .C1(\sine_gen.n14115 ), .B1(\sine_gen.n26904 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n14115 ), 
    .F1(\sine_gen.n26907 ));
  sine_gen_SLICE_330 \sine_gen.SLICE_330 ( .D1(\sine_gen.n939_adj_530 ), 
    .C1(\sine_gen.n1514 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1514 ), .F1(\sine_gen.n26898 ));
  sine_gen_SLICE_331 \sine_gen.SLICE_331 ( .C1(\sine_gen.n26901 ), 
    .B1(\sine_gen.address3[6] ), .A1(\sine_gen.n27651 ), 
    .D0(\sine_gen.n1483_adj_532 ), .C0(\sine_gen.n26898 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n1498_adj_531 ), 
    .F0(\sine_gen.n26901 ), .F1(\sine_gen.n1532 ));
  sine_gen_SLICE_332 \sine_gen.SLICE_332 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n2731_adj_536 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n2573_adj_254 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2731_adj_536 ), 
    .F1(\sine_gen.n26886 ));
  sine_gen_SLICE_333 \sine_gen.SLICE_333 ( .D1(\sine_gen.n2700_adj_538 ), 
    .C1(\sine_gen.n2715_adj_537 ), .B1(\sine_gen.n26886 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2715_adj_537 ), 
    .F1(\sine_gen.n21017 ));
  sine_gen_SLICE_334 \sine_gen.SLICE_334 ( .D1(\sine_gen.n20919 ), 
    .C1(\sine_gen.n20920 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n2553_adj_592 ), 
    .A0(\sine_gen.n3977 ), .F0(\sine_gen.n20920 ), .F1(\sine_gen.n26880 ));
  sine_gen_SLICE_335 \sine_gen.SLICE_335 ( .D1(\sine_gen.n20878 ), 
    .C1(\sine_gen.n20877 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n26880 ), .D0(\sine_gen.n3977 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.n2619_adj_602 ), 
    .F0(\sine_gen.n20877 ), .F1(\sine_gen.n2556 ));
  sine_gen_SLICE_336 \sine_gen.SLICE_336 ( .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.n26841 ), .B0(\sine_gen.n20887 ), 
    .A0(\sine_gen.address3[9] ), .F0(\sine_gen.n26868 ));
  sine_gen_SLICE_337 \sine_gen.SLICE_337 ( .D0(\sine_gen.n20875 ), 
    .C0(\sine_gen.n20874 ), .B0(\sine_gen.n26868 ), 
    .A0(\sine_gen.address3[9] ), .F0(\sine_gen.n26871 ));
  sine_gen_SLICE_338 \sine_gen.SLICE_338 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n3834 ), .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n13589 ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n2396_adj_231 ), 
    .A0(\sine_gen.n2364_adj_240 ), .F0(\sine_gen.n3834 ), 
    .F1(\sine_gen.n26862 ));
  sine_gen_SLICE_339 \sine_gen.SLICE_339 ( .D1(\sine_gen.n26862 ), 
    .C1(\sine_gen.n21210 ), .B1(\sine_gen.n21211 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n14150 ), .C0(\sine_gen.n3643 ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n21210 ), .F1(\sine_gen.n26865 ));
  sine_gen_SLICE_340 \sine_gen.SLICE_340 ( .D1(\sine_gen.n18250 ), 
    .C1(\sine_gen.n18251 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n3228_adj_225 ), 
    .C0(\sine_gen.n3291_adj_227 ), .B0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n18251 ), .F1(\sine_gen.n26856 ));
  sine_gen_SLICE_341 \sine_gen.SLICE_341 ( .D1(\sine_gen.n26856 ), 
    .C1(\sine_gen.n20510 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n26211 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n27816 ), .B0(\sine_gen.n3085_adj_638 ), 
    .A0(\sine_gen.n3100_adj_637 ), .F0(\sine_gen.n20510 ), 
    .F1(\sine_gen.n26859 ));
  sine_gen_SLICE_342 \sine_gen.SLICE_342 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n379_adj_439 ), .B1(\sine_gen.n572 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n379_adj_439 ), 
    .F1(\sine_gen.n26850 ));
  sine_gen_SLICE_343 \sine_gen.SLICE_343 ( .D0(\sine_gen.n236_adj_551 ), 
    .C0(\sine_gen.n26850 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n364_adj_438 ), .F0(\sine_gen.n26853 ));
  sine_gen_SLICE_344 \sine_gen.SLICE_344 ( .D1(\sine_gen.n443_adj_189 ), 
    .C1(\sine_gen.n428_adj_191 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n428_adj_191 ), 
    .F1(\sine_gen.n26844 ));
  sine_gen_SLICE_345 \sine_gen.SLICE_345 ( .D0(\sine_gen.n397_adj_554 ), 
    .C0(\sine_gen.n26844 ), .B0(\sine_gen.n412 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n20901 ));
  sine_gen_SLICE_346 \sine_gen.SLICE_346 ( .D1(\sine_gen.n3100_adj_615 ), 
    .C1(\sine_gen.n3018_adj_556 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3018_adj_556 ), .F1(\sine_gen.n3259_adj_616 ));
  sine_gen_SLICE_347 \sine_gen.SLICE_347 ( .D0(\sine_gen.n3018_adj_556 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n20754 ));
  sine_gen_SLICE_348 \sine_gen.SLICE_348 ( .D1(\sine_gen.n21308 ), 
    .C1(\sine_gen.address3[6] ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n764 ), .D0(\sine_gen.n859_adj_198 ), .C0(\sine_gen.n27630 ), 
    .B0(\sine_gen.n653_adj_763 ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n21308 ), .F1(\sine_gen.n26838 ));
  sine_gen_SLICE_350 \sine_gen.SLICE_350 ( .C1(\sine_gen.n2986_adj_559 ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2986_adj_559 ), .F1(\sine_gen.n20752 ));
  sine_gen_SLICE_351 \sine_gen.SLICE_351 ( .D1(\sine_gen.n20754 ), 
    .C1(\sine_gen.n20755 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n3977 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n2986_adj_559 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n20755 ), 
    .F1(\sine_gen.n26352 ));
  sine_gen_SLICE_352 \sine_gen.SLICE_352 ( .D0(\sine_gen.n20826 ), 
    .C0(\sine_gen.n20827 ), .B0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.address3[9] ), .F0(\sine_gen.n26820 ));
  sine_gen_SLICE_353 \sine_gen.SLICE_353 ( .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n26787 ), .B0(\sine_gen.n26820 ), .A0(\sine_gen.n20824 ), 
    .F0(\sine_gen.n26823 ));
  sine_gen_SLICE_354 \sine_gen.SLICE_354 ( .D1(\sine_gen.n2411_adj_569 ), 
    .C1(\sine_gen.n26814 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n2573_adj_570 ), .D0(\sine_gen.n2619_adj_125 ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n26814 ), 
    .F1(\sine_gen.n21026 ));
  sine_gen_SLICE_355 \sine_gen.SLICE_355 ( .D1(\sine_gen.n2636_adj_126 ), 
    .C1(\sine_gen.n2619_adj_125 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n2619_adj_125 ), .F1(\sine_gen.n3898 ));
  sine_gen_SLICE_356 \sine_gen.SLICE_356 ( .D1(\sine_gen.n18253 ), 
    .C1(\sine_gen.n18254 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n3291_adj_199 ), .A0(\sine_gen.n3228 ), 
    .F0(\sine_gen.n18254 ), .F1(\sine_gen.n26808 ));
  sine_gen_SLICE_357 \sine_gen.SLICE_357 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n20276 ), .B1(\sine_gen.n26808 ), .A1(\sine_gen.n20279 ), 
    .D0(\sine_gen.n3085_adj_358 ), .C0(\sine_gen.n27576 ), 
    .B0(\sine_gen.n3100_adj_355 ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n20276 ), .F1(\sine_gen.n26811 ));
  sine_gen_SLICE_358 \sine_gen.SLICE_358 ( .D1(\sine_gen.n732 ), 
    .C1(\sine_gen.n26802 ), .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n700 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n860 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n636_adj_190 ), 
    .F0(\sine_gen.n26802 ), .F1(\sine_gen.n26805 ));
  sine_gen_SLICE_360 \sine_gen.SLICE_360 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n379_adj_573 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n251_adj_150 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n379_adj_573 ), 
    .F1(\sine_gen.n26796 ));
  sine_gen_SLICE_361 \sine_gen.SLICE_361 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20844 ), .B1(\sine_gen.n20845 ), .A1(\sine_gen.n25908 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n26796 ), 
    .B0(\sine_gen.n109_adj_219 ), .A0(\sine_gen.n236_adj_360 ), 
    .F0(\sine_gen.n20844 ), .F1(\sine_gen.n25911 ));
  sine_gen_SLICE_362 \sine_gen.SLICE_362 ( .D1(\sine_gen.n20835 ), 
    .C1(\sine_gen.n20836 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n2843_adj_185 ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.n108 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n20836 ), 
    .F1(\sine_gen.n26790 ));
  sine_gen_SLICE_363 \sine_gen.SLICE_363 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20847 ), .B0(\sine_gen.n26790 ), .A0(\sine_gen.n20848 ), 
    .F0(\sine_gen.n26793 ));
  sine_gen_SLICE_364 \sine_gen.SLICE_364 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n21223 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n21222 ), .D0(\sine_gen.n205_adj_584 ), 
    .C0(\sine_gen.n27798 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n220_adj_577 ), .F0(\sine_gen.n21223 ), 
    .F1(\sine_gen.n26784 ));
  sine_gen_SLICE_365 \sine_gen.SLICE_365 ( .D1(\sine_gen.n21173 ), 
    .C1(\sine_gen.n26085 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n26784 ), .D0(\sine_gen.n15_adj_617 ), 
    .C0(\sine_gen.n26082 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n30_adj_182 ), .F0(\sine_gen.n26085 ), 
    .F1(\sine_gen.n26787 ));
  sine_gen_SLICE_366 \sine_gen.SLICE_366 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n20803 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n20802 ), .C0(\sine_gen.address2[4] ), .B0(\sine_gen.n443 ), 
    .A0(\sine_gen.n572_adj_180 ), .F0(\sine_gen.n20803 ), 
    .F1(\sine_gen.n26778 ));
  sine_gen_SLICE_367 \sine_gen.SLICE_367 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n20799 ), .B1(\sine_gen.n26778 ), .A1(\sine_gen.n20800 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.n1676_adj_178 ), 
    .A0(\sine_gen.n15606 ), .F0(\sine_gen.n20799 ), .F1(\sine_gen.n26781 ));
  sine_gen_SLICE_368 \sine_gen.SLICE_368 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n15308 ), .B1(\sine_gen.n2426_adj_575 ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n15308 ), .F1(\sine_gen.n2427_adj_576 ));
  sine_gen_SLICE_370 \sine_gen.SLICE_370 ( .D1(\sine_gen.n2573_adj_581 ), 
    .C1(\sine_gen.n26772 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n2507_adj_580 ), .D0(\sine_gen.n2283_adj_578 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n2619_adj_579 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n26772 ), 
    .F1(\sine_gen.n26775 ));
  sine_gen_SLICE_372 \sine_gen.SLICE_372 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n20488 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n20487 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n379_adj_174 ), .A0(\sine_gen.n236_adj_173 ), 
    .F0(\sine_gen.n20488 ), .F1(\sine_gen.n26766 ));
  sine_gen_SLICE_373 \sine_gen.SLICE_373 ( .D0(\sine_gen.n20773 ), 
    .C0(\sine_gen.n20772 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n26766 ), .F0(\sine_gen.n26769 ));
  sine_gen_SLICE_374 \sine_gen.SLICE_374 ( .D1(\sine_gen.n2573_adj_254 ), 
    .C1(\sine_gen.n26760 ), .B1(\sine_gen.n2507_adj_87 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n2283 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n2619_adj_585 ), .F0(\sine_gen.n26760 ), 
    .F1(\sine_gen.n21035 ));
  sine_gen_SLICE_376 \sine_gen.SLICE_376 ( .D0(\sine_gen.n20496 ), 
    .C0(\sine_gen.n20497 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n26754 ));
  sine_gen_SLICE_377 \sine_gen.SLICE_377 ( .C1(\sine_gen.n26757 ), 
    .B1(\sine_gen.n893_adj_493 ), .A1(\sine_gen.address2[7] ), 
    .D0(\sine_gen.n20767 ), .C0(\sine_gen.n20766 ), 
    .B0(\sine_gen.address2[6] ), .A0(\sine_gen.n26754 ), 
    .F0(\sine_gen.n26757 ), .F1(\sine_gen.n20158 ));
  sine_gen_SLICE_378 \sine_gen.SLICE_378 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n20506 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n20505 ), .F0(\sine_gen.n26748 ));
  sine_gen_SLICE_380 \sine_gen.SLICE_380 ( .D0(\sine_gen.n20535 ), 
    .C0(\sine_gen.n20536 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n26742 ));
  sine_gen_SLICE_381 \sine_gen.SLICE_381 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20730 ), .B0(\sine_gen.n20731 ), .A0(\sine_gen.n26742 ), 
    .F0(\sine_gen.n26745 ));
  sine_gen_SLICE_382 \sine_gen.SLICE_382 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n20515 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n20514 ), .F0(\sine_gen.n26736 ));
  sine_gen_SLICE_383 \sine_gen.SLICE_383 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n20757 ), .B0(\sine_gen.n20758 ), .A0(\sine_gen.n26736 ), 
    .F0(\sine_gen.n26739 ));
  sine_gen_SLICE_384 \sine_gen.SLICE_384 ( .D1(\sine_gen.n20761 ), 
    .C1(\sine_gen.n20760 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n348_adj_147 ), .A0(\sine_gen.n109 ), .F0(\sine_gen.n20760 ), 
    .F1(\sine_gen.n26730 ));
  sine_gen_SLICE_385 \sine_gen.SLICE_385 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20661 ), .B0(\sine_gen.n20662 ), .A0(\sine_gen.n26730 ), 
    .F0(\sine_gen.n26733 ));
  sine_gen_SLICE_386 \sine_gen.SLICE_386 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n18227 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n18226 ), .F0(\sine_gen.n26724 ));
  sine_gen_SLICE_387 \sine_gen.SLICE_387 ( .D0(\sine_gen.n26724 ), 
    .C0(\sine_gen.n20748 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n20749 ), .F0(\sine_gen.n26727 ));
  sine_gen_SLICE_388 \sine_gen.SLICE_388 ( .D1(\sine_gen.n3960_adj_877 ), 
    .C1(\sine_gen.n2553_adj_592 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2553_adj_592 ), .F1(\sine_gen.n3961_adj_671 ));
  sine_gen_SLICE_390 \sine_gen.SLICE_390 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n20746 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n20745 ), .D0(\sine_gen.n1451_adj_134 ), 
    .C0(\sine_gen.address2[4] ), .A0(\sine_gen.n1387_adj_136 ), 
    .F0(\sine_gen.n20746 ), .F1(\sine_gen.n26718 ));
  sine_gen_SLICE_392 \sine_gen.SLICE_392 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n20566 ), .B1(\sine_gen.n20565 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n130 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n4041 ), .A0(\sine_gen.n12132 ), 
    .F0(\sine_gen.n20566 ), .F1(\sine_gen.n26712 ));
  sine_gen_SLICE_393 \sine_gen.SLICE_393 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n3579 ), .B1(\sine_gen.address1[8] ), .A1(\sine_gen.n20495 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n20727 ), 
    .B0(\sine_gen.n20728 ), .A0(\sine_gen.n26712 ), .F0(\sine_gen.n3579 ), 
    .F1(\sine_gen.n26124 ));
  sine_gen_SLICE_394 \sine_gen.SLICE_394 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n78_adj_448 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n61_adj_436 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n61_adj_436 ), 
    .F1(\sine_gen.n26706 ));
  sine_gen_SLICE_395 \sine_gen.SLICE_395 ( .D1(\sine_gen.n26706 ), 
    .C1(\sine_gen.n270_adj_594 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n285_adj_593 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n270_adj_594 ), 
    .F1(\sine_gen.n26709 ));
  sine_gen_SLICE_396 \sine_gen.SLICE_396 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n20737 ), .B0(\sine_gen.n20736 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n26700 ));
  sine_gen_SLICE_397 \sine_gen.SLICE_397 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n20733 ), .B0(\sine_gen.n26700 ), .A0(\sine_gen.n20734 ), 
    .F0(\sine_gen.n26703 ));
  sine_gen_SLICE_398 \sine_gen.SLICE_398 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n1914_adj_595 ), .B1(\sine_gen.n19947 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n1466_adj_268 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n3913 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n1914_adj_595 ), 
    .F1(\sine_gen.n21370 ));
  sine_gen_SLICE_399 \sine_gen.SLICE_399 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1466_adj_268 ), .A1(\sine_gen.n15564 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1466_adj_268 ), .F1(\sine_gen.n21412 ));
  sine_gen_SLICE_400 \sine_gen.SLICE_400 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.n20947 ), .B0(\sine_gen.n20946 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n26694 ));
  sine_gen_SLICE_401 \sine_gen.SLICE_401 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20940 ), .B1(\sine_gen.n26694 ), .A1(\sine_gen.n20941 ), 
    .D0(\sine_gen.n21527 ), .C0(\sine_gen.address2[3] ), .B0(\sine_gen.n3898 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n20940 ), 
    .F1(\sine_gen.n26697 ));
  sine_gen_SLICE_402 \sine_gen.SLICE_402 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n15208 ), .B1(\sine_gen.n2426_adj_503 ), 
    .A1(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n15208 ), .F1(\sine_gen.n2427_adj_403 ));
  sine_gen_SLICE_403 \sine_gen.SLICE_403 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2426_adj_503 ), 
    .F1(\sine_gen.n3085_adj_915 ));
  sine_gen_SLICE_404 \sine_gen.SLICE_404 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n20584 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n20583 ), .F0(\sine_gen.n26688 ));
  sine_gen_SLICE_406 \sine_gen.SLICE_406 ( .C1(\sine_gen.n2507_adj_598 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2507_adj_598 ), .F1(\sine_gen.n3930_adj_670 ));
  sine_gen_SLICE_408 \sine_gen.SLICE_408 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n20722 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n20721 ), .F0(\sine_gen.n26682 ));
  sine_gen_SLICE_409 \sine_gen.SLICE_409 ( .D1(\sine_gen.n26673 ), 
    .C1(\sine_gen.n26685 ), .B1(\sine_gen.n27474 ), 
    .A1(\sine_gen.address2[8] ), .D0(\sine_gen.n20719 ), 
    .C0(\sine_gen.n20718 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n26682 ), .F0(\sine_gen.n26685 ), .F1(\sine_gen.n27477 ));
  sine_gen_SLICE_410 \sine_gen.SLICE_410 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n20710 ), .B0(\sine_gen.n20709 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n26670 ));
  sine_gen_SLICE_411 \sine_gen.SLICE_411 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n20706 ), .B0(\sine_gen.n20707 ), .A0(\sine_gen.n26670 ), 
    .F0(\sine_gen.n26673 ));
  sine_gen_SLICE_412 \sine_gen.SLICE_412 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2619_adj_602 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n2490_adj_246 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2619_adj_602 ), 
    .F1(\sine_gen.n25932 ));
  sine_gen_SLICE_414 \sine_gen.SLICE_414 ( .D0(\sine_gen.n20664 ), 
    .C0(\sine_gen.n20665 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n26664 ));
  sine_gen_SLICE_415 \sine_gen.SLICE_415 ( .C1(\sine_gen.n26667 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n27483 ), 
    .D0(\sine_gen.n20644 ), .C0(\sine_gen.n20643 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n26664 ), 
    .F0(\sine_gen.n26667 ), .F1(\sine_gen.n20371 ));
  sine_gen_SLICE_416 \sine_gen.SLICE_416 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n20647 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n20646 ), .F0(\sine_gen.n26658 ));
  sine_gen_SLICE_417 \sine_gen.SLICE_417 ( .D0(\sine_gen.n20701 ), 
    .C0(\sine_gen.n20700 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n26658 ), .F0(\sine_gen.n26661 ));
  sine_gen_SLICE_418 \sine_gen.SLICE_418 ( .D1(\sine_gen.n20652 ), 
    .C1(\sine_gen.n20653 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n93_adj_99 ), 
    .B0(\sine_gen.n13349 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n20653 ), .F1(\sine_gen.n26652 ));
  sine_gen_SLICE_419 \sine_gen.SLICE_419 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n26655 ), .A1(\sine_gen.n893_adj_934 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n20691 ), 
    .B0(\sine_gen.n20692 ), .A0(\sine_gen.n26652 ), .F0(\sine_gen.n26655 ), 
    .F1(\sine_gen.n20389 ));
  sine_gen_SLICE_420 \sine_gen.SLICE_420 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n20683 ), .B1(\sine_gen.n20682 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.n1435 ), .C0(\sine_gen.n3576 ), 
    .B0(\sine_gen.address2[4] ), .F0(\sine_gen.n20683 ), 
    .F1(\sine_gen.n26646 ));
  sine_gen_SLICE_421 \sine_gen.SLICE_421 ( .C1(\sine_gen.n26649 ), 
    .B1(\sine_gen.address2[7] ), .A1(\sine_gen.n26529 ), 
    .D0(\sine_gen.n26646 ), .C0(\sine_gen.n20685 ), .B0(\sine_gen.n20686 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n26649 ), 
    .F1(\sine_gen.n20188 ));
  sine_gen_SLICE_422 \sine_gen.SLICE_422 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n1018 ), .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n987 ), 
    .F0(\sine_gen.n26640 ));
  sine_gen_SLICE_423 \sine_gen.SLICE_423 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n26643 ), .B1(\sine_gen.n26805 ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n924 ), .B0(\sine_gen.n26640 ), .A0(\sine_gen.n955_adj_89 ), 
    .F0(\sine_gen.n26643 ), .F1(\sine_gen.n27852 ));
  sine_gen_SLICE_424 \sine_gen.SLICE_424 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.n20398 ), .B1(\sine_gen.n20397 ), 
    .A1(\sine_gen.address1[9] ), .D0(\sine_gen.n1916 ), .C0(\sine_gen.n26679 ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n20398 ), 
    .F1(\sine_gen.n26628 ));
  sine_gen_SLICE_425 \sine_gen.SLICE_425 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n21231 ), .B0(\sine_gen.n26628 ), .A0(\sine_gen.n21232 ), 
    .F0(\sine_gen.n20422 ));
  sine_gen_SLICE_426 \sine_gen.SLICE_426 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n20689 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n20688 ), .F0(\sine_gen.n26622 ));
  sine_gen_SLICE_427 \sine_gen.SLICE_427 ( .D0(\sine_gen.n20704 ), 
    .C0(\sine_gen.n20703 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n26622 ), .F0(\sine_gen.n3963 ));
  sine_gen_SLICE_428 \sine_gen.SLICE_428 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20713 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n20712 ), .F0(\sine_gen.n26616 ));
  sine_gen_SLICE_429 \sine_gen.SLICE_429 ( .D0(\sine_gen.n20668 ), 
    .C0(\sine_gen.n20667 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n26616 ), .F0(\sine_gen.n26619 ));
  sine_gen_SLICE_430 \sine_gen.SLICE_430 ( .D1(\sine_gen.n20677 ), 
    .C1(\sine_gen.n20676 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n93 ), .B0(\sine_gen.n78 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n20676 ), 
    .F1(\sine_gen.n26610 ));
  sine_gen_SLICE_431 \sine_gen.SLICE_431 ( .D1(\sine_gen.n20673 ), 
    .C1(\sine_gen.n20674 ), .B1(\sine_gen.n26610 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n620 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n15524 ), 
    .F0(\sine_gen.n20674 ), .F1(\sine_gen.n26613 ));
  sine_gen_SLICE_432 \sine_gen.SLICE_432 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2411_adj_252 ), 
    .F1(\sine_gen.n13423 ));
  sine_gen_SLICE_433 \sine_gen.SLICE_433 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2427_adj_253 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n2396_adj_923 ), .D0(\sine_gen.n3913 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n2411_adj_252 ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2427_adj_253 ), 
    .F1(\sine_gen.n27492 ));
  sine_gen_SLICE_434 \sine_gen.SLICE_434 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n379_adj_235 ), .B1(\sine_gen.n572_adj_163 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n379_adj_235 ), 
    .F1(\sine_gen.n26604 ));
  sine_gen_SLICE_435 \sine_gen.SLICE_435 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n20679 ), .B1(\sine_gen.n26190 ), .A1(\sine_gen.n20680 ), 
    .D0(\sine_gen.n109_adj_224 ), .C0(\sine_gen.n26604 ), 
    .B0(\sine_gen.n236_adj_328 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n20679 ), .F1(\sine_gen.n26193 ));
  sine_gen_SLICE_436 \sine_gen.SLICE_436 ( .D1(\sine_gen.n20776 ), 
    .C1(\sine_gen.n20775 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n589 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n173 ), .F0(\sine_gen.n20775 ), 
    .F1(\sine_gen.n26598 ));
  sine_gen_SLICE_437 \sine_gen.SLICE_437 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n26601 ), .B1(\sine_gen.n26619 ), .D0(\sine_gen.n26598 ), 
    .C0(\sine_gen.n20805 ), .B0(\sine_gen.n20806 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n26601 ), 
    .F1(\sine_gen.n21231 ));
  sine_gen_SLICE_438 \sine_gen.SLICE_438 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n2427 ), .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n2396 ), 
    .F0(\sine_gen.n26592 ));
  sine_gen_SLICE_439 \sine_gen.SLICE_439 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2333_adj_186 ), .B1(\sine_gen.n2364_adj_623 ), 
    .A1(\sine_gen.n26592 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.n13878 ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2333_adj_186 ), 
    .F1(\sine_gen.n26595 ));
  sine_gen_SLICE_440 \sine_gen.SLICE_440 ( .D1(\sine_gen.n20763 ), 
    .C1(\sine_gen.n20764 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n3537 ), .B0(\sine_gen.n1529 ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n20764 ), .F1(\sine_gen.n26586 ));
  sine_gen_SLICE_441 \sine_gen.SLICE_441 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n20658 ), .B1(\sine_gen.n26586 ), .A1(\sine_gen.n20659 ), 
    .C0(\sine_gen.n1356 ), .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n1676 ), 
    .F0(\sine_gen.n20658 ), .F1(\sine_gen.n26589 ));
  sine_gen_SLICE_442 \sine_gen.SLICE_442 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n20656 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n20655 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.n108 ), .F0(\sine_gen.n20656 ), .F1(\sine_gen.n26580 ));
  sine_gen_SLICE_443 \sine_gen.SLICE_443 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n26583 ), .B1(\sine_gen.n26589 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n20649 ), 
    .B0(\sine_gen.n20650 ), .A0(\sine_gen.n26580 ), .F0(\sine_gen.n26583 ), 
    .F1(\sine_gen.n20958 ));
  sine_gen_SLICE_444 \sine_gen.SLICE_444 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n20788 ), .B1(\sine_gen.n20787 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n2553 ), .C0(\sine_gen.n4016 ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n20788 ), .F1(\sine_gen.n26574 ));
  sine_gen_SLICE_445 \sine_gen.SLICE_445 ( .D1(\sine_gen.n20641 ), 
    .C1(\sine_gen.n20640 ), .B1(\sine_gen.n26574 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n2619 ), .C0(\sine_gen.n4016 ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n20640 ), .F1(\sine_gen.n26577 ));
  sine_gen_SLICE_446 \sine_gen.SLICE_446 ( .D1(\sine_gen.n2411_adj_252 ), 
    .C1(\sine_gen.n2573_adj_632 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2573_adj_632 ), .F1(\sine_gen.n20817 ));
  sine_gen_SLICE_447 \sine_gen.SLICE_447 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2810_adj_857 ), .A1(\sine_gen.n15676 ), 
    .D0(\sine_gen.n2573_adj_632 ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.n3913 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n2810_adj_857 ), .F1(\sine_gen.n20236 ));
  sine_gen_SLICE_448 \sine_gen.SLICE_448 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n20638 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n20637 ), .F0(\sine_gen.n26568 ));
  sine_gen_SLICE_449 \sine_gen.SLICE_449 ( .D1(\sine_gen.n20635 ), 
    .C1(\sine_gen.n20634 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n26568 ), .C0(\sine_gen.n2573 ), .B0(\sine_gen.n2411 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n20634 ), 
    .F1(\sine_gen.n26571 ));
  sine_gen_SLICE_450 \sine_gen.SLICE_450 ( .D1(\sine_gen.n18229 ), 
    .C1(\sine_gen.n18230 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n1356_adj_932 ), 
    .B0(\sine_gen.n1387_adj_107 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n18230 ), .F1(\sine_gen.n26562 ));
  sine_gen_SLICE_451 \sine_gen.SLICE_451 ( .D1(\sine_gen.n20623 ), 
    .C1(\sine_gen.n20622 ), .B1(\sine_gen.n26562 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n572_adj_163 ), .A0(\sine_gen.n844 ), .F0(\sine_gen.n20622 ), 
    .F1(\sine_gen.n26565 ));
  sine_gen_SLICE_452 \sine_gen.SLICE_452 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20917 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n20916 ), .F0(\sine_gen.n26556 ));
  sine_gen_SLICE_453 \sine_gen.SLICE_453 ( .D0(\sine_gen.n26556 ), 
    .C0(\sine_gen.n20592 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n20593 ), .F0(\sine_gen.n26559 ));
  sine_gen_SLICE_454 \sine_gen.SLICE_454 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n20854 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n20853 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n2986_adj_831 ), 
    .A0(\sine_gen.n4016 ), .F0(\sine_gen.n20854 ), .F1(\sine_gen.n26550 ));
  sine_gen_SLICE_455 \sine_gen.SLICE_455 ( .C1(\sine_gen.n26553 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n26793 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n20632 ), 
    .B0(\sine_gen.n20631 ), .A0(\sine_gen.n26550 ), .F0(\sine_gen.n26553 ), 
    .F1(\sine_gen.n20272 ));
  sine_gen_SLICE_456 \sine_gen.SLICE_456 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3450_adj_647 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n3419_adj_646 ), .F0(\sine_gen.n26544 ));
  sine_gen_SLICE_457 \sine_gen.SLICE_457 ( .D1(\sine_gen.n3356_adj_652 ), 
    .C1(\sine_gen.address1[6] ), .B1(\sine_gen.n158_adj_651 ), 
    .A1(\sine_gen.n26544 ), .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n572 ), 
    .A0(\sine_gen.n589_adj_586 ), .F0(\sine_gen.n3356_adj_652 ), 
    .F1(\sine_gen.n26547 ));
  sine_gen_SLICE_458 \sine_gen.SLICE_458 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n20868 ), .B1(\sine_gen.n20869 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n4016 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n3537 ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n20868 ), 
    .F1(\sine_gen.n26538 ));
  sine_gen_SLICE_459 \sine_gen.SLICE_459 ( .C1(\sine_gen.n26541 ), 
    .B1(\sine_gen.n25845 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.n26538 ), .C0(\sine_gen.n20625 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n20626 ), 
    .F0(\sine_gen.n26541 ), .F1(\sine_gen.n20974 ));
  sine_gen_SLICE_460 \sine_gen.SLICE_460 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n20883 ), .B1(\sine_gen.n20884 ), 
    .A1(\sine_gen.address3[5] ), .C0(\sine_gen.n78_adj_195 ), 
    .B0(\sine_gen.n93_adj_805 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n20883 ), .F1(\sine_gen.n26532 ));
  sine_gen_SLICE_461 \sine_gen.SLICE_461 ( .D1(\sine_gen.n26532 ), 
    .C1(\sine_gen.n20620 ), .B1(\sine_gen.n20619 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n157_adj_197 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n731 ), .F0(\sine_gen.n20620 ), 
    .F1(\sine_gen.n26535 ));
  sine_gen_SLICE_462 \sine_gen.SLICE_462 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n3419_adj_655 ), .B1(\sine_gen.n3450_adj_656 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n30_adj_557 ), .B0(\sine_gen.n1165_adj_97 ), 
    .F0(\sine_gen.n3419_adj_655 ), .F1(\sine_gen.n26526 ));
  sine_gen_SLICE_463 \sine_gen.SLICE_463 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n3356_adj_657 ), .B0(\sine_gen.n413_adj_390 ), 
    .A0(\sine_gen.n26526 ), .F0(\sine_gen.n26529 ));
  sine_gen_SLICE_464 \sine_gen.SLICE_464 ( .D1(\sine_gen.n20601 ), 
    .C1(\sine_gen.address3[5] ), .B1(\sine_gen.n20602 ), 
    .A1(\sine_gen.address3[6] ), .C0(\sine_gen.n93_adj_805 ), 
    .B0(\sine_gen.n13521 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n20602 ), .F1(\sine_gen.n26520 ));
  sine_gen_SLICE_465 \sine_gen.SLICE_465 ( .C1(\sine_gen.n26523 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n893_adj_244 ), 
    .D0(\sine_gen.n20599 ), .C0(\sine_gen.n20598 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n26520 ), 
    .F0(\sine_gen.n26523 ), .F1(\sine_gen.n20887 ));
  sine_gen_SLICE_466 \sine_gen.SLICE_466 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_94 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n109_adj_279 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n109_adj_279 ), .F1(\sine_gen.n26514 ));
  sine_gen_SLICE_467 \sine_gen.SLICE_467 ( .D0(\sine_gen.n78_adj_278 ), 
    .C0(\sine_gen.n26514 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n205_adj_92 ), .F0(\sine_gen.n20432 ));
  sine_gen_SLICE_468 \sine_gen.SLICE_468 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20596 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n20595 ), .F0(\sine_gen.n26508 ));
  sine_gen_SLICE_469 \sine_gen.SLICE_469 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n26511 ), .B1(\sine_gen.n26565 ), .D0(\sine_gen.n20590 ), 
    .C0(\sine_gen.n20589 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n26508 ), .F0(\sine_gen.n26511 ), .F1(\sine_gen.n21232 ));
  sine_gen_SLICE_470 \sine_gen.SLICE_470 ( .D1(\sine_gen.n20617 ), 
    .C1(\sine_gen.n20616 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n93_adj_99 ), 
    .B0(\sine_gen.n188_adj_322 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n20616 ), .F1(\sine_gen.n26502 ));
  sine_gen_SLICE_471 \sine_gen.SLICE_471 ( .D1(\sine_gen.n26502 ), 
    .C1(\sine_gen.n20629 ), .B1(\sine_gen.n20628 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n157_adj_376 ), 
    .C0(\sine_gen.address1[4] ), .A0(\sine_gen.n699 ), .F0(\sine_gen.n20629 ), 
    .F1(\sine_gen.n26505 ));
  sine_gen_SLICE_472 \sine_gen.SLICE_472 ( .C1(\sine_gen.n3212_adj_442 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n4041_adj_441 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n4041_adj_441 ), .F1(\sine_gen.n4088_adj_669 ));
  sine_gen_SLICE_473 \sine_gen.SLICE_473 ( .D1(\sine_gen.address3[5] ), 
    .B1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n4088_adj_669 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n27972 ), 
    .F1(\sine_gen.n14006 ));
  sine_gen_SLICE_474 \sine_gen.SLICE_474 ( .D0(\sine_gen.n3930_adj_670 ), 
    .C0(\sine_gen.n3961_adj_671 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n26496 ));
  sine_gen_SLICE_475 \sine_gen.SLICE_475 ( .D1(\sine_gen.n3898_adj_673 ), 
    .C1(\sine_gen.n21534 ), .B1(\sine_gen.n26496 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.n3913 ), .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n21534 ), 
    .F1(\sine_gen.n26499 ));
  sine_gen_SLICE_476 \sine_gen.SLICE_476 ( .D0(\sine_gen.n20970 ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n20971 ), .F0(\sine_gen.n26490 ));
  sine_gen_SLICE_477 \sine_gen.SLICE_477 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20586 ), .B0(\sine_gen.n26490 ), .A0(\sine_gen.n20587 ), 
    .F0(\sine_gen.n26493 ));
  sine_gen_SLICE_478 \sine_gen.SLICE_478 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n4057_adj_674 ), .B1(\sine_gen.n3132 ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n3100_adj_615 ), 
    .B0(\sine_gen.n4041 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n4057_adj_674 ), .F1(\sine_gen.n26484 ));
  sine_gen_SLICE_479 \sine_gen.SLICE_479 ( .C1(\sine_gen.n26487 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n26499 ), 
    .D0(\sine_gen.n4025_adj_676 ), .C0(\sine_gen.n3994_adj_677 ), 
    .B0(\sine_gen.n26484 ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n26487 ), .F1(\sine_gen.n20416 ));
  sine_gen_SLICE_480 \sine_gen.SLICE_480 ( .D1(\sine_gen.n221_adj_678 ), 
    .C1(\sine_gen.n252_adj_679 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n251_adj_823 ), .A0(\sine_gen.n236_adj_834 ), 
    .F0(\sine_gen.n252_adj_679 ), .F1(\sine_gen.n26478 ));
  sine_gen_SLICE_481 \sine_gen.SLICE_481 ( .C1(\sine_gen.n26481 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n25863 ), 
    .D0(\sine_gen.n26478 ), .C0(\sine_gen.n189_adj_680 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n158_adj_681 ), 
    .F0(\sine_gen.n26481 ), .F1(\sine_gen.n20349 ));
  sine_gen_SLICE_482 \sine_gen.SLICE_482 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n20416 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n26241 ), .F0(\sine_gen.n26472 ));
  sine_gen_SLICE_483 \sine_gen.SLICE_483 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n21216 ), .B0(\sine_gen.n26472 ), .A0(\sine_gen.n21217 ), 
    .F0(\sine_gen.n20434 ));
  sine_gen_SLICE_484 \sine_gen.SLICE_484 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n20997 ), .B1(\sine_gen.n20998 ), 
    .A1(\sine_gen.address3[6] ), .C0(\sine_gen.n859_adj_198 ), 
    .B0(\sine_gen.n3355 ), .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n20997 ), 
    .F1(\sine_gen.n26466 ));
  sine_gen_SLICE_485 \sine_gen.SLICE_485 ( .C1(\sine_gen.n26469 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n26493 ), 
    .D0(\sine_gen.n26466 ), .C0(\sine_gen.n20580 ), .B0(\sine_gen.n20581 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n26469 ), 
    .F1(\sine_gen.n20889 ));
  sine_gen_SLICE_486 \sine_gen.SLICE_486 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n18235 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n18236 ), .F0(\sine_gen.n26460 ));
  sine_gen_SLICE_487 \sine_gen.SLICE_487 ( .D1(\sine_gen.n20577 ), 
    .C1(\sine_gen.address3[6] ), .B1(\sine_gen.n26460 ), 
    .A1(\sine_gen.n20578 ), .D0(\sine_gen.n251_adj_428 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n844_adj_761 ), 
    .F0(\sine_gen.n20577 ), .F1(\sine_gen.n26463 ));
  sine_gen_SLICE_488 \sine_gen.SLICE_488 ( .D1(\sine_gen.n20017 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.n420_adj_686 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.n13509 ), .F0(\sine_gen.n20017 ), .F1(\sine_gen.n26454 ));
  sine_gen_SLICE_489 \sine_gen.SLICE_489 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.n21074 ), .B1(\sine_gen.n25794 ), 
    .A1(\sine_gen.n3835_adj_950 ), .D0(\sine_gen.n3643_adj_688 ), 
    .C0(\sine_gen.n3612 ), .B0(\sine_gen.address2[6] ), .A0(\sine_gen.n26454 ), 
    .F0(\sine_gen.n21074 ), .F1(\sine_gen.n25797 ));
  sine_gen_SLICE_490 \sine_gen.SLICE_490 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n572 ), .A1(\sine_gen.n1165 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1165 ), 
    .F1(\sine_gen.n955_adj_89 ));
  sine_gen_SLICE_491 \sine_gen.SLICE_491 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n21403 ), .B1(\sine_gen.n21402 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n3913 ), .A0(\sine_gen.n1165 ), 
    .F0(\sine_gen.n21403 ), .F1(\sine_gen.n25872 ));
  sine_gen_SLICE_492 \sine_gen.SLICE_492 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20569 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n20568 ), .F0(\sine_gen.n26448 ));
  sine_gen_SLICE_493 \sine_gen.SLICE_493 ( .D1(\sine_gen.n21052 ), 
    .C1(\sine_gen.n21051 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n26448 ), .D0(\sine_gen.n19950 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n1691_adj_756 ), 
    .F0(\sine_gen.n21051 ), .F1(\sine_gen.n26451 ));
  sine_gen_SLICE_494 \sine_gen.SLICE_494 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n476_adj_692 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n507_adj_693 ), .F0(\sine_gen.n26442 ));
  sine_gen_SLICE_495 \sine_gen.SLICE_495 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n26445 ), .A1(\sine_gen.n382 ), .D0(\sine_gen.n26442 ), 
    .C0(\sine_gen.n444_adj_694 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n158_adj_681 ), .F0(\sine_gen.n26445 ), 
    .F1(\sine_gen.n20350 ));
  sine_gen_SLICE_496 \sine_gen.SLICE_496 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n21031 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n21030 ), .F0(\sine_gen.n26436 ));
  sine_gen_SLICE_497 \sine_gen.SLICE_497 ( .C1(\sine_gen.n26439 ), 
    .B1(\sine_gen.n25779 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.n20572 ), .C0(\sine_gen.n26436 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n20571 ), 
    .F0(\sine_gen.n26439 ), .F1(\sine_gen.n20898 ));
  sine_gen_SLICE_498 \sine_gen.SLICE_498 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n20902 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n20901 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n476_adj_964 ), .A0(\sine_gen.n221_adj_946 ), 
    .F0(\sine_gen.n20902 ), .F1(\sine_gen.n26430 ));
  sine_gen_SLICE_499 \sine_gen.SLICE_499 ( .D0(\sine_gen.n20893 ), 
    .C0(\sine_gen.n20892 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n26430 ), .F0(\sine_gen.n26433 ));
  sine_gen_SLICE_500 \sine_gen.SLICE_500 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n21040 ), .B1(\sine_gen.n21039 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n13533 ), .A0(\sine_gen.n19996 ), .F0(\sine_gen.n21040 ), 
    .F1(\sine_gen.n26424 ));
  sine_gen_SLICE_501 \sine_gen.SLICE_501 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20562 ), .B0(\sine_gen.n26424 ), .A0(\sine_gen.n20563 ), 
    .F0(\sine_gen.n26427 ));
  sine_gen_SLICE_502 \sine_gen.SLICE_502 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n109_adj_698 ), .B1(\sine_gen.n15 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n109_adj_698 ), .F1(\sine_gen.n26418 ));
  sine_gen_SLICE_503 \sine_gen.SLICE_503 ( .D0(\sine_gen.n205 ), 
    .C0(\sine_gen.n26418 ), .B0(\sine_gen.n78_adj_119 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n26421 ));
  sine_gen_SLICE_504 \sine_gen.SLICE_504 ( .D0(\sine_gen.n221_adj_702 ), 
    .C0(\sine_gen.n252_adj_703 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n26412 ));
  sine_gen_SLICE_505 \sine_gen.SLICE_505 ( .C1(\sine_gen.address3[7] ), 
    .B1(\sine_gen.n26415 ), .A1(\sine_gen.n26613 ), .D0(\sine_gen.n26412 ), 
    .C0(\sine_gen.n189_adj_706 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n158_adj_478 ), .F0(\sine_gen.n26415 ), 
    .F1(\sine_gen.n20937 ));
  sine_gen_SLICE_506 \sine_gen.SLICE_506 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n20559 ), .B1(\sine_gen.n20560 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n2507_adj_568 ), .B0(\sine_gen.n2426_adj_575 ), 
    .F0(\sine_gen.n20559 ), .F1(\sine_gen.n26406 ));
  sine_gen_SLICE_507 \sine_gen.SLICE_507 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n26409 ), .B1(\sine_gen.n27849 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n20557 ), 
    .B0(\sine_gen.n26406 ), .A0(\sine_gen.n20556 ), .F0(\sine_gen.n26409 ), 
    .F1(\sine_gen.n20905 ));
  sine_gen_SLICE_508 \sine_gen.SLICE_508 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n26400 ), .B1(\sine_gen.n30 ), .A1(\sine_gen.n15_adj_94 ), 
    .D0(\sine_gen.n15580 ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n157 ), .F0(\sine_gen.n26400 ), 
    .F1(\sine_gen.n20441 ));
  sine_gen_SLICE_510 \sine_gen.SLICE_510 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n18245 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n18244 ), .F0(\sine_gen.n26394 ));
  sine_gen_SLICE_511 \sine_gen.SLICE_511 ( .C1(\sine_gen.n26397 ), 
    .B1(\sine_gen.n2685 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n20532 ), 
    .B0(\sine_gen.n26394 ), .A0(\sine_gen.n20533 ), .F0(\sine_gen.n26397 ), 
    .F1(\sine_gen.n20907 ));
  sine_gen_SLICE_512 \sine_gen.SLICE_512 ( .D1(\sine_gen.n2507_adj_568 ), 
    .C1(\sine_gen.n26388 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n2636_adj_564 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n2682_adj_667 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n2283_adj_562 ), .F0(\sine_gen.n26388 ), 
    .F1(\sine_gen.n26391 ));
  sine_gen_SLICE_514 \sine_gen.SLICE_514 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n380_adj_717 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n349_adj_716 ), .F0(\sine_gen.n26382 ));
  sine_gen_SLICE_515 \sine_gen.SLICE_515 ( .D1(\sine_gen.n636_adj_719 ), 
    .C1(\sine_gen.n317_adj_718 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n26382 ), .D0(\sine_gen.address3[4] ), .C0(\sine_gen.n301 ), 
    .B0(\sine_gen.n316_adj_773 ), .F0(\sine_gen.n317_adj_718 ), 
    .F1(\sine_gen.n26385 ));
  sine_gen_SLICE_516 \sine_gen.SLICE_516 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n21365 ), .B1(\sine_gen.n21362 ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.n1340 ), .C0(\sine_gen.n1467 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n27528 ), 
    .F0(\sine_gen.n21365 ), .F1(\sine_gen.n26376 ));
  sine_gen_SLICE_517 \sine_gen.SLICE_517 ( .D1(\sine_gen.n21356 ), 
    .C1(\sine_gen.n25893 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.n26376 ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20196 ), .B0(\sine_gen.n25890 ), .A0(\sine_gen.n20197 ), 
    .F0(\sine_gen.n25893 ), .F1(\sine_gen.n20444 ));
  sine_gen_SLICE_518 \sine_gen.SLICE_518 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n20524 ), .B1(\sine_gen.n20523 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.n93_adj_633 ), .A0(\sine_gen.n13437 ), 
    .F0(\sine_gen.n20524 ), .F1(\sine_gen.n26370 ));
  sine_gen_SLICE_519 \sine_gen.SLICE_519 ( .D1(\sine_gen.n893_adj_243 ), 
    .C1(\sine_gen.n26373 ), .A1(\sine_gen.address2[7] ), 
    .D0(\sine_gen.n26370 ), .C0(\sine_gen.n20520 ), .B0(\sine_gen.n20521 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n26373 ), 
    .F1(\sine_gen.n20227 ));
  sine_gen_SLICE_520 \sine_gen.SLICE_520 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n589_adj_586 ), .B1(\sine_gen.n30 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n589_adj_586 ), .F1(\sine_gen.n605_adj_587 ));
  sine_gen_SLICE_521 \sine_gen.SLICE_521 ( .D1(\sine_gen.n3913 ), 
    .C1(\sine_gen.n3100_adj_615 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.n589_adj_586 ), 
    .C0(\sine_gen.n3913 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n20194 ), 
    .F1(\sine_gen.n15676 ));
  sine_gen_SLICE_522 \sine_gen.SLICE_522 ( .D1(\sine_gen.n12538 ), 
    .C1(\sine_gen.n26364 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n3482_adj_724 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n3212 ), .B0(\sine_gen.n3627 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n26364 ), .F1(\sine_gen.n26367 ));
  sine_gen_SLICE_524 \sine_gen.SLICE_524 ( .D1(\sine_gen.n476_adj_725 ), 
    .C1(\sine_gen.n221_adj_702 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .C0(\sine_gen.n93 ), .B0(\sine_gen.n109 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n221_adj_702 ), 
    .F1(\sine_gen.n26358 ));
  sine_gen_SLICE_525 \sine_gen.SLICE_525 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n26361 ), .B1(\sine_gen.n26385 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n26358 ), 
    .B0(\sine_gen.n413_adj_728 ), .A0(\sine_gen.n444_adj_727 ), 
    .F0(\sine_gen.n26361 ), .F1(\sine_gen.n20938 ));
  sine_gen_SLICE_527 \sine_gen.SLICE_527 ( .D1(\sine_gen.n26352 ), 
    .C1(\sine_gen.n20751 ), .B1(\sine_gen.n20752 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n2700_adj_908 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n3977 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n20751 ), 
    .F1(\sine_gen.n3067_adj_732 ));
  sine_gen_SLICE_528 \sine_gen.SLICE_528 ( .D1(\sine_gen.n93_adj_633 ), 
    .C1(\sine_gen.n26346 ), .B1(\sine_gen.n188_adj_408 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.n109_adj_219 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n15_adj_734 ), .F0(\sine_gen.n26346 ), 
    .F1(\sine_gen.n21098 ));
  sine_gen_SLICE_530 \sine_gen.SLICE_530 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n605_adj_738 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n636_adj_719 ), .D0(\sine_gen.n142 ), 
    .B0(\sine_gen.n589_adj_229 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n605_adj_738 ), .F1(\sine_gen.n26340 ));
  sine_gen_SLICE_531 \sine_gen.SLICE_531 ( .D1(\sine_gen.n573_adj_739 ), 
    .C1(\sine_gen.n542_adj_740 ), .B1(\sine_gen.n26340 ), 
    .A1(\sine_gen.address3[6] ), .C0(\sine_gen.n541 ), 
    .B0(\sine_gen.n236_adj_906 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n542_adj_740 ), .F1(\sine_gen.n26343 ));
  sine_gen_SLICE_532 \sine_gen.SLICE_532 ( .D1(\sine_gen.n700_adj_266 ), 
    .C1(\sine_gen.n26334 ), .B1(\sine_gen.n732_adj_269 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n860_adj_743 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n636_adj_719 ), .F0(\sine_gen.n26334 ), 
    .F1(\sine_gen.n26337 ));
  sine_gen_SLICE_534 \sine_gen.SLICE_534 ( .D1(\sine_gen.n78_adj_119 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n428 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n78_adj_119 ), 
    .F1(\sine_gen.n26328 ));
  sine_gen_SLICE_535 \sine_gen.SLICE_535 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n26328 ), .B0(\sine_gen.n109_adj_698 ), .A0(\sine_gen.n348 ), 
    .F0(\sine_gen.n20453 ));
  sine_gen_SLICE_536 \sine_gen.SLICE_536 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n27966 ), .B1(\sine_gen.n3148 ), 
    .A1(\sine_gen.n3163_adj_876 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n27966 ), 
    .F1(\sine_gen.n20155 ));
  sine_gen_SLICE_538 \sine_gen.SLICE_538 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n2556 ), .B0(\sine_gen.n20234 ), .A0(\sine_gen.address1[8] ), 
    .F0(\sine_gen.n26322 ));
  sine_gen_SLICE_539 \sine_gen.SLICE_539 ( .D1(\sine_gen.address1[10] ), 
    .C1(\sine_gen.n20456 ), .B1(\sine_gen.n20462 ), .A1(\sine_gen.n25788 ), 
    .D0(\sine_gen.n2301_adj_747 ), .C0(\sine_gen.n19949 ), 
    .B0(\sine_gen.n26322 ), .A0(\sine_gen.address1[8] ), 
    .F0(\sine_gen.n20456 ), .F1(\sine_gen.n25791 ));
  sine_gen_SLICE_540 \sine_gen.SLICE_540 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n2843_adj_565 ), .B1(\sine_gen.n2778_adj_658 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n2843_adj_565 ), 
    .F1(\sine_gen.n26316 ));
  sine_gen_SLICE_541 \sine_gen.SLICE_541 ( .D1(\sine_gen.n2715_adj_661 ), 
    .C1(\sine_gen.n2828_adj_654 ), .B1(\sine_gen.n26316 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n2828_adj_654 ), 
    .F1(\sine_gen.n26319 ));
  sine_gen_SLICE_542 \sine_gen.SLICE_542 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n2025 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2025 ), .F1(\sine_gen.n2300 ));
  sine_gen_SLICE_543 \sine_gen.SLICE_543 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n2301_adj_797 ), .A1(\sine_gen.n19960 ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.n2300 ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.n7 ), 
    .F0(\sine_gen.n2301_adj_797 ), .F1(\sine_gen.n20304 ));
  sine_gen_SLICE_544 \sine_gen.SLICE_544 ( .D1(\sine_gen.n1018_adj_752 ), 
    .C1(\sine_gen.n987_adj_751 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .C0(\sine_gen.n15_adj_84 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n986 ), 
    .F0(\sine_gen.n987_adj_751 ), .F1(\sine_gen.n26310 ));
  sine_gen_SLICE_545 \sine_gen.SLICE_545 ( .C1(\sine_gen.n26313 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n26337 ), 
    .D0(\sine_gen.n26310 ), .C0(\sine_gen.n924_adj_754 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n955_adj_753 ), 
    .F0(\sine_gen.n26313 ), .F1(\sine_gen.n20338 ));
  sine_gen_SLICE_546 \sine_gen.SLICE_546 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n19950 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n13423 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n19950 ), 
    .F1(\sine_gen.n26304 ));
  sine_gen_SLICE_547 \sine_gen.SLICE_547 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n26307 ), .A1(\sine_gen.n26139 ), 
    .D0(\sine_gen.n1691_adj_756 ), .C0(\sine_gen.n26304 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n1882 ), .F0(\sine_gen.n26307 ), 
    .F1(\sine_gen.n1916 ));
  sine_gen_SLICE_548 \sine_gen.SLICE_548 ( .D1(\sine_gen.n20448 ), 
    .C1(\sine_gen.n20449 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n379_adj_552 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n236_adj_574 ), 
    .F0(\sine_gen.n20449 ), .F1(\sine_gen.n26298 ));
  sine_gen_SLICE_549 \sine_gen.SLICE_549 ( .D0(\sine_gen.n26298 ), 
    .C0(\sine_gen.n20445 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n20446 ), .F0(\sine_gen.n26301 ));
  sine_gen_SLICE_550 \sine_gen.SLICE_550 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20428 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n20427 ), .F0(\sine_gen.n26292 ));
  sine_gen_SLICE_551 \sine_gen.SLICE_551 ( .D1(\sine_gen.n893 ), 
    .C1(\sine_gen.n26295 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n20424 ), 
    .B0(\sine_gen.n26292 ), .A0(\sine_gen.n20425 ), .F0(\sine_gen.n26295 ), 
    .F1(\sine_gen.n20827 ));
  sine_gen_SLICE_553 \sine_gen.SLICE_553 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n4057_adj_453 ), .A1(\sine_gen.n15650 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.n4041_adj_441 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n108 ), 
    .F0(\sine_gen.n4057_adj_453 ), .F1(\sine_gen.n21220 ));
  sine_gen_SLICE_554 \sine_gen.SLICE_554 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n20881 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n20880 ), .C0(\sine_gen.n252_adj_945 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n221_adj_946 ), 
    .F0(\sine_gen.n20881 ), .F1(\sine_gen.n26280 ));
  sine_gen_SLICE_555 \sine_gen.SLICE_555 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.n26283 ), .A1(\sine_gen.n26433 ), .D0(\sine_gen.n20432 ), 
    .C0(\sine_gen.n26280 ), .B0(\sine_gen.n20441 ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n26283 ), 
    .F1(\sine_gen.n20438 ));
  sine_gen_SLICE_556 \sine_gen.SLICE_556 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.n20401 ), .B1(\sine_gen.n20400 ), 
    .A1(\sine_gen.address1[9] ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n3067_adj_940 ), .B0(\sine_gen.n26097 ), 
    .F0(\sine_gen.n20401 ), .F1(\sine_gen.n26274 ));
  sine_gen_SLICE_557 \sine_gen.SLICE_557 ( .D1(\sine_gen.address1[11] ), 
    .C1(\sine_gen.n26277 ), .B1(\sine_gen.address1[10] ), 
    .A1(\sine_gen.n20434 ), .D0(\sine_gen.n21225 ), .C0(\sine_gen.n26274 ), 
    .B0(\sine_gen.address1[9] ), .A0(\sine_gen.n21226 ), 
    .F0(\sine_gen.n26277 ), .F1(\sine_gen.n26286 ));
  sine_gen_SLICE_558 \sine_gen.SLICE_558 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.n2300_adj_767 ), .B1(\sine_gen.n13649 ), 
    .A1(\sine_gen.address2[6] ), .C0(\sine_gen.n2299 ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n2300_adj_767 ), .F1(\sine_gen.n2301_adj_768 ));
  sine_gen_SLICE_560 \sine_gen.SLICE_560 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n20389 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n26193 ), .F0(\sine_gen.n26268 ));
  sine_gen_SLICE_561 \sine_gen.SLICE_561 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n21240 ), .B0(\sine_gen.n26268 ), .A0(\sine_gen.n21241 ), 
    .F0(\sine_gen.n26271 ));
  sine_gen_SLICE_562 \sine_gen.SLICE_562 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.n21208 ), 
    .A0(\sine_gen.n21207 ), .F0(\sine_gen.n26262 ));
  sine_gen_SLICE_563 \sine_gen.SLICE_563 ( .D0(\sine_gen.n20410 ), 
    .C0(\sine_gen.n20409 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n26262 ), .F0(\sine_gen.n26265 ));
  sine_gen_SLICE_564 \sine_gen.SLICE_564 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n26259 ), .B1(\sine_gen.n27273 ), 
    .D0(\sine_gen.n2426_adj_249 ), .C0(\sine_gen.n26256 ), 
    .B0(\sine_gen.n2828_adj_327 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n26259 ), .F1(\sine_gen.n2940 ));
  sine_gen_SLICE_565 \sine_gen.SLICE_565 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3100_adj_615 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n2843_adj_326 ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3100_adj_615 ), .F1(\sine_gen.n26256 ));
  sine_gen_SLICE_566 \sine_gen.SLICE_566 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n3067_adj_732 ), .B0(\sine_gen.n2940 ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n26250 ));
  sine_gen_SLICE_567 \sine_gen.SLICE_567 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.n26157 ), .B1(\sine_gen.n26250 ), .A1(\sine_gen.n20237 ), 
    .D0(\sine_gen.n26154 ), .C0(\sine_gen.n20817 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n20818 ), 
    .F0(\sine_gen.n26157 ), .F1(\sine_gen.n20462 ));
  sine_gen_SLICE_568 \sine_gen.SLICE_568 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1275_adj_781 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n1244_adj_780 ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n109 ), .A0(\sine_gen.n15518 ), 
    .F0(\sine_gen.n1275_adj_781 ), .F1(\sine_gen.n26244 ));
  sine_gen_SLICE_569 \sine_gen.SLICE_569 ( .C1(\sine_gen.n26247 ), 
    .B1(\sine_gen.n26733 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n1212_adj_782 ), 
    .B0(\sine_gen.n955_adj_753 ), .A0(\sine_gen.n26244 ), 
    .F0(\sine_gen.n26247 ), .F1(\sine_gen.n20955 ));
  sine_gen_SLICE_570 \sine_gen.SLICE_570 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n3834_adj_783 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n1770_adj_247 ), .F0(\sine_gen.n26238 ));
  sine_gen_SLICE_571 \sine_gen.SLICE_571 ( .D0(\sine_gen.n21058 ), 
    .C0(\sine_gen.n21057 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n26238 ), .F0(\sine_gen.n26241 ));
  sine_gen_SLICE_572 \sine_gen.SLICE_572 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20407 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n20406 ), .F0(\sine_gen.n26232 ));
  sine_gen_SLICE_573 \sine_gen.SLICE_573 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n26235 ), .B1(\sine_gen.n26265 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n20403 ), 
    .B0(\sine_gen.n26232 ), .A0(\sine_gen.n20404 ), .F0(\sine_gen.n26235 ), 
    .F1(\sine_gen.n20829 ));
  sine_gen_SLICE_576 \sine_gen.SLICE_576 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n1403_adj_789 ), .B1(\sine_gen.n1372_adj_788 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n1402 ), .A0(\sine_gen.n301 ), .F0(\sine_gen.n1403_adj_789 ), 
    .F1(\sine_gen.n26226 ));
  sine_gen_SLICE_577 \sine_gen.SLICE_577 ( .D1(\sine_gen.n26226 ), 
    .C1(\sine_gen.n1340_adj_791 ), .B1(\sine_gen.n1309_adj_792 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n1324_adj_854 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n443_adj_236 ), 
    .F0(\sine_gen.n1340_adj_791 ), .F1(\sine_gen.n26229 ));
  sine_gen_SLICE_578 \sine_gen.SLICE_578 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3306 ), .A1(\sine_gen.n3960_adj_353 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3306 ), .F1(\sine_gen.n3961_adj_354 ));
  sine_gen_SLICE_580 \sine_gen.SLICE_580 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2459_adj_794 ), .B1(\sine_gen.n26220 ), 
    .A1(\sine_gen.n2444_adj_795 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2444_adj_795 ), 
    .F1(\sine_gen.n26223 ));
  sine_gen_SLICE_581 \sine_gen.SLICE_581 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n19954 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n2380 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n19954 ), .F1(\sine_gen.n26220 ));
  sine_gen_SLICE_582 \sine_gen.SLICE_582 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n18220 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n18221 ), .F0(\sine_gen.n26214 ));
  sine_gen_SLICE_583 \sine_gen.SLICE_583 ( .D0(\sine_gen.n20392 ), 
    .C0(\sine_gen.n20391 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n26214 ), .F0(\sine_gen.n26217 ));
  sine_gen_SLICE_584 \sine_gen.SLICE_584 ( .D1(\sine_gen.n109 ), 
    .C1(\sine_gen.n3001_adj_499 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n3001_adj_499 ), 
    .F1(\sine_gen.n26208 ));
  sine_gen_SLICE_585 \sine_gen.SLICE_585 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n3163_adj_624 ), .B1(\sine_gen.n26208 ), 
    .A1(\sine_gen.n3148_adj_629 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n3163_adj_624 ), 
    .F1(\sine_gen.n26211 ));
  sine_gen_SLICE_586 \sine_gen.SLICE_586 ( .D0(\sine_gen.n18256 ), 
    .C0(\sine_gen.n18257 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n26202 ));
  sine_gen_SLICE_587 \sine_gen.SLICE_587 ( .C1(\sine_gen.n26205 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n2685_adj_942 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n20373 ), 
    .B0(\sine_gen.n26202 ), .A0(\sine_gen.n20374 ), .F0(\sine_gen.n26205 ), 
    .F1(\sine_gen.n20400 ));
  sine_gen_SLICE_588 \sine_gen.SLICE_588 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n3834_adj_798 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n420_adj_774 ), .D0(\sine_gen.n20010 ), 
    .C0(\sine_gen.n3833_adj_917 ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n3834_adj_798 ), .F1(\sine_gen.n26196 ));
  sine_gen_SLICE_590 \sine_gen.SLICE_590 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n21257 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n764_adj_801 ), .D0(\sine_gen.n173 ), .C0(\sine_gen.n27738 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n653 ), .F0(\sine_gen.n21257 ), 
    .F1(\sine_gen.n26190 ));
  sine_gen_SLICE_592 \sine_gen.SLICE_592 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.address2[6] ), .B1(\sine_gen.n20361 ), 
    .A1(\sine_gen.n20362 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.n7 ), .A0(\sine_gen.n1084 ), 
    .F0(\sine_gen.n20362 ), .F1(\sine_gen.n26184 ));
  sine_gen_SLICE_593 \sine_gen.SLICE_593 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.n26187 ), .B1(\sine_gen.n1788 ), .A1(\sine_gen.n27594 ), 
    .D0(\sine_gen.n26184 ), .C0(\sine_gen.n21309 ), .B0(\sine_gen.n21310 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n26187 ), 
    .F1(\sine_gen.n27597 ));
  sine_gen_SLICE_594 \sine_gen.SLICE_594 ( .D1(\sine_gen.n1530_adj_807 ), 
    .C1(\sine_gen.n1309_adj_792 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n301 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n251_adj_690 ), 
    .F0(\sine_gen.n1309_adj_792 ), .F1(\sine_gen.n26178 ));
  sine_gen_SLICE_595 \sine_gen.SLICE_595 ( .D1(\sine_gen.n26229 ), 
    .C1(\sine_gen.n26181 ), .B1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.n26178 ), .C0(\sine_gen.n1467_adj_808 ), 
    .B0(\sine_gen.n1340_adj_791 ), .A0(\sine_gen.address3[6] ), 
    .F0(\sine_gen.n26181 ), .F1(\sine_gen.n20956 ));
  sine_gen_SLICE_596 \sine_gen.SLICE_596 ( .D0(\sine_gen.n20856 ), 
    .C0(\sine_gen.n20857 ), .B0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.address3[9] ), .F0(\sine_gen.n26166 ));
  sine_gen_SLICE_597 \sine_gen.SLICE_597 ( .D1(\sine_gen.n26166 ), 
    .C1(\sine_gen.n20841 ), .B1(\sine_gen.n20842 ), 
    .A1(\sine_gen.address3[9] ), .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n2301_adj_901 ), .A0(\sine_gen.n2174_adj_900 ), 
    .F0(\sine_gen.n20841 ), .F1(\sine_gen.n26169 ));
  sine_gen_SLICE_598 \sine_gen.SLICE_598 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n20368 ), .B0(\sine_gen.n26115 ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n26160 ));
  sine_gen_SLICE_599 \sine_gen.SLICE_599 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n20364 ), .B1(\sine_gen.n20365 ), .A1(\sine_gen.n26160 ), 
    .C0(\sine_gen.n2301_adj_887 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n2174_adj_888 ), .F0(\sine_gen.n20364 ), 
    .F1(\sine_gen.n26163 ));
  sine_gen_SLICE_600 \sine_gen.SLICE_600 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n20851 ), .B1(\sine_gen.n20850 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n2553_adj_592 ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n20851 ), .F1(\sine_gen.n26154 ));
  sine_gen_SLICE_602 \sine_gen.SLICE_602 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.address3[6] ), .B1(\sine_gen.n21259 ), 
    .A1(\sine_gen.n21258 ), .D0(\sine_gen.n1451_adj_419 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n1387_adj_425 ), 
    .F0(\sine_gen.n21259 ), .F1(\sine_gen.n26148 ));
  sine_gen_SLICE_603 \sine_gen.SLICE_603 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n26151 ), .B1(\sine_gen.n26217 ), .D0(\sine_gen.n20353 ), 
    .C0(\sine_gen.n20352 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n26148 ), .F0(\sine_gen.n26151 ), .F1(\sine_gen.n20830 ));
  sine_gen_SLICE_604 \sine_gen.SLICE_604 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n21283 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n21282 ), .F0(\sine_gen.n26142 ));
  sine_gen_SLICE_605 \sine_gen.SLICE_605 ( .D0(\sine_gen.n26142 ), 
    .C0(\sine_gen.n20349 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n20350 ), .F0(\sine_gen.n26145 ));
  sine_gen_SLICE_606 \sine_gen.SLICE_606 ( .D1(\sine_gen.n26136 ), 
    .C1(\sine_gen.n1804_adj_819 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n13361 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1804_adj_819 ), 
    .F1(\sine_gen.n26139 ));
  sine_gen_SLICE_607 \sine_gen.SLICE_607 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n549 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n1835_adj_951 ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n549 ), .F1(\sine_gen.n26136 ));
  sine_gen_SLICE_608 \sine_gen.SLICE_608 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n3834_adj_822 ), .B1(\sine_gen.n420 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n19956 ), 
    .C0(\sine_gen.n3833_adj_861 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n3834_adj_822 ), .F1(\sine_gen.n26130 ));
  sine_gen_SLICE_612 \sine_gen.SLICE_612 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3085_adj_827 ), .B1(\sine_gen.n108 ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n3085_adj_827 ), 
    .F1(\sine_gen.n3101_adj_971 ));
  sine_gen_SLICE_614 \sine_gen.SLICE_614 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.n2110 ), .B1(\sine_gen.address2[1] ), .A1(\sine_gen.n14169 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.n13946 ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.n15244 ), .F0(\sine_gen.n2110 ), 
    .F1(\sine_gen.n2174 ));
  sine_gen_SLICE_616 \sine_gen.SLICE_616 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3018_adj_829 ), .B1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n3018_adj_829 ), .F1(\sine_gen.n20853 ));
  sine_gen_SLICE_618 \sine_gen.SLICE_618 ( .D1(\sine_gen.n18259 ), 
    .C1(\sine_gen.n18260 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3291_adj_858 ), .A0(\sine_gen.n3228_adj_855 ), 
    .F0(\sine_gen.n18260 ), .F1(\sine_gen.n26118 ));
  sine_gen_SLICE_620 \sine_gen.SLICE_620 ( .C1(\sine_gen.n2986_adj_831 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2986_adj_831 ), .F1(\sine_gen.n20632 ));
  sine_gen_SLICE_624 \sine_gen.SLICE_624 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.n19974 ), .B1(\sine_gen.n14173 ), .A1(\sine_gen.n13593 ), 
    .D0(\sine_gen.n14014 ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n19974 ), .F1(\sine_gen.n2174_adj_835 ));
  sine_gen_SLICE_625 \sine_gen.SLICE_625 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n13593 ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n13593 ), .F1(\sine_gen.n20012 ));
  sine_gen_SLICE_626 \sine_gen.SLICE_626 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.n2300_adj_836 ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n2299_adj_830 ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.n21538 ), .F0(\sine_gen.n2300_adj_836 ), 
    .F1(\sine_gen.n2301_adj_336 ));
  sine_gen_SLICE_627 \sine_gen.SLICE_627 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.n12536 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .F0(\sine_gen.n12536 ), 
    .F1(\sine_gen.n2299_adj_830 ));
  sine_gen_SLICE_628 \sine_gen.SLICE_628 ( .D1(\sine_gen.n14149 ), 
    .C1(\sine_gen.n1914_adj_837 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n3537 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n1466 ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1914_adj_837 ), 
    .F1(\sine_gen.n26106 ));
  sine_gen_SLICE_630 \sine_gen.SLICE_630 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2874_adj_839 ), .B1(\sine_gen.n4016 ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2874_adj_839 ), 
    .F1(\sine_gen.n20848 ));
  sine_gen_SLICE_633 \sine_gen.SLICE_633 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n21377 ), .B1(\sine_gen.n21389 ), .A1(\sine_gen.n26100 ), 
    .D0(\sine_gen.n1549_adj_622 ), .C0(\sine_gen.n27516 ), 
    .B0(\sine_gen.n1564_adj_618 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n21377 ), .F1(\sine_gen.n26103 ));
  sine_gen_SLICE_634 \sine_gen.SLICE_634 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2843_adj_185 ), 
    .F1(\sine_gen.n3960 ));
  sine_gen_SLICE_636 \sine_gen.SLICE_636 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20332 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n20331 ), .F0(\sine_gen.n26094 ));
  sine_gen_SLICE_637 \sine_gen.SLICE_637 ( .D0(\sine_gen.n26094 ), 
    .C0(\sine_gen.n20310 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n20311 ), .F0(\sine_gen.n26097 ));
  sine_gen_SLICE_638 \sine_gen.SLICE_638 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n21288 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n21289 ), .F0(\sine_gen.n26088 ));
  sine_gen_SLICE_639 \sine_gen.SLICE_639 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20343 ), .B0(\sine_gen.n26088 ), .A0(\sine_gen.n20344 ), 
    .F0(\sine_gen.n26091 ));
  sine_gen_SLICE_640 \sine_gen.SLICE_640 ( .D1(\sine_gen.n61_adj_546 ), 
    .C1(\sine_gen.n46_adj_611 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n46_adj_611 ), 
    .F1(\sine_gen.n26082 ));
  sine_gen_SLICE_642 \sine_gen.SLICE_642 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2300_adj_846 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.n3913 ), .D0(\sine_gen.address1[3] ), .C0(\sine_gen.n3977 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n2300_adj_846 ), .F1(\sine_gen.n2301_adj_747 ));
  sine_gen_SLICE_644 \sine_gen.SLICE_644 ( .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n20908 ), .B0(\sine_gen.n20907 ), 
    .A0(\sine_gen.address3[8] ), .F0(\sine_gen.n26076 ));
  sine_gen_SLICE_645 \sine_gen.SLICE_645 ( .D1(\sine_gen.address3[10] ), 
    .C1(\sine_gen.n26079 ), .B1(\sine_gen.address3[11] ), 
    .A1(\sine_gen.n20347 ), .D0(\sine_gen.n26076 ), .C0(\sine_gen.n20904 ), 
    .B0(\sine_gen.address3[9] ), .A0(\sine_gen.n20905 ), 
    .F0(\sine_gen.n26079 ), .F1(\sine_gen.n26874 ));
  sine_gen_SLICE_646 \sine_gen.SLICE_646 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.n20609 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n20606 ), .D0(\sine_gen.n3994_adj_948 ), 
    .C0(\sine_gen.n4025 ), .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n27582 ), 
    .F0(\sine_gen.n20609 ), .F1(\sine_gen.n26070 ));
  sine_gen_SLICE_647 \sine_gen.SLICE_647 ( .D1(\sine_gen.n3835 ), 
    .C1(\sine_gen.n20501 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.n26070 ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n21699 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n20499 ), .F0(\sine_gen.n20501 ), .F1(\sine_gen.n20474 ));
  sine_gen_SLICE_649 \sine_gen.SLICE_649 ( .D1(\sine_gen.n14165 ), 
    .C1(\sine_gen.n19984 ), .B1(\sine_gen.address1[2] ), .A1(\sine_gen.n549 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.n13878 ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n19984 ), .F1(\sine_gen.n2174_adj_938 ));
  sine_gen_SLICE_650 \sine_gen.SLICE_650 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.address2[4] ), .B1(\sine_gen.n3897 ), 
    .A1(\sine_gen.n4041_adj_127 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n4041_adj_127 ), 
    .F1(\sine_gen.n27708 ));
  sine_gen_SLICE_651 \sine_gen.SLICE_651 ( .D1(\sine_gen.n15614 ), 
    .C1(\sine_gen.n4057 ), .B1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.n4041_adj_127 ), .C0(\sine_gen.n108_adj_891 ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n4057 ), .F1(\sine_gen.n20947 ));
  sine_gen_SLICE_653 \sine_gen.SLICE_653 ( .C1(\sine_gen.n1466 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n15518 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1466 ), .F1(\sine_gen.n20650 ));
  sine_gen_SLICE_656 \sine_gen.SLICE_656 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n15212 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n15212 ), 
    .F1(\sine_gen.n21562 ));
  sine_gen_SLICE_657 \sine_gen.SLICE_657 ( .D1(\sine_gen.n1770_adj_475 ), 
    .C1(\sine_gen.n13953 ), .B1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.n15212 ), .A0(\sine_gen.n13649 ), .F0(\sine_gen.n13953 ), 
    .F1(\sine_gen.n20932 ));
  sine_gen_SLICE_658 \sine_gen.SLICE_658 ( .D0(\sine_gen.address2[9] ), 
    .C0(\sine_gen.n20308 ), .B0(\sine_gen.address2[8] ), 
    .A0(\sine_gen.n26019 ), .F0(\sine_gen.n26058 ));
  sine_gen_SLICE_659 \sine_gen.SLICE_659 ( .D0(\sine_gen.n26058 ), 
    .C0(\sine_gen.n20304 ), .B0(\sine_gen.address2[9] ), 
    .A0(\sine_gen.n20305 ), .F0(\sine_gen.n26061 ));
  sine_gen_SLICE_660 \sine_gen.SLICE_660 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20329 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n20328 ), .F0(\sine_gen.n26052 ));
  sine_gen_SLICE_661 \sine_gen.SLICE_661 ( .D0(\sine_gen.n26052 ), 
    .C0(\sine_gen.n20325 ), .B0(\sine_gen.n20326 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n26055 ));
  sine_gen_SLICE_662 \sine_gen.SLICE_662 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20320 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n20319 ), .F0(\sine_gen.n26046 ));
  sine_gen_SLICE_663 \sine_gen.SLICE_663 ( .C1(\sine_gen.n26049 ), 
    .B1(\sine_gen.n27759 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n20316 ), 
    .B0(\sine_gen.n26046 ), .A0(\sine_gen.n20317 ), .F0(\sine_gen.n26049 ), 
    .F1(\sine_gen.n20842 ));
  sine_gen_SLICE_664 \sine_gen.SLICE_664 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n21275 ), .B1(\sine_gen.n3739 ), .A1(\sine_gen.address2[7] ), 
    .D0(\sine_gen.n3212 ), .C0(\sine_gen.n27678 ), .B0(\sine_gen.n12536 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n21275 ), 
    .F1(\sine_gen.n26040 ));
  sine_gen_SLICE_665 \sine_gen.SLICE_665 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.n20778 ), .B0(\sine_gen.n26040 ), .A0(\sine_gen.n21701 ), 
    .F0(\sine_gen.n26043 ));
  sine_gen_SLICE_666 \sine_gen.SLICE_666 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n13437 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n173_adj_411 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n13437 ), 
    .F1(\sine_gen.n26034 ));
  sine_gen_SLICE_667 \sine_gen.SLICE_667 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1101_adj_811 ), .B1(\sine_gen.n26034 ), 
    .A1(\sine_gen.n1116_adj_806 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1101_adj_811 ), 
    .F1(\sine_gen.n21134 ));
  sine_gen_SLICE_668 \sine_gen.SLICE_668 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1676 ), .B1(\sine_gen.address3[3] ), .A1(\sine_gen.n108 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1676 ), .F1(\sine_gen.n20649 ));
  sine_gen_SLICE_670 \sine_gen.SLICE_670 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n18215 ), .B0(\sine_gen.address2[7] ), 
    .A0(\sine_gen.n18214 ), .F0(\sine_gen.n26028 ));
  sine_gen_SLICE_671 \sine_gen.SLICE_671 ( .D1(\sine_gen.n20155 ), 
    .C1(\sine_gen.n20154 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n26028 ), .D0(\sine_gen.n15614 ), 
    .C0(\sine_gen.n3101_adj_733 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n20154 ), .F1(\sine_gen.n26031 ));
  sine_gen_SLICE_672 \sine_gen.SLICE_672 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n21319 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n21318 ), .F0(\sine_gen.n26022 ));
  sine_gen_SLICE_673 \sine_gen.SLICE_673 ( .D0(\sine_gen.n20302 ), 
    .C0(\sine_gen.n20301 ), .B0(\sine_gen.n26022 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n26025 ));
  sine_gen_SLICE_674 \sine_gen.SLICE_674 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n21493 ), .B1(\sine_gen.n21492 ), 
    .A1(\sine_gen.address2[7] ), .C0(\sine_gen.n2810_adj_723 ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.n15672 ), 
    .F0(\sine_gen.n21493 ), .F1(\sine_gen.n26016 ));
  sine_gen_SLICE_675 \sine_gen.SLICE_675 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.n21026 ), .B0(\sine_gen.n20171 ), .A0(\sine_gen.n26016 ), 
    .F0(\sine_gen.n26019 ));
  sine_gen_SLICE_676 \sine_gen.SLICE_676 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20287 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n20286 ), .F0(\sine_gen.n26010 ));
  sine_gen_SLICE_677 \sine_gen.SLICE_677 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n21357 ), .B0(\sine_gen.n21358 ), .A0(\sine_gen.n26010 ), 
    .F0(\sine_gen.n26013 ));
  sine_gen_SLICE_678 \sine_gen.SLICE_678 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n21337 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n21336 ), .F0(\sine_gen.n26004 ));
  sine_gen_SLICE_679 \sine_gen.SLICE_679 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n26007 ), .A1(\sine_gen.n26025 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n20292 ), 
    .B0(\sine_gen.n26004 ), .A0(\sine_gen.n20293 ), .F0(\sine_gen.n26007 ), 
    .F1(\sine_gen.n20856 ));
  sine_gen_SLICE_680 \sine_gen.SLICE_680 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n15119 ), 
    .F1(\sine_gen.n14125 ));
  sine_gen_SLICE_681 \sine_gen.SLICE_681 ( .D1(\sine_gen.n1770_adj_247 ), 
    .C1(\sine_gen.n13885 ), .B1(\sine_gen.address1[5] ), .D0(\sine_gen.n130 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n15119 ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n13885 ), 
    .F1(\sine_gen.n21058 ));
  sine_gen_SLICE_682 \sine_gen.SLICE_682 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n21442 ), .B0(\sine_gen.address2[7] ), 
    .A0(\sine_gen.n21441 ), .F0(\sine_gen.n25998 ));
  sine_gen_SLICE_684 \sine_gen.SLICE_684 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20290 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n20289 ), .F0(\sine_gen.n25992 ));
  sine_gen_SLICE_685 \sine_gen.SLICE_685 ( .D0(\sine_gen.n20281 ), 
    .C0(\sine_gen.n20280 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n25992 ), .F0(\sine_gen.n25995 ));
  sine_gen_SLICE_686 \sine_gen.SLICE_686 ( .C1(\sine_gen.n572_adj_481 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1529 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1529 ), .F1(\sine_gen.n955_adj_753 ));
  sine_gen_SLICE_688 \sine_gen.SLICE_688 ( .D1(\sine_gen.n15622 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.n27990 ), 
    .A1(\sine_gen.n2507_adj_87 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.n2283 ), 
    .A0(\sine_gen.n2682_adj_730 ), .F0(\sine_gen.n27990 ), 
    .F1(\sine_gen.n20147 ));
  sine_gen_SLICE_691 \sine_gen.SLICE_691 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[5] ), .B1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n20012 ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n21250 ), .F1(\sine_gen.n21572 ));
  sine_gen_SLICE_692 \sine_gen.SLICE_692 ( .D1(\sine_gen.n25770 ), 
    .C1(\sine_gen.n3898_adj_866 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n15397 ), .B0(\sine_gen.n13605 ), .A0(\sine_gen.n12809 ), 
    .F0(\sine_gen.n3898_adj_866 ), .F1(\sine_gen.n25773 ));
  sine_gen_SLICE_694 \sine_gen.SLICE_694 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1274_adj_799 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n1259_adj_803 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n1259_adj_803 ), 
    .F1(\sine_gen.n27984 ));
  sine_gen_SLICE_695 \sine_gen.SLICE_695 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n20486 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n25881 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n27984 ), .B0(\sine_gen.n1165_adj_97 ), 
    .A0(\sine_gen.n173_adj_411 ), .F0(\sine_gen.n20486 ), 
    .F1(\sine_gen.n25944 ));
  sine_gen_SLICE_696 \sine_gen.SLICE_696 ( .D1(\sine_gen.n2010_adj_691 ), 
    .C1(\sine_gen.n2025_adj_841 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n2025_adj_841 ), 
    .F1(\sine_gen.n25986 ));
  sine_gen_SLICE_697 \sine_gen.SLICE_697 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n14002 ), .B1(\sine_gen.n21540 ), .A1(\sine_gen.n25986 ), 
    .D0(\sine_gen.n21583 ), .C0(\sine_gen.n69_adj_423 ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n14002 ), .F1(\sine_gen.n25989 ));
  sine_gen_SLICE_698 \sine_gen.SLICE_698 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2010_adj_685 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n2025_adj_868 ), .D0(\sine_gen.n1770_adj_247 ), 
    .B0(\sine_gen.n251_adj_271 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n2010_adj_685 ), .F1(\sine_gen.n27978 ));
  sine_gen_SLICE_699 \sine_gen.SLICE_699 ( .D1(\sine_gen.n27978 ), 
    .C1(\sine_gen.n13865 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n21500 ), .D0(\sine_gen.n168 ), .C0(\sine_gen.n21591 ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n13865 ), .F1(\sine_gen.n20153 ));
  sine_gen_SLICE_700 \sine_gen.SLICE_700 ( .D1(\sine_gen.n20262 ), 
    .C1(\sine_gen.n20263 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n1435_adj_683 ), 
    .C0(\sine_gen.n3576_adj_339 ), .B0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n20263 ), .F1(\sine_gen.n25980 ));
  sine_gen_SLICE_701 \sine_gen.SLICE_701 ( .D1(\sine_gen.n25983 ), 
    .C1(\sine_gen.address3[7] ), .A1(\sine_gen.n27753 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n20256 ), 
    .B0(\sine_gen.n25980 ), .A0(\sine_gen.n20257 ), .F0(\sine_gen.n25983 ), 
    .F1(\sine_gen.n20863 ));
  sine_gen_SLICE_702 \sine_gen.SLICE_702 ( .C1(\sine_gen.n589_adj_229 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n301 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n589_adj_229 ), .F1(\sine_gen.n3643 ));
  sine_gen_SLICE_703 \sine_gen.SLICE_703 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n3537 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n22_adj_230 ), .D0(\sine_gen.n3537 ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.n589_adj_229 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n20659 ), 
    .F1(\sine_gen.n3228_adj_894 ));
  sine_gen_SLICE_704 \sine_gen.SLICE_704 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n3960_adj_852 ), .A1(\sine_gen.n3212 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n3212 ), .F1(\sine_gen.n3961 ));
  sine_gen_SLICE_705 \sine_gen.SLICE_705 ( .D1(\sine_gen.address2[4] ), 
    .B1(\sine_gen.n3212 ), .A1(\sine_gen.n4041_adj_127 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.n7 ), .A0(\sine_gen.n3212 ), .F0(\sine_gen.n3228_adj_741 ), 
    .F1(\sine_gen.n15614 ));
  sine_gen_SLICE_706 \sine_gen.SLICE_706 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n3834_adj_660 ), .B0(\sine_gen.n1770_adj_475 ), 
    .A0(\sine_gen.address2[7] ), .F0(\sine_gen.n25974 ));
  sine_gen_SLICE_707 \sine_gen.SLICE_707 ( .D1(\sine_gen.n20932 ), 
    .C1(\sine_gen.n20931 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n25974 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n3643_adj_653 ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.n14146 ), .F0(\sine_gen.n20931 ), .F1(\sine_gen.n25977 ));
  sine_gen_SLICE_709 \sine_gen.SLICE_709 ( .D0(\sine_gen.n25968 ), 
    .C0(\sine_gen.n2333_adj_649 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n2364_adj_240 ), .F0(\sine_gen.n25971 ));
  sine_gen_SLICE_710 \sine_gen.SLICE_710 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n109_adj_596 ), .B1(\sine_gen.n15_adj_617 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n109_adj_596 ), 
    .F1(\sine_gen.n27960 ));
  sine_gen_SLICE_711 \sine_gen.SLICE_711 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.n93_adj_548 ), 
    .C0(\sine_gen.n27960 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n78_adj_601 ), .F0(\sine_gen.n21173 ), 
    .F1(\sine_gen.n78_adj_601 ));
  sine_gen_SLICE_712 \sine_gen.SLICE_712 ( .D0(\sine_gen.n221_adj_644 ), 
    .C0(\sine_gen.n252_adj_642 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n27954 ));
  sine_gen_SLICE_713 \sine_gen.SLICE_713 ( .D1(\sine_gen.n26535 ), 
    .C1(\sine_gen.n27957 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.n158_adj_524 ), .C0(\sine_gen.n189_adj_639 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n27954 ), 
    .F0(\sine_gen.n27957 ), .F1(\sine_gen.n20874 ));
  sine_gen_SLICE_714 \sine_gen.SLICE_714 ( .D1(\sine_gen.n21340 ), 
    .C1(\sine_gen.n27948 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n21339 ), .D0(\sine_gen.n109_adj_200 ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n379_adj_427 ), .F0(\sine_gen.n27948 ), 
    .F1(\sine_gen.n21178 ));
  sine_gen_SLICE_716 \sine_gen.SLICE_716 ( .D1(\sine_gen.n18232 ), 
    .C1(\sine_gen.n18233 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n3291_adj_628 ), .A0(\sine_gen.n3228_adj_626 ), 
    .F0(\sine_gen.n18233 ), .F1(\sine_gen.n25962 ));
  sine_gen_SLICE_720 \sine_gen.SLICE_720 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n93_adj_805 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n506_adj_765 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n93_adj_805 ), 
    .F1(\sine_gen.n27936 ));
  sine_gen_SLICE_722 \sine_gen.SLICE_722 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n20221 ), .B1(\sine_gen.n20220 ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n572 ), 
    .B0(\sine_gen.n443_adj_189 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n20221 ), .F1(\sine_gen.n25956 ));
  sine_gen_SLICE_723 \sine_gen.SLICE_723 ( .D1(\sine_gen.n25956 ), 
    .C1(\sine_gen.n20205 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n20206 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n15580 ), .A0(\sine_gen.n1549_adj_451 ), 
    .F0(\sine_gen.n20205 ), .F1(\sine_gen.n25959 ));
  sine_gen_SLICE_724 \sine_gen.SLICE_724 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.n2300_adj_883 ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n2299_adj_881 ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.n21515 ), .F0(\sine_gen.n2300_adj_883 ), 
    .F1(\sine_gen.n2301_adj_887 ));
  sine_gen_SLICE_725 \sine_gen.SLICE_725 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.n12130 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .F0(\sine_gen.n12130 ), 
    .F1(\sine_gen.n2299_adj_881 ));
  sine_gen_SLICE_726 \sine_gen.SLICE_726 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.n2110_adj_885 ), .B1(\sine_gen.n14165 ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.n15136 ), .B0(\sine_gen.n13878 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n2110_adj_885 ), 
    .F1(\sine_gen.n2174_adj_888 ));
  sine_gen_SLICE_728 \sine_gen.SLICE_728 ( .D1(\sine_gen.n1770_adj_475 ), 
    .C1(\sine_gen.n27780 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n1676_adj_178 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.n1371_adj_90 ), 
    .A0(\sine_gen.n15538 ), .F0(\sine_gen.n27780 ), .F1(\sine_gen.n27783 ));
  sine_gen_SLICE_730 \sine_gen.SLICE_730 ( .D1(\sine_gen.n27918 ), 
    .C1(\sine_gen.n2636_adj_126 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n2507_adj_889 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n2553_adj_464 ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n27918 ), 
    .F1(\sine_gen.n20171 ));
  sine_gen_SLICE_733 \sine_gen.SLICE_733 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.n21035 ), .B0(\sine_gen.n25950 ), .A0(\sine_gen.n20147 ), 
    .F0(\sine_gen.n25953 ));
  sine_gen_SLICE_734 \sine_gen.SLICE_734 ( .D1(\sine_gen.n2426_adj_890 ), 
    .C1(\sine_gen.n27912 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n2700_adj_258 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n2619_adj_125 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.n2490_adj_375 ), .F0(\sine_gen.n27912 ), 
    .F1(\sine_gen.n21492 ));
  sine_gen_SLICE_737 \sine_gen.SLICE_737 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20504 ), .B1(\sine_gen.n21134 ), .A1(\sine_gen.n25944 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n27840 ), 
    .B0(\sine_gen.n699_adj_96 ), .A0(\sine_gen.n844_adj_151 ), 
    .F0(\sine_gen.n20504 ), .F1(\sine_gen.n25947 ));
  sine_gen_SLICE_738 \sine_gen.SLICE_738 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2843 ), .B1(\sine_gen.n2778_adj_722 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n2843 ), .F1(\sine_gen.n27894 ));
  sine_gen_SLICE_739 \sine_gen.SLICE_739 ( .D1(\sine_gen.n2828_adj_506 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.n27894 ), 
    .A1(\sine_gen.n2715_adj_537 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2828_adj_506 ), 
    .F1(\sine_gen.n20201 ));
  sine_gen_SLICE_740 \sine_gen.SLICE_740 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.n2300_adj_898 ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n2299_adj_896 ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.n21560 ), .F0(\sine_gen.n2300_adj_898 ), 
    .F1(\sine_gen.n2301_adj_901 ));
  sine_gen_SLICE_741 \sine_gen.SLICE_741 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.n12797 ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[4] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .F0(\sine_gen.n12797 ), 
    .F1(\sine_gen.n2299_adj_896 ));
  sine_gen_SLICE_742 \sine_gen.SLICE_742 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.n2110_adj_899 ), .B1(\sine_gen.n14173 ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.n15346 ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n14014 ), .F0(\sine_gen.n2110_adj_899 ), 
    .F1(\sine_gen.n2174_adj_900 ));
  sine_gen_SLICE_744 \sine_gen.SLICE_744 ( .D1(\sine_gen.n2553_adj_903 ), 
    .C1(\sine_gen.n2538_adj_902 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2538_adj_902 ), 
    .F1(\sine_gen.n25938 ));
  sine_gen_SLICE_745 \sine_gen.SLICE_745 ( .C1(\sine_gen.n25941 ), 
    .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n26223 ), 
    .D0(\sine_gen.n2507_adj_580 ), .C0(\sine_gen.n25938 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n2426 ), .F0(\sine_gen.n25941 ), 
    .F1(\sine_gen.n2556_adj_939 ));
  sine_gen_SLICE_746 \sine_gen.SLICE_746 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n19964 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n13449 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n19964 ), 
    .F1(\sine_gen.n27876 ));
  sine_gen_SLICE_747 \sine_gen.SLICE_747 ( .D1(\sine_gen.n26835 ), 
    .C1(\sine_gen.n27879 ), .A1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n27876 ), 
    .B0(\sine_gen.n1691_adj_770 ), .A0(\sine_gen.n1882_adj_758 ), 
    .F0(\sine_gen.n27879 ), .F1(\sine_gen.n1916_adj_380 ));
  sine_gen_SLICE_749 \sine_gen.SLICE_749 ( .D1(\sine_gen.n2426_adj_249 ), 
    .C1(\sine_gen.n2700_adj_908 ), .B1(\sine_gen.n25932 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n2700_adj_908 ), .F1(\sine_gen.n25935 ));
  sine_gen_SLICE_750 \sine_gen.SLICE_750 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.n20018 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.n130 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n20018 ), 
    .F1(\sine_gen.n21406 ));
  sine_gen_SLICE_752 \sine_gen.SLICE_752 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n20153 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n21371 ), .F0(\sine_gen.n27864 ));
  sine_gen_SLICE_753 \sine_gen.SLICE_753 ( .D1(\sine_gen.n25869 ), 
    .C1(\sine_gen.n25875 ), .B1(\sine_gen.n27864 ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.n25872 ), 
    .C0(\sine_gen.n20193 ), .B0(\sine_gen.n20194 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n25875 ), 
    .F1(\sine_gen.n21188 ));
  sine_gen_SLICE_755 \sine_gen.SLICE_755 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n25929 ), .B1(\sine_gen.n26571 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n2716 ), .B0(\sine_gen.n2747 ), 
    .A0(\sine_gen.n25926 ), .F0(\sine_gen.n25929 ), .F1(\sine_gen.n20271 ));
  sine_gen_SLICE_757 \sine_gen.SLICE_757 ( .D1(\sine_gen.n20438 ), 
    .C1(\sine_gen.address1[10] ), .B1(\sine_gen.n21197 ), 
    .A1(\sine_gen.n25830 ), .D0(\sine_gen.n13861 ), .C0(\sine_gen.n20912 ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.n27852 ), 
    .F0(\sine_gen.n21197 ), .F1(\sine_gen.n25833 ));
  sine_gen_SLICE_758 \sine_gen.SLICE_758 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n2427_adj_576 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n2396_adj_583 ), .F0(\sine_gen.n27846 ));
  sine_gen_SLICE_759 \sine_gen.SLICE_759 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n2333_adj_775 ), .B0(\sine_gen.n27846 ), 
    .A0(\sine_gen.n2364_adj_913 ), .F0(\sine_gen.n27849 ));
  sine_gen_SLICE_761 \sine_gen.SLICE_761 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n108_adj_891 ), .B1(\sine_gen.n3085_adj_915 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .F0(\sine_gen.n108_adj_891 ), 
    .F1(\sine_gen.n3101_adj_733 ));
  sine_gen_SLICE_762 \sine_gen.SLICE_762 ( .D1(\sine_gen.n923_adj_824 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n939_adj_820 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n923_adj_824 ), 
    .F1(\sine_gen.n27840 ));
  sine_gen_SLICE_764 \sine_gen.SLICE_764 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n21385 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n21384 ), .F0(\sine_gen.n25920 ));
  sine_gen_SLICE_765 \sine_gen.SLICE_765 ( .D0(\sine_gen.n20218 ), 
    .C0(\sine_gen.n20217 ), .B0(\sine_gen.n25920 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n25923 ));
  sine_gen_SLICE_766 \sine_gen.SLICE_766 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n27834 ), .B1(\sine_gen.n15596 ), 
    .A1(\sine_gen.n2507_adj_580 ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.n2283_adj_578 ), 
    .A0(\sine_gen.n2682_adj_920 ), .F0(\sine_gen.n27834 ), 
    .F1(\sine_gen.n27837 ));
  sine_gen_SLICE_768 \sine_gen.SLICE_768 ( .D1(\sine_gen.n589_adj_229 ), 
    .C1(\sine_gen.n27828 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n397_adj_880 ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n251_adj_690 ), .B0(\sine_gen.n1324_adj_854 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n27828 ), 
    .F1(\sine_gen.n21205 ));
  sine_gen_SLICE_770 \sine_gen.SLICE_770 ( .D1(\sine_gen.n1676 ), 
    .C1(\sine_gen.n25914 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n15524 ), .D0(\sine_gen.n589_adj_229 ), .C0(\sine_gen.n986 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n25914 ), .F1(\sine_gen.n25917 ));
  sine_gen_SLICE_772 \sine_gen.SLICE_772 ( .D1(\sine_gen.n859_adj_777 ), 
    .C1(\sine_gen.n27822 ), .B1(\sine_gen.n1038_adj_731 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n1069_adj_342 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n1084_adj_168 ), .F0(\sine_gen.n27822 ), 
    .F1(\sine_gen.n27825 ));
  sine_gen_SLICE_774 \sine_gen.SLICE_774 ( .D1(\sine_gen.n2444_adj_259 ), 
    .C1(\sine_gen.n2986_adj_260 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2986_adj_260 ), .F1(\sine_gen.n20284 ));
  sine_gen_SLICE_775 \sine_gen.SLICE_775 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.n13649 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.n2986_adj_260 ), 
    .F0(\sine_gen.n20950 ), .F1(\sine_gen.n19982 ));
  sine_gen_SLICE_776 \sine_gen.SLICE_776 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n3116_adj_630 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n78 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n3116_adj_630 ), 
    .F1(\sine_gen.n27816 ));
  sine_gen_SLICE_778 \sine_gen.SLICE_778 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n27810 ), .B1(\sine_gen.address3[3] ), .A1(\sine_gen.n2651 ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.n2553 ), 
    .B0(\sine_gen.n3960_adj_620 ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n27810 ), .F1(\sine_gen.n21214 ));
  sine_gen_SLICE_780 \sine_gen.SLICE_780 ( .D1(\sine_gen.n764_adj_242 ), 
    .C1(\sine_gen.n21278 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.n653_adj_842 ), 
    .C0(\sine_gen.n27672 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n173_adj_411 ), .F0(\sine_gen.n21278 ), 
    .F1(\sine_gen.n25908 ));
  sine_gen_SLICE_782 \sine_gen.SLICE_782 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2573_adj_570 ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.n7 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2573_adj_570 ), 
    .F1(\sine_gen.n2810_adj_723 ));
  sine_gen_SLICE_785 \sine_gen.SLICE_785 ( .D1(\sine_gen.n20528 ), 
    .C1(\sine_gen.n25902 ), .B1(\sine_gen.n21098 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n27786 ), .B0(\sine_gen.n15_adj_734 ), 
    .A0(\sine_gen.n30_adj_557 ), .F0(\sine_gen.n20528 ), 
    .F1(\sine_gen.n25905 ));
  sine_gen_SLICE_786 \sine_gen.SLICE_786 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n236_adj_574 ), .B1(\sine_gen.n251_adj_572 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n236_adj_574 ), 
    .F1(\sine_gen.n27798 ));
  sine_gen_SLICE_788 \sine_gen.SLICE_788 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2843_adj_287 ), 
    .F1(\sine_gen.n3290 ));
  sine_gen_SLICE_790 \sine_gen.SLICE_790 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n507_adj_550 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n476_adj_553 ), .F0(\sine_gen.n27792 ));
  sine_gen_SLICE_791 \sine_gen.SLICE_791 ( .C1(\sine_gen.n27795 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n26301 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n444_adj_547 ), 
    .B0(\sine_gen.n27792 ), .A0(\sine_gen.n158 ), .F0(\sine_gen.n27795 ), 
    .F1(\sine_gen.n20824 ));
  sine_gen_SLICE_792 \sine_gen.SLICE_792 ( .D1(\sine_gen.n412_adj_410 ), 
    .C1(\sine_gen.address2[4] ), .B1(\sine_gen.n699_adj_96 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n412_adj_410 ), 
    .F1(\sine_gen.n27786 ));
  sine_gen_SLICE_795 \sine_gen.SLICE_795 ( .D1(\sine_gen.n3148_adj_337 ), 
    .C1(\sine_gen.n3306 ), .A1(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3148_adj_337 ), 
    .F1(\sine_gen.n4025 ));
  sine_gen_SLICE_796 \sine_gen.SLICE_796 ( .D1(\sine_gen.n2843_adj_287 ), 
    .C1(\sine_gen.n2828_adj_286 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2828_adj_286 ), .F1(\sine_gen.n20241 ));
  sine_gen_SLICE_797 \sine_gen.SLICE_797 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n7 ), .B1(\sine_gen.n589_adj_179 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.n7 ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.n2828_adj_286 ), .F0(\sine_gen.n20211 ), 
    .F1(\sine_gen.n21310 ));
  sine_gen_SLICE_798 \sine_gen.SLICE_798 ( .D1(\sine_gen.n3195_adj_772 ), 
    .C1(\sine_gen.n3164_adj_544 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n3148_adj_542 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n3163_adj_543 ), 
    .F0(\sine_gen.n3164_adj_544 ), .F1(\sine_gen.n25896 ));
  sine_gen_SLICE_799 \sine_gen.SLICE_799 ( .D1(\sine_gen.n25896 ), 
    .C1(\sine_gen.n15650 ), .B1(\sine_gen.n3101_adj_971 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n4041_adj_441 ), 
    .C0(\sine_gen.n3212_adj_442 ), .B0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n15650 ), .F1(\sine_gen.n25899 ));
  sine_gen_SLICE_800 \sine_gen.SLICE_800 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n2859_adj_645 ), .B1(\sine_gen.n2636_adj_564 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2859_adj_645 ), 
    .F1(\sine_gen.n27774 ));
  sine_gen_SLICE_802 \sine_gen.SLICE_802 ( .D1(\sine_gen.n1722_adj_929 ), 
    .C1(\sine_gen.n1707_adj_597 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n1707_adj_597 ), 
    .F1(\sine_gen.n27768 ));
  sine_gen_SLICE_803 \sine_gen.SLICE_803 ( .D1(\sine_gen.n1676_adj_930 ), 
    .C1(\sine_gen.n1691_adj_599 ), .B1(\sine_gen.n27768 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n1691_adj_599 ), 
    .F1(\sine_gen.n21236 ));
  sine_gen_SLICE_804 \sine_gen.SLICE_804 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n20202 ), .B1(\sine_gen.n20203 ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n109_adj_279 ), 
    .B0(\sine_gen.n348_adj_277 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n20202 ), .F1(\sine_gen.n25890 ));
  sine_gen_SLICE_806 \sine_gen.SLICE_806 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n1580_adj_931 ), .B1(\sine_gen.n13361 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n1580_adj_931 ), 
    .F1(\sine_gen.n27762 ));
  sine_gen_SLICE_807 \sine_gen.SLICE_807 ( .D0(\sine_gen.n1356_adj_932 ), 
    .C0(\sine_gen.n14132 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n27762 ), .F0(\sine_gen.n27765 ));
  sine_gen_SLICE_808 \sine_gen.SLICE_808 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n2396_adj_111 ), .B1(\sine_gen.n2427_adj_519 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2396_adj_111 ), 
    .F1(\sine_gen.n27756 ));
  sine_gen_SLICE_809 \sine_gen.SLICE_809 ( .D1(\sine_gen.n2364_adj_933 ), 
    .C1(\sine_gen.n2333_adj_313 ), .B1(\sine_gen.n27756 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n2333_adj_313 ), 
    .F1(\sine_gen.n27759 ));
  sine_gen_SLICE_810 \sine_gen.SLICE_810 ( .D0(\sine_gen.n3419_adj_515 ), 
    .C0(\sine_gen.n3450_adj_513 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n27750 ));
  sine_gen_SLICE_811 \sine_gen.SLICE_811 ( .D0(\sine_gen.n27750 ), 
    .C0(\sine_gen.n3356_adj_480 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n158_adj_524 ), .F0(\sine_gen.n27753 ));
  sine_gen_SLICE_812 \sine_gen.SLICE_812 ( .D0(\sine_gen.n20157 ), 
    .C0(\sine_gen.n20158 ), .B0(\sine_gen.address2[8] ), 
    .A0(\sine_gen.address2[9] ), .F0(\sine_gen.n25884 ));
  sine_gen_SLICE_813 \sine_gen.SLICE_813 ( .D0(\sine_gen.n25884 ), 
    .C0(\sine_gen.n25803 ), .B0(\sine_gen.address2[9] ), 
    .A0(\sine_gen.n20149 ), .F0(\sine_gen.n25887 ));
  sine_gen_SLICE_815 \sine_gen.SLICE_815 ( .D1(\sine_gen.n3100_adj_615 ), 
    .C1(\sine_gen.n27747 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n27744 ), .B0(\sine_gen.n12130 ), .A0(\sine_gen.n3306 ), 
    .F0(\sine_gen.n27747 ), .F1(\sine_gen.n3835 ));
  sine_gen_SLICE_816 \sine_gen.SLICE_816 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1116_adj_806 ), .B1(\sine_gen.n13437 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1116_adj_806 ), 
    .F1(\sine_gen.n25878 ));
  sine_gen_SLICE_817 \sine_gen.SLICE_817 ( .D0(\sine_gen.n954_adj_817 ), 
    .C0(\sine_gen.n25878 ), .B0(\sine_gen.n1165_adj_97 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n25881 ));
  sine_gen_SLICE_818 \sine_gen.SLICE_818 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n844 ), .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n699 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n844 ), .F1(\sine_gen.n27738 ));
  sine_gen_SLICE_820 \sine_gen.SLICE_820 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.n2507_adj_889 ), 
    .A1(\sine_gen.n7 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n2507_adj_889 ), 
    .F1(\sine_gen.n21474 ));
  sine_gen_SLICE_822 \sine_gen.SLICE_822 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n27732 ), .B1(\sine_gen.n2507_adj_568 ), 
    .A1(\sine_gen.n2573_adj_809 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n2283_adj_562 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n2619_adj_563 ), .F0(\sine_gen.n27732 ), 
    .F1(\sine_gen.n27735 ));
  sine_gen_SLICE_824 \sine_gen.SLICE_824 ( .D1(\sine_gen.n27726 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.n1595_adj_473 ), 
    .A1(\sine_gen.n1466_adj_135 ), .D0(\sine_gen.n1658 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n1580_adj_476 ), .F0(\sine_gen.n27726 ), 
    .F1(\sine_gen.n20546 ));
  sine_gen_SLICE_826 \sine_gen.SLICE_826 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n7 ), .B1(\sine_gen.n1371_adj_90 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n7 ), .F1(\sine_gen.n1914 ));
  sine_gen_SLICE_830 \sine_gen.SLICE_830 ( .D1(\sine_gen.n285_adj_281 ), 
    .C1(\sine_gen.n653 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n653 ), .F1(\sine_gen.n27720 ));
  sine_gen_SLICE_831 \sine_gen.SLICE_831 ( .D1(\sine_gen.n764_adj_801 ), 
    .C1(\sine_gen.n27723 ), .B1(\sine_gen.address1[6] ), .D0(\sine_gen.n173 ), 
    .C0(\sine_gen.n27720 ), .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n844 ), 
    .F0(\sine_gen.n27723 ), .F1(\sine_gen.n893_adj_934 ));
  sine_gen_SLICE_833 \sine_gen.SLICE_833 ( .D1(\sine_gen.n3212_adj_442 ), 
    .C1(\sine_gen.n3148_adj_542 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n3148_adj_542 ), 
    .F1(\sine_gen.n4025_adj_666 ));
  sine_gen_SLICE_834 \sine_gen.SLICE_834 ( .D1(\sine_gen.n2700_adj_918 ), 
    .C1(\sine_gen.n27714 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n2859_adj_850 ), .D0(\sine_gen.n2986_adj_607 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n3001_adj_715 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n27714 ), 
    .F1(\sine_gen.n27717 ));
  sine_gen_SLICE_836 \sine_gen.SLICE_836 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n21408 ), .B1(\sine_gen.n21409 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n1612_adj_95 ), 
    .C0(\sine_gen.n781 ), .B0(\sine_gen.address1[4] ), .F0(\sine_gen.n21408 ), 
    .F1(\sine_gen.n25866 ));
  sine_gen_SLICE_837 \sine_gen.SLICE_837 ( .D1(\sine_gen.n25866 ), 
    .C1(\sine_gen.n21411 ), .B1(\sine_gen.n21412 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n1549_adj_451 ), .A0(\sine_gen.n1770_adj_247 ), 
    .F0(\sine_gen.n21411 ), .F1(\sine_gen.n25869 ));
  sine_gen_SLICE_838 \sine_gen.SLICE_838 ( .D1(\sine_gen.n1595_adj_473 ), 
    .C1(\sine_gen.n1580_adj_476 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n1580_adj_476 ), 
    .F1(\sine_gen.n27702 ));
  sine_gen_SLICE_839 \sine_gen.SLICE_839 ( .D1(\sine_gen.n20546 ), 
    .C1(\sine_gen.n20552 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n25824 ), .D0(\sine_gen.n1564_adj_486 ), 
    .C0(\sine_gen.n27702 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n1549_adj_489 ), .F0(\sine_gen.n20552 ), 
    .F1(\sine_gen.n25827 ));
  sine_gen_SLICE_840 \sine_gen.SLICE_840 ( .D0(\sine_gen.n20166 ), 
    .C0(\sine_gen.n20167 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n25860 ));
  sine_gen_SLICE_841 \sine_gen.SLICE_841 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n21486 ), .B0(\sine_gen.n25860 ), .A0(\sine_gen.n21487 ), 
    .F0(\sine_gen.n25863 ));
  sine_gen_SLICE_842 \sine_gen.SLICE_842 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n20185 ), .B0(\sine_gen.n20184 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n25854 ));
  sine_gen_SLICE_843 \sine_gen.SLICE_843 ( .D1(\sine_gen.n893_adj_865 ), 
    .C1(\sine_gen.n25857 ), .B1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.n25854 ), .C0(\sine_gen.n20181 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n20182 ), 
    .F0(\sine_gen.n25857 ), .F1(\sine_gen.n21283 ));
  sine_gen_SLICE_844 \sine_gen.SLICE_844 ( .D1(\sine_gen.n3001_adj_223 ), 
    .C1(\sine_gen.n2986_adj_420 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2986_adj_420 ), 
    .F1(\sine_gen.n27696 ));
  sine_gen_SLICE_845 \sine_gen.SLICE_845 ( .D1(\sine_gen.n27696 ), 
    .C1(\sine_gen.n2955_adj_429 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n2859_adj_158 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2955_adj_429 ), 
    .F1(\sine_gen.n27699 ));
  sine_gen_SLICE_846 \sine_gen.SLICE_846 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1785_adj_462 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n1770_adj_466 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n1770_adj_466 ), 
    .F1(\sine_gen.n27690 ));
  sine_gen_SLICE_847 \sine_gen.SLICE_847 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n20555 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n20741 ), .D0(\sine_gen.n1754_adj_304 ), 
    .C0(\sine_gen.n27690 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n1739_adj_131 ), .F0(\sine_gen.n20555 ), 
    .F1(\sine_gen.n25824 ));
  sine_gen_SLICE_848 \sine_gen.SLICE_848 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3148_adj_720 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n2828_adj_848 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n3148_adj_720 ), 
    .F1(\sine_gen.n27684 ));
  sine_gen_SLICE_849 \sine_gen.SLICE_849 ( .D1(\sine_gen.n2444_adj_795 ), 
    .C1(\sine_gen.n3993 ), .B1(\sine_gen.n27684 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3993 ), .F1(\sine_gen.n27687 ));
  sine_gen_SLICE_850 \sine_gen.SLICE_850 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n2300_adj_949 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.n3537 ), .D0(\sine_gen.n108 ), .C0(\sine_gen.n14006 ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2300_adj_949 ), .F1(\sine_gen.n2301 ));
  sine_gen_SLICE_854 \sine_gen.SLICE_854 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.n18242 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n18241 ), .F0(\sine_gen.n25848 ));
  sine_gen_SLICE_856 \sine_gen.SLICE_856 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n844_adj_151 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n699_adj_96 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n844_adj_151 ), 
    .F1(\sine_gen.n27672 ));
  sine_gen_SLICE_858 \sine_gen.SLICE_858 ( .D1(\sine_gen.n285_adj_675 ), 
    .C1(\sine_gen.n653_adj_842 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n653_adj_842 ), 
    .F1(\sine_gen.n27666 ));
  sine_gen_SLICE_859 \sine_gen.SLICE_859 ( .D1(\sine_gen.n764_adj_242 ), 
    .C1(\sine_gen.n27669 ), .A1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n27666 ), 
    .B0(\sine_gen.n173_adj_411 ), .A0(\sine_gen.n844_adj_151 ), 
    .F0(\sine_gen.n27669 ), .F1(\sine_gen.n893_adj_243 ));
  sine_gen_SLICE_861 \sine_gen.SLICE_861 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n589_adj_179 ), .A1(\sine_gen.n301_adj_86 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n589_adj_179 ), .F1(\sine_gen.n3643_adj_653 ));
  sine_gen_SLICE_863 \sine_gen.SLICE_863 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1084 ), .A1(\sine_gen.n572_adj_180 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n1084 ), .F1(\sine_gen.n955_adj_707 ));
  sine_gen_SLICE_864 \sine_gen.SLICE_864 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n2986_adj_635 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n3001_adj_566 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2986_adj_635 ), 
    .F1(\sine_gen.n27660 ));
  sine_gen_SLICE_865 \sine_gen.SLICE_865 ( .D1(\sine_gen.n2700_adj_538 ), 
    .C1(\sine_gen.n2859_adj_711 ), .B1(\sine_gen.n27660 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2859_adj_711 ), 
    .F1(\sine_gen.n21287 ));
  sine_gen_SLICE_866 \sine_gen.SLICE_866 ( .D1(\sine_gen.n3001 ), 
    .C1(\sine_gen.n2986_adj_952 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2986_adj_952 ), 
    .F1(\sine_gen.n27654 ));
  sine_gen_SLICE_867 \sine_gen.SLICE_867 ( .D1(\sine_gen.n2955_adj_953 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.n27654 ), .A1(\sine_gen.n2859 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2955_adj_953 ), .F1(\sine_gen.n27657 ));
  sine_gen_SLICE_868 \sine_gen.SLICE_868 ( .D1(\sine_gen.n1371_adj_512 ), 
    .C1(\sine_gen.n27648 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n1435_adj_683 ), .D0(\sine_gen.n1324_adj_736 ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.n251_adj_428 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n27648 ), 
    .F1(\sine_gen.n27651 ));
  sine_gen_SLICE_870 \sine_gen.SLICE_870 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.n3148_adj_700 ), 
    .A1(\sine_gen.n2828_adj_506 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n3148_adj_700 ), 
    .F1(\sine_gen.n27642 ));
  sine_gen_SLICE_871 \sine_gen.SLICE_871 ( .D1(\sine_gen.n2444_adj_485 ), 
    .C1(\sine_gen.n3993_adj_927 ), .B1(\sine_gen.n27642 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n3993_adj_927 ), 
    .F1(\sine_gen.n27645 ));
  sine_gen_SLICE_874 \sine_gen.SLICE_874 ( .D1(\sine_gen.n21474 ), 
    .C1(\sine_gen.n21475 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.n2444_adj_259 ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.n2553_adj_464 ), 
    .F0(\sine_gen.n21475 ), .F1(\sine_gen.n25836 ));
  sine_gen_SLICE_875 \sine_gen.SLICE_875 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n25839 ), .A1(\sine_gen.n27339 ), .D0(\sine_gen.n25836 ), 
    .C0(\sine_gen.n21480 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n21481 ), .F0(\sine_gen.n25839 ), .F1(\sine_gen.n20305 ));
  sine_gen_SLICE_876 \sine_gen.SLICE_876 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n844_adj_761 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n731 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n844_adj_761 ), 
    .F1(\sine_gen.n27630 ));
  sine_gen_SLICE_878 \sine_gen.SLICE_878 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n653_adj_763 ), .B1(\sine_gen.n285_adj_520 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n653_adj_763 ), 
    .F1(\sine_gen.n27624 ));
  sine_gen_SLICE_879 \sine_gen.SLICE_879 ( .D1(\sine_gen.n764 ), 
    .C1(\sine_gen.n27627 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.n859_adj_198 ), .C0(\sine_gen.n27624 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n844_adj_761 ), 
    .F0(\sine_gen.n27627 ), .F1(\sine_gen.n893_adj_244 ));
  sine_gen_SLICE_880 \sine_gen.SLICE_880 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2986 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n3001_adj_499 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2986 ), .F1(\sine_gen.n27618 ));
  sine_gen_SLICE_881 \sine_gen.SLICE_881 ( .D0(\sine_gen.n2700_adj_662 ), 
    .C0(\sine_gen.n27618 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n2859_adj_645 ), .F0(\sine_gen.n21317 ));
  sine_gen_SLICE_882 \sine_gen.SLICE_882 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n21188 ), .B0(\sine_gen.address1[10] ), 
    .A0(\sine_gen.n20444 ), .F0(\sine_gen.n25830 ));
  sine_gen_SLICE_884 \sine_gen.SLICE_884 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n3001_adj_566 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n109_adj_698 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n3001_adj_566 ), 
    .F1(\sine_gen.n27612 ));
  sine_gen_SLICE_885 \sine_gen.SLICE_885 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n3163_adj_697 ), .B1(\sine_gen.n27612 ), 
    .A1(\sine_gen.n3148_adj_700 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n3163_adj_697 ), 
    .F1(\sine_gen.n20231 ));
  sine_gen_SLICE_888 \sine_gen.SLICE_888 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n2986_adj_363 ), .B1(\sine_gen.n3018_adj_361 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n2986_adj_363 ), 
    .F1(\sine_gen.n27606 ));
  sine_gen_SLICE_889 \sine_gen.SLICE_889 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n2955 ), .B1(\sine_gen.n27606 ), 
    .A1(\sine_gen.n2859_adj_373 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n2955 ), .F1(\sine_gen.n27609 ));
  sine_gen_SLICE_890 \sine_gen.SLICE_890 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3148_adj_629 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n2828_adj_654 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n3148_adj_629 ), 
    .F1(\sine_gen.n27600 ));
  sine_gen_SLICE_891 \sine_gen.SLICE_891 ( .D1(\sine_gen.n2444_adj_689 ), 
    .C1(\sine_gen.n3993_adj_319 ), .B1(\sine_gen.n27600 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n3993_adj_319 ), 
    .F1(\sine_gen.n27603 ));
  sine_gen_SLICE_893 \sine_gen.SLICE_893 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2426_adj_890 ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.n108_adj_891 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2426_adj_890 ), 
    .F1(\sine_gen.n15672 ));
  sine_gen_SLICE_894 \sine_gen.SLICE_894 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.n27387 ), .B0(\sine_gen.address2[8] ), 
    .A0(\sine_gen.n27399 ), .F0(\sine_gen.n27594 ));
  sine_gen_SLICE_896 \sine_gen.SLICE_896 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20164 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n20163 ), .F0(\sine_gen.n25818 ));
  sine_gen_SLICE_897 \sine_gen.SLICE_897 ( .C1(\sine_gen.n25821 ), 
    .B1(\sine_gen.n1150 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n20160 ), 
    .B0(\sine_gen.n25818 ), .A0(\sine_gen.n20161 ), .F0(\sine_gen.n25821 ), 
    .F1(\sine_gen.n20355 ));
  sine_gen_SLICE_898 \sine_gen.SLICE_898 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n3930_adj_498 ), .B1(\sine_gen.n3961_adj_354 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n3930_adj_498 ), 
    .F1(\sine_gen.n27588 ));
  sine_gen_SLICE_899 \sine_gen.SLICE_899 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n3898_adj_959 ), .B1(\sine_gen.n27588 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.n130 ), .C0(\sine_gen.n12132 ), 
    .B0(\sine_gen.n168 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n3898_adj_959 ), .F1(\sine_gen.n20606 ));
  sine_gen_SLICE_902 \sine_gen.SLICE_902 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n3977 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n3993_adj_962 ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3977 ), .F1(\sine_gen.n3994_adj_677 ));
  sine_gen_SLICE_903 \sine_gen.SLICE_903 ( .C1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3993_adj_962 ), .F1(\sine_gen.n420 ));
  sine_gen_SLICE_904 \sine_gen.SLICE_904 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n3116_adj_352 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n3131_adj_348 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n3116_adj_352 ), 
    .F1(\sine_gen.n27576 ));
  sine_gen_SLICE_906 \sine_gen.SLICE_906 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1707_adj_766 ), .B1(\sine_gen.n13449 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n1707_adj_766 ), 
    .F1(\sine_gen.n27570 ));
  sine_gen_SLICE_907 \sine_gen.SLICE_907 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n27570 ), .B0(\sine_gen.n19964 ), 
    .A0(\sine_gen.n1691_adj_770 ), .F0(\sine_gen.n27573 ));
  sine_gen_SLICE_908 \sine_gen.SLICE_908 ( .D0(\sine_gen.address2[9] ), 
    .C0(\sine_gen.n26697 ), .B0(\sine_gen.address2[8] ), 
    .A0(\sine_gen.n25977 ), .F0(\sine_gen.n27564 ));
  sine_gen_SLICE_909 \sine_gen.SLICE_909 ( .C1(\sine_gen.n27567 ), 
    .B1(\sine_gen.address2[10] ), .A1(\sine_gen.n27237 ), 
    .D0(\sine_gen.address2[9] ), .C0(\sine_gen.n25965 ), 
    .B0(\sine_gen.n27564 ), .A0(\sine_gen.n20260 ), .F0(\sine_gen.n27567 ), 
    .F1(\sine_gen.n21350 ));
  sine_gen_SLICE_910 \sine_gen.SLICE_910 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n252 ), .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n221 ), 
    .F0(\sine_gen.n27558 ));
  sine_gen_SLICE_911 \sine_gen.SLICE_911 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n27561 ), .B1(\sine_gen.n26505 ), 
    .D0(\sine_gen.n413_adj_377 ), .C0(\sine_gen.n189_adj_323 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n27558 ), 
    .F0(\sine_gen.n27561 ), .F1(\sine_gen.n21240 ));
  sine_gen_SLICE_912 \sine_gen.SLICE_912 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n379_adj_810 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n236_adj_834 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n236_adj_834 ), 
    .F1(\sine_gen.n27552 ));
  sine_gen_SLICE_913 \sine_gen.SLICE_913 ( .D1(\sine_gen.n26709 ), 
    .C1(\sine_gen.n27555 ), .B1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n27552 ), 
    .B0(\sine_gen.n205_adj_845 ), .A0(\sine_gen.n348_adj_812 ), 
    .F0(\sine_gen.n27555 ), .F1(\sine_gen.n382 ));
  sine_gen_SLICE_914 \sine_gen.SLICE_914 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n21019 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n21018 ), .F0(\sine_gen.n25812 ));
  sine_gen_SLICE_915 \sine_gen.SLICE_915 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n25815 ), .B1(\sine_gen.n27393 ), .D0(\sine_gen.n25812 ), 
    .C0(\sine_gen.n21000 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n21001 ), .F0(\sine_gen.n25815 ), .F1(\sine_gen.n20365 ));
  sine_gen_SLICE_916 \sine_gen.SLICE_916 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n380_adj_290 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n21332 ), .D0(\sine_gen.n109_adj_224 ), 
    .B0(\sine_gen.n379_adj_235 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n380_adj_290 ), .F1(\sine_gen.n27546 ));
  sine_gen_SLICE_917 \sine_gen.SLICE_917 ( .D0(\sine_gen.n286_adj_909 ), 
    .C0(\sine_gen.n317_adj_289 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n27546 ), .F0(\sine_gen.n27549 ));
  sine_gen_SLICE_918 \sine_gen.SLICE_918 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n1275 ), .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n1244 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n109_adj_279 ), 
    .B0(\sine_gen.n15564 ), .F0(\sine_gen.n1275 ), .F1(\sine_gen.n27540 ));
  sine_gen_SLICE_919 \sine_gen.SLICE_919 ( .D0(\sine_gen.n955_adj_89 ), 
    .C0(\sine_gen.n1212 ), .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n27540 ), 
    .F0(\sine_gen.n21356 ));
  sine_gen_SLICE_920 \sine_gen.SLICE_920 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n109_adj_668 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n15_adj_283 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n109_adj_668 ), 
    .F1(\sine_gen.n25806 ));
  sine_gen_SLICE_921 \sine_gen.SLICE_921 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.n93_adj_300 ), 
    .C0(\sine_gen.n25806 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n78_adj_172 ), .F0(\sine_gen.n20483 ), 
    .F1(\sine_gen.n78_adj_172 ));
  sine_gen_SLICE_922 \sine_gen.SLICE_922 ( .D1(\sine_gen.n1372 ), 
    .C1(\sine_gen.n1403 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n1402_adj_273 ), 
    .B0(\sine_gen.n781 ), .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n1403 ), 
    .F1(\sine_gen.n27534 ));
  sine_gen_SLICE_923 \sine_gen.SLICE_923 ( .D0(\sine_gen.n1309 ), 
    .C0(\sine_gen.n27534 ), .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n1340 ), 
    .F0(\sine_gen.n21362 ));
  sine_gen_SLICE_924 \sine_gen.SLICE_924 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n1309 ), .B1(\sine_gen.n1530 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[4] ), .B0(\sine_gen.n781 ), 
    .A0(\sine_gen.n251_adj_271 ), .F0(\sine_gen.n1309 ), 
    .F1(\sine_gen.n27528 ));
  sine_gen_SLICE_926 \sine_gen.SLICE_926 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n3961_adj_967 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n3930_adj_816 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.n3960 ), .B0(\sine_gen.n22_adj_230 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n3961_adj_967 ), 
    .F1(\sine_gen.n25770 ));
  sine_gen_SLICE_930 \sine_gen.SLICE_930 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1691_adj_770 ), .B1(\sine_gen.n1785_adj_760 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n1691_adj_770 ), 
    .F1(\sine_gen.n27522 ));
  sine_gen_SLICE_931 \sine_gen.SLICE_931 ( .C1(\sine_gen.n27525 ), 
    .B1(\sine_gen.n27573 ), .A1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.n1739_adj_764 ), .C0(\sine_gen.n27522 ), 
    .B0(\sine_gen.n1754_adj_762 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n27525 ), .F1(\sine_gen.n1788_adj_382 ));
  sine_gen_SLICE_932 \sine_gen.SLICE_932 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n1595_adj_606 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n1580_adj_612 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n1580_adj_612 ), 
    .F1(\sine_gen.n27516 ));
  sine_gen_SLICE_934 \sine_gen.SLICE_934 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n27510 ), .B1(\sine_gen.n3163_adj_344 ), 
    .A1(\sine_gen.n3148_adj_345 ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n109_adj_200 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n3018_adj_361 ), .F0(\sine_gen.n27510 ), 
    .F1(\sine_gen.n20279 ));
  sine_gen_SLICE_936 \sine_gen.SLICE_936 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.n4090 ), .B1(\sine_gen.address2[7] ), .A1(\sine_gen.n3963 ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.n13995 ), 
    .A0(\sine_gen.n27645 ), .F0(\sine_gen.n4090 ), .F1(\sine_gen.n25794 ));
  sine_gen_SLICE_938 \sine_gen.SLICE_938 ( .D1(\sine_gen.n1371_adj_796 ), 
    .C1(\sine_gen.n27504 ), .B1(\sine_gen.address2[5] ), .A1(\sine_gen.n1435 ), 
    .D0(\sine_gen.n1324_adj_148 ), .C0(\sine_gen.address2[5] ), 
    .B0(\sine_gen.n251_adj_150 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n27504 ), .F1(\sine_gen.n21380 ));
  sine_gen_SLICE_940 \sine_gen.SLICE_940 ( .D1(\sine_gen.n1466_adj_83 ), 
    .C1(\sine_gen.n27498 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n1595_adj_606 ), .D0(\sine_gen.n1580_adj_612 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n1658_adj_201 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n27498 ), 
    .F1(\sine_gen.n21389 ));
  sine_gen_SLICE_942 \sine_gen.SLICE_942 ( .D0(\sine_gen.n20468 ), 
    .C0(\sine_gen.n20474 ), .B0(\sine_gen.address1[10] ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n25788 ));
  sine_gen_SLICE_945 \sine_gen.SLICE_945 ( .D0(\sine_gen.n2364_adj_925 ), 
    .C0(\sine_gen.n2333_adj_248 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n27492 ), .F0(\sine_gen.n20234 ));
  sine_gen_SLICE_946 \sine_gen.SLICE_946 ( .D0(\sine_gen.n20246 ), 
    .C0(\sine_gen.n20249 ), .B0(\sine_gen.address2[9] ), 
    .A0(\sine_gen.address2[10] ), .F0(\sine_gen.n25782 ));
  sine_gen_SLICE_947 \sine_gen.SLICE_947 ( .D1(\sine_gen.n25782 ), 
    .C1(\sine_gen.n20225 ), .B1(\sine_gen.n20228 ), 
    .A1(\sine_gen.address2[10] ), .D0(\sine_gen.address2[8] ), 
    .C0(\sine_gen.n20224 ), .A0(\sine_gen.n25905 ), .F0(\sine_gen.n20225 ), 
    .F1(\sine_gen.n25785 ));
  sine_gen_SLICE_948 \sine_gen.SLICE_948 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n27150 ), .B1(\sine_gen.n19966 ), 
    .A1(\sine_gen.n1947_adj_605 ), .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n13945 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n1379_adj_604 ), .F0(\sine_gen.n27150 ), 
    .F1(\sine_gen.n27153 ));
  sine_gen_SLICE_950 \sine_gen.SLICE_950 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1514_adj_779 ), .B1(\sine_gen.n939_adj_820 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1514_adj_779 ), 
    .F1(\sine_gen.n27486 ));
  sine_gen_SLICE_952 \sine_gen.SLICE_952 ( .D1(\sine_gen.n3450 ), 
    .C1(\sine_gen.n3419 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n589 ), 
    .C0(\sine_gen.n30_adj_211 ), .B0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n3419 ), .F1(\sine_gen.n27480 ));
  sine_gen_SLICE_953 \sine_gen.SLICE_953 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n3356_adj_238 ), .B0(\sine_gen.n27480 ), 
    .A0(\sine_gen.n413_adj_377 ), .F0(\sine_gen.n27483 ));
  sine_gen_SLICE_954 \sine_gen.SLICE_954 ( .D1(\sine_gen.n13529 ), 
    .C1(\sine_gen.n1580_adj_710 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1580_adj_710 ), 
    .F1(\sine_gen.n25776 ));
  sine_gen_SLICE_955 \sine_gen.SLICE_955 ( .D0(\sine_gen.n1356_adj_729 ), 
    .C0(\sine_gen.n14100 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n25776 ), .F0(\sine_gen.n25779 ));
  sine_gen_SLICE_956 \sine_gen.SLICE_956 ( .D1(\sine_gen.n19998 ), 
    .C1(\sine_gen.n27858 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n1947_adj_591 ), .D0(\sine_gen.n1379 ), 
    .C0(\sine_gen.n14013 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n27858 ), 
    .F1(\sine_gen.n27861 ));
  sine_gen_SLICE_959 \sine_gen.SLICE_959 ( .C1(\sine_gen.n27711 ), 
    .B1(\sine_gen.address2[6] ), .A1(\sine_gen.n26367 ), 
    .D0(\sine_gen.n2426_adj_890 ), .C0(\sine_gen.address2[5] ), 
    .B0(\sine_gen.n27708 ), .A0(\sine_gen.n2444_adj_259 ), 
    .F0(\sine_gen.n27711 ), .F1(\sine_gen.n3579_adj_705 ));
  sine_gen_SLICE_960 \sine_gen.SLICE_960 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.n3067 ), .B1(\sine_gen.address2[7] ), .A1(\sine_gen.n26661 ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.n3066 ), .A0(\sine_gen.n27657 ), 
    .F0(\sine_gen.n3067 ), .F1(\sine_gen.n27474 ));
  sine_gen_SLICE_962 \sine_gen.SLICE_962 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n380 ), .B0(\sine_gen.address2[5] ), .A0(\sine_gen.n349 ), 
    .F0(\sine_gen.n27468 ));
  sine_gen_SLICE_963 \sine_gen.SLICE_963 ( .D1(\sine_gen.n636 ), 
    .C1(\sine_gen.n317 ), .B1(\sine_gen.address2[6] ), .A1(\sine_gen.n27468 ), 
    .D0(\sine_gen.n316 ), .C0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.n301_adj_86 ), .F0(\sine_gen.n317 ), .F1(\sine_gen.n27471 ));
  sine_gen_SLICE_964 \sine_gen.SLICE_964 ( .D1(\sine_gen.n476 ), 
    .C1(\sine_gen.n221_adj_726 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.n205 ), 
    .C0(\sine_gen.address2[4] ), .A0(\sine_gen.n109_adj_698 ), 
    .F0(\sine_gen.n221_adj_726 ), .F1(\sine_gen.n27462 ));
  sine_gen_SLICE_965 \sine_gen.SLICE_965 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n27465 ), .A1(\sine_gen.n27471 ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.n413 ), .B0(\sine_gen.n27462 ), 
    .A0(\sine_gen.n444 ), .F0(\sine_gen.n27465 ), .F1(\sine_gen.n21343 ));
  sine_gen_SLICE_966 \sine_gen.SLICE_966 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1017_adj_347 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n1147_adj_169 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n1017_adj_347 ), 
    .F1(\sine_gen.n27456 ));
  sine_gen_SLICE_967 \sine_gen.SLICE_967 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n27459 ), .A1(\sine_gen.n27825 ), 
    .D0(\sine_gen.n1116_adj_346 ), .C0(\sine_gen.n27456 ), 
    .B0(\sine_gen.n971_adj_431 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n27459 ), .F1(\sine_gen.n1150 ));
  tw_gen_SLICE_968 \tw_gen.SLICE_968 ( .D1(n13815), .C1(\tw_gen.n12 ), 
    .B1(\tri_wave[4] ), .A1(\tri_wave[11] ), .D0(n13816), 
    .C0(\tw_gen.tri_wave[10] ), .B0(\tw_gen.tri_wave[9] ), .A0(\tri_wave[8] ), 
    .F0(\tw_gen.n12 ), .F1(\tw_gen.n18389 ));
  tw_gen_SLICE_969 \tw_gen.SLICE_969 ( .D1(\sine_wave3[4] ), .C1(n13816), 
    .B1(\tri_wave[4] ), .A1(\sine_wave3[0] ), .D0(\tw_gen.tri_wave[1] ), 
    .C0(\tw_gen.tri_wave[2] ), .A0(\tw_gen.tri_wave[3] ), .F0(n13816), 
    .F1(\comp3.n10_c ));
  tw_gen_SLICE_970 \tw_gen.SLICE_970 ( .D1(\tri_wave[7] ), .B1(\tri_wave[5] ), 
    .A1(\tri_wave[6] ), .D0(\tw_gen.tri_wave[3] ), .C0(\tri_wave[4] ), 
    .B0(\tri_wave[6] ), .A0(\tw_gen.tri_wave[1] ), .F0(\tw_gen.n20034 ), 
    .F1(n13815));
  tw_gen_SLICE_971 \tw_gen.SLICE_971 ( .D1(\tri_wave[7] ), 
    .C1(\tw_gen.n20036 ), .B1(\tw_gen.n20034 ), .A1(\tw_gen.tri_wave[2] ), 
    .D0(\tw_gen.tri_wave[10] ), .C0(\tri_wave[8] ), .B0(\tw_gen.tri_wave[9] ), 
    .A0(\tri_wave[5] ), .F0(\tw_gen.n20036 ), .F1(\tw_gen.n20040 ));
  tw_gen_SLICE_974 \tw_gen.SLICE_974 ( .D1(\sine_wave3[11] ), .C1(n10), 
    .B1(\tri_wave[11] ), .A1(\comp3.n18 ), .D0(\tw_gen.tri_wave[9] ), 
    .C0(\tw_gen.tri_wave[10] ), .F0(n10), .F1(Vc_c));
  comp3_SLICE_975 \comp3.SLICE_975 ( .D1(\tri_wave[11] ), .C1(\comp3.n18 ), 
    .B1(\sine_wave3[11] ), .A1(n10), .D0(\sine_wave3[8] ), .C0(\comp3.n10_c ), 
    .B0(\tri_wave[8] ), .A0(n13815), .F0(\comp3.n18 ), .F1(Vc_c_N_76));
  comp1_SLICE_976 \comp1.SLICE_976 ( .D1(\sine_wave1[11] ), 
    .C1(\tri_wave[11] ), .B1(\comp1.n18 ), .A1(n10), .D0(\tri_wave[11] ), 
    .C0(\comp1.n18 ), .B0(n10), .A0(\sine_wave1[11] ), .F0(Va_c_N_70), 
    .F1(Va_c));
  comp1_SLICE_977 \comp1.SLICE_977 ( .D1(\sine_wave1[8] ), 
    .C1(\comp1.n10_adj_975 ), .B1(n13815), .A1(\tri_wave[8] ), .D0(n13816), 
    .C0(\sine_wave1[0] ), .B0(\tri_wave[4] ), .A0(\sine_wave1[4] ), 
    .F0(\comp1.n10_adj_975 ), .F1(\comp1.n18 ));
  comp2_SLICE_978 \comp2.SLICE_978 ( .D1(\comp2.n18 ), .C1(\tri_wave[11] ), 
    .B1(\sine_wave2[11] ), .A1(n10), .D0(\tri_wave[11] ), .C0(\comp2.n18 ), 
    .B0(n10), .A0(\sine_wave2[11] ), .F0(Vb_c_N_73), .F1(Vb_c));
  comp2_SLICE_979 \comp2.SLICE_979 ( .D1(\tri_wave[8] ), 
    .C1(\comp2.n10_adj_974 ), .B1(n13815), .A1(\sine_wave2[8] ), 
    .D0(\sine_wave2[4] ), .C0(n13816), .B0(\tri_wave[4] ), 
    .A0(\sine_wave2[0] ), .F0(\comp2.n10_adj_974 ), .F1(\comp2.n18 ));
  sine_gen_SLICE_980 \sine_gen.SLICE_980 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2588 ), .F1(\sine_gen.n1913 ));
  sine_gen_SLICE_981 \sine_gen.SLICE_981 ( .C1(\sine_gen.n2636_adj_404 ), 
    .B1(\sine_gen.n2588 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2636_adj_404 ), .F1(\sine_gen.n21318 ));
  sine_gen_SLICE_982 \sine_gen.SLICE_982 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n3291 ), .A1(\sine_gen.n3228_adj_741 ), 
    .C0(\sine_gen.n3290 ), .B0(\sine_gen.n3148 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n3291 ), .F1(\sine_gen.n18215 ));
  sine_gen_SLICE_984 \sine_gen.SLICE_984 ( .C1(\sine_gen.n1259 ), 
    .B1(\sine_gen.n1274 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1259 ), .F1(\sine_gen.n20776 ));
  sine_gen_SLICE_986 \sine_gen.SLICE_986 ( .C1(\sine_gen.n379 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n572_adj_180 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n379 ), .F1(\sine_gen.n573 ));
  sine_gen_SLICE_988 \sine_gen.SLICE_988 ( .C1(\sine_gen.n1116 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n13349 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1116 ), .F1(\sine_gen.n20806 ));
  sine_gen_SLICE_989 \sine_gen.SLICE_989 ( .C1(\sine_gen.n1101 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n1116 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1101 ), .F1(\sine_gen.n20712 ));
  sine_gen_SLICE_990 \sine_gen.SLICE_990 ( .C1(\sine_gen.n2636 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2651 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2636 ), .F1(\sine_gen.n20637 ));
  sine_gen_SLICE_992 \sine_gen.SLICE_992 ( .C1(\sine_gen.n2573_adj_80 ), 
    .B1(\sine_gen.n2588 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2573_adj_80 ), .F1(\sine_gen.n20301 ));
  sine_gen_SLICE_995 \sine_gen.SLICE_995 ( .D1(\sine_gen.n1529 ), 
    .C1(\sine_gen.n15518 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n15518 ), .F1(\sine_gen.n1530_adj_807 ));
  sine_gen_SLICE_996 \sine_gen.SLICE_996 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n348 ), .A1(\sine_gen.n78_adj_119 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n348 ), .F1(\sine_gen.n1212_adj_701 ));
  sine_gen_SLICE_998 \sine_gen.SLICE_998 ( .D1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.n15312 ), .C0(\sine_gen.n301 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n986 ), .F0(\sine_gen.n20655 ), .F1(\sine_gen.n21540 ));
  sine_gen_SLICE_999 \sine_gen.SLICE_999 ( .D1(\sine_gen.n668 ), 
    .C1(\sine_gen.n301 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n301 ), .F1(\sine_gen.n860_adj_743 ));
  sine_gen_SLICE_1001 \sine_gen.SLICE_1001 ( .C1(\sine_gen.n1356 ), 
    .B1(\sine_gen.n1466 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1356 ), .F1(\sine_gen.n1372_adj_788 ));
  sine_gen_SLICE_1002 \sine_gen.SLICE_1002 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1402 ), .A1(\sine_gen.n986 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n986 ), .F1(\sine_gen.n20763 ));
  sine_gen_SLICE_1004 \sine_gen.SLICE_1004 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n2809 ), .F1(\sine_gen.n2778 ));
  sine_gen_SLICE_1005 \sine_gen.SLICE_1005 ( .D1(\sine_gen.n2809 ), 
    .C1(\sine_gen.n2794 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2794 ), .F1(\sine_gen.n20710 ));
  sine_gen_SLICE_1006 \sine_gen.SLICE_1006 ( .C1(\sine_gen.n2538 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2553_adj_778 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2538 ), .F1(\sine_gen.n20320 ));
  sine_gen_SLICE_1008 \sine_gen.SLICE_1008 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n13431 ), .B1(\sine_gen.n2380 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n13431 ), .F1(\sine_gen.n2396 ));
  sine_gen_SLICE_1009 \sine_gen.SLICE_1009 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n13431 ), .A1(\sine_gen.n2573_adj_581 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2573_adj_581 ), .F1(\sine_gen.n3833_adj_861 ));
  sine_gen_SLICE_1010 \sine_gen.SLICE_1010 ( .C1(\sine_gen.n348 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1017 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1017 ), .F1(\sine_gen.n349 ));
  sine_gen_SLICE_1011 \sine_gen.SLICE_1011 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n14069 ), .A1(\sine_gen.n1017 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.n69 ), .B0(\sine_gen.address2[2] ), .A0(\sine_gen.n21578 ), 
    .F0(\sine_gen.n14069 ), .F1(\sine_gen.n13995 ));
  sine_gen_SLICE_1012 \sine_gen.SLICE_1012 ( .C1(\sine_gen.n986_adj_82 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n15_adj_100 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n986_adj_82 ), .F1(\sine_gen.n20652 ));
  sine_gen_SLICE_1015 \sine_gen.SLICE_1015 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2715_adj_853 ), .A1(\sine_gen.n2380 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2380 ), .F1(\sine_gen.n18257 ));
  sine_gen_SLICE_1016 \sine_gen.SLICE_1016 ( .C1(\sine_gen.n954 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n589 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n589 ), .F1(\sine_gen.n20805 ));
  sine_gen_SLICE_1019 \sine_gen.SLICE_1019 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n13349 ), .A1(\sine_gen.n173 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n13349 ), 
    .F1(\sine_gen.n20713 ));
  sine_gen_SLICE_1021 \sine_gen.SLICE_1021 ( .C1(\sine_gen.n188_adj_322 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n173 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n173 ), .F1(\sine_gen.n189_adj_323 ));
  sine_gen_SLICE_1022 \sine_gen.SLICE_1022 ( .D1(\sine_gen.n142 ), 
    .C1(\sine_gen.n15_adj_84 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n15_adj_84 ), .F1(\sine_gen.n20673 ));
  sine_gen_SLICE_1025 \sine_gen.SLICE_1025 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n620 ), .A1(\sine_gen.n173_adj_226 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .F0(\sine_gen.n620 ), 
    .F1(\sine_gen.n3291_adj_227 ));
  sine_gen_SLICE_1026 \sine_gen.SLICE_1026 ( .C1(\sine_gen.n109 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n15_adj_84 ), 
    .D0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n109 ), .F1(\sine_gen.n20677 ));
  sine_gen_SLICE_1028 \sine_gen.SLICE_1028 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n954 ), .A1(\sine_gen.n589 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n954 ), 
    .F1(\sine_gen.n3356_adj_238 ));
  sine_gen_SLICE_1031 \sine_gen.SLICE_1031 ( .C1(\sine_gen.n78 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n668 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n78 ), .F1(\sine_gen.n20761 ));
  sine_gen_SLICE_1032 \sine_gen.SLICE_1032 ( .D1(\sine_gen.n844 ), 
    .C1(\sine_gen.n699 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n699 ), .F1(\sine_gen.n20667 ));
  sine_gen_SLICE_1034 \sine_gen.SLICE_1034 ( .C1(\sine_gen.n923_adj_85 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n939 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n923_adj_85 ), .F1(\sine_gen.n20668 ));
  sine_gen_SLICE_1036 \sine_gen.SLICE_1036 ( .D1(\sine_gen.n2283 ), 
    .C1(\sine_gen.n3851 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n3851 ), .F1(\sine_gen.n20703 ));
  sine_gen_SLICE_1038 \sine_gen.SLICE_1038 ( .C1(\sine_gen.n2507 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2426_adj_518 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2507 ), .F1(\sine_gen.n20319 ));
  sine_gen_SLICE_1041 \sine_gen.SLICE_1041 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n860_adj_924 ), .A1(\sine_gen.n636 ), 
    .C0(\sine_gen.n301_adj_86 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.n428 ), .F0(\sine_gen.n860_adj_924 ), .F1(\sine_gen.n21433 ));
  sine_gen_SLICE_1042 \sine_gen.SLICE_1042 ( .C1(\sine_gen.n3945 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n2843 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n3945 ), .F1(\sine_gen.n20689 ));
  sine_gen_SLICE_1044 \sine_gen.SLICE_1044 ( .C1(\sine_gen.n2507_adj_87 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n2283 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2507_adj_87 ), .F1(\sine_gen.n20688 ));
  sine_gen_SLICE_1045 \sine_gen.SLICE_1045 ( .C1(\sine_gen.n2283 ), 
    .B1(\sine_gen.n1379_adj_604 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n2283 ), .F1(\sine_gen.n2299 ));
  sine_gen_SLICE_1048 \sine_gen.SLICE_1048 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n251 ), .B1(\sine_gen.n1770_adj_475 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n251 ), .F1(\sine_gen.n2010 ));
  sine_gen_SLICE_1050 \sine_gen.SLICE_1050 ( .D1(\sine_gen.n954 ), 
    .C1(\sine_gen.n939 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n939 ), .F1(\sine_gen.n20692 ));
  sine_gen_SLICE_1051 \sine_gen.SLICE_1051 ( .D1(\sine_gen.n939 ), 
    .C1(\sine_gen.n1514_adj_966 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1514_adj_966 ), .F1(\sine_gen.n20596 ));
  sine_gen_SLICE_1052 \sine_gen.SLICE_1052 ( .C1(\sine_gen.n412 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n30 ), 
    .D0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n412 ), .F1(\sine_gen.n924 ));
  sine_gen_SLICE_1055 \sine_gen.SLICE_1055 ( .D1(\sine_gen.n1466_adj_268 ), 
    .C1(\sine_gen.n572 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n572 ), .F1(\sine_gen.n1467 ));
  sine_gen_SLICE_1057 \sine_gen.SLICE_1057 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2763 ), .B1(\sine_gen.n2778 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n2763 ), .F1(\sine_gen.n20709 ));
  sine_gen_SLICE_1058 \sine_gen.SLICE_1058 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n205_adj_92 ), .A1(\sine_gen.n1017_adj_93 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n205_adj_92 ), .F1(\sine_gen.n1018 ));
  sine_gen_SLICE_1060 \sine_gen.SLICE_1060 ( .C1(\sine_gen.n15_adj_94 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n1612_adj_95 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_94 ), .F1(\sine_gen.n987 ));
  sine_gen_SLICE_1062 \sine_gen.SLICE_1062 ( .D1(\sine_gen.n251 ), 
    .C1(\sine_gen.n236 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n236 ), .F1(\sine_gen.n252_adj_735 ));
  sine_gen_SLICE_1064 \sine_gen.SLICE_1064 ( .D1(\sine_gen.n699_adj_96 ), 
    .C1(\sine_gen.n3467 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n3467 ), .F1(\sine_gen.n20685 ));
  sine_gen_SLICE_1066 \sine_gen.SLICE_1066 ( .C1(\sine_gen.n1612_adj_98 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1165_adj_97 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1612_adj_98 ), .F1(\sine_gen.n20686 ));
  sine_gen_SLICE_1067 \sine_gen.SLICE_1067 ( .D1(\sine_gen.n30_adj_557 ), 
    .C1(\sine_gen.n1165_adj_97 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1165_adj_97 ), .F1(\sine_gen.n605_adj_558 ));
  sine_gen_SLICE_1068 \sine_gen.SLICE_1068 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n13449 ), .F1(\sine_gen.n3576 ));
  sine_gen_SLICE_1069 \sine_gen.SLICE_1069 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n3530 ), .A1(\sine_gen.n13449 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n3530 ), .F1(\sine_gen.n20682 ));
  sine_gen_SLICE_1072 \sine_gen.SLICE_1072 ( .D1(\sine_gen.n923_adj_85 ), 
    .C1(\sine_gen.n908 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n908 ), .F1(\sine_gen.n20691 ));
  sine_gen_SLICE_1075 \sine_gen.SLICE_1075 ( .C1(\sine_gen.n93_adj_99 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n506 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n93_adj_99 ), .F1(\sine_gen.n507_adj_379 ));
  sine_gen_SLICE_1076 \sine_gen.SLICE_1076 ( .D1(\sine_gen.n2843_adj_102 ), 
    .C1(\sine_gen.n2828_adj_101 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2828_adj_101 ), .F1(\sine_gen.n20700 ));
  sine_gen_SLICE_1078 \sine_gen.SLICE_1078 ( .D1(\sine_gen.n2874 ), 
    .C1(\sine_gen.n2859 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2859 ), .F1(\sine_gen.n20701 ));
  sine_gen_SLICE_1080 \sine_gen.SLICE_1080 ( .D1(\sine_gen.n2843_adj_102 ), 
    .C1(\sine_gen.n2922 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n2922 ), .F1(\sine_gen.n20647 ));
  sine_gen_SLICE_1081 \sine_gen.SLICE_1081 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2843_adj_102 ), 
    .F1(\sine_gen.n2588_adj_115 ));
  sine_gen_SLICE_1082 \sine_gen.SLICE_1082 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2906 ), .A1(\sine_gen.n2763 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2906 ), .F1(\sine_gen.n20646 ));
  sine_gen_SLICE_1084 \sine_gen.SLICE_1084 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n173_adj_103 ), .A1(\sine_gen.n78_adj_119 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n173_adj_103 ), .F1(\sine_gen.n189_adj_749 ));
  sine_gen_SLICE_1086 \sine_gen.SLICE_1086 ( .D1(\sine_gen.n699 ), 
    .C1(\sine_gen.n3467_adj_104 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3467_adj_104 ), .F1(\sine_gen.n20643 ));
  sine_gen_SLICE_1088 \sine_gen.SLICE_1088 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2411_adj_105 ), .A1(\sine_gen.n2426_adj_518 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2411_adj_105 ), .F1(\sine_gen.n2427_adj_519 ));
  sine_gen_SLICE_1090 \sine_gen.SLICE_1090 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1612_adj_106 ), .A1(\sine_gen.n589 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n1612_adj_106 ), .F1(\sine_gen.n20644 ));
  sine_gen_SLICE_1093 \sine_gen.SLICE_1093 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1707_adj_956 ), .B1(\sine_gen.n13423 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1707_adj_956 ), .F1(\sine_gen.n21052 ));
  sine_gen_SLICE_1094 \sine_gen.SLICE_1094 ( .C1(\sine_gen.n1387_adj_107 ), 
    .B1(\sine_gen.n3576_adj_108 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1387_adj_107 ), .F1(\sine_gen.n20665 ));
  sine_gen_SLICE_1096 \sine_gen.SLICE_1096 ( .C1(\sine_gen.n3530_adj_109 ), 
    .B1(\sine_gen.n13423 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3530_adj_109 ), .F1(\sine_gen.n20664 ));
  sine_gen_SLICE_1098 \sine_gen.SLICE_1098 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2700_adj_110 ), .A1(\sine_gen.n2715 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2700_adj_110 ), .F1(\sine_gen.n20706 ));
  sine_gen_SLICE_1100 \sine_gen.SLICE_1100 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2731 ), .A1(\sine_gen.n2746 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2731 ), .F1(\sine_gen.n20707 ));
  sine_gen_SLICE_1102 \sine_gen.SLICE_1102 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.n13878 ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[3] ), .F0(\sine_gen.n13878 ), 
    .F1(\sine_gen.n13877 ));
  sine_gen_SLICE_1110 \sine_gen.SLICE_1110 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2573_adj_114 ), .A1(\sine_gen.n2588_adj_115 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2573_adj_114 ), .F1(\sine_gen.n20718 ));
  sine_gen_SLICE_1112 \sine_gen.SLICE_1112 ( .D1(\sine_gen.n2619_adj_116 ), 
    .C1(\sine_gen.n2604 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2604 ), .F1(\sine_gen.n20719 ));
  sine_gen_SLICE_1115 \sine_gen.SLICE_1115 ( .D1(\sine_gen.n1913 ), 
    .C1(\sine_gen.n1898 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1898 ), .F1(\sine_gen.n20329 ));
  sine_gen_SLICE_1116 \sine_gen.SLICE_1116 ( .C1(\sine_gen.n2667 ), 
    .B1(\sine_gen.n2682 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2667 ), .F1(\sine_gen.n20722 ));
  sine_gen_SLICE_1118 \sine_gen.SLICE_1118 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2636_adj_117 ), .A1(\sine_gen.n2588_adj_115 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n2636_adj_117 ), .F1(\sine_gen.n20721 ));
  sine_gen_SLICE_1121 \sine_gen.SLICE_1121 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n3227_adj_625 ), .B1(\sine_gen.n78_adj_119 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n3227_adj_625 ), .F1(\sine_gen.n3228_adj_626 ));
  sine_gen_SLICE_1122 \sine_gen.SLICE_1122 ( .D1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n15580 ), .A1(\sine_gen.n781 ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n3817 ), .B0(\sine_gen.n130 ), .A0(\sine_gen.n12132 ), 
    .F0(\sine_gen.n3356 ), .F1(\sine_gen.n732 ));
  sine_gen_SLICE_1123 \sine_gen.SLICE_1123 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.n12132 ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[4] ), .C0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n12132 ), .F1(\sine_gen.n2364 ));
  sine_gen_SLICE_1124 \sine_gen.SLICE_1124 ( .C1(\sine_gen.n2475 ), 
    .B1(\sine_gen.n2380_adj_120 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n2475 ), .F1(\sine_gen.n20725 ));
  sine_gen_SLICE_1126 \sine_gen.SLICE_1126 ( .C1(\sine_gen.n2538_adj_121 ), 
    .B1(\sine_gen.n2553_adj_122 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n2538_adj_121 ), .F1(\sine_gen.n20584 ));
  sine_gen_SLICE_1127 \sine_gen.SLICE_1127 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2553_adj_122 ), 
    .F1(\sine_gen.n2426_adj_124 ));
  sine_gen_SLICE_1128 \sine_gen.SLICE_1128 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2507_adj_123 ), .B1(\sine_gen.n2426_adj_124 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2507_adj_123 ), .F1(\sine_gen.n20583 ));
  sine_gen_SLICE_1131 \sine_gen.SLICE_1131 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2636_adj_126 ), 
    .F1(\sine_gen.n1739_adj_131 ));
  sine_gen_SLICE_1133 \sine_gen.SLICE_1133 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n21527 ), .F1(\sine_gen.n1379_adj_604 ));
  sine_gen_SLICE_1136 \sine_gen.SLICE_1136 ( .D1(\sine_gen.n1658 ), 
    .C1(\sine_gen.n1804 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1804 ), .F1(\sine_gen.n20733 ));
  sine_gen_SLICE_1137 \sine_gen.SLICE_1137 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .F0(\sine_gen.n1658 ), .F1(\sine_gen.n1722 ));
  sine_gen_SLICE_1138 \sine_gen.SLICE_1138 ( .C1(\sine_gen.n1898_adj_128 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1913_adj_129 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n1898_adj_128 ), .F1(\sine_gen.n20737 ));
  sine_gen_SLICE_1142 \sine_gen.SLICE_1142 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1867 ), .B1(\sine_gen.n1739_adj_131 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n1867 ), .F1(\sine_gen.n20736 ));
  sine_gen_SLICE_1144 \sine_gen.SLICE_1144 ( .D1(\sine_gen.n1339_adj_133 ), 
    .C1(\sine_gen.n1371_adj_132 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1371_adj_132 ), .F1(\sine_gen.n20742 ));
  sine_gen_SLICE_1145 \sine_gen.SLICE_1145 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n1339_adj_133 ), 
    .F1(\sine_gen.n954_adj_149 ));
  sine_gen_SLICE_1146 \sine_gen.SLICE_1146 ( .D1(\sine_gen.n1466_adj_135 ), 
    .C1(\sine_gen.n1451_adj_134 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1451_adj_134 ), .F1(\sine_gen.n20743 ));
  sine_gen_SLICE_1149 \sine_gen.SLICE_1149 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1387_adj_136 ), .A1(\sine_gen.n1356_adj_142 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n1387_adj_136 ), .F1(\sine_gen.n18227 ));
  sine_gen_SLICE_1150 \sine_gen.SLICE_1150 ( .D1(\sine_gen.n1498_adj_139 ), 
    .C1(\sine_gen.n1483_adj_138 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1483_adj_138 ), .F1(\sine_gen.n20745 ));
  sine_gen_SLICE_1152 \sine_gen.SLICE_1152 ( .C1(\sine_gen.n1084_adj_140 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1147 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1147 ), .F1(\sine_gen.n20748 ));
  sine_gen_SLICE_1153 \sine_gen.SLICE_1153 ( .C1(\sine_gen.n1069 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1084_adj_140 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1084_adj_140 ), .F1(\sine_gen.n20512 ));
  sine_gen_SLICE_1154 \sine_gen.SLICE_1154 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1324_adj_141 ), .A1(\sine_gen.n1339_adj_133 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1324_adj_141 ), .F1(\sine_gen.n20749 ));
  sine_gen_SLICE_1157 \sine_gen.SLICE_1157 ( .D1(\sine_gen.n1371_adj_132 ), 
    .C1(\sine_gen.n1356_adj_142 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n1356_adj_142 ), .F1(\sine_gen.n18226 ));
  sine_gen_SLICE_1160 \sine_gen.SLICE_1160 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n15524 ), .A1(\sine_gen.n301 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n15524 ), 
    .F1(\sine_gen.n20661 ));
  sine_gen_SLICE_1162 \sine_gen.SLICE_1162 ( .C1(\sine_gen.n142 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1529 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n142 ), .F1(\sine_gen.n20662 ));
  sine_gen_SLICE_1164 \sine_gen.SLICE_1164 ( .D1(\sine_gen.n1785 ), 
    .C1(\sine_gen.n1770_adj_145 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1770_adj_145 ), .F1(\sine_gen.n21295 ));
  sine_gen_SLICE_1166 \sine_gen.SLICE_1166 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n397 ), .B1(\sine_gen.n412_adj_146 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n397 ), .F1(\sine_gen.n413 ));
  sine_gen_SLICE_1168 \sine_gen.SLICE_1168 ( .C1(\sine_gen.n428 ), 
    .B1(\sine_gen.n443 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n428 ), .F1(\sine_gen.n444 ));
  sine_gen_SLICE_1171 \sine_gen.SLICE_1171 ( .C1(\sine_gen.n668 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n443_adj_236 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n668 ), .F1(\sine_gen.n444_adj_727 ));
  sine_gen_SLICE_1173 \sine_gen.SLICE_1173 ( .D1(\sine_gen.n78 ), 
    .C1(\sine_gen.n348_adj_147 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n348_adj_147 ), .F1(\sine_gen.n1212_adj_782 ));
  sine_gen_SLICE_1174 \sine_gen.SLICE_1174 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1069 ), .A1(\sine_gen.n954_adj_149 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1069 ), .F1(\sine_gen.n20757 ));
  sine_gen_SLICE_1176 \sine_gen.SLICE_1176 ( .C1(\sine_gen.n1116_adj_152 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1017_adj_153 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1116_adj_152 ), .F1(\sine_gen.n20758 ));
  sine_gen_SLICE_1177 \sine_gen.SLICE_1177 ( .D1(\sine_gen.n1147 ), 
    .C1(\sine_gen.n1017_adj_153 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1017_adj_153 ), .F1(\sine_gen.n20506 ));
  sine_gen_SLICE_1178 \sine_gen.SLICE_1178 ( .D1(\sine_gen.n1274_adj_155 ), 
    .C1(\sine_gen.n1259_adj_154 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n1259_adj_154 ), .F1(\sine_gen.n20515 ));
  sine_gen_SLICE_1180 \sine_gen.SLICE_1180 ( .D1(\sine_gen.n78_adj_119 ), 
    .C1(\sine_gen.n316 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n316 ), .F1(\sine_gen.n476 ));
  sine_gen_SLICE_1182 \sine_gen.SLICE_1182 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1243 ), .A1(\sine_gen.n1147 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1243 ), .F1(\sine_gen.n20514 ));
  sine_gen_SLICE_1184 \sine_gen.SLICE_1184 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2828_adj_156 ), .A1(\sine_gen.n2843_adj_157 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2828_adj_156 ), .F1(\sine_gen.n20730 ));
  sine_gen_SLICE_1186 \sine_gen.SLICE_1186 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2859_adj_158 ), .B1(\sine_gen.n2874_adj_159 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2859_adj_158 ), .F1(\sine_gen.n20731 ));
  sine_gen_SLICE_1188 \sine_gen.SLICE_1188 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2922_adj_160 ), .B1(\sine_gen.n2843_adj_157 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2922_adj_160 ), .F1(\sine_gen.n20536 ));
  sine_gen_SLICE_1189 \sine_gen.SLICE_1189 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2843_adj_157 ), 
    .F1(\sine_gen.n21331 ));
  sine_gen_SLICE_1190 \sine_gen.SLICE_1190 ( .D1(\sine_gen.n2906_adj_162 ), 
    .C1(\sine_gen.n2763_adj_161 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2763_adj_161 ), .F1(\sine_gen.n20535 ));
  sine_gen_SLICE_1192 \sine_gen.SLICE_1192 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1038 ), .A1(\sine_gen.n859 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1038 ), .F1(\sine_gen.n20511 ));
  sine_gen_SLICE_1193 \sine_gen.SLICE_1193 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n859 ), .F1(\sine_gen.n21334 ));
  sine_gen_SLICE_1194 \sine_gen.SLICE_1194 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n379 ), .A1(\sine_gen.n364 ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n364 ), .F1(\sine_gen.n380 ));
  sine_gen_SLICE_1196 \sine_gen.SLICE_1196 ( .C1(\sine_gen.n572_adj_163 ), 
    .B1(\sine_gen.n1371_adj_239 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n572_adj_163 ), .F1(\sine_gen.n3450 ));
  sine_gen_SLICE_1200 \sine_gen.SLICE_1200 ( .C1(\sine_gen.n1116_adj_152 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n971 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n971 ), .F1(\sine_gen.n20505 ));
  sine_gen_SLICE_1202 \sine_gen.SLICE_1202 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n604 ), .B1(\sine_gen.n589_adj_164 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n604 ), .F1(\sine_gen.n20766 ));
  sine_gen_SLICE_1203 \sine_gen.SLICE_1203 ( .D1(\sine_gen.n589_adj_164 ), 
    .C1(\sine_gen.n604 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n589_adj_164 ), .F1(\sine_gen.n605_adj_507 ));
  sine_gen_SLICE_1205 \sine_gen.SLICE_1205 ( .D1(\sine_gen.n21331 ), 
    .C1(\sine_gen.n21330 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n21330 ), .F1(\sine_gen.n21332 ));
  sine_gen_SLICE_1206 \sine_gen.SLICE_1206 ( .D1(\sine_gen.n954_adj_149 ), 
    .C1(\sine_gen.n939_adj_165 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n939_adj_165 ), .F1(\sine_gen.n20767 ));
  sine_gen_SLICE_1208 \sine_gen.SLICE_1208 ( .C1(\sine_gen.n1002 ), 
    .B1(\sine_gen.n1017_adj_153 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1002 ), .F1(\sine_gen.n20497 ));
  sine_gen_SLICE_1210 \sine_gen.SLICE_1210 ( .C1(\sine_gen.n986_adj_167 ), 
    .B1(\sine_gen.n971 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n986_adj_167 ), .F1(\sine_gen.n20496 ));
  sine_gen_SLICE_1213 \sine_gen.SLICE_1213 ( .D1(\sine_gen.n2986_adj_952 ), 
    .C1(\sine_gen.n3001 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n3001 ), .F1(\sine_gen.n3066 ));
  sine_gen_SLICE_1214 \sine_gen.SLICE_1214 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n1549 ), .A1(\sine_gen.n1612_adj_170 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1549 ), .F1(\sine_gen.n14100 ));
  sine_gen_SLICE_1216 \sine_gen.SLICE_1216 ( .D1(\sine_gen.n285 ), 
    .C1(\sine_gen.n270 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n270 ), .F1(\sine_gen.n20772 ));
  sine_gen_SLICE_1218 \sine_gen.SLICE_1218 ( .D1(\sine_gen.n2843_adj_849 ), 
    .C1(\sine_gen.n3945_adj_171 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3945_adj_171 ), .F1(\sine_gen.n20917 ));
  sine_gen_SLICE_1220 \sine_gen.SLICE_1220 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n61 ), .B1(\sine_gen.n78_adj_172 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n61 ), .F1(\sine_gen.n20773 ));
  sine_gen_SLICE_1224 \sine_gen.SLICE_1224 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n205_adj_176 ), .B1(\sine_gen.n348_adj_177 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n205_adj_176 ), .F1(\sine_gen.n20487 ));
  sine_gen_SLICE_1228 \sine_gen.SLICE_1228 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1707 ), .A1(\sine_gen.n1722_adj_650 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1707 ), .F1(\sine_gen.n20335 ));
  sine_gen_SLICE_1230 \sine_gen.SLICE_1230 ( .D1(\sine_gen.state[0] ), 
    .B1(\sine_gen.state[1] ), .C0(\sine_gen.state[1] ), 
    .A0(\sine_gen.state[0] ), .F0(\sine_gen.n647 ), .F1(\sine_gen.n692 ));
  sine_gen_SLICE_1231 \sine_gen.SLICE_1231 ( .D1(\sine_gen.n8 ), 
    .C1(\sine_gen.n7_adj_214 ), .B1(\sine_gen.n647 ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.n20042 ), .B0(\sine_gen.n19962 ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n7_adj_214 ), 
    .F1(\sine_gen.n14189 ));
  sine_gen_SLICE_1232 \sine_gen.SLICE_1232 ( .D1(\sine_gen.n397 ), 
    .C1(\sine_gen.address2[4] ), .B1(\sine_gen.n589_adj_179 ), 
    .D0(\sine_gen.address2[4] ), .B0(\sine_gen.n1612 ), 
    .A0(\sine_gen.n589_adj_179 ), .F0(\sine_gen.n20800 ), 
    .F1(\sine_gen.n3419_adj_454 ));
  sine_gen_SLICE_1233 \sine_gen.SLICE_1233 ( .D1(\sine_gen.n1612 ), 
    .C1(\sine_gen.address2[4] ), .A1(\sine_gen.n1402_adj_88 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1612 ), .F1(\sine_gen.n20361 ));
  sine_gen_SLICE_1235 \sine_gen.SLICE_1235 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n15606 ), .A1(\sine_gen.n443 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n443 ), 
    .F1(\sine_gen.n700_adj_665 ));
  sine_gen_SLICE_1236 \sine_gen.SLICE_1236 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.n69 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.address2[9] ), .D0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .F0(\sine_gen.n69 ), .F1(\sine_gen.n14 ));
  sine_gen_SLICE_1238 \sine_gen.SLICE_1238 ( .C1(\sine_gen.address2[4] ), 
    .B1(\sine_gen.n1402_adj_88 ), .A1(\sine_gen.n1324_adj_181 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1402_adj_88 ), .F1(\sine_gen.n20802 ));
  sine_gen_SLICE_1239 \sine_gen.SLICE_1239 ( .C1(\sine_gen.n1324_adj_181 ), 
    .B1(\sine_gen.n443 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n1324_adj_181 ), .F1(\sine_gen.n1340_adj_912 ));
  sine_gen_SLICE_1240 \sine_gen.SLICE_1240 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n506 ), 
    .F1(\sine_gen.n954_adj_343 ));
  sine_gen_SLICE_1242 \sine_gen.SLICE_1242 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n30_adj_182 ), .B1(\sine_gen.n412_adj_183 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n30_adj_182 ), .F1(\sine_gen.n158 ));
  sine_gen_SLICE_1244 \sine_gen.SLICE_1244 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n173_adj_184 ), .A1(\sine_gen.n188 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n173_adj_184 ), .F1(\sine_gen.n189 ));
  sine_gen_SLICE_1246 \sine_gen.SLICE_1246 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n19962 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[9] ), .D0(\sine_gen.address3[5] ), 
    .B0(\sine_gen.address3[4] ), .F0(\sine_gen.n19962 ), .F1(\sine_gen.n16 ));
  sine_gen_SLICE_1249 \sine_gen.SLICE_1249 ( .D1(\sine_gen.n12809 ), 
    .C1(\sine_gen.n15_adj_187 ), .B1(\sine_gen.n16 ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[10] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[11] ), 
    .A0(\sine_gen.address3[8] ), .F0(\sine_gen.n15_adj_187 ), 
    .F1(\sine_gen.n23_adj_204 ));
  sine_gen_SLICE_1250 \sine_gen.SLICE_1250 ( .D1(\sine_gen.n2283_adj_578 ), 
    .C1(\sine_gen.n3851_adj_188 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3851_adj_188 ), .F1(\sine_gen.n20592 ));
  sine_gen_SLICE_1253 \sine_gen.SLICE_1253 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n428_adj_191 ), .A1(\sine_gen.n781 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n781 ), .F1(\sine_gen.n860 ));
  sine_gen_SLICE_1254 \sine_gen.SLICE_1254 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n700 ), .B1(\sine_gen.n13860 ), .D0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n443_adj_189 ), .A0(\sine_gen.n15580 ), .F0(\sine_gen.n700 ), 
    .F1(\sine_gen.n13861 ));
  sine_gen_SLICE_1256 \sine_gen.SLICE_1256 ( .C1(\sine_gen.n635 ), 
    .B1(\sine_gen.n157 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n635 ), .F1(\sine_gen.n636_adj_190 ));
  sine_gen_SLICE_1257 \sine_gen.SLICE_1257 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n157 ), .B1(\sine_gen.n173_adj_613 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n157 ), 
    .F1(\sine_gen.n3291_adj_614 ));
  sine_gen_SLICE_1260 \sine_gen.SLICE_1260 ( .C1(\sine_gen.n428_adj_192 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n301_adj_262 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n428_adj_192 ), .F1(\sine_gen.n444_adj_378 ));
  sine_gen_SLICE_1262 \sine_gen.SLICE_1262 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.n168 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[9] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n168 ), 
    .F1(\sine_gen.n14_adj_193 ));
  sine_gen_SLICE_1264 \sine_gen.SLICE_1264 ( .D1(\sine_gen.n236_adj_196 ), 
    .C1(\sine_gen.n78_adj_195 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n78_adj_195 ), .F1(\sine_gen.n3228 ));
  sine_gen_SLICE_1266 \sine_gen.SLICE_1266 ( .C1(\sine_gen.n157_adj_197 ), 
    .B1(\sine_gen.n859_adj_198 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n157_adj_197 ), .F1(\sine_gen.n3291_adj_199 ));
  sine_gen_SLICE_1268 \sine_gen.SLICE_1268 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3243 ), .A1(\sine_gen.n109_adj_200 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n3243 ), .F1(\sine_gen.n3259 ));
  sine_gen_SLICE_1269 \sine_gen.SLICE_1269 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n109_adj_200 ), .A1(\sine_gen.n15_adj_813 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n109_adj_200 ), .F1(\sine_gen.n20884 ));
  sine_gen_SLICE_1271 \sine_gen.SLICE_1271 ( .C1(\sine_gen.n21333 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n21334 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n21333 ), .F1(\sine_gen.n21335 ));
  sine_gen_SLICE_1272 \sine_gen.SLICE_1272 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n653_adj_205 ), .A1(\sine_gen.n412_adj_183 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n653_adj_205 ), .F1(\sine_gen.n891 ));
  sine_gen_SLICE_1273 \sine_gen.SLICE_1273 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n412_adj_183 ), 
    .F1(\sine_gen.n1691 ));
  sine_gen_SLICE_1274 \sine_gen.SLICE_1274 ( .C1(\sine_gen.n53 ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.n14093 ), 
    .D0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n53 ), .F1(\sine_gen.n14029 ));
  sine_gen_SLICE_1276 \sine_gen.SLICE_1276 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n892 ), .B1(\sine_gen.n699_adj_207 ), .D0(\sine_gen.n14029 ), 
    .C0(\sine_gen.n891 ), .B0(\sine_gen.address3[5] ), .F0(\sine_gen.n892 ), 
    .F1(\sine_gen.n893 ));
  sine_gen_SLICE_1278 \sine_gen.SLICE_1278 ( .D1(\sine_gen.n26463 ), 
    .B1(\sine_gen.n1532 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.address3[9] ), .B0(\sine_gen.address3[7] ), 
    .F0(\sine_gen.n20014 ), .F1(\sine_gen.n20890 ));
  sine_gen_SLICE_1280 \sine_gen.SLICE_1280 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n157_adj_376 ), .A1(\sine_gen.n30_adj_211 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n30_adj_211 ), .F1(\sine_gen.n413_adj_377 ));
  sine_gen_SLICE_1281 \sine_gen.SLICE_1281 ( .C1(\sine_gen.n15_adj_100 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n30_adj_211 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n15_adj_100 ), .F1(\sine_gen.n20628 ));
  sine_gen_SLICE_1283 \sine_gen.SLICE_1283 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1676_adj_641 ), .B1(\sine_gen.n1691 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1676_adj_641 ), 
    .F1(\sine_gen.n20334 ));
  sine_gen_SLICE_1284 \sine_gen.SLICE_1284 ( .D1(\sine_gen.n14006 ), 
    .C1(\sine_gen.n701 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n699_adj_207 ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n653_adj_205 ), .B0(\sine_gen.n173_adj_184 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n701 ), .F1(\sine_gen.n765 ));
  sine_gen_SLICE_1287 \sine_gen.SLICE_1287 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n699_adj_207 ), 
    .F1(\sine_gen.n2395 ));
  sine_gen_SLICE_1288 \sine_gen.SLICE_1288 ( .C1(\sine_gen.n605_adj_222 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.n286 ), .D0(\sine_gen.n3355 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n142_adj_221 ), 
    .F0(\sine_gen.n605_adj_222 ), .F1(\sine_gen.n21190 ));
  sine_gen_SLICE_1289 \sine_gen.SLICE_1289 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n142_adj_221 ), .A1(\sine_gen.n3355 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n142_adj_221 ), .F1(\sine_gen.n3419_adj_515 ));
  sine_gen_SLICE_1291 \sine_gen.SLICE_1291 ( .C1(\sine_gen.n285_adj_520 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n157_adj_197 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n285_adj_520 ), .F1(\sine_gen.n286 ));
  sine_gen_SLICE_1292 \sine_gen.SLICE_1292 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3227 ), .A1(\sine_gen.n78 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n3227 ), 
    .F1(\sine_gen.n3228_adj_225 ));
  sine_gen_SLICE_1295 \sine_gen.SLICE_1295 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n173_adj_226 ), .A1(\sine_gen.n78 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n173_adj_226 ), .F1(\sine_gen.n189_adj_706 ));
  sine_gen_SLICE_1296 \sine_gen.SLICE_1296 ( .D1(\sine_gen.n3228_adj_225 ), 
    .C1(\sine_gen.n3259_adj_228 ), .A1(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n2986 ), .B0(\sine_gen.n541 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n3259_adj_228 ), .F1(\sine_gen.n18250 ));
  sine_gen_SLICE_1297 \sine_gen.SLICE_1297 ( .C1(\sine_gen.n541 ), 
    .B1(\sine_gen.n379_adj_886 ), .A1(\sine_gen.address3[4] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n541 ), 
    .F1(\sine_gen.n380_adj_717 ));
  sine_gen_SLICE_1300 \sine_gen.SLICE_1300 ( .C1(\sine_gen.n15312 ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.n22_adj_230 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n15312 ), .F1(\sine_gen.n14021 ));
  sine_gen_SLICE_1302 \sine_gen.SLICE_1302 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n13589 ), .B1(\sine_gen.n14021 ), 
    .D0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n13589 ), 
    .F1(\sine_gen.n21211 ));
  sine_gen_SLICE_1306 \sine_gen.SLICE_1306 ( .D1(\sine_gen.n109_adj_224 ), 
    .C1(\sine_gen.n3243_adj_232 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3243_adj_232 ), .F1(\sine_gen.n3259_adj_859 ));
  sine_gen_SLICE_1310 \sine_gen.SLICE_1310 ( .D1(\sine_gen.address2[10] ), 
    .C1(\sine_gen.n21394 ), .B1(\sine_gen.address2[11] ), 
    .A1(\sine_gen.n21393 ), .D0(\sine_gen.address2[9] ), 
    .C0(\sine_gen.n25797 ), .A0(\sine_gen.n20189 ), .F0(\sine_gen.n21394 ), 
    .F1(\sine_gen.n27312 ));
  sine_gen_SLICE_1311 \sine_gen.SLICE_1311 ( .D0(\sine_gen.address2[9] ), 
    .C0(\sine_gen.n27477 ), .B0(\sine_gen.n27249 ), .F0(\sine_gen.n21393 ));
  sine_gen_SLICE_1312 \sine_gen.SLICE_1312 ( .C1(\sine_gen.n1595 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1580 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1595 ), .F1(\sine_gen.n20344 ));
  sine_gen_SLICE_1313 \sine_gen.SLICE_1313 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1595 ), .A1(\sine_gen.n1466_adj_397 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1466_adj_397 ), .F1(\sine_gen.n21288 ));
  sine_gen_SLICE_1315 \sine_gen.SLICE_1315 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1371_adj_239 ), .A1(\sine_gen.n1387_adj_107 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n1371_adj_239 ), .F1(\sine_gen.n20589 ));
  sine_gen_SLICE_1317 \sine_gen.SLICE_1317 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.n21581 ), .B1(\sine_gen.n13605 ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n21581 ), .F1(\sine_gen.n2364_adj_240 ));
  sine_gen_SLICE_1318 \sine_gen.SLICE_1318 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n620 ), .A1(\sine_gen.n142 ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n301_adj_241 ), .A0(\sine_gen.n731 ), .F0(\sine_gen.n764 ), 
    .F1(\sine_gen.n158_adj_478 ));
  sine_gen_SLICE_1319 \sine_gen.SLICE_1319 ( .C1(\sine_gen.n301_adj_241 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n316_adj_521 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n301_adj_241 ), .F1(\sine_gen.n317_adj_522 ));
  sine_gen_SLICE_1323 \sine_gen.SLICE_1323 ( .D1(\sine_gen.n301_adj_560 ), 
    .C1(\sine_gen.n699_adj_96 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n699_adj_96 ), .F1(\sine_gen.n764_adj_242 ));
  sine_gen_SLICE_1327 \sine_gen.SLICE_1327 ( .D0(\sine_gen.n25911 ), 
    .C0(\sine_gen.n20227 ), .B0(\sine_gen.address2[8] ), 
    .F0(\sine_gen.n20228 ));
  sine_gen_SLICE_1328 \sine_gen.SLICE_1328 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1850 ), .B1(\sine_gen.n2490_adj_246 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1850 ), .F1(\sine_gen.n20878 ));
  sine_gen_SLICE_1330 \sine_gen.SLICE_1330 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2317 ), .A1(\sine_gen.n1770_adj_247 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2317 ), .F1(\sine_gen.n2333_adj_248 ));
  sine_gen_SLICE_1332 \sine_gen.SLICE_1332 ( .C1(\sine_gen.n2573_adj_254 ), 
    .B1(\sine_gen.n13515 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2573_adj_254 ), .F1(\sine_gen.n3833 ));
  sine_gen_SLICE_1334 \sine_gen.SLICE_1334 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.n3834_adj_255 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n3833 ), .A0(\sine_gen.n19982 ), 
    .F0(\sine_gen.n3834_adj_255 ), .F1(\sine_gen.n3835_adj_950 ));
  sine_gen_SLICE_1336 \sine_gen.SLICE_1336 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n188_adj_322 ), .B1(\sine_gen.n316_adj_256 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n316_adj_256 ), .F1(\sine_gen.n476_adj_391 ));
  sine_gen_SLICE_1338 \sine_gen.SLICE_1338 ( .D1(\sine_gen.n1658_adj_784 ), 
    .C1(\sine_gen.n1580 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1580 ), .F1(\sine_gen.n21289 ));
  sine_gen_SLICE_1340 \sine_gen.SLICE_1340 ( .C1(\sine_gen.n2700_adj_258 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n2444_adj_259 ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2700_adj_258 ), 
    .F1(\sine_gen.n20949 ));
  sine_gen_SLICE_1343 \sine_gen.SLICE_1343 ( .D1(\sine_gen.n2619_adj_125 ), 
    .C1(\sine_gen.n2444_adj_259 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2444_adj_259 ), .F1(\sine_gen.n21480 ));
  sine_gen_SLICE_1344 \sine_gen.SLICE_1344 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.n12809 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .F0(\sine_gen.n12809 ), 
    .F1(\sine_gen.n2364_adj_933 ));
  sine_gen_SLICE_1346 \sine_gen.SLICE_1346 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1564 ), 
    .F1(\sine_gen.n1498_adj_291 ));
  sine_gen_SLICE_1347 \sine_gen.SLICE_1347 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1564 ), .A1(\sine_gen.n1549_adj_276 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1549_adj_276 ), .F1(\sine_gen.n20343 ));
  sine_gen_SLICE_1350 \sine_gen.SLICE_1350 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[1] ), .C0(\sine_gen.n15397 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n3960 ), .F0(\sine_gen.n15510 ), 
    .F1(\sine_gen.n15397 ));
  sine_gen_SLICE_1352 \sine_gen.SLICE_1352 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n301_adj_262 ), .A1(\sine_gen.n316_adj_256 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n301_adj_262 ), .F1(\sine_gen.n317_adj_289 ));
  sine_gen_SLICE_1353 \sine_gen.SLICE_1353 ( .C1(\sine_gen.n205_adj_92 ), 
    .B1(\sine_gen.n109_adj_279 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.n301_adj_262 ), .C0(\sine_gen.n699 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n764_adj_801 ), 
    .F1(\sine_gen.n221_adj_946 ));
  sine_gen_SLICE_1354 \sine_gen.SLICE_1354 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n21717 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[2] ), .C0(\sine_gen.address3[5] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n21717 ), .F1(\sine_gen.n21703 ));
  sine_gen_SLICE_1356 \sine_gen.SLICE_1356 ( .D1(\sine_gen.n188_adj_264 ), 
    .C1(\sine_gen.n173_adj_263 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n173_adj_263 ), .F1(\sine_gen.n189_adj_265 ));
  sine_gen_SLICE_1358 \sine_gen.SLICE_1358 ( .C1(\sine_gen.n15524 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n301 ), 
    .D0(\sine_gen.n443_adj_236 ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n15524 ), .F0(\sine_gen.n700_adj_266 ), 
    .F1(\sine_gen.n732_adj_269 ));
  sine_gen_SLICE_1359 \sine_gen.SLICE_1359 ( .C1(\sine_gen.n13997 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n26343 ), 
    .C0(\sine_gen.n13996 ), .B0(\sine_gen.n700_adj_266 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n13997 ), 
    .F1(\sine_gen.n20337 ));
  sine_gen_SLICE_1360 \sine_gen.SLICE_1360 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n189_adj_265 ), .A0(\sine_gen.n158_adj_267 ), 
    .F0(\sine_gen.n20952 ));
  sine_gen_SLICE_1361 \sine_gen.SLICE_1361 ( .C1(\sine_gen.n30_adj_282 ), 
    .B1(\sine_gen.n412_adj_295 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n30_adj_282 ), .F1(\sine_gen.n158_adj_267 ));
  sine_gen_SLICE_1363 \sine_gen.SLICE_1363 ( .C1(\sine_gen.n669 ), 
    .B1(\sine_gen.n732_adj_269 ), .A1(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n668 ), .B0(\sine_gen.n653_adj_275 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n669 ), .F1(\sine_gen.n13996 ));
  sine_gen_SLICE_1364 \sine_gen.SLICE_1364 ( .D1(\sine_gen.n1165 ), 
    .C1(\sine_gen.n15564 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n15564 ), .F1(\sine_gen.n1530 ));
  sine_gen_SLICE_1367 \sine_gen.SLICE_1367 ( .C1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n251_adj_271 ), .A1(\sine_gen.n1324_adj_272 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n251_adj_271 ), .F1(\sine_gen.n3450_adj_647 ));
  sine_gen_SLICE_1368 \sine_gen.SLICE_1368 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1324_adj_272 ), .B1(\sine_gen.n443_adj_189 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1324_adj_272 ), .F1(\sine_gen.n1340 ));
  sine_gen_SLICE_1371 \sine_gen.SLICE_1371 ( .D1(\sine_gen.n1324_adj_272 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n1402_adj_273 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1402_adj_273 ), .F1(\sine_gen.n20220 ));
  sine_gen_SLICE_1372 \sine_gen.SLICE_1372 ( .C1(\sine_gen.n1356_adj_274 ), 
    .B1(\sine_gen.n1466_adj_268 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1356_adj_274 ), .F1(\sine_gen.n1372 ));
  sine_gen_SLICE_1375 \sine_gen.SLICE_1375 ( .C1(\sine_gen.n653_adj_275 ), 
    .B1(\sine_gen.n142 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n653_adj_275 ), 
    .F1(\sine_gen.n924_adj_754 ));
  sine_gen_SLICE_1376 \sine_gen.SLICE_1376 ( .D1(\sine_gen.n78_adj_278 ), 
    .C1(\sine_gen.n348_adj_277 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n348_adj_277 ), .F1(\sine_gen.n1212 ));
  sine_gen_SLICE_1377 \sine_gen.SLICE_1377 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n78_adj_278 ), .B1(\sine_gen.n428_adj_191 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n78_adj_278 ), .F1(\sine_gen.n20203 ));
  sine_gen_SLICE_1379 \sine_gen.SLICE_1379 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.address3[4] ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.n3537 ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n19990 ), 
    .F1(\sine_gen.n14173 ));
  sine_gen_SLICE_1382 \sine_gen.SLICE_1382 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n285_adj_281 ), .A1(\sine_gen.n157_adj_376 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n285_adj_281 ), .F1(\sine_gen.n286_adj_909 ));
  sine_gen_SLICE_1384 \sine_gen.SLICE_1384 ( .C1(\sine_gen.n2475_adj_284 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n2380_adj_285 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2475_adj_284 ), .F1(\sine_gen.n21001 ));
  sine_gen_SLICE_1385 \sine_gen.SLICE_1385 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2380_adj_285 ), 
    .F1(\sine_gen.n2553_adj_297 ));
  sine_gen_SLICE_1386 \sine_gen.SLICE_1386 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2874_adj_288 ), .A1(\sine_gen.n2444_adj_259 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2874_adj_288 ), .F1(\sine_gen.n20242 ));
  sine_gen_SLICE_1389 \sine_gen.SLICE_1389 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1483_adj_335 ), .A1(\sine_gen.n1498_adj_291 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1483_adj_335 ), .F1(\sine_gen.n21258 ));
  sine_gen_SLICE_1390 \sine_gen.SLICE_1390 ( .D1(\sine_gen.n2426_adj_124 ), 
    .C1(\sine_gen.n2411_adj_292 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2411_adj_292 ), .F1(\sine_gen.n2427_adj_293 ));
  sine_gen_SLICE_1392 \sine_gen.SLICE_1392 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n27975 ), .A1(\sine_gen.n25773 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n4025_adj_666 ), 
    .B0(\sine_gen.n27972 ), .A0(\sine_gen.n3994_adj_744 ), 
    .F0(\sine_gen.n27975 ), .F1(\sine_gen.n20980 ));
  sine_gen_SLICE_1394 \sine_gen.SLICE_1394 ( .D1(\sine_gen.n2553_adj_297 ), 
    .C1(\sine_gen.n2538_adj_296 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2538_adj_296 ), .F1(\sine_gen.n21019 ));
  sine_gen_SLICE_1396 \sine_gen.SLICE_1396 ( .D1(\sine_gen.n61 ), 
    .C1(\sine_gen.n428_adj_298 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n428_adj_298 ), .F1(\sine_gen.n444_adj_299 ));
  sine_gen_SLICE_1398 \sine_gen.SLICE_1398 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n93_adj_300 ), .A1(\sine_gen.n348_adj_177 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n93_adj_300 ), .F1(\sine_gen.n507 ));
  sine_gen_SLICE_1400 \sine_gen.SLICE_1400 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n188_adj_264 ), .A1(\sine_gen.n475 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n188_adj_264 ), .F1(\sine_gen.n476_adj_301 ));
  sine_gen_SLICE_1402 \sine_gen.SLICE_1402 ( .D1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2010_adj_303 ), .F1(\sine_gen.n21591 ));
  sine_gen_SLICE_1405 \sine_gen.SLICE_1405 ( .D1(\sine_gen.n21572 ), 
    .C1(\sine_gen.n69_adj_423 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .F0(\sine_gen.n69_adj_423 ), 
    .F1(\sine_gen.n14089 ));
  sine_gen_SLICE_1406 \sine_gen.SLICE_1406 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[4] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2010_adj_306 ), 
    .F1(\sine_gen.n2333_adj_307 ));
  sine_gen_SLICE_1407 \sine_gen.SLICE_1407 ( .D1(\sine_gen.n26925 ), 
    .C1(\sine_gen.n20977 ), .B1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n2041_adj_879 ), 
    .B0(\sine_gen.n2010_adj_306 ), .F0(\sine_gen.n20977 ), 
    .F1(\sine_gen.n20978 ));
  sine_gen_SLICE_1408 \sine_gen.SLICE_1408 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1754_adj_308 ), 
    .F1(\sine_gen.n3576_adj_339 ));
  sine_gen_SLICE_1409 \sine_gen.SLICE_1409 ( .C1(\sine_gen.n1739_adj_317 ), 
    .B1(\sine_gen.n1754_adj_308 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1739_adj_317 ), .F1(\sine_gen.n21294 ));
  sine_gen_SLICE_1410 \sine_gen.SLICE_1410 ( .C1(\sine_gen.n1804_adj_309 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1658_adj_784 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1804_adj_309 ), .F1(\sine_gen.n20325 ));
  sine_gen_SLICE_1412 \sine_gen.SLICE_1412 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1867_adj_310 ), .A1(\sine_gen.n1739_adj_317 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1867_adj_310 ), .F1(\sine_gen.n20328 ));
  sine_gen_SLICE_1414 \sine_gen.SLICE_1414 ( .D1(\sine_gen.n27603 ), 
    .C1(\sine_gen.n14065 ), .B1(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n14089 ), .B0(\sine_gen.n333 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n14065 ), .F1(\sine_gen.n4090_adj_318 ));
  sine_gen_SLICE_1415 \sine_gen.SLICE_1415 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n348_adj_147 ), .A1(\sine_gen.n333 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n333 ), .F1(\sine_gen.n349_adj_716 ));
  sine_gen_SLICE_1416 \sine_gen.SLICE_1416 ( .D1(\sine_gen.address3[4] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2010_adj_312 ), .F1(\sine_gen.n21583 ));
  sine_gen_SLICE_1417 \sine_gen.SLICE_1417 ( .C1(\sine_gen.n21238 ), 
    .B1(\sine_gen.n27147 ), .A1(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n2041_adj_534 ), .B0(\sine_gen.n2010_adj_312 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n21238 ), 
    .F1(\sine_gen.n21239 ));
  sine_gen_SLICE_1418 \sine_gen.SLICE_1418 ( .C1(\sine_gen.n2507_adj_314 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n2426_adj_315 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2507_adj_314 ), .F1(\sine_gen.n21018 ));
  sine_gen_SLICE_1419 \sine_gen.SLICE_1419 ( .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2426_adj_315 ), 
    .F1(\sine_gen.n1676_adj_930 ));
  sine_gen_SLICE_1420 \sine_gen.SLICE_1420 ( .C1(\sine_gen.n2475_adj_316 ), 
    .B1(\sine_gen.n2380_adj_771 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2475_adj_316 ), .F1(\sine_gen.n20317 ));
  sine_gen_SLICE_1424 \sine_gen.SLICE_1424 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3945_adj_320 ), .A1(\sine_gen.n2843_adj_565 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n3945_adj_320 ), .F1(\sine_gen.n21385 ));
  sine_gen_SLICE_1427 \sine_gen.SLICE_1427 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n188_adj_322 ), .B1(\sine_gen.n236_adj_328 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n188_adj_322 ), .F1(\sine_gen.n3228_adj_855 ));
  sine_gen_SLICE_1428 \sine_gen.SLICE_1428 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n14091 ), .F1(\sine_gen.n14_adj_833 ));
  sine_gen_SLICE_1429 \sine_gen.SLICE_1429 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n22_adj_230 ), .B1(\sine_gen.n14091 ), 
    .D0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n22_adj_230 ), 
    .F1(\sine_gen.n14063 ));
  sine_gen_SLICE_1430 \sine_gen.SLICE_1430 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n236_adj_328 ), .A1(\sine_gen.n572_adj_163 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n236_adj_328 ), .F1(\sine_gen.n252 ));
  sine_gen_SLICE_1432 \sine_gen.SLICE_1432 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n14095 ), 
    .F1(\sine_gen.n14099 ));
  sine_gen_SLICE_1433 \sine_gen.SLICE_1433 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n204_adj_921 ), .A1(\sine_gen.n14095 ), 
    .D0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n204_adj_921 ), 
    .F1(\sine_gen.n14027 ));
  sine_gen_SLICE_1434 \sine_gen.SLICE_1434 ( .D1(\sine_gen.n109_adj_224 ), 
    .C1(\sine_gen.n205_adj_329 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n205_adj_329 ), .F1(\sine_gen.n221 ));
  sine_gen_SLICE_1435 \sine_gen.SLICE_1435 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_100 ), .B1(\sine_gen.n109_adj_224 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n109_adj_224 ), .F1(\sine_gen.n20617 ));
  sine_gen_SLICE_1436 \sine_gen.SLICE_1436 ( .C1(\sine_gen.n14097 ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.n14_adj_833 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n14097 ), .F1(\sine_gen.n14025 ));
  sine_gen_SLICE_1439 \sine_gen.SLICE_1439 ( .C1(\sine_gen.n172_adj_843 ), 
    .B1(\sine_gen.n14099 ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n172_adj_843 ), 
    .F1(\sine_gen.n14023 ));
  sine_gen_SLICE_1440 \sine_gen.SLICE_1440 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n14109 ), 
    .F1(\sine_gen.n14111 ));
  sine_gen_SLICE_1441 \sine_gen.SLICE_1441 ( .D1(\sine_gen.n14109 ), 
    .C1(\sine_gen.n53_adj_487 ), .B1(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n53_adj_487 ), 
    .F1(\sine_gen.n13961 ));
  sine_gen_SLICE_1443 \sine_gen.SLICE_1443 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n204 ), .A1(\sine_gen.n14111 ), .D0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n204 ), .F1(\sine_gen.n13959 ));
  sine_gen_SLICE_1445 \sine_gen.SLICE_1445 ( .C1(\sine_gen.n53_adj_863 ), 
    .B1(\sine_gen.n14125 ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .F0(\sine_gen.n53_adj_863 ), 
    .F1(\sine_gen.n13893 ));
  sine_gen_SLICE_1446 \sine_gen.SLICE_1446 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n14127 ), 
    .F1(\sine_gen.n19947 ));
  sine_gen_SLICE_1447 \sine_gen.SLICE_1447 ( .D1(\sine_gen.n14127 ), 
    .C1(\sine_gen.n204_adj_800 ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n204_adj_800 ), 
    .F1(\sine_gen.n13891 ));
  sine_gen_SLICE_1450 \sine_gen.SLICE_1450 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3851_adj_338 ), .B1(\sine_gen.n2283_adj_562 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n3851_adj_338 ), .F1(\sine_gen.n20217 ));
  sine_gen_SLICE_1454 \sine_gen.SLICE_1454 ( .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n21575 ), .F1(\sine_gen.n13_adj_510 ));
  sine_gen_SLICE_1455 \sine_gen.SLICE_1455 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n14075 ), .B1(\sine_gen.n1017_adj_93 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.n168 ), .A0(\sine_gen.n21575 ), .F0(\sine_gen.n14075 ), 
    .F1(\sine_gen.n13927 ));
  sine_gen_SLICE_1456 \sine_gen.SLICE_1456 ( .D1(\sine_gen.n13533 ), 
    .C1(\sine_gen.n3530_adj_340 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n3530_adj_340 ), .F1(\sine_gen.n20262 ));
  sine_gen_SLICE_1458 \sine_gen.SLICE_1458 ( .D1(\sine_gen.n731 ), 
    .C1(\sine_gen.n3467_adj_341 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n3467_adj_341 ), .F1(\sine_gen.n20256 ));
  sine_gen_SLICE_1462 \sine_gen.SLICE_1462 ( .C1(\sine_gen.n1069_adj_342 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n954_adj_343 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1069_adj_342 ), .F1(\sine_gen.n20160 ));
  sine_gen_SLICE_1464 \sine_gen.SLICE_1464 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1116_adj_346 ), .A1(\sine_gen.n1017_adj_347 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n1116_adj_346 ), .F1(\sine_gen.n20161 ));
  sine_gen_SLICE_1466 \sine_gen.SLICE_1466 ( .C1(\sine_gen.n4090_adj_350 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n26559 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n13927 ), 
    .B0(\sine_gen.n27687 ), .F0(\sine_gen.n4090_adj_350 ), 
    .F1(\sine_gen.n20377 ));
  sine_gen_SLICE_1468 \sine_gen.SLICE_1468 ( .D1(\sine_gen.n27255 ), 
    .C1(\sine_gen.n27219 ), .B1(\sine_gen.address2[7] ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.n4025_adj_351 ), 
    .B0(\sine_gen.n3994 ), .A0(\sine_gen.n27216 ), .F0(\sine_gen.n27219 ), 
    .F1(\sine_gen.n20323 ));
  sine_gen_SLICE_1469 \sine_gen.SLICE_1469 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n3994 ), .F1(\sine_gen.n3739 ));
  sine_gen_SLICE_1471 \sine_gen.SLICE_1471 ( .D1(\sine_gen.n12132 ), 
    .C1(\sine_gen.n3960_adj_353 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n168 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3960_adj_353 ), 
    .F1(\sine_gen.n15556 ));
  sine_gen_SLICE_1472 \sine_gen.SLICE_1472 ( .D1(\sine_gen.n2986_adj_363 ), 
    .C1(\sine_gen.n3018_adj_361 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n3018_adj_361 ), 
    .F1(\sine_gen.n3066_adj_873 ));
  sine_gen_SLICE_1474 \sine_gen.SLICE_1474 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1259_adj_364 ), .A1(\sine_gen.n1274_adj_365 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1259_adj_364 ), .F1(\sine_gen.n20164 ));
  sine_gen_SLICE_1476 \sine_gen.SLICE_1476 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1147_adj_169 ), .B1(\sine_gen.n1243_adj_366 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n1147_adj_169 ), .F1(\sine_gen.n20163 ));
  sine_gen_SLICE_1478 \sine_gen.SLICE_1478 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2922_adj_367 ), .A1(\sine_gen.n2843_adj_374 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n2922_adj_367 ), .F1(\sine_gen.n20290 ));
  sine_gen_SLICE_1480 \sine_gen.SLICE_1480 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2906_adj_368 ), 
    .F1(\sine_gen.n2874_adj_370 ));
  sine_gen_SLICE_1481 \sine_gen.SLICE_1481 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2763_adj_386 ), .B1(\sine_gen.n2906_adj_368 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2763_adj_386 ), .F1(\sine_gen.n20289 ));
  sine_gen_SLICE_1485 \sine_gen.SLICE_1485 ( .D1(\sine_gen.n2874_adj_370 ), 
    .C1(\sine_gen.n2859_adj_373 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2859_adj_373 ), .F1(\sine_gen.n20281 ));
  sine_gen_SLICE_1486 \sine_gen.SLICE_1486 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n2843_adj_374 ), 
    .F1(\sine_gen.n2809_adj_383 ));
  sine_gen_SLICE_1487 \sine_gen.SLICE_1487 ( .D1(\sine_gen.n2843_adj_374 ), 
    .C1(\sine_gen.n2828_adj_381 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2828_adj_381 ), .F1(\sine_gen.n20280 ));
  sine_gen_SLICE_1488 \sine_gen.SLICE_1488 ( .C1(\sine_gen.n21730 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n2490_adj_375 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n21730 ), .F1(\sine_gen.n21481 ));
  sine_gen_SLICE_1489 \sine_gen.SLICE_1489 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2490_adj_375 ), 
    .F1(\sine_gen.n412_adj_295 ));
  sine_gen_SLICE_1491 \sine_gen.SLICE_1491 ( .D1(\sine_gen.n173 ), 
    .C1(\sine_gen.n157_adj_376 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n157_adj_376 ), .F1(\sine_gen.n3291_adj_858 ));
  sine_gen_SLICE_1493 \sine_gen.SLICE_1493 ( .D1(\sine_gen.n2809_adj_383 ), 
    .C1(\sine_gen.n2794_adj_384 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n2794_adj_384 ), .F1(\sine_gen.n21337 ));
  sine_gen_SLICE_1494 \sine_gen.SLICE_1494 ( .C1(\sine_gen.n2778_adj_385 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2763_adj_386 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2778_adj_385 ), .F1(\sine_gen.n21336 ));
  sine_gen_SLICE_1496 \sine_gen.SLICE_1496 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n2746_adj_392 ), 
    .F1(\sine_gen.n2715_adj_398 ));
  sine_gen_SLICE_1497 \sine_gen.SLICE_1497 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2731_adj_395 ), .A1(\sine_gen.n2746_adj_392 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2731_adj_395 ), .F1(\sine_gen.n20293 ));
  sine_gen_SLICE_1501 \sine_gen.SLICE_1501 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1451_adj_419 ), .B1(\sine_gen.n1466_adj_397 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1451_adj_419 ), .F1(\sine_gen.n20353 ));
  sine_gen_SLICE_1503 \sine_gen.SLICE_1503 ( .D1(\sine_gen.n2715_adj_398 ), 
    .C1(\sine_gen.n2700_adj_399 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2700_adj_399 ), .F1(\sine_gen.n20292 ));
  sine_gen_SLICE_1504 \sine_gen.SLICE_1504 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n2682_adj_400 ), 
    .F1(\sine_gen.n2619_adj_407 ));
  sine_gen_SLICE_1505 \sine_gen.SLICE_1505 ( .C1(\sine_gen.n2682_adj_400 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2667_adj_401 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2667_adj_401 ), .F1(\sine_gen.n21319 ));
  sine_gen_SLICE_1507 \sine_gen.SLICE_1507 ( .D1(\sine_gen.n2619_adj_407 ), 
    .C1(\sine_gen.n2604_adj_413 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2604_adj_413 ), .F1(\sine_gen.n20302 ));
  sine_gen_SLICE_1508 \sine_gen.SLICE_1508 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n188_adj_408 ), .B1(\sine_gen.n236_adj_360 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n188_adj_408 ), .F1(\sine_gen.n3228_adj_409 ));
  sine_gen_SLICE_1510 \sine_gen.SLICE_1510 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n3291_adj_412 ), .B1(\sine_gen.n3228_adj_409 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.n173_adj_411 ), 
    .A0(\sine_gen.n412_adj_410 ), .F0(\sine_gen.n3291_adj_412 ), 
    .F1(\sine_gen.n18242 ));
  sine_gen_SLICE_1512 \sine_gen.SLICE_1512 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n3243_adj_416 ), .A1(\sine_gen.n109_adj_219 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n3243_adj_416 ), .F1(\sine_gen.n3259_adj_417 ));
  sine_gen_SLICE_1514 \sine_gen.SLICE_1514 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3001_adj_223 ), .B1(\sine_gen.n2986_adj_420 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3001_adj_223 ), 
    .F1(\sine_gen.n3066_adj_882 ));
  sine_gen_SLICE_1520 \sine_gen.SLICE_1520 ( .C1(\sine_gen.n604_adj_421 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n589_adj_422 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n604_adj_421 ), .F1(\sine_gen.n20181 ));
  sine_gen_SLICE_1521 \sine_gen.SLICE_1521 ( .D1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n604_adj_421 ), .A1(\sine_gen.n589_adj_422 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n589_adj_422 ), .F1(\sine_gen.n605_adj_870 ));
  sine_gen_SLICE_1524 \sine_gen.SLICE_1524 ( .D1(\sine_gen.n954_adj_343 ), 
    .C1(\sine_gen.n939_adj_424 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n939_adj_424 ), .F1(\sine_gen.n20182 ));
  sine_gen_SLICE_1526 \sine_gen.SLICE_1526 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1387_adj_425 ), .A1(\sine_gen.n1356_adj_437 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1387_adj_425 ), .F1(\sine_gen.n18221 ));
  sine_gen_SLICE_1528 \sine_gen.SLICE_1528 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1002_adj_426 ), .A1(\sine_gen.n1017_adj_347 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1002_adj_426 ), .F1(\sine_gen.n20185 ));
  sine_gen_SLICE_1530 \sine_gen.SLICE_1530 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1371_adj_430 ), .A1(\sine_gen.n1339_adj_447 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1371_adj_430 ), .F1(\sine_gen.n20352 ));
  sine_gen_SLICE_1531 \sine_gen.SLICE_1531 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1356_adj_437 ), .A1(\sine_gen.n1371_adj_430 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1356_adj_437 ), .F1(\sine_gen.n18220 ));
  sine_gen_SLICE_1532 \sine_gen.SLICE_1532 ( .C1(\sine_gen.n971_adj_431 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n986_adj_432 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n971_adj_431 ), .F1(\sine_gen.n20184 ));
  sine_gen_SLICE_1534 \sine_gen.SLICE_1534 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_433 ), .B1(\sine_gen.n30_adj_434 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n15_adj_433 ), .F1(\sine_gen.n21486 ));
  sine_gen_SLICE_1536 \sine_gen.SLICE_1536 ( .C1(\sine_gen.n46_adj_435 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n61_adj_436 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n46_adj_435 ), .F1(\sine_gen.n21487 ));
  sine_gen_SLICE_1538 \sine_gen.SLICE_1538 ( .D1(\sine_gen.n15_adj_433 ), 
    .C1(\sine_gen.n109_adj_440 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n109_adj_440 ), .F1(\sine_gen.n20167 ));
  sine_gen_SLICE_1541 \sine_gen.SLICE_1541 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3212_adj_442 ), .A1(\sine_gen.n3627_adj_871 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n3212_adj_442 ), .F1(\sine_gen.n20626 ));
  sine_gen_SLICE_1542 \sine_gen.SLICE_1542 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1339_adj_447 ), 
    .F1(\sine_gen.n1274_adj_452 ));
  sine_gen_SLICE_1543 \sine_gen.SLICE_1543 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1324_adj_450 ), .A1(\sine_gen.n1339_adj_447 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1324_adj_450 ), .F1(\sine_gen.n20392 ));
  sine_gen_SLICE_1544 \sine_gen.SLICE_1544 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n78_adj_448 ), .A1(\sine_gen.n93_adj_449 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n78_adj_448 ), .F1(\sine_gen.n20166 ));
  sine_gen_SLICE_1547 \sine_gen.SLICE_1547 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1549_adj_451 ), .A1(\sine_gen.n1356_adj_274 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1549_adj_451 ), .F1(\sine_gen.n20193 ));
  sine_gen_SLICE_1549 \sine_gen.SLICE_1549 ( .D1(\sine_gen.n1274_adj_452 ), 
    .C1(\sine_gen.n1259_adj_457 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1259_adj_457 ), .F1(\sine_gen.n20407 ));
  sine_gen_SLICE_1550 \sine_gen.SLICE_1550 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n572_adj_180 ), .A1(\sine_gen.n589_adj_179 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n572_adj_180 ), .F1(\sine_gen.n3356_adj_459 ));
  sine_gen_SLICE_1552 \sine_gen.SLICE_1552 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1243_adj_460 ), .A1(\sine_gen.n1147_adj_461 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1243_adj_460 ), .F1(\sine_gen.n20406 ));
  sine_gen_SLICE_1554 \sine_gen.SLICE_1554 ( .C1(\sine_gen.n1147_adj_461 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1084_adj_470 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1147_adj_461 ), .F1(\sine_gen.n20391 ));
  sine_gen_SLICE_1555 \sine_gen.SLICE_1555 ( .D1(\sine_gen.n1147_adj_461 ), 
    .C1(\sine_gen.n1017_adj_477 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1017_adj_477 ), .F1(\sine_gen.n21208 ));
  sine_gen_SLICE_1557 \sine_gen.SLICE_1557 ( .C1(\sine_gen.n1612_adj_95 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n1402_adj_273 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1612_adj_95 ), .F1(\sine_gen.n21402 ));
  sine_gen_SLICE_1558 \sine_gen.SLICE_1558 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1116_adj_463 ), .A1(\sine_gen.n1017_adj_477 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1116_adj_463 ), .F1(\sine_gen.n20404 ));
  sine_gen_SLICE_1559 \sine_gen.SLICE_1559 ( .D1(\sine_gen.n1116_adj_463 ), 
    .C1(\sine_gen.n971_adj_500 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n971_adj_500 ), .F1(\sine_gen.n21207 ));
  sine_gen_SLICE_1560 \sine_gen.SLICE_1560 ( .C1(\sine_gen.n1084_adj_470 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1069_adj_471 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1084_adj_470 ), .F1(\sine_gen.n20410 ));
  sine_gen_SLICE_1562 \sine_gen.SLICE_1562 ( .C1(\sine_gen.n954_adj_505 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1069_adj_471 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1069_adj_471 ), .F1(\sine_gen.n20403 ));
  sine_gen_SLICE_1564 \sine_gen.SLICE_1564 ( .D1(\sine_gen.n859_adj_511 ), 
    .C1(\sine_gen.n1038_adj_474 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1038_adj_474 ), .F1(\sine_gen.n20409 ));
  sine_gen_SLICE_1567 \sine_gen.SLICE_1567 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1002_adj_488 ), .A1(\sine_gen.n1017_adj_477 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1002_adj_488 ), .F1(\sine_gen.n20428 ));
  sine_gen_SLICE_1569 \sine_gen.SLICE_1569 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n3356_adj_482 ), .B1(\sine_gen.n158_adj_478 ), 
    .D0(\sine_gen.n589_adj_229 ), .B0(\sine_gen.n572_adj_481 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n3356_adj_482 ), 
    .F1(\sine_gen.n21204 ));
  sine_gen_SLICE_1570 \sine_gen.SLICE_1570 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n954_adj_479 ), .A1(\sine_gen.n3355 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n954_adj_479 ), .F1(\sine_gen.n3356_adj_480 ));
  sine_gen_SLICE_1573 \sine_gen.SLICE_1573 ( .D1(\sine_gen.n1466 ), 
    .C1(\sine_gen.n572_adj_481 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n572_adj_481 ), .F1(\sine_gen.n1467_adj_808 ));
  sine_gen_SLICE_1574 \sine_gen.SLICE_1574 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n653_adj_483 ), .A1(\sine_gen.n412_adj_295 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n653_adj_483 ), .F1(\sine_gen.n891_adj_484 ));
  sine_gen_SLICE_1578 \sine_gen.SLICE_1578 ( .D1(\sine_gen.n699_adj_492 ), 
    .C1(\sine_gen.n892_adj_490 ), .B1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n891_adj_484 ), 
    .A0(\sine_gen.n13961 ), .F0(\sine_gen.n892_adj_490 ), 
    .F1(\sine_gen.n893_adj_493 ));
  sine_gen_SLICE_1580 \sine_gen.SLICE_1580 ( .C1(\sine_gen.n986_adj_494 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n971_adj_500 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n986_adj_494 ), .F1(\sine_gen.n20427 ));
  sine_gen_SLICE_1584 \sine_gen.SLICE_1584 ( .D1(\sine_gen.n699_adj_492 ), 
    .C1(\sine_gen.n701_adj_504 ), .B1(\sine_gen.n13988 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.n653_adj_483 ), 
    .A0(\sine_gen.n173_adj_263 ), .F0(\sine_gen.n701_adj_504 ), 
    .F1(\sine_gen.n765_adj_509 ));
  sine_gen_SLICE_1586 \sine_gen.SLICE_1586 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n954_adj_505 ), 
    .F1(\sine_gen.n316_adj_521 ));
  sine_gen_SLICE_1587 \sine_gen.SLICE_1587 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n939_adj_508 ), .A1(\sine_gen.n954_adj_505 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n939_adj_508 ), .F1(\sine_gen.n20425 ));
  sine_gen_SLICE_1590 \sine_gen.SLICE_1590 ( .C1(\sine_gen.n20968 ), 
    .B1(\sine_gen.address2[6] ), .A1(\sine_gen.n26907 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n13959 ), 
    .A0(\sine_gen.n605_adj_507 ), .F0(\sine_gen.n20968 ), 
    .F1(\sine_gen.n20969 ));
  sine_gen_SLICE_1593 \sine_gen.SLICE_1593 ( .D1(\sine_gen.n286_adj_372 ), 
    .B1(\sine_gen.n605_adj_558 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[5] ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n13988 ), .F1(\sine_gen.n20845 ));
  sine_gen_SLICE_1595 \sine_gen.SLICE_1595 ( .D1(\sine_gen.n13_adj_510 ), 
    .C1(\sine_gen.n21722 ), .B1(\sine_gen.n12130 ), 
    .A1(\sine_gen.address1[4] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n21722 ), .F1(\sine_gen.n2041 ));
  sine_gen_SLICE_1596 \sine_gen.SLICE_1596 ( .D1(\sine_gen.n1371_adj_512 ), 
    .C1(\sine_gen.n251_adj_428 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n251_adj_428 ), .F1(\sine_gen.n3450_adj_513 ));
  sine_gen_SLICE_1598 \sine_gen.SLICE_1598 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3290_adj_514 ), 
    .F1(\sine_gen.n3163_adj_529 ));
  sine_gen_SLICE_1601 \sine_gen.SLICE_1601 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n954_adj_479 ), .B1(\sine_gen.n3355 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n3355 ), .F1(\sine_gen.n20580 ));
  sine_gen_SLICE_1604 \sine_gen.SLICE_1604 ( .D1(\sine_gen.n1165 ), 
    .C1(\sine_gen.n30 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n30 ), .F1(\sine_gen.n20197 ));
  sine_gen_SLICE_1606 \sine_gen.SLICE_1606 ( .C1(\sine_gen.n158_adj_524 ), 
    .B1(\sine_gen.n444_adj_526 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.n157_adj_197 ), 
    .A0(\sine_gen.n142_adj_221 ), .F0(\sine_gen.n158_adj_524 ), 
    .F1(\sine_gen.n21180 ));
  sine_gen_SLICE_1608 \sine_gen.SLICE_1608 ( .C1(\sine_gen.n428_adj_525 ), 
    .B1(\sine_gen.n301_adj_241 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n428_adj_525 ), .F1(\sine_gen.n444_adj_526 ));
  sine_gen_SLICE_1610 \sine_gen.SLICE_1610 ( .D1(\sine_gen.n1612_adj_106 ), 
    .C1(\sine_gen.n1549_adj_527 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1549_adj_527 ), .F1(\sine_gen.n14132 ));
  sine_gen_SLICE_1617 \sine_gen.SLICE_1617 ( .D1(\sine_gen.n41 ), 
    .C1(\sine_gen.n21736 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n12797 ), .C0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n21736 ), 
    .F1(\sine_gen.n2041_adj_534 ));
  sine_gen_SLICE_1618 \sine_gen.SLICE_1618 ( .D1(\sine_gen.n589_adj_539 ), 
    .C1(\sine_gen.n604_adj_535 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n604_adj_535 ), .F1(\sine_gen.n20424 ));
  sine_gen_SLICE_1620 \sine_gen.SLICE_1620 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n589_adj_539 ), .B1(\sine_gen.n604_adj_535 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n589_adj_539 ), .F1(\sine_gen.n605_adj_175 ));
  sine_gen_SLICE_1622 \sine_gen.SLICE_1622 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n475_adj_540 ), 
    .F1(\sine_gen.n3163_adj_543 ));
  sine_gen_SLICE_1623 \sine_gen.SLICE_1623 ( .C1(\sine_gen.n188 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n475_adj_540 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n188 ), .F1(\sine_gen.n476_adj_553 ));
  sine_gen_SLICE_1626 \sine_gen.SLICE_1626 ( .D1(\sine_gen.n3100_adj_615 ), 
    .C1(\sine_gen.n3085_adj_541 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3085_adj_541 ), .F1(\sine_gen.n3101 ));
  sine_gen_SLICE_1630 \sine_gen.SLICE_1630 ( .C1(\sine_gen.n428_adj_545 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n61_adj_546 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n428_adj_545 ), .F1(\sine_gen.n444_adj_547 ));
  sine_gen_SLICE_1632 \sine_gen.SLICE_1632 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n348_adj_549 ), .A1(\sine_gen.n93_adj_548 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n93_adj_548 ), .F1(\sine_gen.n507_adj_550 ));
  sine_gen_SLICE_1634 \sine_gen.SLICE_1634 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n379_adj_552 ), 
    .F1(\sine_gen.n348_adj_549 ));
  sine_gen_SLICE_1636 \sine_gen.SLICE_1636 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n173_adj_411 ), .B1(\sine_gen.n188_adj_408 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n173_adj_411 ), .F1(\sine_gen.n189_adj_555 ));
  sine_gen_SLICE_1638 \sine_gen.SLICE_1638 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n108 ), .B1(\sine_gen.n3018_adj_829 ), 
    .A1(\sine_gen.address3[4] ), .C0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n108 ), 
    .F1(\sine_gen.n3259_adj_895 ));
  sine_gen_SLICE_1639 \sine_gen.SLICE_1639 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n108 ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.n108 ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.n3537 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n15645 ), 
    .F1(\sine_gen.n14149 ));
  sine_gen_SLICE_1640 \sine_gen.SLICE_1640 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n189_adj_555 ), .A0(\sine_gen.n413_adj_390 ), 
    .F0(\sine_gen.n20814 ));
  sine_gen_SLICE_1641 \sine_gen.SLICE_1641 ( .D1(\sine_gen.n30_adj_557 ), 
    .C1(\sine_gen.address2[4] ), .A1(\sine_gen.n412_adj_410 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n30_adj_557 ), .F1(\sine_gen.n413_adj_390 ));
  sine_gen_SLICE_1645 \sine_gen.SLICE_1645 ( .D1(\sine_gen.n412_adj_410 ), 
    .C1(\sine_gen.n285_adj_675 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n285_adj_675 ), .F1(\sine_gen.n286_adj_372 ));
  sine_gen_SLICE_1647 \sine_gen.SLICE_1647 ( .D1(\sine_gen.n348_adj_549 ), 
    .C1(\sine_gen.n205_adj_584 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n205_adj_584 ), .F1(\sine_gen.n20448 ));
  sine_gen_SLICE_1648 \sine_gen.SLICE_1648 ( .C1(\sine_gen.n2619_adj_563 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2636_adj_564 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2619_adj_563 ), .F1(\sine_gen.n20218 ));
  sine_gen_SLICE_1649 \sine_gen.SLICE_1649 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n2636_adj_564 ), 
    .F1(\sine_gen.n285_adj_567 ));
  sine_gen_SLICE_1653 \sine_gen.SLICE_1653 ( .D1(\sine_gen.n285_adj_567 ), 
    .C1(\sine_gen.n270_adj_571 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n270_adj_571 ), .F1(\sine_gen.n20445 ));
  sine_gen_SLICE_1654 \sine_gen.SLICE_1654 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2507_adj_568 ), .A1(\sine_gen.n2283_adj_562 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n2507_adj_568 ), .F1(\sine_gen.n21384 ));
  sine_gen_SLICE_1655 \sine_gen.SLICE_1655 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2283_adj_562 ), .A1(\sine_gen.n1379 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2283_adj_562 ), .F1(\sine_gen.n2299_adj_825 ));
  sine_gen_SLICE_1657 \sine_gen.SLICE_1657 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2411_adj_569 ), .A1(\sine_gen.n2426_adj_890 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2411_adj_569 ), .F1(\sine_gen.n2427_adj_209 ));
  sine_gen_SLICE_1658 \sine_gen.SLICE_1658 ( .C1(\sine_gen.n13599 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2380_adj_582 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n13599 ), .F1(\sine_gen.n2396_adj_583 ));
  sine_gen_SLICE_1661 \sine_gen.SLICE_1661 ( .C1(\sine_gen.n20911 ), 
    .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n26853 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n605_adj_587 ), 
    .A0(\sine_gen.n636_adj_190 ), .F0(\sine_gen.n20911 ), 
    .F1(\sine_gen.n20912 ));
  sine_gen_SLICE_1662 \sine_gen.SLICE_1662 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2411_adj_588 ), .A1(\sine_gen.n2426_adj_315 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2411_adj_588 ), .F1(\sine_gen.n2427_adj_113 ));
  sine_gen_SLICE_1664 \sine_gen.SLICE_1664 ( .C1(\sine_gen.n669_adj_589 ), 
    .B1(\sine_gen.n732 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n428_adj_191 ), 
    .B0(\sine_gen.n412 ), .F0(\sine_gen.n669_adj_589 ), .F1(\sine_gen.n13860 ));
  sine_gen_SLICE_1666 \sine_gen.SLICE_1666 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2636_adj_590 ), .A1(\sine_gen.n2507_adj_598 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n2636_adj_590 ), .F1(\sine_gen.n20850 ));
  sine_gen_SLICE_1667 \sine_gen.SLICE_1667 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.address1[3] ), .A1(\sine_gen.n2619_adj_602 ), 
    .D0(\sine_gen.n2619_adj_602 ), .B0(\sine_gen.n2636_adj_590 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n3898_adj_673 ), 
    .F1(\sine_gen.n20818 ));
  sine_gen_SLICE_1668 \sine_gen.SLICE_1668 ( .D1(\sine_gen.n2380_adj_600 ), 
    .C1(\sine_gen.n13515 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n13515 ), .F1(\sine_gen.n2396_adj_402 ));
  sine_gen_SLICE_1670 \sine_gen.SLICE_1670 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3627_adj_871 ), .B1(\sine_gen.n12809 ), 
    .A1(\sine_gen.n13605 ), .D0(\sine_gen.n1931_adj_393 ), 
    .C0(\sine_gen.n1379 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n1947_adj_591 ), .F1(\sine_gen.n3356_adj_872 ));
  sine_gen_SLICE_1671 \sine_gen.SLICE_1671 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n1379 ), .B1(\sine_gen.n420_adj_774 ), 
    .A1(\sine_gen.address3[4] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1379 ), .F1(\sine_gen.n2333_adj_775 ));
  sine_gen_SLICE_1675 \sine_gen.SLICE_1675 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n61_adj_546 ), .B1(\sine_gen.n78_adj_601 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n61_adj_546 ), .F1(\sine_gen.n20446 ));
  sine_gen_SLICE_1676 \sine_gen.SLICE_1676 ( .D1(\sine_gen.n1379_adj_604 ), 
    .C1(\sine_gen.n1931_adj_603 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1931_adj_603 ), .F1(\sine_gen.n1947_adj_605 ));
  sine_gen_SLICE_1678 \sine_gen.SLICE_1678 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2986_adj_607 ), .B1(\sine_gen.n364_adj_438 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2986_adj_607 ), .F1(\sine_gen.n3259_adj_608 ));
  sine_gen_SLICE_1680 \sine_gen.SLICE_1680 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3227_adj_609 ), .B1(\sine_gen.n78_adj_278 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3227_adj_609 ), .F1(\sine_gen.n3228_adj_610 ));
  sine_gen_SLICE_1683 \sine_gen.SLICE_1683 ( .C1(\sine_gen.n173_adj_613 ), 
    .B1(\sine_gen.n78_adj_278 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n173_adj_613 ), .F1(\sine_gen.n189_adj_947 ));
  sine_gen_SLICE_1684 \sine_gen.SLICE_1684 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2395_adj_627 ), 
    .F1(\sine_gen.n699_adj_786 ));
  sine_gen_SLICE_1685 \sine_gen.SLICE_1685 ( .C1(\sine_gen.n2396_adj_923 ), 
    .B1(\sine_gen.n2364_adj_925 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n2395_adj_627 ), .B0(\sine_gen.n2573_adj_632 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n2396_adj_923 ), 
    .F1(\sine_gen.n3834_adj_783 ));
  sine_gen_SLICE_1686 \sine_gen.SLICE_1686 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n173_adj_103 ), .A1(\sine_gen.n157_adj_210 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n157_adj_210 ), 
    .F1(\sine_gen.n3291_adj_628 ));
  sine_gen_SLICE_1688 \sine_gen.SLICE_1688 ( .D1(\sine_gen.n4041_adj_441 ), 
    .C1(\sine_gen.n13605 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n12809 ), .D0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .F0(\sine_gen.n13605 ), 
    .F1(\sine_gen.n20869 ));
  sine_gen_SLICE_1689 \sine_gen.SLICE_1689 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n21549 ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.n13605 ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n21549 ), .F1(\sine_gen.n2364_adj_913 ));
  sine_gen_SLICE_1690 \sine_gen.SLICE_1690 ( .D1(\sine_gen.n301_adj_560 ), 
    .C1(\sine_gen.n428_adj_631 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n428_adj_631 ), .F1(\sine_gen.n444_adj_389 ));
  sine_gen_SLICE_1691 \sine_gen.SLICE_1691 ( .C1(\sine_gen.n301_adj_560 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n316_adj_640 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n301_adj_560 ), .F1(\sine_gen.n317_adj_371 ));
  sine_gen_SLICE_1692 \sine_gen.SLICE_1692 ( .C1(\sine_gen.n93_adj_633 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n506_adj_634 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n93_adj_633 ), .F1(\sine_gen.n507_adj_388 ));
  sine_gen_SLICE_1694 \sine_gen.SLICE_1694 ( .C1(\sine_gen.n3259_adj_636 ), 
    .B1(\sine_gen.n3228_adj_626 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.n2986_adj_635 ), .B0(\sine_gen.n364 ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n3259_adj_636 ), 
    .F1(\sine_gen.n18232 ));
  sine_gen_SLICE_1696 \sine_gen.SLICE_1696 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n78_adj_195 ), .A1(\sine_gen.n859_adj_198 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n859_adj_198 ), .F1(\sine_gen.n189_adj_639 ));
  sine_gen_SLICE_1698 \sine_gen.SLICE_1698 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n316_adj_640 ), .A1(\sine_gen.n188_adj_408 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n316_adj_640 ), .F1(\sine_gen.n476_adj_387 ));
  sine_gen_SLICE_1700 \sine_gen.SLICE_1700 ( .C1(\sine_gen.n236_adj_196 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n251_adj_428 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n236_adj_196 ), .F1(\sine_gen.n252_adj_642 ));
  sine_gen_SLICE_1702 \sine_gen.SLICE_1702 ( .D1(\sine_gen.n109_adj_200 ), 
    .C1(\sine_gen.n205_adj_643 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n205_adj_643 ), .F1(\sine_gen.n221_adj_644 ));
  sine_gen_SLICE_1704 \sine_gen.SLICE_1704 ( .D1(\sine_gen.n13589 ), 
    .C1(\sine_gen.n2317_adj_648 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n2317_adj_648 ), .F1(\sine_gen.n2333_adj_649 ));
  sine_gen_SLICE_1708 \sine_gen.SLICE_1708 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n2778_adj_658 ), 
    .F1(\sine_gen.n2553_adj_682 ));
  sine_gen_SLICE_1709 \sine_gen.SLICE_1709 ( .C1(\sine_gen.n2715_adj_661 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2778_adj_658 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2715_adj_661 ), .F1(\sine_gen.n18244 ));
  sine_gen_SLICE_1710 \sine_gen.SLICE_1710 ( .D1(\sine_gen.n2573_adj_809 ), 
    .C1(\sine_gen.n2731_adj_659 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2731_adj_659 ), .F1(\sine_gen.n20533 ));
  sine_gen_SLICE_1714 \sine_gen.SLICE_1714 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n2396_adj_208 ), .B1(\sine_gen.n2364_adj_212 ), 
    .D0(\sine_gen.n2573_adj_570 ), .C0(\sine_gen.n2395_adj_905 ), 
    .B0(\sine_gen.address2[4] ), .F0(\sine_gen.n2396_adj_208 ), 
    .F1(\sine_gen.n3834_adj_660 ));
  sine_gen_SLICE_1717 \sine_gen.SLICE_1717 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2380_adj_582 ), .B1(\sine_gen.n2715_adj_661 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2380_adj_582 ), .F1(\sine_gen.n18245 ));
  sine_gen_SLICE_1718 \sine_gen.SLICE_1718 ( .C1(\sine_gen.n2700_adj_662 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2715_adj_661 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2700_adj_662 ), .F1(\sine_gen.n20532 ));
  sine_gen_SLICE_1720 \sine_gen.SLICE_1720 ( .C1(\sine_gen.address2[4] ), 
    .B1(\sine_gen.n412_adj_146 ), .A1(\sine_gen.n428 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n412_adj_146 ), 
    .F1(\sine_gen.n669_adj_663 ));
  sine_gen_SLICE_1722 \sine_gen.SLICE_1722 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n13928 ), .B1(\sine_gen.n700_adj_665 ), 
    .C0(\sine_gen.n669_adj_663 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n732_adj_664 ), .F0(\sine_gen.n13928 ), 
    .F1(\sine_gen.n13929 ));
  sine_gen_SLICE_1723 \sine_gen.SLICE_1723 ( .C1(\sine_gen.n301_adj_86 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n251 ), .C0(\sine_gen.n15606 ), 
    .B0(\sine_gen.n301_adj_86 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n732_adj_664 ), .F1(\sine_gen.n1309_adj_911 ));
  sine_gen_SLICE_1726 \sine_gen.SLICE_1726 ( .C1(\sine_gen.n1612_adj_170 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n3355 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1612_adj_170 ), .F1(\sine_gen.n20257 ));
  sine_gen_SLICE_1729 \sine_gen.SLICE_1729 ( .C1(\sine_gen.n2538_adj_684 ), 
    .B1(\sine_gen.n2553_adj_682 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2538_adj_684 ), .F1(\sine_gen.n20560 ));
  sine_gen_SLICE_1732 \sine_gen.SLICE_1732 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n20000 ), .A1(\sine_gen.n2380_adj_582 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n20000 ), .F1(\sine_gen.n20557 ));
  sine_gen_SLICE_1734 \sine_gen.SLICE_1734 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2459_adj_687 ), 
    .F1(\sine_gen.n1785_adj_699 ));
  sine_gen_SLICE_1735 \sine_gen.SLICE_1735 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2444_adj_689 ), .A1(\sine_gen.n2459_adj_687 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n2444_adj_689 ), .F1(\sine_gen.n20556 ));
  sine_gen_SLICE_1736 \sine_gen.SLICE_1736 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n251_adj_690 ), .A1(\sine_gen.n13589 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n251_adj_690 ), .F1(\sine_gen.n2010_adj_691 ));
  sine_gen_SLICE_1738 \sine_gen.SLICE_1738 ( .D1(\sine_gen.n379_adj_573 ), 
    .C1(\sine_gen.n109_adj_219 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n109_adj_219 ), .F1(\sine_gen.n380_adj_369 ));
  sine_gen_SLICE_1740 \sine_gen.SLICE_1740 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1882_adj_396 ), .A1(\sine_gen.n1770_adj_704 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1882_adj_396 ), .F1(\sine_gen.n21039 ));
  sine_gen_SLICE_1742 \sine_gen.SLICE_1742 ( .D1(\sine_gen.n13593 ), 
    .C1(\sine_gen.n1835_adj_695 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1835_adj_695 ), .F1(\sine_gen.n20563 ));
  sine_gen_SLICE_1744 \sine_gen.SLICE_1744 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1804_adj_696 ), .A1(\sine_gen.n13529 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1804_adj_696 ), .F1(\sine_gen.n20562 ));
  sine_gen_SLICE_1747 \sine_gen.SLICE_1747 ( .D1(\sine_gen.n1785_adj_699 ), 
    .C1(\sine_gen.n1770_adj_704 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1770_adj_704 ), .F1(\sine_gen.n21031 ));
  sine_gen_SLICE_1749 \sine_gen.SLICE_1749 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n19996 ), .A1(\sine_gen.n1770_adj_704 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n19996 ), .F1(\sine_gen.n20571 ));
  sine_gen_SLICE_1751 \sine_gen.SLICE_1751 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.n3579_adj_705 ), .A0(\sine_gen.n27291 ), 
    .F0(\sine_gen.n20314 ));
  sine_gen_SLICE_1752 \sine_gen.SLICE_1752 ( .D0(\sine_gen.n955_adj_707 ), 
    .C0(\sine_gen.n1212_adj_701 ), .B0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n21441 ));
  sine_gen_SLICE_1754 \sine_gen.SLICE_1754 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1754_adj_708 ), 
    .F1(\sine_gen.n1371_adj_512 ));
  sine_gen_SLICE_1755 \sine_gen.SLICE_1755 ( .C1(\sine_gen.n1739_adj_394 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1754_adj_708 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1739_adj_394 ), .F1(\sine_gen.n21030 ));
  sine_gen_SLICE_1756 \sine_gen.SLICE_1756 ( .D1(\sine_gen.n781 ), 
    .C1(\sine_gen.n15580 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15580 ), .F1(\sine_gen.n20196 ));
  sine_gen_SLICE_1758 \sine_gen.SLICE_1758 ( .D1(\sine_gen.n13533 ), 
    .C1(\sine_gen.n1707_adj_709 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1707_adj_709 ), .F1(\sine_gen.n20572 ));
  sine_gen_SLICE_1763 \sine_gen.SLICE_1763 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2619_adj_585 ), .B1(\sine_gen.n15622 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n2619_adj_585 ), .F1(\sine_gen.n20704 ));
  sine_gen_SLICE_1764 \sine_gen.SLICE_1764 ( .C1(\sine_gen.n3148 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n3212 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .F0(\sine_gen.n3148 ), 
    .F1(\sine_gen.n4025_adj_351 ));
  sine_gen_SLICE_1766 \sine_gen.SLICE_1766 ( .C1(\sine_gen.n3085_adj_712 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3100_adj_713 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3085_adj_712 ), .F1(\sine_gen.n21357 ));
  sine_gen_SLICE_1768 \sine_gen.SLICE_1768 ( .D1(\sine_gen.n78_adj_278 ), 
    .C1(\sine_gen.n3116_adj_714 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3116_adj_714 ), .F1(\sine_gen.n21358 ));
  sine_gen_SLICE_1770 \sine_gen.SLICE_1770 ( .D1(\sine_gen.n109_adj_279 ), 
    .C1(\sine_gen.n3001_adj_715 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3001_adj_715 ), .F1(\sine_gen.n20287 ));
  sine_gen_SLICE_1772 \sine_gen.SLICE_1772 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3163_adj_721 ), .A1(\sine_gen.n3148_adj_720 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3163_adj_721 ), .F1(\sine_gen.n20286 ));
  sine_gen_SLICE_1777 \sine_gen.SLICE_1777 ( .C1(\sine_gen.n1356_adj_729 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1371_adj_512 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1356_adj_729 ), .F1(\sine_gen.n18235 ));
  sine_gen_SLICE_1778 \sine_gen.SLICE_1778 ( .D1(\sine_gen.n189_adj_749 ), 
    .C1(\sine_gen.n158_adj_458 ), .A1(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n157_adj_210 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.n30_adj_130 ), .F0(\sine_gen.n158_adj_458 ), 
    .F1(\sine_gen.n21456 ));
  sine_gen_SLICE_1781 \sine_gen.SLICE_1781 ( .C1(\sine_gen.n1435_adj_683 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1356_adj_729 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1435_adj_683 ), .F1(\sine_gen.n18236 ));
  sine_gen_SLICE_1783 \sine_gen.SLICE_1783 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1324_adj_736 ), .B1(\sine_gen.n1435_adj_683 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1324_adj_736 ), .F1(\sine_gen.n20578 ));
  sine_gen_SLICE_1786 \sine_gen.SLICE_1786 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1274_adj_737 ), 
    .F1(\sine_gen.n3290_adj_821 ));
  sine_gen_SLICE_1787 \sine_gen.SLICE_1787 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1259_adj_742 ), .A1(\sine_gen.n1274_adj_737 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1259_adj_742 ), .F1(\sine_gen.n20998 ));
  sine_gen_SLICE_1788 \sine_gen.SLICE_1788 ( .D1(\sine_gen.n589_adj_586 ), 
    .C1(\sine_gen.n397_adj_554 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n397_adj_554 ), .F1(\sine_gen.n3419_adj_646 ));
  sine_gen_SLICE_1790 \sine_gen.SLICE_1790 ( .C1(\sine_gen.n1116_adj_745 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n13521 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1116_adj_745 ), .F1(\sine_gen.n20581 ));
  sine_gen_SLICE_1791 \sine_gen.SLICE_1791 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1101_adj_748 ), .A1(\sine_gen.n1116_adj_745 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1101_adj_748 ), .F1(\sine_gen.n20970 ));
  sine_gen_SLICE_1792 \sine_gen.SLICE_1792 ( .C1(\sine_gen.n3259_adj_746 ), 
    .B1(\sine_gen.address2[5] ), .A1(\sine_gen.n3228_adj_741 ), 
    .D0(\sine_gen.n108_adj_891 ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.n3018 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n3259_adj_746 ), .F1(\sine_gen.n18214 ));
  sine_gen_SLICE_1794 \sine_gen.SLICE_1794 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n986_adj_750 ), .A1(\sine_gen.n15_adj_813 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n986_adj_750 ), .F1(\sine_gen.n20601 ));
  sine_gen_SLICE_1797 \sine_gen.SLICE_1797 ( .D1(\sine_gen.n69 ), 
    .C1(\sine_gen.n3960_adj_852 ), .B1(\sine_gen.n12538 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n3960_adj_852 ), 
    .F1(\sine_gen.n15530 ));
  sine_gen_SLICE_1798 \sine_gen.SLICE_1798 ( .C1(\sine_gen.n939_adj_530 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n954_adj_479 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n939_adj_530 ), .F1(\sine_gen.n20599 ));
  sine_gen_SLICE_1801 \sine_gen.SLICE_1801 ( .D1(\sine_gen.n1931_adj_603 ), 
    .C1(\sine_gen.n1739_adj_764 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1739_adj_764 ), .F1(\sine_gen.n3643_adj_688 ));
  sine_gen_SLICE_1802 \sine_gen.SLICE_1802 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n923_adj_757 ), .A1(\sine_gen.n939_adj_530 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n923_adj_757 ), .F1(\sine_gen.n20587 ));
  sine_gen_SLICE_1803 \sine_gen.SLICE_1803 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n908_adj_759 ), .A1(\sine_gen.n923_adj_757 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n908_adj_759 ), .F1(\sine_gen.n20598 ));
  sine_gen_SLICE_1804 \sine_gen.SLICE_1804 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1882_adj_758 ), .A1(\sine_gen.n13509 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1882_adj_758 ), .F1(\sine_gen.n3612 ));
  sine_gen_SLICE_1806 \sine_gen.SLICE_1806 ( .D1(\sine_gen.n21719 ), 
    .C1(\sine_gen.address2[4] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n21719 ), .F1(\sine_gen.n21701 ));
  sine_gen_SLICE_1808 \sine_gen.SLICE_1808 ( .D1(\sine_gen.n844_adj_761 ), 
    .C1(\sine_gen.n731 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n731 ), .F1(\sine_gen.n20586 ));
  sine_gen_SLICE_1812 \sine_gen.SLICE_1812 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.n19978 ), .B1(\sine_gen.n13649 ), .A1(\sine_gen.n14169 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[5] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.n13946 ), 
    .F0(\sine_gen.n19978 ), .F1(\sine_gen.n2174_adj_769 ));
  sine_gen_SLICE_1815 \sine_gen.SLICE_1815 ( .C1(\sine_gen.n1549_adj_776 ), 
    .B1(\sine_gen.address2[6] ), .A1(\sine_gen.n1612_adj_98 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1549_adj_776 ), .F1(\sine_gen.n14116 ));
  sine_gen_SLICE_1816 \sine_gen.SLICE_1816 ( .D1(\sine_gen.n78 ), 
    .C1(\sine_gen.n316_adj_773 ), .B1(\sine_gen.address3[4] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n316_adj_773 ), 
    .F1(\sine_gen.n476_adj_725 ));
  sine_gen_SLICE_1819 \sine_gen.SLICE_1819 ( .C1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .F0(\sine_gen.n420_adj_774 ), 
    .F1(\sine_gen.n15346 ));
  sine_gen_SLICE_1820 \sine_gen.SLICE_1820 ( .D1(\sine_gen.n859_adj_198 ), 
    .C1(\sine_gen.n13521 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n13521 ), .F1(\sine_gen.n20971 ));
  sine_gen_SLICE_1823 \sine_gen.SLICE_1823 ( .D1(\sine_gen.n701_adj_869 ), 
    .C1(\sine_gen.address1[6] ), .B1(\sine_gen.n699_adj_786 ), 
    .A1(\sine_gen.n13920 ), .D0(\sine_gen.n653_adj_790 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.n173_adj_856 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n701_adj_869 ), 
    .F1(\sine_gen.n765_adj_875 ));
  sine_gen_SLICE_1825 \sine_gen.SLICE_1825 ( .C0(\sine_gen.n2556_adj_787 ), 
    .B0(\sine_gen.address2[7] ), .A0(\sine_gen.n27141 ), 
    .F0(\sine_gen.n21373 ));
  sine_gen_SLICE_1830 \sine_gen.SLICE_1830 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n236_adj_551 ), .A1(\sine_gen.n251_adj_271 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n236_adj_551 ), .F1(\sine_gen.n252_adj_945 ));
  sine_gen_SLICE_1832 \sine_gen.SLICE_1832 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n653_adj_790 ), .B1(\sine_gen.n412_adj_860 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n653_adj_790 ), .F1(\sine_gen.n891_adj_862 ));
  sine_gen_SLICE_1834 \sine_gen.SLICE_1834 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1371_adj_796 ), 
    .F1(\sine_gen.n986_adj_814 ));
  sine_gen_SLICE_1835 \sine_gen.SLICE_1835 ( .C1(\sine_gen.n1371_adj_796 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n251_adj_150 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n251_adj_150 ), .F1(\sine_gen.n3450_adj_656 ));
  sine_gen_SLICE_1837 \sine_gen.SLICE_1837 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.address2[4] ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.n7 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n19960 ), 
    .F1(\sine_gen.n14169 ));
  sine_gen_SLICE_1840 \sine_gen.SLICE_1840 ( .C0(\sine_gen.n27351 ), 
    .B0(\sine_gen.n26001 ), .A0(\sine_gen.address2[8] ), 
    .F0(\sine_gen.n20300 ));
  sine_gen_SLICE_1841 \sine_gen.SLICE_1841 ( .C0(\sine_gen.n27597 ), 
    .B0(\sine_gen.address2[9] ), .A0(\sine_gen.n20300 ), 
    .F0(\sine_gen.n21304 ));
  sine_gen_SLICE_1842 \sine_gen.SLICE_1842 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n475_adj_802 ), 
    .F1(\sine_gen.n348_adj_812 ));
  sine_gen_SLICE_1843 \sine_gen.SLICE_1843 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n188_adj_847 ), .A1(\sine_gen.n475_adj_802 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n188_adj_847 ), .F1(\sine_gen.n476_adj_692 ));
  sine_gen_SLICE_1844 \sine_gen.SLICE_1844 ( .C1(\sine_gen.n428_adj_804 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n61_adj_436 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n428_adj_804 ), .F1(\sine_gen.n444_adj_694 ));
  sine_gen_SLICE_1848 \sine_gen.SLICE_1848 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n13599 ), .B1(\sine_gen.n2573_adj_809 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2573_adj_809 ), .F1(\sine_gen.n3833_adj_917 ));
  sine_gen_SLICE_1850 \sine_gen.SLICE_1850 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.n21710 ), 
    .A1(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n21710 ), 
    .F1(\sine_gen.n21699 ));
  sine_gen_SLICE_1855 \sine_gen.SLICE_1855 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n93_adj_449 ), .B1(\sine_gen.n348_adj_812 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n93_adj_449 ), .F1(\sine_gen.n507_adj_693 ));
  sine_gen_SLICE_1856 \sine_gen.SLICE_1856 ( .D1(\sine_gen.n142_adj_221 ), 
    .C1(\sine_gen.n15_adj_813 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n15_adj_813 ), .F1(\sine_gen.n20619 ));
  sine_gen_SLICE_1859 \sine_gen.SLICE_1859 ( .C1(\sine_gen.n15_adj_734 ), 
    .B1(\sine_gen.n986_adj_814 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n15_adj_734 ), .F1(\sine_gen.n20523 ));
  sine_gen_SLICE_1862 \sine_gen.SLICE_1862 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.n13946 ), 
    .A1(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n13946 ), 
    .F1(\sine_gen.n13945 ));
  sine_gen_SLICE_1866 \sine_gen.SLICE_1866 ( .C1(\sine_gen.n954_adj_817 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1165_adj_97 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n954_adj_817 ), .F1(\sine_gen.n3356_adj_657 ));
  sine_gen_SLICE_1868 \sine_gen.SLICE_1868 ( .C1(\sine_gen.n939_adj_820 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n954_adj_817 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n939_adj_820 ), .F1(\sine_gen.n20521 ));
  sine_gen_SLICE_1872 \sine_gen.SLICE_1872 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n251_adj_823 ), 
    .F1(\sine_gen.n220_adj_844 ));
  sine_gen_SLICE_1875 \sine_gen.SLICE_1875 ( .D1(\sine_gen.n923_adj_824 ), 
    .C1(\sine_gen.n908_adj_828 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n908_adj_828 ), .F1(\sine_gen.n20520 ));
  sine_gen_SLICE_1877 \sine_gen.SLICE_1877 ( .C1(\sine_gen.n2300_adj_826 ), 
    .B1(\sine_gen.n13593 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.n2299_adj_825 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n2300_adj_826 ), 
    .F1(\sine_gen.n2301_adj_832 ));
  sine_gen_SLICE_1879 \sine_gen.SLICE_1879 ( .C0(\sine_gen.n2301_adj_832 ), 
    .B0(\sine_gen.address3[7] ), .A0(\sine_gen.n2174_adj_835 ), 
    .F0(\sine_gen.n20904 ));
  sine_gen_SLICE_1880 \sine_gen.SLICE_1880 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.address3[11] ), .B1(\sine_gen.address3[8] ), 
    .A1(\sine_gen.address3[10] ), .C0(\sine_gen.n26391 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n27735 ), .F0(\sine_gen.n2685 ), 
    .F1(\sine_gen.n20030 ));
  sine_gen_SLICE_1883 \sine_gen.SLICE_1883 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n205_adj_845 ), .B1(\sine_gen.n220_adj_844 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n205_adj_845 ), .F1(\sine_gen.n221_adj_678 ));
  sine_gen_SLICE_1885 \sine_gen.SLICE_1885 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n188_adj_847 ), .A1(\sine_gen.n173_adj_856 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n173_adj_856 ), .F1(\sine_gen.n189_adj_680 ));
  sine_gen_SLICE_1886 \sine_gen.SLICE_1886 ( .D1(\sine_gen.n2843_adj_849 ), 
    .C1(\sine_gen.n2828_adj_848 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2828_adj_848 ), .F1(\sine_gen.n20310 ));
  sine_gen_SLICE_1888 \sine_gen.SLICE_1888 ( .D1(\sine_gen.n15596 ), 
    .C1(\sine_gen.n2859_adj_850 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2859_adj_850 ), .F1(\sine_gen.n20311 ));
  sine_gen_SLICE_1890 \sine_gen.SLICE_1890 ( .D1(\sine_gen.n2778_adj_851 ), 
    .C1(\sine_gen.n2843_adj_849 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2843_adj_849 ), .F1(\sine_gen.n20332 ));
  sine_gen_SLICE_1891 \sine_gen.SLICE_1891 ( .C1(\sine_gen.n2778_adj_851 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n2715_adj_853 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2778_adj_851 ), .F1(\sine_gen.n18256 ));
  sine_gen_SLICE_1894 \sine_gen.SLICE_1894 ( .C1(\sine_gen.n2715_adj_853 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n2828_adj_848 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2715_adj_853 ), .F1(\sine_gen.n20331 ));
  sine_gen_SLICE_1896 \sine_gen.SLICE_1896 ( .D1(\sine_gen.n1529 ), 
    .C1(\sine_gen.n1324_adj_854 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1324_adj_854 ), .F1(\sine_gen.n1820_adj_838 ));
  sine_gen_SLICE_1899 \sine_gen.SLICE_1899 ( .D0(\sine_gen.n3228_adj_855 ), 
    .C0(\sine_gen.n3259_adj_859 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n18259 ));
  sine_gen_SLICE_1902 \sine_gen.SLICE_1902 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n412_adj_860 ), 
    .F1(\sine_gen.n3960_adj_877 ));
  sine_gen_SLICE_1903 \sine_gen.SLICE_1903 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_434 ), .A1(\sine_gen.n412_adj_860 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n30_adj_434 ), .F1(\sine_gen.n158_adj_681 ));
  sine_gen_SLICE_1905 \sine_gen.SLICE_1905 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n130 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.n130 ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n19956 ), 
    .F1(\sine_gen.n21500 ));
  sine_gen_SLICE_1906 \sine_gen.SLICE_1906 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.n14014 ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .C0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n14014 ), 
    .F1(\sine_gen.n14013 ));
  sine_gen_SLICE_1908 \sine_gen.SLICE_1908 ( .D1(\sine_gen.n130 ), 
    .C1(\sine_gen.n21589 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n21589 ), .F1(\sine_gen.n2364_adj_925 ));
  sine_gen_SLICE_1910 \sine_gen.SLICE_1910 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1402 ), 
    .F1(\sine_gen.n2444_adj_415 ));
  sine_gen_SLICE_1912 \sine_gen.SLICE_1912 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n12538 ), .B1(\sine_gen.n69 ), .A1(\sine_gen.n3897 ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n12538 ), .F1(\sine_gen.n3898_adj_334 ));
  sine_gen_SLICE_1916 \sine_gen.SLICE_1916 ( .C1(\sine_gen.n3897 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n3627 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n3897 ), .F1(\sine_gen.n3356_adj_270 ));
  sine_gen_SLICE_1919 \sine_gen.SLICE_1919 ( .D1(\sine_gen.n699_adj_786 ), 
    .C1(\sine_gen.n892_adj_864 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n891_adj_862 ), 
    .A0(\sine_gen.n13893 ), .F0(\sine_gen.n892_adj_864 ), 
    .F1(\sine_gen.n893_adj_865 ));
  sine_gen_SLICE_1922 \sine_gen.SLICE_1922 ( .C1(\sine_gen.n635_adj_867 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n620 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n635_adj_867 ), .F1(\sine_gen.n636_adj_719 ));
  sine_gen_SLICE_1924 \sine_gen.SLICE_1924 ( .D1(\sine_gen.n27297 ), 
    .C1(\sine_gen.n21382 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n13891 ), 
    .A0(\sine_gen.n605_adj_870 ), .F0(\sine_gen.n21382 ), 
    .F1(\sine_gen.n21383 ));
  sine_gen_SLICE_1926 \sine_gen.SLICE_1926 ( .D1(\sine_gen.n3148_adj_337 ), 
    .C1(\sine_gen.n4024_adj_874 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n4024_adj_874 ), .F1(\sine_gen.n4025_adj_676 ));
  sine_gen_SLICE_1930 \sine_gen.SLICE_1930 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.n21585 ), .B1(\sine_gen.n13649 ), 
    .A1(\sine_gen.address2[3] ), .C0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n21585 ), .F1(\sine_gen.n2364_adj_212 ));
  sine_gen_SLICE_1935 \sine_gen.SLICE_1935 ( .D1(\sine_gen.n12536 ), 
    .C1(\sine_gen.n21726 ), .B1(\sine_gen.n13_adj_878 ), 
    .A1(\sine_gen.address2[4] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n21726 ), 
    .F1(\sine_gen.n2041_adj_879 ));
  sine_gen_SLICE_1936 \sine_gen.SLICE_1936 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n14142 ), 
    .F1(\sine_gen.n19952 ));
  sine_gen_SLICE_1937 \sine_gen.SLICE_1937 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3643_adj_922 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.n14142 ), .D0(\sine_gen.address1[4] ), .B0(\sine_gen.n781 ), 
    .A0(\sine_gen.n589_adj_586 ), .F0(\sine_gen.n3643_adj_922 ), 
    .F1(\sine_gen.n21057 ));
  sine_gen_SLICE_1939 \sine_gen.SLICE_1939 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.n20176 ), .A1(\sine_gen.n25827 ), .C0(\sine_gen.n20978 ), 
    .B0(\sine_gen.address2[7] ), .A0(\sine_gen.n26703 ), 
    .F0(\sine_gen.n20176 ), .F1(\sine_gen.n20177 ));
  sine_gen_SLICE_1940 \sine_gen.SLICE_1940 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n3913 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3913 ), .F1(\sine_gen.n19949 ));
  sine_gen_SLICE_1942 \sine_gen.SLICE_1942 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n653_adj_275 ), .A1(\sine_gen.n397_adj_880 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n397_adj_880 ), .F1(\sine_gen.n413_adj_728 ));
  sine_gen_SLICE_1945 \sine_gen.SLICE_1945 ( .D0(\sine_gen.address2[9] ), 
    .C0(\sine_gen.n20177 ), .A0(\sine_gen.n27447 ), .F0(\sine_gen.n20209 ));
  sine_gen_SLICE_1946 \sine_gen.SLICE_1946 ( .D1(\sine_gen.n572_adj_481 ), 
    .C1(\sine_gen.n379_adj_886 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n379_adj_886 ), .F1(\sine_gen.n573_adj_739 ));
  sine_gen_SLICE_1950 \sine_gen.SLICE_1950 ( .D1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[0] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n21587 ), .F1(\sine_gen.n13_adj_878 ));
  sine_gen_SLICE_1955 \sine_gen.SLICE_1955 ( .C0(\sine_gen.n20188 ), 
    .B0(\sine_gen.address2[8] ), .A0(\sine_gen.n25851 ), 
    .F0(\sine_gen.n20189 ));
  sine_gen_SLICE_1956 \sine_gen.SLICE_1956 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n3067_adj_892 ), .B1(\sine_gen.n26745 ), 
    .C0(\sine_gen.n3066_adj_882 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n27699 ), .F0(\sine_gen.n3067_adj_892 ), 
    .F1(\sine_gen.n20368 ));
  sine_gen_SLICE_1958 \sine_gen.SLICE_1958 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2317_adj_897 ), .A1(\sine_gen.n1770_adj_475 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2317_adj_897 ), .F1(\sine_gen.n2333_adj_213 ));
  sine_gen_SLICE_1962 \sine_gen.SLICE_1962 ( .C1(\sine_gen.n3067_adj_904 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n25995 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n3066_adj_873 ), 
    .A0(\sine_gen.n27609 ), .F0(\sine_gen.n3067_adj_904 ), 
    .F1(\sine_gen.n20857 ));
  sine_gen_SLICE_1964 \sine_gen.SLICE_1964 ( .D1(\sine_gen.n251_adj_690 ), 
    .C1(\sine_gen.n236_adj_906 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n236_adj_906 ), .F1(\sine_gen.n252_adj_703 ));
  sine_gen_SLICE_1966 \sine_gen.SLICE_1966 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1676_adj_178 ), .A1(\sine_gen.n1356_adj_91 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1676_adj_178 ), .F1(\sine_gen.n21309 ));
  sine_gen_SLICE_1967 \sine_gen.SLICE_1967 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n1356_adj_91 ), 
    .F1(\sine_gen.n2874 ));
  sine_gen_SLICE_1970 \sine_gen.SLICE_1970 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n15596 ), 
    .F1(\sine_gen.n1785_adj_954 ));
  sine_gen_SLICE_1971 \sine_gen.SLICE_1971 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2619_adj_579 ), .B1(\sine_gen.n15596 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2619_adj_579 ), .F1(\sine_gen.n20593 ));
  sine_gen_SLICE_1972 \sine_gen.SLICE_1972 ( .D1(\sine_gen.n286_adj_909 ), 
    .C1(\sine_gen.n605_adj_910 ), .B1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[4] ), .B0(\sine_gen.n589 ), 
    .A0(\sine_gen.n30_adj_211 ), .F0(\sine_gen.n605_adj_910 ), 
    .F1(\sine_gen.n20680 ));
  sine_gen_SLICE_1977 \sine_gen.SLICE_1977 ( .D1(\sine_gen.n1340_adj_912 ), 
    .C1(\sine_gen.n1467_adj_916 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.n1371_adj_90 ), .B0(\sine_gen.n572_adj_180 ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n1467_adj_916 ), 
    .F1(\sine_gen.n21450 ));
  sine_gen_SLICE_1978 \sine_gen.SLICE_1978 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n15538 ), .A1(\sine_gen.n1084 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n15538 ), 
    .F1(\sine_gen.n1530_adj_914 ));
  sine_gen_SLICE_1980 \sine_gen.SLICE_1980 ( .D1(\sine_gen.address3[4] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.n13593 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n20010 ), .F1(\sine_gen.n3195_adj_772 ));
  sine_gen_SLICE_1982 \sine_gen.SLICE_1982 ( .D1(\sine_gen.n333 ), 
    .C1(\sine_gen.n93 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n93 ), .F1(\sine_gen.n1018_adj_752 ));
  sine_gen_SLICE_1984 \sine_gen.SLICE_1984 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2700_adj_918 ), .B1(\sine_gen.n2715_adj_853 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2700_adj_918 ), .F1(\sine_gen.n20373 ));
  sine_gen_SLICE_1986 \sine_gen.SLICE_1986 ( .C1(\sine_gen.n2731_adj_919 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n2573_adj_581 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n2731_adj_919 ), .F1(\sine_gen.n20374 ));
  sine_gen_SLICE_1989 \sine_gen.SLICE_1989 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n635_adj_957 ), .B1(\sine_gen.n157_adj_210 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n635_adj_957 ), .F1(\sine_gen.n636 ));
  sine_gen_SLICE_1990 \sine_gen.SLICE_1990 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n924_adj_926 ), .A1(\sine_gen.n955_adj_707 ), 
    .C0(\sine_gen.n412_adj_146 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.n30_adj_130 ), .F0(\sine_gen.n924_adj_926 ), 
    .F1(\sine_gen.n21435 ));
  sine_gen_SLICE_1993 \sine_gen.SLICE_1993 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20236 ), .A0(\sine_gen.n25935 ), .F0(\sine_gen.n20237 ));
  sine_gen_SLICE_1994 \sine_gen.SLICE_1994 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n21521 ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.n13649 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n21521 ), .F1(\sine_gen.n2364_adj_405 ));
  sine_gen_SLICE_1996 \sine_gen.SLICE_1996 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2700 ), .B1(\sine_gen.address3[3] ), .A1(\sine_gen.n4016 ), 
    .D0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n4016 ), .F1(\sine_gen.n20631 ));
  sine_gen_SLICE_2002 \sine_gen.SLICE_2002 ( .C1(\sine_gen.n2283_adj_578 ), 
    .B1(\sine_gen.n1068 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2283_adj_578 ), .F1(\sine_gen.n2299_adj_935 ));
  sine_gen_SLICE_2004 \sine_gen.SLICE_2004 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2300_adj_936 ), .B1(\sine_gen.n549 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n2299_adj_935 ), 
    .B0(\sine_gen.address1[2] ), .F0(\sine_gen.n2300_adj_936 ), 
    .F1(\sine_gen.n2301_adj_937 ));
  sine_gen_SLICE_2009 \sine_gen.SLICE_2009 ( .D0(\sine_gen.n26595 ), 
    .C0(\sine_gen.n2556_adj_939 ), .A0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.n21226 ));
  sine_gen_SLICE_2010 \sine_gen.SLICE_2010 ( .C1(\sine_gen.n13883 ), 
    .B1(\sine_gen.n27717 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n14077 ), 
    .A0(\sine_gen.n3001_adj_715 ), .F0(\sine_gen.n13883 ), 
    .F1(\sine_gen.n3067_adj_940 ));
  sine_gen_SLICE_2012 \sine_gen.SLICE_2012 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2507_adj_580 ), .B1(\sine_gen.n2283_adj_578 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2507_adj_580 ), .F1(\sine_gen.n20916 ));
  sine_gen_SLICE_2014 \sine_gen.SLICE_2014 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n27837 ), .B0(\sine_gen.n26775 ), 
    .F0(\sine_gen.n2685_adj_942 ));
  sine_gen_SLICE_2019 \sine_gen.SLICE_2019 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n158_adj_651 ), .B1(\sine_gen.n189_adj_947 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n30 ), .A0(\sine_gen.n157 ), 
    .F0(\sine_gen.n158_adj_651 ), .F1(\sine_gen.n20880 ));
  sine_gen_SLICE_2021 \sine_gen.SLICE_2021 ( .C1(\sine_gen.n1691_adj_756 ), 
    .B1(\sine_gen.n1785_adj_954 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n1691_adj_756 ), .F1(\sine_gen.n20569 ));
  sine_gen_SLICE_2022 \sine_gen.SLICE_2022 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n1754_adj_955 ), 
    .F1(\sine_gen.n1498_adj_968 ));
  sine_gen_SLICE_2023 \sine_gen.SLICE_2023 ( .C1(\sine_gen.n1754_adj_955 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n1739 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1739 ), .F1(\sine_gen.n20568 ));
  sine_gen_SLICE_2026 \sine_gen.SLICE_2026 ( .D1(\sine_gen.n636_adj_190 ), 
    .C1(\sine_gen.n317_adj_961 ), .B1(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n316_adj_960 ), .B0(\sine_gen.n781 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n317_adj_961 ), 
    .F1(\sine_gen.n20892 ));
  sine_gen_SLICE_2027 \sine_gen.SLICE_2027 ( .C1(\sine_gen.n316_adj_960 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n78_adj_278 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n316_adj_960 ), 
    .F1(\sine_gen.n476_adj_964 ));
  sine_gen_SLICE_2029 \sine_gen.SLICE_2029 ( .D1(\sine_gen.n2507_adj_598 ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.n3913 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n3977 ), .A0(\sine_gen.n3913 ), 
    .F0(\sine_gen.n20565 ), .F1(\sine_gen.n20919 ));
  sine_gen_SLICE_2033 \sine_gen.SLICE_2033 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1483_adj_969 ), .B1(\sine_gen.n1498_adj_968 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1483_adj_969 ), .F1(\sine_gen.n20595 ));
  sine_gen_SLICE_2034 \sine_gen.SLICE_2034 ( .D1(\sine_gen.n1371_adj_239 ), 
    .C1(\sine_gen.n1356_adj_932 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1356_adj_932 ), .F1(\sine_gen.n18229 ));
  sine_gen_SLICE_2036 \sine_gen.SLICE_2036 ( .D1(\sine_gen.n428_adj_191 ), 
    .C1(\sine_gen.n1165 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.n572_adj_163 ), .C0(\sine_gen.n1324_adj_970 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n20590 ), .F1(\sine_gen.n1244 ));
  sine_gen_SLICE_2037 \sine_gen.SLICE_2037 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1324_adj_970 ), .B1(\sine_gen.n1387_adj_107 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1324_adj_970 ), .F1(\sine_gen.n20623 ));
  sine_gen_SLICE_2040 \sine_gen.SLICE_2040 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n21508 ), .B1(\sine_gen.n130 ), .A1(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n21508 ), 
    .F1(\sine_gen.n2364_adj_623 ));
  sine_gen_SLICE_2045 \sine_gen.SLICE_2045 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2426_adj_249 ), 
    .F1(\sine_gen.n2025_adj_868 ));
  sine_gen_SLICE_2054 \sine_gen.SLICE_2054 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2746 ), .F1(\sine_gen.n15 ));
  sine_gen_SLICE_2062 \sine_gen.SLICE_2062 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n2715 ), .F1(\sine_gen.n2682 ));
  sine_gen_SLICE_2064 \sine_gen.SLICE_2064 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3576_adj_108 ), 
    .F1(\sine_gen.n1274 ));
  sine_gen_SLICE_2068 \sine_gen.SLICE_2068 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n21340 ), 
    .F1(\sine_gen.n13533 ));
  sine_gen_SLICE_2070 \sine_gen.SLICE_2070 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3163_adj_233 ), 
    .F1(\sine_gen.n3148_adj_234 ));
  sine_gen_SLICE_2075 \sine_gen.SLICE_2075 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n3085_adj_218 ), 
    .F1(\sine_gen.n2619_adj_116 ));
  sine_gen_SLICE_2076 \sine_gen.SLICE_2076 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3131 ), .F1(\sine_gen.n1754 ));
  sine_gen_SLICE_2079 \sine_gen.SLICE_2079 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n13529 ), 
    .F1(\sine_gen.n1946_adj_311 ));
  sine_gen_SLICE_2086 \sine_gen.SLICE_2086 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n1804_adj_202 ), 
    .F1(\sine_gen.n1946 ));
  sine_gen_SLICE_2095 \sine_gen.SLICE_2095 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1835_adj_951 ), 
    .F1(\sine_gen.n1739_adj_144 ));
  sine_gen_SLICE_2096 \sine_gen.SLICE_2096 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n1754_adj_304 ), 
    .F1(\sine_gen.n3100_adj_217 ));
  sine_gen_SLICE_2101 \sine_gen.SLICE_2101 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n3131_adj_216 ), 
    .F1(\sine_gen.n1946_adj_305 ));
  sine_gen_SLICE_2103 \sine_gen.SLICE_2103 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n2395_adj_905 ), 
    .F1(\sine_gen.n3148_adj_220 ));
  sine_gen_SLICE_2113 \sine_gen.SLICE_2113 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n1882 ), .F1(\sine_gen.n3100 ));
  sine_gen_SLICE_2116 \sine_gen.SLICE_2116 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n14093 ), 
    .F1(\sine_gen.n21546 ));
  sine_gen_SLICE_2119 \sine_gen.SLICE_2119 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n19966 ), 
    .F1(\sine_gen.n14146 ));
  sine_gen_SLICE_2123 \sine_gen.SLICE_2123 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n506_adj_765 ), 
    .F1(\sine_gen.n3163_adj_344 ));
  sine_gen_SLICE_2132 \sine_gen.SLICE_2132 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n3148_adj_345 ), 
    .F1(\sine_gen.n3131_adj_348 ));
  sine_gen_SLICE_2138 \sine_gen.SLICE_2138 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n3100_adj_355 ), 
    .F1(\sine_gen.n1483_adj_532 ));
  sine_gen_SLICE_2140 \sine_gen.SLICE_2140 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n3085_adj_358 ), 
    .F1(\sine_gen.n1498_adj_531 ));
  sine_gen_SLICE_2157 \sine_gen.SLICE_2157 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2459_adj_794 ), 
    .F1(\sine_gen.n3085 ));
  sine_gen_SLICE_2159 \sine_gen.SLICE_2159 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n21339 ), 
    .F1(\sine_gen.n2682_adj_667 ));
  sine_gen_SLICE_2171 \sine_gen.SLICE_2171 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2553_adj_903 ), 
    .F1(\sine_gen.n2906_adj_162 ));
  sine_gen_SLICE_2173 \sine_gen.SLICE_2173 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n3163 ), 
    .F1(\sine_gen.n1913_adj_129 ));
  sine_gen_SLICE_2183 \sine_gen.SLICE_2183 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2682_adj_920 ), 
    .F1(\sine_gen.n2874_adj_159 ));
  sine_gen_SLICE_2191 \sine_gen.SLICE_2191 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n3163_adj_876 ), 
    .F1(\sine_gen.n3482_adj_724 ));
  sine_gen_SLICE_2194 \sine_gen.SLICE_2194 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1691_adj_250 ), 
    .F1(\sine_gen.n1595_adj_473 ));
  sine_gen_SLICE_2197 \sine_gen.SLICE_2197 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n21541 ), 
    .F1(\sine_gen.n205_adj_362 ));
  sine_gen_SLICE_2198 \sine_gen.SLICE_2198 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2809_adj_357 ), 
    .F1(\sine_gen.n2778_adj_359 ));
  sine_gen_SLICE_2204 \sine_gen.SLICE_2204 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1564_adj_486 ), 
    .F1(\sine_gen.n1549_adj_489 ));
  sine_gen_SLICE_2207 \sine_gen.SLICE_2207 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n3085_adj_638 ), 
    .F1(\sine_gen.n3100_adj_637 ));
  sine_gen_SLICE_2211 \sine_gen.SLICE_2211 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3100_adj_713 ), 
    .F1(\sine_gen.n2746_adj_331 ));
  sine_gen_SLICE_2212 \sine_gen.SLICE_2212 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n1498_adj_139 ), 
    .F1(\sine_gen.n1466_adj_135 ));
  sine_gen_SLICE_2217 \sine_gen.SLICE_2217 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3994_adj_948 ), .F1(\sine_gen.n3832 ));
  sine_gen_SLICE_2226 \sine_gen.SLICE_2226 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n859_adj_511 ), 
    .F1(\sine_gen.n251_adj_572 ));
  sine_gen_SLICE_2228 \sine_gen.SLICE_2228 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2715_adj_332 ), 
    .F1(\sine_gen.n13361 ));
  sine_gen_SLICE_2232 \sine_gen.SLICE_2232 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2682_adj_468 ), 
    .F1(\sine_gen.n2619_adj_444 ));
  sine_gen_SLICE_2238 \sine_gen.SLICE_2238 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1274_adj_155 ), 
    .F1(\sine_gen.n13445 ));
  sine_gen_SLICE_2248 \sine_gen.SLICE_2248 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2588_adj_445 ), 
    .F1(\sine_gen.n285_adj_593 ));
  sine_gen_SLICE_2250 \sine_gen.SLICE_2250 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2573_adj_446 ), 
    .F1(\sine_gen.n379_adj_810 ));
  sine_gen_SLICE_2252 \sine_gen.SLICE_2252 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2874_adj_325 ), 
    .F1(\sine_gen.n859_adj_777 ));
  sine_gen_SLICE_2257 \sine_gen.SLICE_2257 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n986_adj_432 ), 
    .F1(\sine_gen.n1038_adj_731 ));
  sine_gen_SLICE_2261 \sine_gen.SLICE_2261 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n506_adj_634 ), 
    .F1(\sine_gen.n699_adj_492 ));
  sine_gen_SLICE_2265 \sine_gen.SLICE_2265 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n3960_adj_620 ), 
    .F1(\sine_gen.n4024_adj_619 ));
  sine_gen_SLICE_2268 \sine_gen.SLICE_2268 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n220_adj_577 ), 
    .F1(\sine_gen.n15_adj_617 ));
  sine_gen_SLICE_2272 \sine_gen.SLICE_2272 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2828_adj_327 ), 
    .F1(\sine_gen.n1913_adj_517 ));
  sine_gen_SLICE_2277 \sine_gen.SLICE_2277 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n1084_adj_168 ), 
    .F1(\sine_gen.n1243_adj_366 ));
  sine_gen_SLICE_2288 \sine_gen.SLICE_2288 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2490_adj_246 ), 
    .F1(\sine_gen.n1274_adj_365 ));
  sine_gen_SLICE_2292 \sine_gen.SLICE_2292 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n1595_adj_606 ), 
    .F1(\sine_gen.n1356_adj_672 ));
  sine_gen_SLICE_2294 \sine_gen.SLICE_2294 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n475 ), 
    .F1(\sine_gen.n379_adj_174 ));
  sine_gen_SLICE_2300 \sine_gen.SLICE_2300 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n1564_adj_618 ), 
    .F1(\sine_gen.n1371 ));
  sine_gen_SLICE_2302 \sine_gen.SLICE_2302 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n348_adj_177 ), 
    .F1(\sine_gen.n285 ));
  sine_gen_SLICE_2306 \sine_gen.SLICE_2306 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n1549_adj_622 ), 
    .F1(\sine_gen.n1498 ));
  sine_gen_SLICE_2308 \sine_gen.SLICE_2308 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n14150 ), 
    .F1(\sine_gen.n19998 ));
  sine_gen_SLICE_2312 \sine_gen.SLICE_2312 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n251_adj_472 ), 
    .F1(\sine_gen.n220 ));
  sine_gen_SLICE_2314 \sine_gen.SLICE_2314 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n1483 ), 
    .F1(\sine_gen.n1466_adj_83 ));
  sine_gen_SLICE_2319 \sine_gen.SLICE_2319 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n1274_adj_799 ), 
    .F1(\sine_gen.n1483_adj_793 ));
  sine_gen_SLICE_2328 \sine_gen.SLICE_2328 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n15_adj_283 ), 
    .F1(\sine_gen.n1498_adj_785 ));
  sine_gen_SLICE_2330 \sine_gen.SLICE_2330 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n4024 ), 
    .F1(\sine_gen.n3960_adj_465 ));
  sine_gen_SLICE_2342 \sine_gen.SLICE_2342 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n3100_adj_496 ), 
    .F1(\sine_gen.n3085_adj_497 ));
  sine_gen_SLICE_2345 \sine_gen.SLICE_2345 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1754_adj_762 ), 
    .F1(\sine_gen.n1785_adj_760 ));
  sine_gen_SLICE_2351 \sine_gen.SLICE_2351 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n1835 ), 
    .F1(\sine_gen.n2778_adj_722 ));
  sine_gen_SLICE_2357 \sine_gen.SLICE_2357 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2459 ), 
    .F1(\sine_gen.n2700_adj_538 ));
  sine_gen_SLICE_2360 \sine_gen.SLICE_2360 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2682_adj_730 ), 
    .F1(\sine_gen.n2553_adj_502 ));
  sine_gen_SLICE_2364 \sine_gen.SLICE_2364 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n3994_adj_744 ), 
    .F1(\sine_gen.n3706 ));
  sine_gen_SLICE_2366 \sine_gen.SLICE_2366 ( .DI1(\sine_gen.n1465[11]$n2 ), 
    .D1(\sine_gen.state[1] ), .C1(\sine_gen.state[2] ), 
    .B1(\sine_gen.state[3] ), .A1(\sine_gen.state[0] ), 
    .D0(\sine_gen.state[0] ), .C0(\sine_gen.state[3] ), 
    .B0(\sine_gen.state[2] ), .A0(\sine_gen.state[1] ), 
    .CLK(\sine_gen.slow_clk ), .Q1(\sine_wave3[11] ), 
    .F0(\sine_gen.n1465[11] ), .F1(\sine_gen.n1465[11]$n2 ));
  sine_gen_SLICE_2367 \sine_gen.SLICE_2367 ( .D1(\sine_gen.state[0] ), 
    .C1(\sine_gen.state[3] ), .B1(\sine_gen.state[1] ), 
    .A1(\sine_gen.state[2] ), .D0(\sine_gen.state[2] ), 
    .C0(\sine_gen.state[0] ), .B0(\sine_gen.state[3] ), 
    .A0(\sine_gen.state[1] ), .F0(\sine_gen.n1254 ), .F1(\sine_gen.n1450[11] ));
  sine_gen_SLICE_2379 \sine_gen.SLICE_2379 ( .D1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2426_adj_518 ), .F1(\sine_gen.n41 ));
  sine_gen_SLICE_2383 \sine_gen.SLICE_2383 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1722_adj_650 ), 
    .F1(\sine_gen.n1658_adj_784 ));
  sine_gen_SLICE_2384 \sine_gen.SLICE_2384 ( .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n14_adj_523 ), 
    .F1(\sine_gen.n172_adj_528 ));
  sine_gen_SLICE_2387 \sine_gen.SLICE_2387 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n21518 ), .F1(\sine_gen.n21538 ));
  sine_gen_SLICE_2389 \sine_gen.SLICE_2389 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n21560 ), .F1(\sine_gen.n21505 ));
  sine_gen_SLICE_2390 \sine_gen.SLICE_2390 ( .D1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n14_adj_257 ), 
    .F1(\sine_gen.n172 ));
  sine_gen_SLICE_2396 \sine_gen.SLICE_2396 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[4] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n21515 ), .F1(\sine_gen.n3195 ));
  sine_gen_SLICE_2401 \sine_gen.SLICE_2401 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n3993_adj_533 ), 
    .F1(\sine_gen.n3832_adj_941 ));
  sine_gen_SLICE_2404 \sine_gen.SLICE_2404 ( .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .F0(\sine_gen.n1658_adj_201 ), 
    .F1(\sine_gen.n1722_adj_929 ));
  sine_gen_SLICE_2409 \sine_gen.SLICE_2409 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .F0(\sine_gen.n2553_adj_778 ), 
    .F1(\sine_gen.n2380_adj_771 ));
  sine_gen_SLICE_2416 \sine_gen.SLICE_2416 ( .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n3993_adj_414 ), 
    .F1(\sine_gen.n3832_adj_944 ));
  sine_gen_SLICE_2426 \sine_gen.SLICE_2426 ( .D1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n3306 ), .A1(\sine_gen.n4041 ), .C0(\sine_gen.n3306 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n3817 ), .F0(\sine_gen.n20728 ), 
    .F1(\sine_gen.n3132 ));
  sine_gen_SLICE_2430 \sine_gen.SLICE_2430 ( .D1(\sine_gen.n3228_adj_409 ), 
    .B1(\sine_gen.n3259_adj_417 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[10] ), .C0(\sine_gen.address2[11] ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.address2[7] ), 
    .F0(\sine_gen.n13 ), .F1(\sine_gen.n18241 ));
  sine_gen_SLICE_2432 \sine_gen.SLICE_2432 ( .D1(\sine_gen.n26547 ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.n25959 ), 
    .D0(\sine_gen.address1[11] ), .C0(\sine_gen.address1[10] ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n13_adj_194 ), .F1(\sine_gen.n21217 ));
  sine_gen_SLICE_2435 \sine_gen.SLICE_2435 ( .D0(\sine_gen.n3228 ), 
    .C0(\sine_gen.n3259 ), .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n18253 ));
  sine_gen_SLICE_2437 \sine_gen.SLICE_2437 ( .C1(\sine_gen.state[3] ), 
    .A1(\sine_gen.state[2] ), .D0(\sine_gen.state[3] ), 
    .B0(\sine_gen.state[2] ), .F0(\sine_gen.n975 ), .F1(\sine_gen.n13858 ));
  sine_gen_SLICE_2462 \sine_gen.SLICE_2462 ( .D1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.address1[5] ), .D0(\sine_gen.n1612_adj_95 ), 
    .B0(\sine_gen.n589_adj_586 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n20206 ), .F1(\sine_gen.n13920 ));
  sine_gen_SLICE_2507 \sine_gen.SLICE_2507 ( .D1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .F0(\sine_gen.n420_adj_686 ), 
    .F1(\sine_gen.n15244 ));
  sine_gen_SLICE_2528 \sine_gen.SLICE_2528 ( .C0(\sine_gen.n26451 ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n27765 ), 
    .F0(\sine_gen.n20397 ));
  sine_gen_SLICE_2540 \sine_gen.SLICE_2540 ( .D0(\sine_gen.n158 ), 
    .C0(\sine_gen.n189 ), .B0(\sine_gen.address3[5] ), .F0(\sine_gen.n21222 ));
  sine_gen_SLICE_2548 \sine_gen.SLICE_2548 ( .D0(\sine_gen.n27357 ), 
    .C0(\sine_gen.n765 ), .B0(\sine_gen.address3[7] ), .F0(\sine_gen.n20826 ));
  sine_gen_SLICE_2566 \sine_gen.SLICE_2566 ( .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n26577 ), .A0(\sine_gen.n25971 ), .F0(\sine_gen.n20965 ));
  sine_gen_SLICE_2580 \sine_gen.SLICE_2580 ( .D0(\sine_gen.n27069 ), 
    .C0(\sine_gen.n26781 ), .B0(\sine_gen.address2[7] ), 
    .F0(\sine_gen.n20260 ));
  sine_gen_SLICE_2596 \sine_gen.SLICE_2596 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.n765_adj_509 ), .B0(\sine_gen.n20969 ), 
    .F0(\sine_gen.n20157 ));
  sine_gen_SLICE_2598 \sine_gen.SLICE_2598 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n668 ), .A1(\sine_gen.n1529 ), .D0(\sine_gen.n2490 ), 
    .C0(\sine_gen.address3[4] ), .A0(\sine_gen.n2619 ), .F0(\sine_gen.n2747 ), 
    .F1(\sine_gen.n1244_adj_780 ));
  sine_gen_SLICE_2607 \sine_gen.SLICE_2607 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.n13929 ), .B0(\sine_gen.n27453 ), .F0(\sine_gen.n20295 ));
  sine_gen_SLICE_2613 \sine_gen.SLICE_2613 ( .D0(\sine_gen.n2174_adj_938 ), 
    .C0(\sine_gen.n2301_adj_937 ), .A0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.n21225 ));
  sine_gen_SLICE_2614 \sine_gen.SLICE_2614 ( .C0(\sine_gen.n765_adj_875 ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n21383 ), 
    .F0(\sine_gen.n21282 ));
  sine_gen_SLICE_2632 \sine_gen.SLICE_2632 ( .C0(\sine_gen.n27225 ), 
    .B0(\sine_gen.n25947 ), .A0(\sine_gen.address2[8] ), 
    .F0(\sine_gen.n20246 ));
  sine_gen_SLICE_2639 \sine_gen.SLICE_2639 ( .D0(\sine_gen.n27267 ), 
    .C0(\sine_gen.n21370 ), .B0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n21371 ));
  SLICE_2640 SLICE_2640( .F0(VCC_net));
  sine_gen_SLICE_2644 \sine_gen.SLICE_2644 ( .DI1(\sine_gen.n13822 ), 
    .D1(\sine_gen.slow_clk ), .C1(\sine_gen.n14186 ), 
    .D0(\sine_gen.clk_divider[1] ), .C0(\sine_gen.clk_divider[3] ), 
    .B0(\sine_gen.clk_divider[0] ), .A0(\sine_gen.clk_divider[2] ), 
    .CLK(clk_c), .Q1(\sine_gen.slow_clk ), .F0(\sine_gen.n14186 ), 
    .F1(\sine_gen.n13822 ));
  Vc Vc_I( .PADDO(Vc_c), .Vc(Vc));
  Vbn Vbn_I( .PADDO(Vb_c_N_73), .Vbn(Vbn));
  Vb Vb_I( .PADDO(Vb_c), .Vb(Vb));
  Van Van_I( .PADDO(Va_c_N_70), .Van(Van));
  Va Va_I( .PADDO(Va_c), .Va(Va));
  Vcn Vcn_I( .PADDO(Vc_c_N_76), .Vcn(Vcn));
  clk clk_I( .PADDI(clk_c), .clk(clk));
endmodule

module tw_gen_SLICE_0 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_451_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module tw_gen_SLICE_1 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_451_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_451_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_3 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_452_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_4 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/add_451_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module tw_gen_SLICE_5 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_452_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_6 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_452_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_7 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_452_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_8 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_451_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_9 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_451_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_10 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_452_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_11 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/add_452_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_12 ( input DI1, D1, C1, B1, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \sine_gen/address1_454_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_454__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module sine_gen_SLICE_13 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \sine_gen/address1_454_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_454__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \sine_gen/address1_454__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_14 ( input DI0, D1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \sine_gen/address1_454_add_4_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_454__i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_15 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_484_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_484__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_484__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_16 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \sine_gen/address1_454_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_454__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \sine_gen/address1_454__i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_17 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \sine_gen/address3_i11_484_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_484__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sine_gen_SLICE_18 ( input DI0, D1, D0, C0, B0, CLK, CIN0, CIN1, output 
    Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \sine_gen/address2_i11_485_add_4_13 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_485__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_19 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \sine_gen/address1_454_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_454__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \sine_gen/address1_454__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_20 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_485_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_485__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_485__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_21 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \sine_gen/address1_454_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_454__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \sine_gen/address1_454__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_22 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_485_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_485__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_485__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_23 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_485_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_485__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_485__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_24 ( input DI0, D1, D0, C0, B0, CLK, CIN0, CIN1, output 
    Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \sine_gen/address3_i11_484_add_4_13 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_484__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_25 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_484_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_484__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_484__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_26 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_485_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_485__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_485__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_27 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \sine_gen/address1_454_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_454__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \sine_gen/address1_454__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_28 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_484_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_484__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_484__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_29 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_485_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_485__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_485__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_30 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_484_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_484__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_484__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_31 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \sine_gen/address2_i11_485_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_485__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sine_gen_SLICE_32 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_484_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_484__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_484__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tw_gen_SLICE_33 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \tw_gen/mux_392_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \tw_gen/mux_392_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tw_gen/count_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_34 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \tw_gen/mux_392_i9_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \tw_gen/mux_392_i3_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tw_gen/count_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_35 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \tw_gen/mux_392_i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \tw_gen/mux_392_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tw_gen/count_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_37 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \tw_gen/mux_392_i7_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \tw_gen/mux_392_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tw_gen/count_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_39 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 \tw_gen/mux_392_i11_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \tw_gen/mux_392_i8_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \tw_gen/count_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_41 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \tw_gen/i12972_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40010 \tw_gen/mux_392_i10_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tw_gen/direction_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xAF23") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_44 ( input DI1, DI0, B1, B0, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 \tw_gen/i5_1_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \tw_gen/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \tw_gen/clk_divider_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/slow_clk_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x9999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_48 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40013 \sine_gen/n26286_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \sine_gen/n26172_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out1__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out1__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_49 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \sine_gen/i15502672_i1_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \sine_gen/n27312_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out2__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out2__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_50 ( input DI1, DI0, B1, A1, B0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40017 \sine_gen/i16084_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \sine_gen/i16082_1_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/clk_divider_453__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/clk_divider_453__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_51 ( input DI1, DI0, D1, A1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40019 \sine_gen/i395_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \sine_gen.SLICE_51_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/state_455__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \sine_gen/state_455__i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_53 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40021 \sine_gen/i16127_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 \sine_gen/i16120_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20023 \sine_gen/state_455__i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \sine_gen/state_455__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20023 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module sine_gen_SLICE_55 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40024 \sine_gen/i16091_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \sine_gen/i16098_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/clk_divider_453__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/clk_divider_453__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x7788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_58 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40026 \sine_gen/n26064_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \sine_gen.SLICE_58_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out2__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out2__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x013C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_61 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40028 \sine_gen/i15598720_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \sine_gen/i331_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out1__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out1__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x1642") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_64 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40030 \sine_gen/n26952_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out3__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_65 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40031 \sine_gen/n26826_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \sine_gen/n26874_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out3__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out3__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_68 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40033 \sine_gen/i18194_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \sine_gen/Mux_44_i1785_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x74B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFE03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_70 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40035 \sine_gen/n27288_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \sine_gen/Mux_22_i3387_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_71 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40037 \sine_gen/address2[5]_bdd_4_lut_32_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40038 \sine_gen/Mux_22_i3450_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xD1CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_72 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40033 \sine_gen/i18602_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \sine_gen/Mux_30_i1785_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_74 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40040 \sine_gen.i18595_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \sine_gen/Mux_8_i3482_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x8101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_76 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40042 \sine_gen.i18493_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 \sine_gen/Mux_36_i3482_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x8003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_78 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \sine_gen/i18646_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \sine_gen/Mux_22_i3643_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x3FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40046 \sine_gen/address2[4]_bdd_4_lut_44 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \sine_gen/i14047_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40048 \sine_gen/address2[4]_bdd_4_lut_58 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \sine_gen/Mux_26_i2380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x02FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40050 \sine_gen/address2[6]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40051 \sine_gen/n27930_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_82 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/address1[5]_bdd_4_lut_50 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 \sine_gen/Mux_8_i3291_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xCC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_83 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40054 \sine_gen/n27924_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \sine_gen/Mux_8_i3228_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_84 ( input D0, C0, B0, A0, output F0 );

  lut40056 \sine_gen/address1[5]_bdd_4_lut_49 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_85 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i19084_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \sine_gen/n27906_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_86 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/address3[5]_bdd_4_lut_57 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \sine_gen/Mux_36_i3291_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xAA33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_87 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18841_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \sine_gen/n27900_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_88 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40061 \sine_gen/address2[4]_bdd_4_lut_54 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \sine_gen/Mux_26_i1339_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xB336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40054 \sine_gen/n27888_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 \sine_gen/Mux_26_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xF807") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_90 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40064 \sine_gen/n27882_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \sine_gen/address1[4]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_92 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 \sine_gen/n27870_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \sine_gen/Mux_8_i3387_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_93 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40067 \sine_gen/address1[5]_bdd_4_lut_48_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40068 \sine_gen/Mux_8_i3450_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xC4E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x03AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_94 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \sine_gen/i18367_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \sine_gen/Mux_8_i3643_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x5FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40070 \sine_gen/address1[4]_bdd_4_lut_41 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \sine_gen/i14112_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_96 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \sine_gen/i19024_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \sine_gen/Mux_36_i3643_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_97 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40061 \sine_gen/address3[4]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \sine_gen/i14008_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40073 \sine_gen/n25842_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \sine_gen/Mux_36_i3387_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x8BBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_99 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \sine_gen/address3[5]_bdd_4_lut_3_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40076 \sine_gen/Mux_36_i3450_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xF344") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x5202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_100 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \sine_gen/address2[5]_bdd_4_lut_36 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \sine_gen/Mux_22_i605_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_101 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \sine_gen/n27450_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40010 \sine_gen/Mux_22_i542_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_102 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \sine_gen/i18703_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \sine_gen/i18503_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_103 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_40_i3898_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \sine_gen/Mux_36_i2459_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_104 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address2[7]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \sine_gen/n26718_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \sine_gen/n27444_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \sine_gen/n26748_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_106 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/i18506_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \sine_gen/Mux_36_i2553_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x13EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40026 \sine_gen/n26892_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \sine_gen/address2[4]_bdd_4_lut_15_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x8DAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_110 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40088 \sine_gen/address2[4]_bdd_4_lut_13_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40089 \sine_gen/i12328_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x6E4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x6C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_111 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \sine_gen/n26832_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 \sine_gen/Mux_26_i1804_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x2C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_112 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address1[4]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40091 \sine_gen/Mux_12_i1931_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x15AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \sine_gen/n26130_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \sine_gen/n27438_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_114 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \sine_gen/Mux_36_i2716_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40094 \sine_gen/i13972_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_115 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \sine_gen/Mux_36_i3930_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40096 \sine_gen/Mux_36_i2700_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xAA15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x6E6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_116 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address3[5]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40097 \sine_gen/Mux_36_i2810_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_117 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_36_i2396_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \sine_gen/Mux_36_i2380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x1FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_118 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address2[4]_bdd_4_lut_33 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40099 \sine_gen/Mux_22_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x8F8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_119 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40100 \sine_gen/address2[6]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40101 \sine_gen/n27432_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_120 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \sine_gen/Mux_12_i2427_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40103 \sine_gen/i13897_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xAA22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_121 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \sine_gen/i19519_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \sine_gen/Mux_12_i2426_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xF078") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_122 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40106 \sine_gen/address3[5]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40107 \sine_gen/Mux_36_i2427_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xEFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_123 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40108 \sine_gen/Mux_40_i2426_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40109 \sine_gen/Mux_36_i2411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xAA6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x6EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address1[4]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40111 \sine_gen/Mux_16_i1451_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xC71E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/n27426_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \sine_gen/Mux_16_i1339_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x6A99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40114 \sine_gen/i18655_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 \sine_gen/Mux_36_i2651_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x830F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_128 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40116 \sine_gen/n27420_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \sine_gen/address2[4]_bdd_4_lut_32_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x58F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_130 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address2[4]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40118 \sine_gen/Mux_22_i301_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x0EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40119 \sine_gen/n27414_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \sine_gen/Mux_22_i1371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x38F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_133 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18715_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \sine_gen/Mux_36_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xEC01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40123 \sine_gen/i18184_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \sine_gen/Mux_44_i2444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xAB44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_136 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address1[4]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \sine_gen/Mux_16_i1387_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x78E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40050 \sine_gen/address1[6]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40101 \sine_gen/n27408_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/address1[4]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40126 \sine_gen/Mux_16_i3116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xC696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \sine_gen/n26118_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \sine_gen/n27402_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_140 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address2[5]_bdd_4_lut_35 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \sine_gen/i16367_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xE1A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_141 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \sine_gen/n27396_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \sine_gen/Mux_22_i1820_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_142 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address1[5]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40130 \sine_gen/Mux_16_i2396_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x399C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_143 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \sine_gen/n27390_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 \sine_gen/i12697_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x5559") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40132 \sine_gen/i18592_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40133 \sine_gen/Mux_30_i2444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xA5A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_146 ( input D0, C0, B0, A0, output F0 );

  lut40134 \sine_gen/address2[5]_bdd_4_lut_34 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40128 \sine_gen/n27384_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \sine_gen/i12717_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x38F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_149 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 \sine_gen/n27378_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \sine_gen/i19300_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address1[4]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40138 \sine_gen/Mux_16_i1770_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x887F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40050 \sine_gen/address1[6]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/n27372_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40046 \sine_gen/address2[4]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40139 \sine_gen/Mux_26_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x4A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40140 \sine_gen/n27222_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 \sine_gen/n27366_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_154 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40141 \sine_gen/i13918_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \sine_gen/Mux_12_i1947_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x6F60") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address1[4]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40143 \sine_gen/Mux_16_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x346C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \sine_gen/n27114_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 \sine_gen/n27360_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_158 ( input D0, C0, B0, A0, output F0 );

  lut40144 \sine_gen/address3[5]_bdd_4_lut_51 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_159 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n27354_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_160 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address2[6]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \sine_gen/i19319_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_161 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \sine_gen/n27348_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \sine_gen/i19312_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40147 \sine_gen/n26676_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40148 \sine_gen/address1[5]_bdd_4_lut_31 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xF03A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40136 \sine_gen/n25998_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \sine_gen/n26634_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address2[4]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40150 \sine_gen/Mux_22_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x0E1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address1[4]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \sine_gen/Mux_16_i1785_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40128 \sine_gen/n27102_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \sine_gen/n27342_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_168 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i271_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 \sine_gen/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_169 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40154 \sine_gen/i17943_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \sine_gen.i252_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xF0DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_170 ( input D0, C0, B0, A0, output F0 );

  lut40156 \sine_gen/address2[5]_bdd_4_lut_33 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_171 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n27336_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40158 \sine_gen/address2[4]_bdd_4_lut_51_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \sine_gen/Mux_22_i699_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x2CEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x80FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40160 \sine_gen/n27228_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \sine_gen/n27804_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \sine_gen/address2[4]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \sine_gen/Mux_30_i3116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xA95A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40140 \sine_gen/n25848_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \sine_gen/n27330_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \sine_gen/n27324_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \sine_gen/address2[4]_bdd_4_lut_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_178 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i264_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 \sine_gen/i1_3_lut_4_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40166 \sine_gen/i220_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \sine_gen/i245_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40168 \sine_gen/n27318_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \sine_gen/address1[4]_bdd_4_lut_24 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_183 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \sine_gen/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 \sine_gen/i209_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x110F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40035 \sine_gen/n26106_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 \sine_gen/Mux_36_i1851_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xCA3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address3[4]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40173 \sine_gen/Mux_36_i443_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xAA57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40174 \sine_gen/i18509_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40175 \sine_gen/Mux_36_i2490_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xC833") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address2[4]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40176 \sine_gen/Mux_30_i1707_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x4CC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_189 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \sine_gen/n27306_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \sine_gen/Mux_30_i1676_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40168 \sine_gen/n27300_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \sine_gen/address1[4]_bdd_4_lut_23_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x7C8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_192 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40179 \sine_gen/address1[3]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40180 \sine_gen/i12913_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x1838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/n27294_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \sine_gen/i12915_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x8786") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_194 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i18151_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 \sine_gen/Mux_22_i3018_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x3EFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40132 \sine_gen/i18868_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 \sine_gen/Mux_16_i2444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xC2D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_198 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40046 \sine_gen/address2[4]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40184 \sine_gen/Mux_30_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x65B6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40160 \sine_gen/n25800_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40185 \sine_gen/n27282_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address2[4]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40186 \sine_gen/Mux_26_i1580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x5F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40136 \sine_gen/n27180_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 \sine_gen/n27276_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_202 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 \sine_gen/i16347_1_lut_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \sine_gen/i12865_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xFC03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xF002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_203 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \sine_gen/i12861_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40191 \sine_gen/i13855_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_204 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \sine_gen/i19544_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \sine_gen/i12869_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x7755") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xF004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_205 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \sine_gen/i12855_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40194 \sine_gen/i13939_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address1[4]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \sine_gen.i14337_1_lut_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40196 \sine_gen/n27270_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40197 \sine_gen/Mux_8_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x8307") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address1[4]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40198 \sine_gen/Mux_8_i443_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xAB55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_209 ( input D0, C0, B0, A0, output F0 );

  lut40101 \sine_gen/n27264_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/address1[4]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40199 \sine_gen/Mux_16_i2731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x2F43") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \sine_gen/n27258_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40200 \sine_gen/Mux_16_i2700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x781C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_212 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/address2[5]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40201 \sine_gen/Mux_22_i3930_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xF007") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_213 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40202 \sine_gen/Mux_22_i1851_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40203 \sine_gen/n27252_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x55CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40204 \sine_gen/address2[7]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40205 \sine_gen/n26688_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_215 ( input D0, C0, B0, A0, output F0 );

  lut40206 \sine_gen/n27246_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_216 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \sine_gen/address1[5]_bdd_4_lut_37 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40207 \sine_gen/Mux_8_i3164_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40140 \sine_gen/n26124_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 \sine_gen/n27240_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_218 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40208 \sine_gen/Mux_8_i4088_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 \sine_gen/i13904_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40210 \sine_gen/i12943_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40211 \sine_gen/address1[5]_bdd_4_lut_46 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_220 ( input D0, C0, B0, A0, output F0 );

  lut40156 \sine_gen/address2[8]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_221 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 \sine_gen/n27234_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \sine_gen/i19240_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40106 \sine_gen/address2[6]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40213 \sine_gen/i19325_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40106 \sine_gen/address2[6]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40163 \sine_gen/n27486_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_226 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \sine_gen/address2[5]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40215 \sine_gen/Mux_22_i4088_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x88BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_228 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address1[4]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40216 \sine_gen/Mux_16_i2794_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x4F34") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40106 \sine_gen/address1[6]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/n27210_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_230 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address2[4]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40217 \sine_gen/Mux_26_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x1A71") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40214 \sine_gen/address2[6]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/n27204_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_232 ( input D0, C0, B0, A0, output F0 );

  lut40144 \sine_gen/address2[8]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40050 \sine_gen/address2[10]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40157 \sine_gen/n27198_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_234 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address2[5]_bdd_4_lut_29 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_235 ( input D0, C0, B0, A0, output F0 );

  lut40060 \sine_gen/n27192_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_236 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address3[8]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_237 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n27186_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_238 ( input D0, C0, B0, A0, output F0 );

  lut40156 \sine_gen/address2[7]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_240 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address2[8]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_241 ( input D0, C0, B0, A0, output F0 );

  lut40205 \sine_gen/n27174_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_242 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[5]_bdd_4_lut_50 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_243 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18706_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40203 \sine_gen/n27168_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_244 ( input D0, C0, B0, A0, output F0 );

  lut40156 \sine_gen/address2[5]_bdd_4_lut_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_245 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18092_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40203 \sine_gen/n27162_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_246 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address3[4]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40220 \sine_gen/Mux_40_i1931_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x552A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40140 \sine_gen/n26196_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \sine_gen/n27156_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40221 \sine_gen/n27144_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \sine_gen/address3[4]_bdd_4_lut_11_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x7AD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_250 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address2[5]_bdd_4_lut_26 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_251 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \sine_gen/n27138_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40223 \sine_gen.i12733_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xF40B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_252 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 \sine_gen/address2[6]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40224 \sine_gen/i12735_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_253 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40128 \sine_gen/n27132_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \sine_gen/n26946_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40225 \sine_gen/n27126_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \sine_gen/address3[4]_bdd_4_lut_10_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0x8CBC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_256 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \sine_gen/address3[8]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40137 \sine_gen/i18707_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_257 ( input D0, C0, B0, A0, output F0 );

  lut40187 \sine_gen/n27120_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40106 \sine_gen/address3[6]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \sine_gen/n27936_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40054 \sine_gen/n27108_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40213 \sine_gen/i19045_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_262 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 \sine_gen/address1[6]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \sine_gen/i19259_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_264 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address3[4]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40227 \sine_gen/Mux_40_i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x526A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40128 \sine_gen/n26838_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \sine_gen/n27096_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_266 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \sine_gen/address1[4]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40229 \sine_gen/Mux_8_i364_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x0F50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40128 \sine_gen/n27090_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40230 \sine_gen/Mux_8_i333_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xE5A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address1[4]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40231 \sine_gen/Mux_16_i2604_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xBF42") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \sine_gen/n26112_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \sine_gen/n27084_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40214 \sine_gen/address3[6]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40232 \sine_gen/i12803_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \sine_gen/n27078_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \sine_gen/n27774_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_272 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40214 \sine_gen/address3[6]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \sine_gen/n27942_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_273 ( input D0, C0, B0, A0, output F0 );

  lut40084 \sine_gen/n27072_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_274 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 \sine_gen/address2[5]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40233 \sine_gen/Mux_26_i3450_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_275 ( input D0, C0, B0, A0, output F0 );

  lut40187 \sine_gen/n27066_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_276 ( input D0, C0, B0, A0, output F0 );

  lut40148 \sine_gen/address3[6]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \sine_gen/n27060_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 \sine_gen/i19081_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_278 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \sine_gen/address3[8]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \sine_gen/i18767_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_279 ( input D0, C0, B0, A0, output F0 );

  lut40084 \sine_gen/n27054_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_280 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40236 \sine_gen/i19277_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \sine_gen/i12256_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x0CAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x555A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_282 ( input D0, C0, B0, A0, output F0 );

  lut40238 \sine_gen/address1[5]_bdd_4_lut_36 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_283 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i19109_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \sine_gen/n27048_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_284 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/address2[4]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40239 \sine_gen/Mux_22_i2553_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x363E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_285 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40240 \sine_gen/Mux_30_i2380_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \sine_gen/n27042_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xC6C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xB5B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \sine_gen/address1[4]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40242 \sine_gen/Mux_16_i2667_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xCF24") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \sine_gen/n27036_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 \sine_gen/Mux_16_i2636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xC96C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_288 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address1[8]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_289 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n27030_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_290 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address1[8]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_291 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40204 \sine_gen/address1[10]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40206 \sine_gen/n27024_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40244 \sine_gen/address3[8]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40213 \sine_gen/i18263_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_293 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40245 \sine_gen/address3[10]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \sine_gen/n27018_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address2[4]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40246 \sine_gen/Mux_30_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x956B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_295 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40214 \sine_gen/address2[6]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40247 \sine_gen/n27012_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_296 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address2[5]_bdd_4_lut_24 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_297 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18017_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \sine_gen/n27006_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_298 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/address2[4]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40237 \sine_gen/i12138_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_299 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \sine_gen/i14848345_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 \sine_gen/n27000_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_300 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address3[8]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \sine_gen/i18827_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_301 ( input D0, C0, B0, A0, output F0 );

  lut40249 \sine_gen/n26994_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_302 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40140 \sine_gen/n26988_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40250 \sine_gen/Mux_26_i2444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xFB04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_303 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40251 \sine_gen/address2[4]_bdd_4_lut_20_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40252 \sine_gen/Mux_26_i2475_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x8BCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xDFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_304 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[8]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_305 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40050 \sine_gen/address3[10]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40145 \sine_gen/n26982_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/address2[5]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40253 \sine_gen/Mux_30_i2396_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x599A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/n26976_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \sine_gen/i12767_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xB34C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_308 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address2[4]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40255 \sine_gen/Mux_26_i3116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40136 \sine_gen/n25962_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \sine_gen/n26970_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40214 \sine_gen/address2[5]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40256 \sine_gen/i18080_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x4EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_311 ( input D0, C0, B0, A0, output F0 );

  lut40084 \sine_gen/n26964_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_312 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address2[4]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40257 \sine_gen/Mux_26_i2538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x89A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_313 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i15430636_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 \sine_gen/n26958_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40088 \sine_gen/address2[4]_bdd_4_lut_17_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40258 \sine_gen/Mux_26_i2874_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xDCC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_316 ( input D0, C0, B0, A0, output F0 );

  lut40169 \sine_gen/address3[8]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_317 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 \sine_gen/n26940_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \sine_gen/i18832_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_318 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[8]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_319 ( input D0, C0, B0, A0, output F0 );

  lut40261 \sine_gen/n26934_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40204 \sine_gen/address3[6]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \sine_gen/n27636_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xF03A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_321 ( input D0, C0, B0, A0, output F0 );

  lut40205 \sine_gen/n26928_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_322 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40221 \sine_gen/n26922_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 \sine_gen/address2[4]_bdd_4_lut_16_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x7DA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_324 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address2[5]_bdd_4_lut_21 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_325 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18176_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \sine_gen/n26916_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_326 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address1[4]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40264 \sine_gen/Mux_16_i1898_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x7870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_327 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \sine_gen/n26910_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 \sine_gen/i12685_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x9555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40266 \sine_gen/address2[3]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40267 \sine_gen/i12897_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x2644") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/n26904_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 \sine_gen/i12899_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x8876") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_330 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address3[4]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40269 \sine_gen/Mux_40_i1514_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x7E01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_331 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i15130486_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \sine_gen/n26898_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address2[4]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40270 \sine_gen/Mux_26_i2731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xC463") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_333 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/n26886_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40271 \sine_gen/Mux_26_i2715_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xBF44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_334 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40050 \sine_gen/address1[5]_bdd_4_lut_35 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40272 \sine_gen/i18788_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xCC5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_335 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40128 \sine_gen/n26880_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \sine_gen/i18745_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_336 ( input D0, C0, B0, A0, output F0 );

  lut40274 \sine_gen/address3[8]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_337 ( input D0, C0, B0, A0, output F0 );

  lut40205 \sine_gen/n26868_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_338 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address3[6]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \sine_gen/Mux_40_i3834_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \sine_gen/n26862_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40275 \sine_gen/i19078_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_340 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40050 \sine_gen/address3[6]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40004 \sine_gen/i16236_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_341 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40136 \sine_gen/n26856_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \sine_gen/n27816_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_342 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/address1[4]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40276 \sine_gen/Mux_8_i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xA87F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_343 ( input D0, C0, B0, A0, output F0 );

  lut40032 \sine_gen/n26850_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_344 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address1[4]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40277 \sine_gen/Mux_8_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x81FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_345 ( input D0, C0, B0, A0, output F0 );

  lut40101 \sine_gen/n26844_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_346 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_8_i3259_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 \sine_gen/Mux_8_i3018_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x77EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_347 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut40129 \sine_gen/i18622_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_348 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40228 \sine_gen/address3[6]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40016 \sine_gen/n27630_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_350 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \sine_gen/i18620_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40281 \sine_gen/Mux_8_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x8183") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_351 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40100 \sine_gen/address1[5]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40282 \sine_gen.i18623_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x4EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_352 ( input D0, C0, B0, A0, output F0 );

  lut40156 \sine_gen/address3[8]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_353 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n26820_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40116 \sine_gen/n26814_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40283 \sine_gen/address2[4]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_355 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_26_i3898_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 \sine_gen/Mux_22_i2459_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xAA89") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_356 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \sine_gen/address3[6]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40285 \sine_gen/i16239_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_357 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40140 \sine_gen/n26808_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 \sine_gen/n27576_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_358 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40168 \sine_gen/n26802_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \sine_gen/address1[5]_bdd_4_lut_34 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_360 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \sine_gen/address2[4]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40286 \sine_gen/Mux_26_i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x562A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_361 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40160 \sine_gen/n25908_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \sine_gen/n26796_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_362 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40050 \sine_gen/address3[5]_bdd_4_lut_49 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40287 \sine_gen/i18704_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_363 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n26790_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_364 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address3[6]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/n27798_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_365 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40128 \sine_gen/n26784_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \sine_gen/n26082_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_366 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \sine_gen/address2[5]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \sine_gen/i18671_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_367 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \sine_gen/n26778_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 \sine_gen/i18667_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x5C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_368 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40289 \sine_gen/Mux_40_i2427_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40290 \sine_gen/i14090_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xCC5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0x88CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_370 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40168 \sine_gen/n26772_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 \sine_gen/address1[4]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_372 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \sine_gen/address2[5]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \sine_gen/i18356_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_373 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n26766_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_374 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40064 \sine_gen/n26760_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \sine_gen/address2[4]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_376 ( input D0, C0, B0, A0, output F0 );

  lut40144 \sine_gen/address2[5]_bdd_4_lut_18 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_377 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/i18026_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \sine_gen/n26754_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_378 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address2[5]_bdd_4_lut_17 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_380 ( input D0, C0, B0, A0, output F0 );

  lut40156 \sine_gen/address1[5]_bdd_4_lut_33 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_381 ( input D0, C0, B0, A0, output F0 );

  lut40206 \sine_gen/n26742_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_382 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address2[5]_bdd_4_lut_16 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_383 ( input D0, C0, B0, A0, output F0 );

  lut40206 \sine_gen/n26736_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_384 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \sine_gen/address3[5]_bdd_4_lut_48 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \sine_gen/i18628_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_385 ( input D0, C0, B0, A0, output F0 );

  lut40206 \sine_gen/n26730_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_386 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address2[5]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_387 ( input D0, C0, B0, A0, output F0 );

  lut40084 \sine_gen/n26724_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_388 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_12_i3961_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40292 \sine_gen/Mux_8_i2553_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x13FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_390 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \sine_gen/address2[5]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40212 \sine_gen/i18614_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_392 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40204 \sine_gen/address1[5]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40293 \sine_gen/i18434_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xF3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_393 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address1[7]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40206 \sine_gen/n26712_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_394 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40214 \sine_gen/address1[4]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40294 \sine_gen/Mux_16_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x69A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_395 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40136 \sine_gen/n26706_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40295 \sine_gen/Mux_16_i270_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0x2596") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_396 ( input D0, C0, B0, A0, output F0 );

  lut40238 \sine_gen/address2[5]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_397 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n26700_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_398 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40296 \sine_gen/i19238_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40297 \sine_gen/Mux_8_i1914_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xBA10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_399 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i19280_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40299 \sine_gen/Mux_8_i1466_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x58F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_400 ( input D0, C0, B0, A0, output F0 );

  lut40211 \sine_gen/address2[6]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40140 \sine_gen/n26694_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40300 \sine_gen/i18808_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_402 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40289 \sine_gen/Mux_26_i2427_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40301 \sine_gen/i13990_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xD0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_403 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40302 \sine_gen/Mux_22_i3085_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40303 \sine_gen/Mux_26_i2426_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x7FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xC6CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_404 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address2[5]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_406 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40304 \sine_gen/Mux_12_i3930_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40305 \sine_gen/Mux_8_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x803F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_408 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address2[5]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_409 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \sine_gen/n27474_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \sine_gen/n26682_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_410 ( input D0, C0, B0, A0, output F0 );

  lut40238 \sine_gen/address2[5]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_411 ( input D0, C0, B0, A0, output F0 );

  lut40206 \sine_gen/n26670_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_412 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address1[4]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40306 \sine_gen/Mux_8_i2459_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xCC89") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_414 ( input D0, C0, B0, A0, output F0 );

  lut40144 \sine_gen/address1[5]_bdd_4_lut_30 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_415 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18239_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \sine_gen/n26664_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_416 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address2[5]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_417 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n26658_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_418 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \sine_gen/address1[5]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 \sine_gen/i18521_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_419 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18257_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 \sine_gen/n26652_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_420 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40106 \sine_gen/address2[5]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40308 \sine_gen/i18551_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_421 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18056_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \sine_gen/n26646_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_422 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address1[5]_bdd_4_lut_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_423 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40204 \sine_gen/address1[7]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40157 \sine_gen/n26640_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_424 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 \sine_gen/address1[8]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40137 \sine_gen/i18266_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_425 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n26628_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_426 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address2[5]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_427 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n26622_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_428 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address1[5]_bdd_4_lut_27 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_429 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n26616_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_430 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \sine_gen/address3[5]_bdd_4_lut_47 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \sine_gen/i18544_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_431 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \sine_gen/n26610_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40309 \sine_gen/i18542_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x7744") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_432 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40310 \sine_gen/i12295_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40311 \sine_gen/Mux_8_i2411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x57A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x6ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_433 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40214 \sine_gen/address1[5]_bdd_4_lut_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40312 \sine_gen.Mux_8_i2427_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xFCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_434 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address1[4]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40313 \sine_gen/Mux_12_i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x1E70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_435 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40140 \sine_gen/n26190_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \sine_gen/n26604_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_436 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \sine_gen/address1[5]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40008 \sine_gen/i18643_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_437 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i19099_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \sine_gen/n26598_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_438 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address1[5]_bdd_4_lut_25 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_439 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40160 \sine_gen/n26592_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40314 \sine_gen.i12665_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xAA59") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_440 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40100 \sine_gen/address3[5]_bdd_4_lut_46 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40315 \sine_gen/i18632_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_441 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \sine_gen/n26586_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \sine_gen/i18526_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_442 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address3[5]_bdd_4_lut_45 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40316 \sine_gen/i18524_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x05EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_443 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i18826_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 \sine_gen/n26580_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_444 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40204 \sine_gen/address3[5]_bdd_4_lut_44 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40317 \sine_gen/i18656_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xBF15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_445 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \sine_gen/n26574_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 \sine_gen/i18508_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_446 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18685_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40319 \sine_gen/Mux_8_i2380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x37CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_447 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i18104_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40320 \sine_gen/Mux_8_i2810_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xFDA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_448 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address3[5]_bdd_4_lut_43 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_449 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \sine_gen/n26568_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40307 \sine_gen/i18502_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_450 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \sine_gen/address1[5]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \sine_gen/i16215_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_451 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \sine_gen/n26562_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 \sine_gen/i18490_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_452 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address1[5]_bdd_4_lut_23 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_453 ( input D0, C0, B0, A0, output F0 );

  lut40084 \sine_gen/n26556_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_454 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address3[5]_bdd_4_lut_42 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40322 \sine_gen.i18722_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x5CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_455 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18140_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 \sine_gen/n26550_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_456 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address1[5]_bdd_4_lut_22 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_457 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40324 \sine_gen/n26544_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40285 \sine_gen/Mux_12_i3356_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xADA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_458 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address3[5]_bdd_4_lut_41 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40325 \sine_gen/i18736_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xE5EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_459 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/i18842_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \sine_gen/n26538_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_460 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/address3[5]_bdd_4_lut_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 \sine_gen/i18751_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_461 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40326 \sine_gen/n26532_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40327 \sine_gen/i18488_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_462 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40048 \sine_gen/address2[5]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \sine_gen/Mux_30_i3419_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_463 ( input D0, C0, B0, A0, output F0 );

  lut40206 \sine_gen/n26526_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_464 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \sine_gen/address3[5]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 \sine_gen/i18470_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_465 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18755_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \sine_gen/n26520_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_466 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address1[4]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40328 \sine_gen/Mux_8_i220_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_467 ( input D0, C0, B0, A0, output F0 );

  lut40032 \sine_gen/n26514_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_468 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address1[5]_bdd_4_lut_21 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_469 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i19100_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \sine_gen/n26508_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_470 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \sine_gen/address1[5]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \sine_gen/i18484_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_471 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40326 \sine_gen/n26502_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \sine_gen/i18497_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_472 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40329 \sine_gen/Mux_36_i4088_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40330 \sine_gen/i14097_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_473 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40331 \sine_gen/i12790_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \sine_gen/address3[5]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_474 ( input D0, C0, B0, A0, output F0 );

  lut40156 \sine_gen/address1[5]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_475 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \sine_gen/n26496_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40332 \sine_gen/i19547_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xFF44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_476 ( input D0, C0, B0, A0, output F0 );

  lut40333 \sine_gen/address3[5]_bdd_4_lut_38 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_477 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n26490_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_478 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \sine_gen/address1[5]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40334 \sine_gen/Mux_12_i4057_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_479 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18284_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40205 \sine_gen/n26484_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_480 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \sine_gen/address1[5]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \sine_gen/Mux_16_i252_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_481 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18217_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \sine_gen/n26478_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_482 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address1[8]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_483 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n26472_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_484 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \sine_gen/address3[5]_bdd_4_lut_37 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 \sine_gen/i18865_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_485 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18757_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \sine_gen/n26466_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_486 ( input D0, C0, B0, A0, output F0 );

  lut40148 \sine_gen/address3[5]_bdd_4_lut_36 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_487 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \sine_gen/n26460_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \sine_gen/i18445_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_488 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40228 \sine_gen/address2[5]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40335 \sine_gen/i17919_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0x5553") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_489 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40140 \sine_gen/n25794_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \sine_gen/n26454_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_490 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_8_i955_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \sine_gen/Mux_8_i1165_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0xCB33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_491 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40204 \sine_gen/address1[5]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40337 \sine_gen/i19271_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xACA3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_492 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address1[5]_bdd_4_lut_16 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_493 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40128 \sine_gen/n26448_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \sine_gen/i18919_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_494 ( input D0, C0, B0, A0, output F0 );

  lut40065 \sine_gen/address1[5]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_495 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18218_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \sine_gen/n26442_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_496 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[5]_bdd_4_lut_35 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_497 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/i18766_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \sine_gen/n26436_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_498 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \sine_gen/address1[6]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40285 \sine_gen/i18770_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_499 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n26430_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_500 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \sine_gen/address3[5]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \sine_gen/i18908_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_501 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n26424_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_502 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/address2[4]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40338 \sine_gen/Mux_22_i109_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xEE55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_503 ( input D0, C0, B0, A0, output F0 );

  lut40016 \sine_gen/n26418_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_504 ( input D0, C0, B0, A0, output F0 );

  lut40144 \sine_gen/address3[5]_bdd_4_lut_33 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_505 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40339 \sine_gen/i18805_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \sine_gen/n26412_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40048 \sine_gen/address3[5]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \sine_gen/i18427_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_507 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i18773_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40203 \sine_gen/n26406_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_508 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40221 \sine_gen/n26400_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40340 \sine_gen/address1[4]_bdd_4_lut_8_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0x2CEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_510 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address3[5]_bdd_4_lut_31 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_511 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/i18775_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \sine_gen/n26394_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_512 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40116 \sine_gen/n26388_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \sine_gen/address3[4]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_514 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[5]_bdd_4_lut_30 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_515 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40035 \sine_gen/n26382_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \sine_gen/Mux_36_i317_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_516 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40204 \sine_gen/address1[7]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40057 \sine_gen/n27528_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_517 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40128 \sine_gen/n26376_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 \sine_gen/n25890_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_518 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 \sine_gen/address2[5]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40341 \sine_gen/i18392_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_519 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \sine_gen/i18095_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \sine_gen/n26370_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_520 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_8_i605_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40342 \sine_gen/Mux_8_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0x3C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_521 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40343 \sine_gen/Mux_8_i2779_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40344 \sine_gen/i18062_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xDE12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_522 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40168 \sine_gen/n26364_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40345 \sine_gen/address2[4]_bdd_4_lut_7_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0xF522") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_524 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \sine_gen/address3[5]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 \sine_gen/Mux_36_i221_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_525 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i18806_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \sine_gen/n26358_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_527 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \sine_gen/n26352_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40346 \sine_gen/i18619_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_528 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40013 \sine_gen/n26346_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40333 \sine_gen/address2[4]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_530 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \sine_gen/address3[5]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \sine_gen/Mux_36_i605_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_531 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \sine_gen/n26340_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40334 \sine_gen/Mux_36_i542_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_532 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40013 \sine_gen/n26334_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \sine_gen/address3[5]_bdd_4_lut_27 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_534 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40266 \sine_gen/address2[4]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40347 \sine_gen/Mux_22_i78_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0x1C38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_535 ( input D0, C0, B0, A0, output F0 );

  lut40051 \sine_gen/n26328_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_536 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40225 \sine_gen/n27966_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 \sine_gen/address2[4]_bdd_4_lut_59_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0xCCBC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_538 ( input D0, C0, B0, A0, output F0 );

  lut40238 \sine_gen/address1[7]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_539 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40160 \sine_gen/n25788_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40205 \sine_gen/n26322_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_540 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/address3[4]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40349 \sine_gen/Mux_40_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x63E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_541 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/n26316_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40350 \sine_gen/Mux_40_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x0A71") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_542 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40351 \sine_gen/i12723_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40352 \sine_gen/i12905_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x80F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_543 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i18172_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40353 \sine_gen/Mux_22_i2301_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_544 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \sine_gen/address3[5]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40207 \sine_gen/Mux_36_i987_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_545 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18206_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \sine_gen/n26310_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_546 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address1[4]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40354 \sine_gen/Mux_12_i1676_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_547 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i14746294_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \sine_gen/n26304_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_548 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \sine_gen/address3[5]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40008 \sine_gen/i18317_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_549 ( input D0, C0, B0, A0, output F0 );

  lut40084 \sine_gen/n26298_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_550 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[5]_bdd_4_lut_24 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_551 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \sine_gen/i18695_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \sine_gen/n26292_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_553 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40355 \sine_gen/i19088_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40356 \sine_gen/Mux_40_i4057_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_554 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address1[6]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \sine_gen/i18749_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_555 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18306_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \sine_gen/n26280_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_556 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40204 \sine_gen/address1[8]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40213 \sine_gen/i18269_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_557 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address1[10]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/n26274_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_558 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40358 \sine_gen/Mux_26_i2301_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40334 \sine_gen/Mux_26_i2300_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_560 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address1[8]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_561 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n26268_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_562 ( input D0, C0, B0, A0, output F0 );

  lut40359 \sine_gen/address3[5]_bdd_4_lut_23 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_563 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n26262_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_564 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i14806324_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 \sine_gen/n26256_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_565 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40360 \sine_gen/address1[4]_bdd_4_lut_6_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40361 \sine_gen/i13871_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0x3F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_566 ( input D0, C0, B0, A0, output F0 );

  lut40211 \sine_gen/address1[7]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_567 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40140 \sine_gen/n26250_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \sine_gen/n26154_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_568 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address3[5]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40288 \sine_gen/Mux_36_i1275_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_569 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/i18823_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 \sine_gen/n26244_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_570 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address1[6]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_571 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n26238_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_572 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[5]_bdd_4_lut_21 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_573 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i18697_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \sine_gen/n26232_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_576 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \sine_gen/address3[5]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40321 \sine_gen/Mux_36_i1403_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_577 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40326 \sine_gen/n26226_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40327 \sine_gen/Mux_36_i1340_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_578 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40362 \sine_gen/Mux_8_i3961_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40363 \sine_gen/i13876_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_580 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40196 \sine_gen/n26220_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40364 \sine_gen/Mux_12_i2444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0xAA9A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_581 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40365 \sine_gen/address1[4]_bdd_4_lut_5_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40366 \sine_gen/Mux_12_i2475_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xBB0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xE6AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_582 ( input D0, C0, B0, A0, output F0 );

  lut40148 \sine_gen/address3[5]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_583 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n26214_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_584 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address3[4]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40367 \sine_gen/Mux_40_i3001_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_585 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40196 \sine_gen/n26208_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40368 \sine_gen/Mux_40_i3163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0x5971") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_586 ( input D0, C0, B0, A0, output F0 );

  lut40144 \sine_gen/address1[5]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_587 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18268_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \sine_gen/n26202_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_588 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \sine_gen/address3[6]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40369 \sine_gen/Mux_44_i3834_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_590 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address1[6]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \sine_gen/n27738_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_592 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40370 \sine_gen/address2[5]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40371 \sine_gen/i18230_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_593 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40160 \sine_gen/n27594_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 \sine_gen/n26184_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_594 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \sine_gen/address3[5]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40327 \sine_gen/Mux_36_i1309_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_595 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/i18824_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40249 \sine_gen/n26178_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_596 ( input D0, C0, B0, A0, output F0 );

  lut40156 \sine_gen/address3[8]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_597 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 \sine_gen/n26166_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \sine_gen/i18709_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_598 ( input D0, C0, B0, A0, output F0 );

  lut40238 \sine_gen/address1[8]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_599 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \sine_gen/n26160_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \sine_gen/i18232_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_600 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \sine_gen/address1[5]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 \sine_gen/i18719_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_602 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40373 \sine_gen/address3[5]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40008 \sine_gen/i19127_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_603 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i18698_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \sine_gen/n26148_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_604 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address1[8]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_605 ( input D0, C0, B0, A0, output F0 );

  lut40084 \sine_gen/n26142_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_606 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40136 \sine_gen/n26136_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40374 \sine_gen/Mux_12_i1804_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0x1AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_607 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40375 \sine_gen/address1[4]_bdd_4_lut_4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40376 \sine_gen/i12250_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0x2ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0x6A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_608 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \sine_gen/address1[6]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40369 \sine_gen/Mux_16_i3834_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_612 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40377 \sine_gen/Mux_36_i3101_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40378 \sine_gen/Mux_36_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0x7FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_614 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40379 \sine_gen/Mux_30_i2174_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40380 \sine_gen/Mux_30_i2110_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0x72D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x3700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_616 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18721_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40381 \sine_gen/Mux_36_i3018_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0x7E6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_618 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \sine_gen/address1[6]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40285 \sine_gen/i16245_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_620 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40304 \sine_gen/i18500_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \sine_gen/Mux_36_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xC013") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_624 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40383 \sine_gen/Mux_40_i2174_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40384 \sine_gen/i17884_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0x8B88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_625 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40385 \sine_gen/i12843_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40386 \sine_gen/i12370_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0x5AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_626 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40387 \sine_gen/Mux_30_i2301_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40388 \sine_gen/Mux_30_i2300_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_627 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40389 \sine_gen.i12763_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 \sine_gen/i11301_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xAA56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_628 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40100 \sine_gen/address3[5]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40391 \sine_gen/Mux_36_i1914_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_630 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40392 \sine_gen/i18716_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40393 \sine_gen/Mux_36_i2874_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0x3E7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_633 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40160 \sine_gen/n26100_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 \sine_gen/n27516_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_634 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40394 \sine_gen/i14002_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40395 \sine_gen/Mux_36_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0x810F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_636 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address1[5]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_637 ( input D0, C0, B0, A0, output F0 );

  lut40084 \sine_gen/n26094_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_638 ( input D0, C0, B0, A0, output F0 );

  lut40148 \sine_gen/address3[5]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_639 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n26088_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_640 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40046 \sine_gen/address3[4]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40396 \sine_gen/Mux_44_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0x791E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_642 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40397 \sine_gen/Mux_8_i2301_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40398 \sine_gen/i12655_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0x08F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_644 ( input D0, C0, B0, A0, output F0 );

  lut40211 \sine_gen/address3[8]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_645 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \sine_gen/address3[10]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \sine_gen/n26076_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_646 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40214 \sine_gen/address1[7]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40057 \sine_gen/n27582_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_647 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40128 \sine_gen/n26070_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40399 \sine_gen/i18369_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0x3CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_649 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40400 \sine_gen/Mux_12_i2174_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40401 \sine_gen/i17893_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_650 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40402 \sine_gen/address2[4]_bdd_4_lut_47_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40330 \sine_gen/i13997_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xC5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_651 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40403 \sine_gen/i18815_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40404 \sine_gen/Mux_26_i4057_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_653 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40329 \sine_gen/i18518_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40299 \sine_gen/Mux_36_i1466_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_656 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40405 \sine_gen/i19491_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40406 \sine_gen/i13994_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_657 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18800_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40407 \sine_gen/i12737_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0x0C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_658 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address2[8]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_659 ( input D0, C0, B0, A0, output F0 );

  lut40084 \sine_gen/n26058_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_660 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[5]_bdd_4_lut_14 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_661 ( input D0, C0, B0, A0, output F0 );

  lut40187 \sine_gen/n26052_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_662 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[5]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_663 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/i18710_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \sine_gen/n26046_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_664 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40204 \sine_gen/address2[6]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40241 \sine_gen/n27678_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_665 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n26040_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_666 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address2[4]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40408 \sine_gen/i12302_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0x9336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_667 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40140 \sine_gen/n26034_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40409 \sine_gen/Mux_26_i1101_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0xE877") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_668 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40410 \sine_gen/i18517_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40411 \sine_gen/Mux_36_i1676_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0x99F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0xD999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_670 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address2[6]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_671 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \sine_gen/n26028_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40412 \sine_gen/i18022_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_672 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[5]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_673 ( input D0, C0, B0, A0, output F0 );

  lut40205 \sine_gen/n26022_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_674 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 \sine_gen/address2[6]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40413 \sine_gen/i19361_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_675 ( input D0, C0, B0, A0, output F0 );

  lut40206 \sine_gen/n26016_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_676 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address1[5]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_677 ( input D0, C0, B0, A0, output F0 );

  lut40206 \sine_gen/n26010_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_678 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[5]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_679 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18724_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \sine_gen/n26004_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_680 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40414 \sine_gen/i12909_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40406 \sine_gen/i13901_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0x52F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_681 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18926_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40415 \sine_gen/i12669_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0x0C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_682 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address2[6]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_684 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[5]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_685 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n25992_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_686 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/Mux_36_i955_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40416 \sine_gen/Mux_36_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0xC83F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_688 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40417 \sine_gen/n27990_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40418 \sine_gen/address2[4]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_691 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40419 \sine_gen/i19542_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40420 \sine_gen.i19118_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0x30FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0x990F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_692 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40326 \sine_gen/n25770_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 \sine_gen/Mux_36_i3898_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xEE0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_694 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40214 \sine_gen/address2[4]_bdd_4_lut_60 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40422 \sine_gen/Mux_26_i1259_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0xE50F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_695 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address2[6]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40163 \sine_gen/n27984_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_696 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40050 \sine_gen/address3[5]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40423 \sine_gen/i12888_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_697 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40160 \sine_gen/n25986_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40424 \sine_gen/i12786_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0x6E2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_698 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \sine_gen/address1[5]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \sine_gen/Mux_8_i2010_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_699 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40136 \sine_gen/n27978_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40425 \sine_gen/i12649_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0x62EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_700 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40050 \sine_gen/address3[5]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40308 \sine_gen/i18131_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_701 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40426 \sine_gen/i18731_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \sine_gen/n25980_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_702 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_40_i3643_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40427 \sine_gen/Mux_36_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0x1FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_703 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40428 \sine_gen/Mux_36_i3228_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40429 \sine_gen/i18527_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0x220C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0x8DD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_704 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/Mux_22_i3961_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 \sine_gen/i13965_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_705 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40431 \sine_gen/Mux_22_i3132_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40432 \sine_gen/Mux_22_i3228_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0x0A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_706 ( input D0, C0, B0, A0, output F0 );

  lut40238 \sine_gen/address2[6]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_707 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40128 \sine_gen/n25974_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40433 \sine_gen/i18799_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_709 ( input D0, C0, B0, A0, output F0 );

  lut40084 \sine_gen/n25968_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_710 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address3[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40434 \sine_gen/Mux_44_i109_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0x9529") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_711 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40435 \sine_gen/Mux_44_i78_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \sine_gen/n27960_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0x42BD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_712 ( input D0, C0, B0, A0, output F0 );

  lut40144 \sine_gen/address3[5]_bdd_4_lut_58 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_713 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \sine_gen/i18742_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \sine_gen/n27954_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_714 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40116 \sine_gen/n27948_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40436 \sine_gen/address3[4]_bdd_4_lut_30 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_716 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \sine_gen/address2[6]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40285 \sine_gen/i16218_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_720 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \sine_gen/address3[4]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40437 \sine_gen/Mux_40_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0x6C4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_722 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 \sine_gen/address1[5]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40334 \sine_gen/i18089_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_723 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 \sine_gen/n25956_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40438 \sine_gen/i18073_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0x3A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_724 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40439 \sine_gen/Mux_16_i2301_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40388 \sine_gen/Mux_16_i2300_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_725 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40389 \sine_gen.i12695_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40440 \sine_gen/i10895_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_726 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40441 \sine_gen.Mux_16_i2174_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40442 \sine_gen/Mux_16_i2110_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0x74B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0x5700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_728 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40443 \sine_gen/n27780_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40444 \sine_gen/address2[4]_bdd_4_lut_49_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xC2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0xCF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_730 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40136 \sine_gen/n27918_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40345 \sine_gen/address2[4]_bdd_4_lut_57_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_733 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n25950_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_734 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40116 \sine_gen/n27912_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \sine_gen/address2[4]_bdd_4_lut_56 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_737 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40160 \sine_gen/n25944_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \sine_gen/n27840_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_738 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address2[4]_bdd_4_lut_55 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40445 \sine_gen/Mux_26_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0x6E57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_739 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40026 \sine_gen/n27894_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40446 \sine_gen/Mux_26_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0x340D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_740 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40447 \sine_gen/Mux_44_i2301_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40388 \sine_gen/Mux_44_i2300_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_741 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40448 \sine_gen.i12831_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40449 \sine_gen/i12814_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0xCC36") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_742 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40033 \sine_gen/Mux_44_i2174_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40450 \sine_gen/Mux_44_i2110_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0x3070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_744 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40046 \sine_gen/address1[4]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40451 \sine_gen/Mux_12_i2538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0xC1C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_745 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i14740291_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \sine_gen/n25938_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_746 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address2[4]_bdd_4_lut_53 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40452 \sine_gen/Mux_26_i1676_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_747 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \sine_gen/i15436639_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \sine_gen/n27876_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_749 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \sine_gen/n25932_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40453 \sine_gen/Mux_8_i2700_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0x66EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_750 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40454 \sine_gen.i19274_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40455 \sine_gen/i12707_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0x8D27") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0x5A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_752 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address1[7]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_753 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \sine_gen/n27864_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 \sine_gen/n25872_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_755 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i18139_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 \sine_gen/n25926_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_757 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40324 \sine_gen/n25830_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \sine_gen/n27852_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_758 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[5]_bdd_4_lut_55 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_759 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n27846_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_761 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40456 \sine_gen/Mux_22_i3101_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40457 \sine_gen/i13941_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_762 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40266 \sine_gen/address2[4]_bdd_4_lut_52 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40458 \sine_gen/Mux_26_i923_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0xEC17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_764 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[5]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_765 ( input D0, C0, B0, A0, output F0 );

  lut40205 \sine_gen/n25920_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_766 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40459 \sine_gen/n27834_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40460 \sine_gen/address1[4]_bdd_4_lut_45 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_768 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40116 \sine_gen/n27828_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40274 \sine_gen/address3[4]_bdd_4_lut_27 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_770 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40461 \sine_gen/n25914_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40156 \sine_gen/address3[4]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0xD3D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_772 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40013 \sine_gen/n27822_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \sine_gen/address1[4]_bdd_4_lut_44 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_774 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40462 \sine_gen/i18152_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40463 \sine_gen/Mux_22_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0xC103") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_775 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40464 \sine_gen/i12777_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40465 \sine_gen/i18818_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0xB43C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_776 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address3[4]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40466 \sine_gen/Mux_40_i3116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0xB9BD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_778 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40147 \sine_gen/n27810_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40274 \sine_gen/address3[4]_bdd_4_lut_25 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_780 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address2[6]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/n27672_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_782 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40467 \sine_gen/Mux_22_i2810_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40468 \sine_gen/Mux_22_i2380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xEEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0x666E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_785 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40064 \sine_gen/n25902_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \sine_gen/n27786_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_786 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address3[4]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40469 \sine_gen/Mux_44_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0x9667") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_788 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40470 \sine_gen/Mux_22_i3290_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40471 \sine_gen/Mux_22_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0x8313") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_790 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address3[5]_bdd_4_lut_54 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_791 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18692_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40203 \sine_gen/n27792_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_792 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40245 \sine_gen/address2[4]_bdd_4_lut_50 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40472 \sine_gen/Mux_26_i157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0xB22C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_795 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40473 \sine_gen/Mux_8_i4025_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40474 \sine_gen/i13874_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_796 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18109_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40475 \sine_gen/Mux_22_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_797 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40476 \sine_gen/i19178_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40477 \sine_gen/i18079_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0x8DD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_798 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \sine_gen/address3[5]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \sine_gen/Mux_36_i3164_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_799 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40478 \sine_gen/n25896_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40308 \sine_gen/Mux_36_i3132_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0xAF44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_800 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/address3[4]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40479 \sine_gen/Mux_40_i2859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0xF034") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_802 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40046 \sine_gen/address1[4]_bdd_4_lut_43 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40480 \sine_gen/Mux_16_i1707_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0x7E01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_803 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/n27768_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40481 \sine_gen/Mux_16_i1691_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0x887E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_804 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \sine_gen/address1[5]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 \sine_gen/i18070_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_806 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/address1[4]_bdd_4_lut_42 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40482 \sine_gen/Mux_12_i1580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0x7780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_807 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n27762_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_808 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address3[5]_bdd_4_lut_53 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40483 \sine_gen/Mux_44_i2396_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0x2DB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_809 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \sine_gen/n27756_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40484 \sine_gen/i12833_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0x1E0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_810 ( input D0, C0, B0, A0, output F0 );

  lut40144 \sine_gen/address3[5]_bdd_4_lut_52 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_811 ( input D0, C0, B0, A0, output F0 );

  lut40084 \sine_gen/n27750_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_812 ( input D0, C0, B0, A0, output F0 );

  lut40156 \sine_gen/address2[8]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_813 ( input D0, C0, B0, A0, output F0 );

  lut40084 \sine_gen/n25884_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_815 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40485 \sine_gen/Mux_8_i3835_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \sine_gen/n27744_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0xD1E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_816 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address2[4]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40486 \sine_gen/Mux_26_i1116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0x644D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_817 ( input D0, C0, B0, A0, output F0 );

  lut40016 \sine_gen/n25878_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_818 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address1[4]_bdd_4_lut_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40487 \sine_gen/Mux_12_i684_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0x81F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_820 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40488 \sine_gen/i19342_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40489 \sine_gen/Mux_22_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0x05CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0x805F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_822 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40221 \sine_gen/n27732_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \sine_gen/address3[4]_bdd_4_lut_22 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_824 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40490 \sine_gen/n27726_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40491 \sine_gen/address2[4]_bdd_4_lut_48 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_826 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40492 \sine_gen/Mux_22_i1914_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40493 \sine_gen/i13920_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0x8D88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_830 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40046 \sine_gen/address1[4]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40494 \sine_gen/Mux_12_i653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0xB32C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_831 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/Mux_12_i893_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \sine_gen/n27720_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_833 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40462 \sine_gen/Mux_36_i4025_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40495 \sine_gen/i14069_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_834 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40168 \sine_gen/n27714_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 \sine_gen/address1[4]_bdd_4_lut_38 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_836 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40048 \sine_gen/address1[5]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40004 \sine_gen/i19276_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_837 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 \sine_gen/n25866_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40496 \sine_gen/i19279_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0x55CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_838 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address2[4]_bdd_4_lut_46 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40497 \sine_gen/Mux_30_i1580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0x2C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_839 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40128 \sine_gen/n25824_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \sine_gen/n27702_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_840 ( input D0, C0, B0, A0, output F0 );

  lut40156 \sine_gen/address1[5]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_841 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n25860_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_842 ( input D0, C0, B0, A0, output F0 );

  lut40238 \sine_gen/address1[5]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_843 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/i19151_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \sine_gen/n25854_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_844 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address1[4]_bdd_4_lut_37 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40498 \sine_gen/Mux_16_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0x6696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_845 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40136 \sine_gen/n27696_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40499 \sine_gen/Mux_16_i2955_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0x0DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_846 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40214 \sine_gen/address2[4]_bdd_4_lut_45 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40500 \sine_gen/Mux_30_i1770_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0x93B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_847 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address2[6]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \sine_gen/n27690_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_848 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \sine_gen/address1[4]_bdd_4_lut_36 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40501 \sine_gen/Mux_12_i3148_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0x99DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_849 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/n27684_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40502 \sine_gen/Mux_16_i3993_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0x40BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_850 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40397 \sine_gen/Mux_36_i2301_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40503 \sine_gen/i12791_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0x5565") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_854 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address2[6]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_856 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \sine_gen/address2[4]_bdd_4_lut_43 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40504 \sine_gen/Mux_26_i684_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0x8E1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_858 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address2[4]_bdd_4_lut_42 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40505 \sine_gen/Mux_26_i653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0x8E3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_859 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \sine_gen/Mux_26_i893_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 \sine_gen/n27666_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_861 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_26_i3643_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40506 \sine_gen/Mux_22_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0x2C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_863 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_22_i955_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 \sine_gen/Mux_22_i1084_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0xA85F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_864 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address2[4]_bdd_4_lut_41 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40508 \sine_gen/Mux_26_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0x7613") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_865 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/n27660_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40509 \sine_gen/Mux_26_i2859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0xC1CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_866 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address2[4]_bdd_4_lut_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40510 \sine_gen/Mux_30_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0x6696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_867 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \sine_gen/n27654_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40511 \sine_gen/Mux_30_i2955_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0x0BD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_868 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40168 \sine_gen/n27648_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \sine_gen/address3[4]_bdd_4_lut_21 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_870 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40370 \sine_gen/address2[4]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40512 \sine_gen/Mux_26_i3148_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0x9B9A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_871 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/n27642_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40513 \sine_gen/Mux_30_i3993_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0x6545") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_874 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \sine_gen/address2[5]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40514 \sine_gen/i19343_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0x88BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_875 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18173_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \sine_gen/n25836_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_876 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address3[4]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40515 \sine_gen/Mux_40_i684_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0x81EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_878 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address3[4]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40516 \sine_gen/Mux_40_i653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0xB626") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_879 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \sine_gen/Mux_40_i893_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \sine_gen/n27624_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_880 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \sine_gen/address3[4]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40517 \sine_gen/Mux_40_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0x22BD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_881 ( input D0, C0, B0, A0, output F0 );

  lut40032 \sine_gen/n27618_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_882 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address1[9]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_884 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \sine_gen/address2[4]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40518 \sine_gen/Mux_26_i3001_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0xA0EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_885 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40196 \sine_gen/n27612_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40519 \sine_gen/Mux_26_i3163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0x5785") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_888 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/address3[4]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40520 \sine_gen/Mux_44_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0x695A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_889 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40140 \sine_gen/n27606_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40521 \sine_gen/Mux_44_i2955_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0x581E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_890 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \sine_gen/address3[4]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40522 \sine_gen/Mux_40_i3148_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0xC3F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_891 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/n27600_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40523 \sine_gen/Mux_44_i3993_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0x2C0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_893 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40524 \sine_gen/Mux_22_i2779_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40525 \sine_gen.i13956_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_894 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address2[7]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_896 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address1[5]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_897 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/i18223_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \sine_gen/n25818_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_898 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/address1[5]_bdd_4_lut_47 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40526 \sine_gen/Mux_8_i3930_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0x8999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_899 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40196 \sine_gen/n27588_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40527 \sine_gen/Mux_8_i3898_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0xABA1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_902 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40528 \sine_gen/Mux_12_i3994_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40529 \sine_gen/i14098_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_903 ( input C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40530 \sine_gen/i19580_1_lut_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40531 \sine_gen/Mux_12_i3993_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0xA5A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_904 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address3[4]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40532 \sine_gen/Mux_44_i3116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0xC3B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_906 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address2[4]_bdd_4_lut_37 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40533 \sine_gen/Mux_26_i1707_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0x70F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_907 ( input D0, C0, B0, A0, output F0 );

  lut40534 \sine_gen/n27570_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_908 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address2[8]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_909 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i19218_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \sine_gen/n27564_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_910 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address1[5]_bdd_4_lut_45 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_911 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i19108_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \sine_gen/n27558_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_912 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address1[4]_bdd_4_lut_35 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40535 \sine_gen/Mux_16_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0x965B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_913 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/i14698270_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \sine_gen/n27552_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_914 ( input D0, C0, B0, A0, output F0 );

  lut40219 \sine_gen/address1[5]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_915 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i18233_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \sine_gen/n25812_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_916 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \sine_gen/address1[5]_bdd_4_lut_44 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40010 \sine_gen/Mux_12_i380_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_917 ( input D0, C0, B0, A0, output F0 );

  lut40057 \sine_gen/n27546_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_918 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address1[5]_bdd_4_lut_43 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40536 \sine_gen/Mux_8_i1275_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_919 ( input D0, C0, B0, A0, output F0 );

  lut40057 \sine_gen/n27540_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_920 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address2[4]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40537 \sine_gen/Mux_30_i109_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0x9529") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_921 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40538 \sine_gen/Mux_30_i78_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \sine_gen/n25806_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0x42BD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_922 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \sine_gen/address1[5]_bdd_4_lut_42 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40334 \sine_gen/Mux_8_i1403_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_923 ( input D0, C0, B0, A0, output F0 );

  lut40032 \sine_gen/n27534_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_924 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \sine_gen/address1[5]_bdd_4_lut_41 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40341 \sine_gen/Mux_8_i1309_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_926 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address3[5]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40066 \sine_gen/Mux_36_i3961_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_930 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/address2[4]_bdd_4_lut_36 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40539 \sine_gen/Mux_26_i1691_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0xF80F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_931 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/i15442642_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 \sine_gen/n27522_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_932 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40214 \sine_gen/address1[4]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40540 \sine_gen/Mux_16_i1580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0x37C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_934 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40221 \sine_gen/n27510_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40219 \sine_gen/address3[4]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_936 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \sine_gen/address2[7]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \sine_gen/Mux_30_i4090_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_938 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40168 \sine_gen/n27504_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \sine_gen/address2[4]_bdd_4_lut_35 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_940 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40168 \sine_gen/n27498_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 \sine_gen/address1[4]_bdd_4_lut_33 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_942 ( input D0, C0, B0, A0, output F0 );

  lut40144 \sine_gen/address1[9]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_945 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n27492_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_946 ( input D0, C0, B0, A0, output F0 );

  lut40156 \sine_gen/address2[9]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_947 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 \sine_gen/n25782_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \sine_gen/i18093_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_948 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40147 \sine_gen/n27150_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40541 \sine_gen/address2[5]_bdd_4_lut_27_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0x74CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_950 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address2[4]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40542 \sine_gen/Mux_26_i1514_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0x7E01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_952 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40110 \sine_gen/address1[5]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40004 \sine_gen/Mux_16_i3419_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_953 ( input D0, C0, B0, A0, output F0 );

  lut40157 \sine_gen/n27480_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_954 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40046 \sine_gen/address3[4]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40543 \sine_gen/Mux_40_i1580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0x64CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_955 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n25776_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_956 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40443 \sine_gen/n27858_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40544 \sine_gen/address3[5]_bdd_4_lut_56_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0x64EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_959 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i15628735_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40545 \sine_gen/n27708_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_960 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \sine_gen/address2[7]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \sine_gen/Mux_30_i3067_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_962 ( input D0, C0, B0, A0, output F0 );

  lut40218 \sine_gen/address2[5]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_963 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \sine_gen/n27468_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \sine_gen/Mux_22_i317_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_964 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \sine_gen/address2[5]_bdd_4_lut_37 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40233 \sine_gen/Mux_22_i221_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_965 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i19211_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \sine_gen/n27462_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_966 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \sine_gen/address1[4]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40546 \sine_gen/Mux_16_i1017_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0x4AAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_967 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i14950396_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \sine_gen/n27456_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_968 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40547 \tw_gen/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40548 \tw_gen/i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_969 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40549 \comp3/LessThan_3_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40550 \tw_gen/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0x3B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_970 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40551 \comp2/i2_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40552 \tw_gen/i17935_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_971 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40394 \tw_gen/i17941_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40552 \tw_gen/i17937_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_974 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40553 \comp3/tri_wave_11__I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40554 \tw_gen/i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0x08CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_975 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40555 \comp3/Vc_c_I_0_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40556 \comp3/LessThan_3_i18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0x8CEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0x7310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_976 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40557 \comp1/tri_wave_11__I_0_2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40558 \comp1/Va_c_I_0_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0x40F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0x8AEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_977 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40559 \comp1/LessThan_3_i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40560 \comp1/LessThan_3_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0x22B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_978 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40561 \comp2/tri_wave_11__I_0_3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40558 \comp2/Vb_c_I_0_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0x7130") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_979 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40562 \comp2/LessThan_3_i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40563 \comp2/LessThan_3_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0x20BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0x3B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_980 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40564 \sine_gen/Mux_44_i1913_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40565 \sine_gen/Mux_44_i2588_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0x03F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0x2D0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_981 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i19186_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40566 \sine_gen/Mux_44_i2636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0xA69A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_982 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i16200_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40567 \sine_gen/Mux_22_i3291_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_984 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i18644_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40568 \sine_gen/Mux_12_i1259_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0x99B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_986 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_22_i573_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40569 \sine_gen/Mux_22_i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0xA78F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_988 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18674_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40570 \sine_gen/Mux_12_i1116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0x622B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_989 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18580_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40571 \sine_gen/Mux_12_i1101_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0xB9D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_990 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18505_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40572 \sine_gen/Mux_36_i2636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0xC183") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_992 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i18169_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40573 \sine_gen/Mux_44_i2573_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0xA4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_995 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_36_i1530_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40574 \sine_gen/Mux_36_i1274_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0xB332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_996 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_22_i1212_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40575 \sine_gen/Mux_22_i348_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0x2CCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_998 ( input D1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \sine_gen/i19496_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \sine_gen/i18523_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_999 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_36_i860_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40576 \sine_gen/Mux_36_i301_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0x3C2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1001 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_36_i1372_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40577 \sine_gen/Mux_36_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1002 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18631_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40578 \sine_gen/Mux_36_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0x15AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1004 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40579 \sine_gen/Mux_30_i2778_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40580 \sine_gen/Mux_30_i2809_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0x52D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0xC631") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1005 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18578_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40581 \sine_gen/Mux_30_i2794_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0x19CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1006 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18188_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40582 \sine_gen/Mux_44_i2538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40582 ( input A, B, C, D, output Z );

  LUT4 #("0x399C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1008 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/Mux_12_i2396_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40583 \sine_gen/i12299_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  LUT4 #("0x6566") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1009 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_16_i3833_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40584 \sine_gen/i13899_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  LUT4 #("0x0F2F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1010 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/Mux_22_i349_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40585 \sine_gen/Mux_22_i333_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40585 ( input A, B, C, D, output Z );

  LUT4 #("0xF81F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1011 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i12779_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40586 \sine_gen/i12853_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40586 ( input A, B, C, D, output Z );

  LUT4 #("0x22C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1012 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18520_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40587 \sine_gen/Mux_12_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40587 ( input A, B, C, D, output Z );

  LUT4 #("0x9DD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1015 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i16242_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40588 \sine_gen/Mux_12_i2380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  LUT4 #("0x04FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1016 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18673_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40589 \sine_gen/Mux_12_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40589 ( input A, B, C, D, output Z );

  LUT4 #("0x1E58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1019 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18581_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40590 \sine_gen/i12258_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  LUT4 #("0x871E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1021 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/Mux_12_i189_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40591 \sine_gen/Mux_12_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40591 ( input A, B, C, D, output Z );

  LUT4 #("0x4DD9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1022 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18541_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40592 \sine_gen/Mux_36_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  LUT4 #("0x644C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1025 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_40_i3291_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40593 \sine_gen/Mux_36_i270_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40593 ( input A, B, C, D, output Z );

  LUT4 #("0xF30F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1026 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18545_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40594 \sine_gen/Mux_36_i506_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40594 ( input A, B, C, D, output Z );

  LUT4 #("0xAADD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1028 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_16_i3356_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40595 \sine_gen/Mux_12_i954_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  LUT4 #("0xE387") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1031 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18629_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40596 \sine_gen/Mux_36_i78_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40596 ( input A, B, C, D, output Z );

  LUT4 #("0x0E70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1032 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18535_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40597 \sine_gen/Mux_12_i731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  LUT4 #("0x4DC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1034 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18536_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40598 \sine_gen/Mux_12_i923_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40598 ( input A, B, C, D, output Z );

  LUT4 #("0xEC17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1036 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18571_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40599 \sine_gen/Mux_30_i3851_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40599 ( input A, B, C, D, output Z );

  LUT4 #("0xE6CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1038 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18187_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40600 \sine_gen/Mux_44_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  LUT4 #("0x5D45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1041 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i19301_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \sine_gen/Mux_22_i860_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1042 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18557_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40601 \sine_gen/Mux_30_i3945_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40601 ( input A, B, C, D, output Z );

  LUT4 #("0x204F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1044 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18556_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40602 \sine_gen/Mux_26_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40602 ( input A, B, C, D, output Z );

  LUT4 #("0x7C3E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1045 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \sine_gen/Mux_26_i2299_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40603 \sine_gen/i13984_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40603 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1048 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_22_i2010_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40604 \sine_gen/Mux_22_i251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40604 ( input A, B, C, D, output Z );

  LUT4 #("0x5562") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1050 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18560_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40605 \sine_gen/Mux_12_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40605 ( input A, B, C, D, output Z );

  LUT4 #("0x0E70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1051 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18464_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40606 \sine_gen/Mux_12_i1514_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40606 ( input A, B, C, D, output Z );

  LUT4 #("0x2AA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1052 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_8_i924_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40607 \sine_gen/Mux_8_i412_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40607 ( input A, B, C, D, output Z );

  LUT4 #("0x3388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1055 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_8_i1467_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40608 \sine_gen/Mux_8_i572_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40608 ( input A, B, C, D, output Z );

  LUT4 #("0xEE15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1057 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18577_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40609 \sine_gen/Mux_30_i2763_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40609 ( input A, B, C, D, output Z );

  LUT4 #("0xC7E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1058 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_8_i1018_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40610 \sine_gen/Mux_8_i205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40610 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1060 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_8_i987_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40592 \sine_gen/Mux_8_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1062 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_22_i252_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40611 \sine_gen/Mux_22_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40611 ( input A, B, C, D, output Z );

  LUT4 #("0x622B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1064 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18553_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \sine_gen/Mux_30_i3467_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40612 ( input A, B, C, D, output Z );

  LUT4 #("0xA70E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1066 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18554_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40613 \sine_gen/Mux_26_i1612_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40613 ( input A, B, C, D, output Z );

  LUT4 #("0xE70F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1067 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_26_i605_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40614 \sine_gen/Mux_26_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  LUT4 #("0x0E78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1068 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40615 \sine_gen/Mux_30_i3576_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40616 \sine_gen/i12308_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40615 ( input A, B, C, D, output Z );

  LUT4 #("0xF01F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40616 ( input A, B, C, D, output Z );

  LUT4 #("0x1EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1069 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18550_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40617 \sine_gen/Mux_30_i3530_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40617 ( input A, B, C, D, output Z );

  LUT4 #("0xABB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1072 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18559_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40618 \sine_gen/Mux_12_i908_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  LUT4 #("0x322C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1075 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_12_i507_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40619 \sine_gen/Mux_12_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40619 ( input A, B, C, D, output Z );

  LUT4 #("0x7871") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1076 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18568_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40620 \sine_gen/Mux_30_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40620 ( input A, B, C, D, output Z );

  LUT4 #("0xE579") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1078 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18569_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40621 \sine_gen/Mux_30_i2859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40621 ( input A, B, C, D, output Z );

  LUT4 #("0x2FD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1080 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18515_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40622 \sine_gen/Mux_30_i2922_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40622 ( input A, B, C, D, output Z );

  LUT4 #("0x2692") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1081 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40623 \sine_gen/Mux_30_i2588_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40624 \sine_gen/Mux_30_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40623 ( input A, B, C, D, output Z );

  LUT4 #("0x0E87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40624 ( input A, B, C, D, output Z );

  LUT4 #("0x6B66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1082 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18514_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40625 \sine_gen/Mux_30_i2906_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40625 ( input A, B, C, D, output Z );

  LUT4 #("0x969D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1084 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_22_i189_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40626 \sine_gen/Mux_22_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40626 ( input A, B, C, D, output Z );

  LUT4 #("0x4DC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1086 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18511_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40627 \sine_gen/Mux_16_i3467_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40627 ( input A, B, C, D, output Z );

  LUT4 #("0x878E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1088 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_44_i2427_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40628 \sine_gen/Mux_44_i2411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40628 ( input A, B, C, D, output Z );

  LUT4 #("0x4B4F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1090 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18512_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40629 \sine_gen/Mux_12_i1612_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40629 ( input A, B, C, D, output Z );

  LUT4 #("0xD3B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1093 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18920_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40630 \sine_gen/Mux_12_i1707_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40630 ( input A, B, C, D, output Z );

  LUT4 #("0x70F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1094 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i18533_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40631 \sine_gen/Mux_12_i1387_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40631 ( input A, B, C, D, output Z );

  LUT4 #("0x81FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1096 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i18532_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40632 \sine_gen/Mux_16_i3530_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40632 ( input A, B, C, D, output Z );

  LUT4 #("0xFE13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1098 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18574_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40633 \sine_gen/Mux_30_i2700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40633 ( input A, B, C, D, output Z );

  LUT4 #("0x2DB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1100 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18575_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40634 \sine_gen/Mux_30_i2731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40634 ( input A, B, C, D, output Z );

  LUT4 #("0x4D2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1102 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40635 \sine_gen.i12919_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40554 \sine_gen/i12662_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40635 ( input A, B, C, D, output Z );

  LUT4 #("0xA955") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1110 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18586_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40636 \sine_gen/Mux_30_i2573_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40636 ( input A, B, C, D, output Z );

  LUT4 #("0x9C8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1112 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18587_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40637 \sine_gen/Mux_30_i2604_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40637 ( input A, B, C, D, output Z );

  LUT4 #("0xAB6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1115 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18197_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40638 \sine_gen/Mux_44_i1898_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40638 ( input A, B, C, D, output Z );

  LUT4 #("0x6C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1116 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i18590_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40639 \sine_gen/Mux_30_i2667_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40639 ( input A, B, C, D, output Z );

  LUT4 #("0x9C8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1118 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18589_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40640 \sine_gen/Mux_30_i2636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40640 ( input A, B, C, D, output Z );

  LUT4 #("0xE718") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1121 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/Mux_26_i3228_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40641 \sine_gen/Mux_26_i3227_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40641 ( input A, B, C, D, output Z );

  LUT4 #("0xE70E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1122 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40431 \sine_gen/Mux_8_i732_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40642 \sine_gen/Mux_8_i3356_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40642 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1123 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40643 \sine_gen.i12699_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40644 \sine_gen/i13875_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40643 ( input A, B, C, D, output Z );

  LUT4 #("0x93CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40644 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1124 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i18593_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40645 \sine_gen/i12771_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40645 ( input A, B, C, D, output Z );

  LUT4 #("0xB43C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1126 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i18452_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40646 \sine_gen/Mux_30_i2538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40646 ( input A, B, C, D, output Z );

  LUT4 #("0x718E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1127 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40647 \sine_gen/Mux_30_i2426_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40648 \sine_gen/Mux_30_i2553_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40647 ( input A, B, C, D, output Z );

  LUT4 #("0xCF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40648 ( input A, B, C, D, output Z );

  LUT4 #("0x0FA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1128 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18451_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40649 \sine_gen/Mux_30_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40649 ( input A, B, C, D, output Z );

  LUT4 #("0x7551") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40650 \sine_gen/i12747_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40651 \sine_gen/Mux_22_i2636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40650 ( input A, B, C, D, output Z );

  LUT4 #("0xEC13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40651 ( input A, B, C, D, output Z );

  LUT4 #("0xC813") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1133 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40652 \sine_gen/i12309_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40653 \sine_gen.i19535_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40652 ( input A, B, C, D, output Z );

  LUT4 #("0x05FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40653 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1136 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18601_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40654 \sine_gen/i12751_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40654 ( input A, B, C, D, output Z );

  LUT4 #("0x1E3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1137 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40655 \sine_gen/Mux_30_i1722_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40656 \sine_gen/Mux_30_i1658_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40655 ( input A, B, C, D, output Z );

  LUT4 #("0x0F5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40656 ( input A, B, C, D, output Z );

  LUT4 #("0xC333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1138 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18605_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40657 \sine_gen/Mux_30_i1898_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40657 ( input A, B, C, D, output Z );

  LUT4 #("0x2CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1142 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18604_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40658 \sine_gen/i12753_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40658 ( input A, B, C, D, output Z );

  LUT4 #("0x807F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1144 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18610_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40659 \sine_gen/Mux_30_i1371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40659 ( input A, B, C, D, output Z );

  LUT4 #("0x5662") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1145 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40660 \sine_gen/Mux_30_i954_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40661 \sine_gen/Mux_30_i1339_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40660 ( input A, B, C, D, output Z );

  LUT4 #("0x8758") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40661 ( input A, B, C, D, output Z );

  LUT4 #("0x6CC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1146 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18611_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40662 \sine_gen/Mux_30_i1451_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40662 ( input A, B, C, D, output Z );

  LUT4 #("0x879E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1149 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i16212_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \sine_gen/Mux_30_i1387_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1150 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18613_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40663 \sine_gen/Mux_30_i1483_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40663 ( input A, B, C, D, output Z );

  LUT4 #("0xA995") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1152 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18616_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40664 \sine_gen/Mux_30_i1147_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40664 ( input A, B, C, D, output Z );

  LUT4 #("0x61A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1153 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18380_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40665 \sine_gen/Mux_30_i1084_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40665 ( input A, B, C, D, output Z );

  LUT4 #("0xA71A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1154 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18617_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40666 \sine_gen/Mux_30_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40666 ( input A, B, C, D, output Z );

  LUT4 #("0x17A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1157 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i16211_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40667 \sine_gen/Mux_30_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40667 ( input A, B, C, D, output Z );

  LUT4 #("0xE30E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1160 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40362 \sine_gen/i18529_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \sine_gen/Mux_36_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40668 ( input A, B, C, D, output Z );

  LUT4 #("0x80FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1162 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18530_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40669 \sine_gen/Mux_36_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40669 ( input A, B, C, D, output Z );

  LUT4 #("0x3324") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1164 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i19163_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40670 \sine_gen/Mux_44_i1770_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40670 ( input A, B, C, D, output Z );

  LUT4 #("0x95D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1166 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_22_i413_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40671 \sine_gen/Mux_22_i397_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40671 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1168 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_22_i444_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40672 \sine_gen/Mux_22_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  LUT4 #("0xD456") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1171 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_36_i444_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40673 \sine_gen/Mux_36_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40673 ( input A, B, C, D, output Z );

  LUT4 #("0xD552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1173 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_36_i1212_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40575 \sine_gen/Mux_36_i348_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1174 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18625_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40674 \sine_gen/Mux_30_i1069_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  LUT4 #("0xAD56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1176 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18626_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40675 \sine_gen/Mux_30_i1116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40675 ( input A, B, C, D, output Z );

  LUT4 #("0x17C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1177 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18374_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40676 \sine_gen/Mux_30_i1017_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40676 ( input A, B, C, D, output Z );

  LUT4 #("0x64D9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1178 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18383_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40677 \sine_gen/Mux_30_i1259_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40677 ( input A, B, C, D, output Z );

  LUT4 #("0xB62C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1180 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40678 \sine_gen/Mux_22_i476_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40679 \sine_gen/Mux_22_i316_3_lut_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40679 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1182 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18382_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40680 \sine_gen/Mux_30_i1243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40680 ( input A, B, C, D, output Z );

  LUT4 #("0xA556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1184 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18598_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40620 \sine_gen/Mux_16_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1186 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18599_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40681 \sine_gen/Mux_16_i2859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  LUT4 #("0x2DF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1188 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18404_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40682 \sine_gen/Mux_16_i2922_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40682 ( input A, B, C, D, output Z );

  LUT4 #("0x18A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40683 \sine_gen/i19199_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40684 \sine_gen/Mux_16_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40683 ( input A, B, C, D, output Z );

  LUT4 #("0x664D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40684 ( input A, B, C, D, output Z );

  LUT4 #("0x2DF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1190 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18403_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40685 \sine_gen/Mux_16_i2763_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40685 ( input A, B, C, D, output Z );

  LUT4 #("0xBA5D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1192 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18379_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40686 \sine_gen/Mux_30_i1038_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40686 ( input A, B, C, D, output Z );

  LUT4 #("0x78A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40687 \sine_gen/i19202_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40688 \sine_gen/Mux_30_i859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40687 ( input A, B, C, D, output Z );

  LUT4 #("0x26CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40688 ( input A, B, C, D, output Z );

  LUT4 #("0x61C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1194 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_22_i380_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40689 \sine_gen/Mux_22_i364_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40689 ( input A, B, C, D, output Z );

  LUT4 #("0x1A1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1196 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_16_i3450_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40690 \sine_gen/Mux_12_i572_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40690 ( input A, B, C, D, output Z );

  LUT4 #("0xEA57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1200 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18373_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40691 \sine_gen/Mux_30_i971_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40691 ( input A, B, C, D, output Z );

  LUT4 #("0x926C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1202 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18634_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40692 \sine_gen/Mux_30_i604_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  LUT4 #("0xA596") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1203 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/Mux_30_i605_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40693 \sine_gen/Mux_30_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40693 ( input A, B, C, D, output Z );

  LUT4 #("0xA696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1205 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i19200_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40694 \sine_gen/i19198_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40694 ( input A, B, C, D, output Z );

  LUT4 #("0xB556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1206 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18635_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40695 \sine_gen/Mux_30_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40695 ( input A, B, C, D, output Z );

  LUT4 #("0xA61A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1208 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i18365_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40696 \sine_gen/Mux_30_i1002_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40696 ( input A, B, C, D, output Z );

  LUT4 #("0x5A69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1210 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/i18364_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40697 \sine_gen/Mux_30_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40697 ( input A, B, C, D, output Z );

  LUT4 #("0xD26B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40698 \sine_gen/i12773_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40699 \sine_gen/Mux_30_i3001_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40698 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40699 ( input A, B, C, D, output Z );

  LUT4 #("0x39C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1214 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i12884_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40700 \sine_gen/Mux_40_i1549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  LUT4 #("0x9332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1216 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18640_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40701 \sine_gen/Mux_30_i270_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40701 ( input A, B, C, D, output Z );

  LUT4 #("0x2596") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1218 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18785_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40702 \sine_gen/Mux_16_i3945_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40702 ( input A, B, C, D, output Z );

  LUT4 #("0x2455") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1220 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18641_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40703 \sine_gen/Mux_30_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40703 ( input A, B, C, D, output Z );

  LUT4 #("0x6998") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1224 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18355_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40704 \sine_gen/Mux_30_i205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40704 ( input A, B, C, D, output Z );

  LUT4 #("0xBC6B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1228 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18203_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40705 \sine_gen/Mux_44_i1707_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40705 ( input A, B, C, D, output Z );

  LUT4 #("0x70E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1230 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40706 \sine_gen/i79_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \sine_gen/i56_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40706 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40707 \sine_gen/i5_4_lut_adj_68 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40708 \sine_gen/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40707 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40708 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1232 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 \sine_gen/Mux_26_i3419_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40321 \sine_gen/i18668_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40709 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1233 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut4 \sine_gen/i18229_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40710 \sine_gen/Mux_22_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40710 ( input A, B, C, D, output Z );

  LUT4 #("0x552A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1235 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40711 \sine_gen/Mux_22_i700_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40712 \sine_gen/Mux_22_i443_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40711 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40712 ( input A, B, C, D, output Z );

  LUT4 #("0xCD33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1236 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40713 \sine_gen/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40714 \sine_gen/i13938_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40713 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40714 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1238 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40715 \sine_gen/i18670_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40716 \sine_gen/Mux_22_i1402_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40715 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40716 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1239 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_22_i1340_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40717 \sine_gen/Mux_22_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40717 ( input A, B, C, D, output Z );

  LUT4 #("0x887F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1240 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40718 \sine_gen/Mux_16_i954_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40719 \sine_gen/Mux_12_i506_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40718 ( input A, B, C, D, output Z );

  LUT4 #("0x954A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40719 ( input A, B, C, D, output Z );

  LUT4 #("0x9D94") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1242 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_44_i158_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40720 \sine_gen/Mux_44_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40720 ( input A, B, C, D, output Z );

  LUT4 #("0xC924") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1244 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_44_i189_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40721 \sine_gen/Mux_44_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40721 ( input A, B, C, D, output Z );

  LUT4 #("0x69C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1246 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40722 \sine_gen/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40714 \sine_gen/i17875_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40722 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1249 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40722 \sine_gen/i1_3_lut_4_lut_adj_73 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40723 \sine_gen/i6_4_lut_adj_65 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40723 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1250 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18460_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40724 \sine_gen/Mux_16_i3851_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40724 ( input A, B, C, D, output Z );

  LUT4 #("0xDBF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1253 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_8_i860_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40725 \sine_gen/Mux_8_i301_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40725 ( input A, B, C, D, output Z );

  LUT4 #("0x33C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1254 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i12645_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40496 \sine_gen/Mux_8_i700_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1256 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/Mux_8_i636_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40726 \sine_gen/Mux_8_i635_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40726 ( input A, B, C, D, output Z );

  LUT4 #("0x71E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1257 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_12_i3291_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40727 \sine_gen/Mux_8_i157_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40727 ( input A, B, C, D, output Z );

  LUT4 #("0xF50F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1260 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_12_i444_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40728 \sine_gen/Mux_12_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40728 ( input A, B, C, D, output Z );

  LUT4 #("0x49D9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1262 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40713 \sine_gen/i6_4_lut_adj_66 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40729 \sine_gen/i13857_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40729 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1264 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_44_i3228_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40730 \sine_gen/Mux_40_i78_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40730 ( input A, B, C, D, output Z );

  LUT4 #("0xB552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1266 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_44_i3291_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40731 \sine_gen/Mux_40_i157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40731 ( input A, B, C, D, output Z );

  LUT4 #("0x8E38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1268 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_44_i3259_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40732 \sine_gen/Mux_44_i3243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40732 ( input A, B, C, D, output Z );

  LUT4 #("0x6167") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1269 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18752_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40733 \sine_gen/Mux_40_i220_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40733 ( input A, B, C, D, output Z );

  LUT4 #("0xCBB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1271 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i19203_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40734 \sine_gen/i19201_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40734 ( input A, B, C, D, output Z );

  LUT4 #("0x9B36") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1272 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_44_i891_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40735 \sine_gen/Mux_44_i653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40735 ( input A, B, C, D, output Z );

  LUT4 #("0x63C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1273 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40736 \sine_gen/Mux_44_i1691_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40737 \sine_gen/Mux_44_i157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40736 ( input A, B, C, D, output Z );

  LUT4 #("0xB554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40737 ( input A, B, C, D, output Z );

  LUT4 #("0x49B6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1274 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i12813_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40738 \sine_gen/Mux_44_i165_4_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40738 ( input A, B, C, D, output Z );

  LUT4 #("0x8866") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1276 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/Mux_44_i893_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40308 \sine_gen/Mux_44_i892_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1278 ( input D1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40739 \sine_gen/i18758_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40740 \sine_gen/i17917_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40739 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40740 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1280 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_12_i413_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40741 \sine_gen/Mux_12_i397_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40741 ( input A, B, C, D, output Z );

  LUT4 #("0xCD9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1281 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18496_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40742 \sine_gen/Mux_12_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40742 ( input A, B, C, D, output Z );

  LUT4 #("0x17A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1283 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18202_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40743 \sine_gen/Mux_44_i1676_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40743 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1284 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40744 \sine_gen/Mux_44_i765_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40745 \sine_gen/i19504_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40744 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40745 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40746 \sine_gen/Mux_36_i2395_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40747 \sine_gen/Mux_44_i716_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40746 ( input A, B, C, D, output Z );

  LUT4 #("0x7A78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40747 ( input A, B, C, D, output Z );

  LUT4 #("0x6A95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1288 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i19058_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40327 \sine_gen/Mux_40_i605_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1289 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_44_i3419_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40748 \sine_gen/Mux_40_i397_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40748 ( input A, B, C, D, output Z );

  LUT4 #("0xCDD3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1291 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/Mux_40_i286_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40749 \sine_gen/Mux_40_i285_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40749 ( input A, B, C, D, output Z );

  LUT4 #("0x2B9D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1292 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_40_i3228_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40750 \sine_gen/Mux_40_i3227_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40750 ( input A, B, C, D, output Z );

  LUT4 #("0x9DD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1295 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_36_i189_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40751 \sine_gen/Mux_36_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40751 ( input A, B, C, D, output Z );

  LUT4 #("0x7E11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1296 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \sine_gen/i16235_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \sine_gen/Mux_40_i3259_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1297 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_36_i380_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40752 \sine_gen/Mux_36_i541_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40752 ( input A, B, C, D, output Z );

  LUT4 #("0x3434") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1300 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40304 \sine_gen/i12805_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40753 \sine_gen/i14094_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40753 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1302 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i19079_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40754 \sine_gen/i12378_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40754 ( input A, B, C, D, output Z );

  LUT4 #("0x5566") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1306 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_16_i3259_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40755 \sine_gen/Mux_16_i3243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40755 ( input A, B, C, D, output Z );

  LUT4 #("0x0DD3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1310 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address2[10]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \sine_gen/i19262_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1311 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40213 \sine_gen/i19261_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1312 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18212_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40756 \sine_gen/Mux_44_i1595_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40756 ( input A, B, C, D, output Z );

  LUT4 #("0xE83F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1313 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i19156_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40757 \sine_gen/Mux_44_i1466_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40757 ( input A, B, C, D, output Z );

  LUT4 #("0x17C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1315 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18457_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40758 \sine_gen/Mux_12_i1371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40758 ( input A, B, C, D, output Z );

  LUT4 #("0x1CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1317 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 \sine_gen/i12793_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40760 \sine_gen/i19525_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40759 ( input A, B, C, D, output Z );

  LUT4 #("0x55E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40760 ( input A, B, C, D, output Z );

  LUT4 #("0xFF77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1318 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_36_i158_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40285 \sine_gen/Mux_40_i732_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1319 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_40_i317_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40761 \sine_gen/Mux_40_i301_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40761 ( input A, B, C, D, output Z );

  LUT4 #("0x81EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1323 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/Mux_26_i732_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40762 \sine_gen/Mux_26_i731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40762 ( input A, B, C, D, output Z );

  LUT4 #("0x70E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1327 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40308 \sine_gen/i18096_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1328 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18746_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40763 \sine_gen/i19592_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40763 ( input A, B, C, D, output Z );

  LUT4 #("0xA999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1330 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_8_i2333_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40764 \sine_gen/Mux_8_i2317_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40764 ( input A, B, C, D, output Z );

  LUT4 #("0x555E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1332 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_30_i3833_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40765 \sine_gen/i13992_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40765 ( input A, B, C, D, output Z );

  LUT4 #("0x10FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1334 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40766 \sine_gen/Mux_30_i3835_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40224 \sine_gen/Mux_30_i3834_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40766 ( input A, B, C, D, output Z );

  LUT4 #("0xE2D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1336 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/Mux_12_i476_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40767 \sine_gen/Mux_12_i316_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40767 ( input A, B, C, D, output Z );

  LUT4 #("0x38E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1338 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i19157_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40768 \sine_gen/Mux_44_i1580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40768 ( input A, B, C, D, output Z );

  LUT4 #("0x3788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1340 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18817_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40769 \sine_gen/Mux_22_i2700_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40769 ( input A, B, C, D, output Z );

  LUT4 #("0x6E6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1343 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i19348_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40770 \sine_gen/i13957_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40770 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1344 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40771 \sine_gen/i12835_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40554 \sine_gen/i11713_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40771 ( input A, B, C, D, output Z );

  LUT4 #("0xD52A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1346 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40772 \sine_gen/Mux_44_i1498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40773 \sine_gen/Mux_44_i1564_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40772 ( input A, B, C, D, output Z );

  LUT4 #("0x85FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40773 ( input A, B, C, D, output Z );

  LUT4 #("0xC30E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1347 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18211_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40774 \sine_gen/Mux_44_i1549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40774 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1350 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40775 \sine_gen/i14179_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40207 \sine_gen/Mux_36_i3612_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40775 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1352 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_12_i317_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40776 \sine_gen/Mux_12_i301_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40776 ( input A, B, C, D, output Z );

  LUT4 #("0x8E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1353 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_8_i221_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \sine_gen/Mux_12_i732_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1354 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40777 \sine_gen/i19567_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40778 \sine_gen/i19576_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40777 ( input A, B, C, D, output Z );

  LUT4 #("0x37C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40778 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1356 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_30_i189_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40779 \sine_gen/Mux_30_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40779 ( input A, B, C, D, output Z );

  LUT4 #("0x69A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1358 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/Mux_36_i732_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40780 \sine_gen/Mux_36_i700_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40780 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1359 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18205_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \sine_gen/i12781_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1360 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40146 \sine_gen/i18820_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1361 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_30_i158_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40781 \sine_gen/Mux_30_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40781 ( input A, B, C, D, output Z );

  LUT4 #("0xA492") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1363 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i12780_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 \sine_gen/Mux_36_i669_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1364 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_8_i1530_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40782 \sine_gen/Mux_8_i1274_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40782 ( input A, B, C, D, output Z );

  LUT4 #("0xD554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1367 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40715 \sine_gen/Mux_12_i3450_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40783 \sine_gen/Mux_8_i251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40783 ( input A, B, C, D, output Z );

  LUT4 #("0x1E1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1368 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_8_i1340_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40784 \sine_gen/Mux_8_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40784 ( input A, B, C, D, output Z );

  LUT4 #("0xB555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1371 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40785 \sine_gen/i18088_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40786 \sine_gen/Mux_8_i1402_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40785 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40786 ( input A, B, C, D, output Z );

  LUT4 #("0x5546") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1372 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_8_i1372_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40787 \sine_gen/Mux_8_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40787 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1375 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_36_i924_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40788 \sine_gen/Mux_36_i653_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40788 ( input A, B, C, D, output Z );

  LUT4 #("0x22CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1376 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_8_i1212_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40789 \sine_gen/Mux_8_i348_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40789 ( input A, B, C, D, output Z );

  LUT4 #("0x6A2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1377 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18071_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40790 \sine_gen/Mux_8_i78_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40790 ( input A, B, C, D, output Z );

  LUT4 #("0x07E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1379 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40791 \sine_gen/i12951_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40792 \sine_gen/i12789_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40791 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40792 ( input A, B, C, D, output Z );

  LUT4 #("0x36CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1382 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_12_i286_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40793 \sine_gen/Mux_12_i285_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40793 ( input A, B, C, D, output Z );

  LUT4 #("0x7C17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1384 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18869_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40794 \sine_gen/i12703_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40794 ( input A, B, C, D, output Z );

  LUT4 #("0xA666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1385 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40795 \sine_gen/Mux_16_i2553_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40796 \sine_gen/Mux_16_i2380_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40795 ( input A, B, C, D, output Z );

  LUT4 #("0x0FC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40796 ( input A, B, C, D, output Z );

  LUT4 #("0xF50A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1386 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i18110_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40797 \sine_gen/Mux_22_i2874_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40797 ( input A, B, C, D, output Z );

  LUT4 #("0x1FF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1389 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i19126_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40798 \sine_gen/Mux_44_i1483_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40798 ( input A, B, C, D, output Z );

  LUT4 #("0xE187") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1390 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_30_i2427_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40799 \sine_gen/Mux_30_i2411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40799 ( input A, B, C, D, output Z );

  LUT4 #("0x6755") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1392 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18848_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40203 \sine_gen/n27972_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1394 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18887_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40800 \sine_gen/Mux_16_i2538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40800 ( input A, B, C, D, output Z );

  LUT4 #("0x718E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1396 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_30_i444_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40801 \sine_gen/Mux_30_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40801 ( input A, B, C, D, output Z );

  LUT4 #("0x798E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1398 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_30_i507_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40802 \sine_gen/Mux_30_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40802 ( input A, B, C, D, output Z );

  LUT4 #("0xBC69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1400 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_30_i476_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40803 \sine_gen/Mux_30_i188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40803 ( input A, B, C, D, output Z );

  LUT4 #("0x6319") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1402 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40804 \sine_gen/i19549_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40805 \sine_gen/i12689_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40804 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40805 ( input A, B, C, D, output Z );

  LUT4 #("0x5556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1405 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40806 \sine_gen/i12873_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40740 \sine_gen/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40806 ( input A, B, C, D, output Z );

  LUT4 #("0x6420") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1406 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40807 \sine_gen/i12765_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40808 \sine_gen/i12757_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40807 ( input A, B, C, D, output Z );

  LUT4 #("0x3633") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40808 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1407 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/i18846_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \sine_gen/i18845_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1408 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40809 \sine_gen/Mux_44_i3576_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40810 \sine_gen/i12817_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40809 ( input A, B, C, D, output Z );

  LUT4 #("0xF01F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40810 ( input A, B, C, D, output Z );

  LUT4 #("0x3C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1409 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i19162_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40811 \sine_gen/i12815_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40811 ( input A, B, C, D, output Z );

  LUT4 #("0xF087") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1410 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18193_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40812 \sine_gen/i12819_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40812 ( input A, B, C, D, output Z );

  LUT4 #("0x1E5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1412 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18196_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40813 \sine_gen/i12821_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40813 ( input A, B, C, D, output Z );

  LUT4 #("0x9555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1414 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/Mux_44_i4090_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 \sine_gen/i12849_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1415 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_36_i349_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40814 \sine_gen/Mux_36_i333_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40814 ( input A, B, C, D, output Z );

  LUT4 #("0xD99B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1416 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40815 \sine_gen/i19551_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40816 \sine_gen/i12825_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40815 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40816 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1417 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/i19107_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 \sine_gen/i19106_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1418 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18886_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40817 \sine_gen/Mux_16_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40817 ( input A, B, C, D, output Z );

  LUT4 #("0x08EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1419 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40818 \sine_gen/Mux_16_i1676_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40819 \sine_gen/Mux_16_i2426_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40818 ( input A, B, C, D, output Z );

  LUT4 #("0x7878") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40819 ( input A, B, C, D, output Z );

  LUT4 #("0xDD22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1420 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i18185_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40820 \sine_gen/i12839_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40820 ( input A, B, C, D, output Z );

  LUT4 #("0xC666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1424 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i19253_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40821 \sine_gen/Mux_44_i3945_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40821 ( input A, B, C, D, output Z );

  LUT4 #("0x250D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1427 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_16_i3228_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40822 \sine_gen/Mux_12_i188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40822 ( input A, B, C, D, output Z );

  LUT4 #("0x92B6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1428 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40823 \sine_gen/Mux_44_i14_3_lut_4_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40824 \sine_gen/i12875_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40823 ( input A, B, C, D, output Z );

  LUT4 #("0xF3CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40824 ( input A, B, C, D, output Z );

  LUT4 #("0x8988") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1429 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i12847_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40825 \sine_gen/i14054_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40825 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1430 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_12_i252_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40826 \sine_gen/Mux_12_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40826 ( input A, B, C, D, output Z );

  LUT4 #("0x17A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1432 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40827 \sine_gen/i12883_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40828 \sine_gen/i12879_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40827 ( input A, B, C, D, output Z );

  LUT4 #("0xA554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40828 ( input A, B, C, D, output Z );

  LUT4 #("0x0CCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1433 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i12811_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40829 \sine_gen/Mux_44_i38_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40829 ( input A, B, C, D, output Z );

  LUT4 #("0xBB66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1434 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_12_i221_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40830 \sine_gen/Mux_12_i205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40830 ( input A, B, C, D, output Z );

  LUT4 #("0x38E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1435 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i18485_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40831 \sine_gen/Mux_12_i109_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40831 ( input A, B, C, D, output Z );

  LUT4 #("0xB9D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1436 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i12809_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40832 \sine_gen/i12881_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40832 ( input A, B, C, D, output Z );

  LUT4 #("0x1388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1439 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i12807_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40833 \sine_gen/Mux_44_i172_3_lut_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40833 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1440 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40834 \sine_gen/i12895_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40835 \sine_gen/i12893_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40834 ( input A, B, C, D, output Z );

  LUT4 #("0x2B29") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40835 ( input A, B, C, D, output Z );

  LUT4 #("0x7719") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1441 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i12745_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40836 \sine_gen/Mux_30_i165_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40836 ( input A, B, C, D, output Z );

  LUT4 #("0x8686") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1443 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i12743_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40837 \sine_gen/Mux_30_i38_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40837 ( input A, B, C, D, output Z );

  LUT4 #("0x99EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1445 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i12677_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40838 \sine_gen/Mux_16_i165_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40838 ( input A, B, C, D, output Z );

  LUT4 #("0xC30C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1446 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40839 \sine_gen/i17866_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40840 \sine_gen/i12911_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40839 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40840 ( input A, B, C, D, output Z );

  LUT4 #("0x2B29") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1447 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i12675_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40841 \sine_gen/Mux_16_i38_3_lut_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40841 ( input A, B, C, D, output Z );

  LUT4 #("0xAF5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1450 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18085_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40842 \sine_gen/Mux_44_i3851_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40842 ( input A, B, C, D, output Z );

  LUT4 #("0xDABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1454 ( input B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40843 \sine_gen/i13906_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40844 \sine_gen/i19548_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40843 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40844 ( input A, B, C, D, output Z );

  LUT4 #("0x7373") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1455 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i12711_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40845 \sine_gen/i12859_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40845 ( input A, B, C, D, output Z );

  LUT4 #("0x0AC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1456 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18130_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40846 \sine_gen/Mux_44_i3530_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40846 ( input A, B, C, D, output Z );

  LUT4 #("0xABAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1458 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18124_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40847 \sine_gen/Mux_44_i3467_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40847 ( input A, B, C, D, output Z );

  LUT4 #("0x9D54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1462 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18028_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40848 \sine_gen/Mux_16_i1069_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40848 ( input A, B, C, D, output Z );

  LUT4 #("0xE13E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1464 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18029_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40849 \sine_gen/Mux_16_i1116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40849 ( input A, B, C, D, output Z );

  LUT4 #("0x1C79") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1466 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18245_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \sine_gen/Mux_16_i4090_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1468 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/i18191_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 \sine_gen/n27216_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1469 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40850 \sine_gen/i15_2_lut_3_lut_4_lut_adj_69 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40851 \sine_gen/i14277_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40850 ( input A, B, C, D, output Z );

  LUT4 #("0x666C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40851 ( input A, B, C, D, output Z );

  LUT4 #("0x5557") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1471 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40080 \sine_gen/Mux_8_i3612_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40852 \sine_gen/i14106_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40852 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1472 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40698 \sine_gen/i12841_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40699 \sine_gen/Mux_44_i3018_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1474 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18032_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40853 \sine_gen/Mux_16_i1259_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40853 ( input A, B, C, D, output Z );

  LUT4 #("0x95E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1476 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18031_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40854 \sine_gen/Mux_16_i1147_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40854 ( input A, B, C, D, output Z );

  LUT4 #("0x49D3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1478 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18158_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40855 \sine_gen/Mux_44_i2922_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40855 ( input A, B, C, D, output Z );

  LUT4 #("0x18C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1480 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40856 \sine_gen/Mux_44_i2874_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40857 \sine_gen/Mux_44_i2906_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40856 ( input A, B, C, D, output Z );

  LUT4 #("0xB4DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40857 ( input A, B, C, D, output Z );

  LUT4 #("0x969B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1481 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18157_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40858 \sine_gen/Mux_44_i2763_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40858 ( input A, B, C, D, output Z );

  LUT4 #("0xDC3B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1485 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18149_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40859 \sine_gen/Mux_44_i2859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40859 ( input A, B, C, D, output Z );

  LUT4 #("0x5DA6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1486 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40860 \sine_gen/Mux_44_i2809_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40861 \sine_gen/Mux_44_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40860 ( input A, B, C, D, output Z );

  LUT4 #("0xA529") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40861 ( input A, B, C, D, output Z );

  LUT4 #("0x39CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1487 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18148_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40862 \sine_gen/Mux_44_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40862 ( input A, B, C, D, output Z );

  LUT4 #("0xD6B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1488 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40863 \sine_gen/i19349_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40864 \sine_gen/i19589_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40863 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40864 ( input A, B, C, D, output Z );

  LUT4 #("0x07F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1489 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40865 \sine_gen/Mux_30_i157_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40866 \sine_gen/Mux_22_i2490_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40865 ( input A, B, C, D, output Z );

  LUT4 #("0x6396") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40866 ( input A, B, C, D, output Z );

  LUT4 #("0xE00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1491 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_16_i3291_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40867 \sine_gen/Mux_12_i157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40867 ( input A, B, C, D, output Z );

  LUT4 #("0xB264") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1493 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i19205_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40868 \sine_gen/Mux_44_i2794_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40868 ( input A, B, C, D, output Z );

  LUT4 #("0x43F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1494 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i19204_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40869 \sine_gen/Mux_44_i2778_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40869 ( input A, B, C, D, output Z );

  LUT4 #("0x7518") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1496 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40870 \sine_gen/Mux_44_i2715_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40871 \sine_gen/Mux_44_i2746_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40870 ( input A, B, C, D, output Z );

  LUT4 #("0xCC39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40871 ( input A, B, C, D, output Z );

  LUT4 #("0x1A8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1497 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18161_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40872 \sine_gen/Mux_44_i2731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40872 ( input A, B, C, D, output Z );

  LUT4 #("0x52D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1501 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18221_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40873 \sine_gen/Mux_44_i1451_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40873 ( input A, B, C, D, output Z );

  LUT4 #("0xC71E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1503 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18160_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40874 \sine_gen/Mux_44_i2700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40874 ( input A, B, C, D, output Z );

  LUT4 #("0x589A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1504 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40875 \sine_gen/Mux_44_i2619_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40876 \sine_gen/Mux_44_i2682_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40875 ( input A, B, C, D, output Z );

  LUT4 #("0x3693") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40876 ( input A, B, C, D, output Z );

  LUT4 #("0xDA55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1505 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i19187_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40877 \sine_gen/Mux_44_i2667_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40877 ( input A, B, C, D, output Z );

  LUT4 #("0xB4B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1507 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18170_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40878 \sine_gen/Mux_44_i2604_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40878 ( input A, B, C, D, output Z );

  LUT4 #("0xB4F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1508 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_30_i3228_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40879 \sine_gen/Mux_26_i188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40879 ( input A, B, C, D, output Z );

  LUT4 #("0x9D46") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1510 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i16227_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sine_gen/Mux_30_i3291_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1512 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_30_i3259_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40880 \sine_gen/Mux_30_i3243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40880 ( input A, B, C, D, output Z );

  LUT4 #("0x0DD3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1514 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40881 \sine_gen/i12705_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40882 \sine_gen/Mux_16_i3001_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40881 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40882 ( input A, B, C, D, output Z );

  LUT4 #("0x6693") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1520 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18049_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40883 \sine_gen/Mux_16_i604_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40883 ( input A, B, C, D, output Z );

  LUT4 #("0x9996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1521 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40431 \sine_gen/Mux_16_i605_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40532 \sine_gen/Mux_16_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1524 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18050_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40884 \sine_gen/Mux_16_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40884 ( input A, B, C, D, output Z );

  LUT4 #("0x869A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1526 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i16206_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40885 \sine_gen/Mux_44_i1387_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40885 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1528 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18053_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40886 \sine_gen/Mux_16_i1002_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40886 ( input A, B, C, D, output Z );

  LUT4 #("0x56A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1530 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18220_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40887 \sine_gen/Mux_44_i1371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40887 ( input A, B, C, D, output Z );

  LUT4 #("0x5662") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1531 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i16205_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40888 \sine_gen/Mux_44_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40888 ( input A, B, C, D, output Z );

  LUT4 #("0xA5D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1532 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18052_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40889 \sine_gen/Mux_16_i971_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40889 ( input A, B, C, D, output Z );

  LUT4 #("0x9638") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1534 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i19354_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40890 \sine_gen/Mux_16_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40890 ( input A, B, C, D, output Z );

  LUT4 #("0xE778") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1536 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i19355_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40891 \sine_gen/Mux_16_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40891 ( input A, B, C, D, output Z );

  LUT4 #("0x63D6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1538 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18035_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40892 \sine_gen/Mux_16_i109_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40892 ( input A, B, C, D, output Z );

  LUT4 #("0x9349") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1541 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i18494_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40893 \sine_gen/i14071_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40893 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1542 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40894 \sine_gen/Mux_44_i1274_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40895 \sine_gen/Mux_44_i1339_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40894 ( input A, B, C, D, output Z );

  LUT4 #("0x64C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40895 ( input A, B, C, D, output Z );

  LUT4 #("0x6AA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1543 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18260_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40896 \sine_gen/Mux_44_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40896 ( input A, B, C, D, output Z );

  LUT4 #("0x1C78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1544 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18034_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40897 \sine_gen/Mux_16_i78_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40897 ( input A, B, C, D, output Z );

  LUT4 #("0x3693") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1547 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18061_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40898 \sine_gen/Mux_8_i1549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40898 ( input A, B, C, D, output Z );

  LUT4 #("0xEA55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1549 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18275_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40899 \sine_gen/Mux_44_i1259_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40899 ( input A, B, C, D, output Z );

  LUT4 #("0x95E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1550 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_26_i3356_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40900 \sine_gen/Mux_22_i572_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40900 ( input A, B, C, D, output Z );

  LUT4 #("0xE1E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1552 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18274_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40901 \sine_gen/Mux_44_i1243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40901 ( input A, B, C, D, output Z );

  LUT4 #("0xA15E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1554 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18259_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40902 \sine_gen/Mux_44_i1147_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40902 ( input A, B, C, D, output Z );

  LUT4 #("0x29B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1555 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i19076_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40903 \sine_gen/Mux_44_i1017_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40903 ( input A, B, C, D, output Z );

  LUT4 #("0x7691") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1557 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i19270_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40904 \sine_gen/Mux_8_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40904 ( input A, B, C, D, output Z );

  LUT4 #("0x1A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1558 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18272_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40905 \sine_gen/Mux_44_i1116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40905 ( input A, B, C, D, output Z );

  LUT4 #("0x364D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1559 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i19075_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40906 \sine_gen/Mux_44_i971_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40906 ( input A, B, C, D, output Z );

  LUT4 #("0x946A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1560 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18278_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40907 \sine_gen/Mux_44_i1084_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40907 ( input A, B, C, D, output Z );

  LUT4 #("0xD334") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1562 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18271_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40908 \sine_gen/Mux_44_i1069_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40908 ( input A, B, C, D, output Z );

  LUT4 #("0xC796") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1564 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18277_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40909 \sine_gen/Mux_44_i1038_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40909 ( input A, B, C, D, output Z );

  LUT4 #("0x7A87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1567 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18296_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40910 \sine_gen/Mux_44_i1002_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40910 ( input A, B, C, D, output Z );

  LUT4 #("0x3C69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1569 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i19072_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \sine_gen/Mux_40_i3356_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1570 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_44_i3356_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40911 \sine_gen/Mux_40_i954_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40911 ( input A, B, C, D, output Z );

  LUT4 #("0xC9B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1573 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_36_i1467_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40912 \sine_gen/Mux_36_i572_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40912 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1574 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_30_i891_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40913 \sine_gen/Mux_30_i653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40913 ( input A, B, C, D, output Z );

  LUT4 #("0x599A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1578 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/Mux_30_i893_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \sine_gen/Mux_30_i892_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1580 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18295_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40914 \sine_gen/Mux_44_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40914 ( input A, B, C, D, output Z );

  LUT4 #("0x9C79") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1584 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40915 \sine_gen/Mux_30_i765_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40916 \sine_gen/Mux_30_i701_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40915 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40916 ( input A, B, C, D, output Z );

  LUT4 #("0x0AAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1586 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40917 \sine_gen/Mux_40_i316_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40918 \sine_gen/Mux_44_i954_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40917 ( input A, B, C, D, output Z );

  LUT4 #("0x5E85") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40918 ( input A, B, C, D, output Z );

  LUT4 #("0x9634") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1587 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18293_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40919 \sine_gen/Mux_44_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40919 ( input A, B, C, D, output Z );

  LUT4 #("0xA178") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1590 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18837_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \sine_gen/i18836_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1593 ( input D1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40015 \sine_gen/i18713_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \sine_gen/i12772_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1595 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40920 \sine_gen/i12691_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40921 \sine_gen/i19581_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40920 ( input A, B, C, D, output Z );

  LUT4 #("0x8F07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40921 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1596 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_44_i3450_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40922 \sine_gen/Mux_40_i251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40922 ( input A, B, C, D, output Z );

  LUT4 #("0xE5A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1598 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40923 \sine_gen/Mux_8_i3163_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40924 \sine_gen/Mux_8_i3290_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40923 ( input A, B, C, D, output Z );

  LUT4 #("0xC181") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40924 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1601 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i18448_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40925 \sine_gen/Mux_40_i1243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40925 ( input A, B, C, D, output Z );

  LUT4 #("0x1E38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1604 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18065_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40926 \sine_gen/Mux_8_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40926 ( input A, B, C, D, output Z );

  LUT4 #("0x5542") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1606 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i19048_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \sine_gen/Mux_40_i158_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1608 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_40_i444_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40927 \sine_gen/Mux_40_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40927 ( input A, B, C, D, output Z );

  LUT4 #("0x2A9D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1610 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i12916_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40928 \sine_gen/Mux_12_i1549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40928 ( input A, B, C, D, output Z );

  LUT4 #("0x807E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1617 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40929 \sine_gen/i12827_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40930 \sine_gen/i19595_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40929 ( input A, B, C, D, output Z );

  LUT4 #("0x8F07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40930 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1618 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18292_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40931 \sine_gen/Mux_44_i604_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40931 ( input A, B, C, D, output Z );

  LUT4 #("0xC936") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1620 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_44_i605_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40932 \sine_gen/Mux_44_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40932 ( input A, B, C, D, output Z );

  LUT4 #("0xE31C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1622 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40933 \sine_gen/Mux_36_i3163_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40934 \sine_gen/Mux_44_i475_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40933 ( input A, B, C, D, output Z );

  LUT4 #("0x8981") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40934 ( input A, B, C, D, output Z );

  LUT4 #("0x369B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1623 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_44_i476_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40935 \sine_gen/Mux_44_i188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40935 ( input A, B, C, D, output Z );

  LUT4 #("0x429D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1626 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_8_i3101_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40936 \sine_gen/Mux_8_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40936 ( input A, B, C, D, output Z );

  LUT4 #("0x7FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1630 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_44_i444_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40937 \sine_gen/Mux_44_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40937 ( input A, B, C, D, output Z );

  LUT4 #("0x6BC6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1632 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_44_i507_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40938 \sine_gen/Mux_44_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40938 ( input A, B, C, D, output Z );

  LUT4 #("0x9EE1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1634 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40939 \sine_gen/Mux_44_i348_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40940 \sine_gen/Mux_44_i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40939 ( input A, B, C, D, output Z );

  LUT4 #("0x9C29") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40940 ( input A, B, C, D, output Z );

  LUT4 #("0xD6B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1636 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_26_i189_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40941 \sine_gen/Mux_26_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40941 ( input A, B, C, D, output Z );

  LUT4 #("0x71E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1638 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40456 \sine_gen/Mux_36_i3259_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40942 \sine_gen/i11846_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40942 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1639 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40943 \sine_gen/i16365_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40944 \sine_gen/i14403_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40943 ( input A, B, C, D, output Z );

  LUT4 #("0xA9A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40944 ( input A, B, C, D, output Z );

  LUT4 #("0x0BAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1640 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40146 \sine_gen/i18682_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1641 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut4 \sine_gen/Mux_26_i413_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40945 \sine_gen/Mux_26_i397_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40945 ( input A, B, C, D, output Z );

  LUT4 #("0xEE17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1645 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/Mux_26_i286_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40946 \sine_gen/Mux_26_i285_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40946 ( input A, B, C, D, output Z );

  LUT4 #("0x71C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1647 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18316_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40947 \sine_gen/Mux_44_i205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40947 ( input A, B, C, D, output Z );

  LUT4 #("0x9EE3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1648 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18086_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40948 \sine_gen/Mux_40_i2619_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40948 ( input A, B, C, D, output Z );

  LUT4 #("0x85A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1649 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40949 \sine_gen/Mux_44_i285_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40950 \sine_gen/i14413_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40949 ( input A, B, C, D, output Z );

  LUT4 #("0x799E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40950 ( input A, B, C, D, output Z );

  LUT4 #("0x1F07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1653 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18313_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40951 \sine_gen/Mux_44_i270_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40951 ( input A, B, C, D, output Z );

  LUT4 #("0x4936") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1654 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i19252_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40952 \sine_gen/Mux_40_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40952 ( input A, B, C, D, output Z );

  LUT4 #("0x7A5E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1655 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40355 \sine_gen/Mux_40_i2299_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40953 \sine_gen/i14084_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40953 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1657 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_22_i2427_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40954 \sine_gen/Mux_22_i2411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40954 ( input A, B, C, D, output Z );

  LUT4 #("0x7AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1658 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/Mux_40_i2396_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40955 \sine_gen/i12383_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40955 ( input A, B, C, D, output Z );

  LUT4 #("0x51AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1661 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18780_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40285 \sine_gen/i18779_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1662 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_16_i2427_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40956 \sine_gen/Mux_16_i2411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40956 ( input A, B, C, D, output Z );

  LUT4 #("0x0AF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1664 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i12644_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \sine_gen/Mux_8_i669_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1666 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18718_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40957 \sine_gen/Mux_8_i2636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40957 ( input A, B, C, D, output Z );

  LUT4 #("0x8991") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1667 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18686_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \sine_gen/Mux_12_i3898_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1668 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \sine_gen/Mux_26_i2396_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40955 \sine_gen/i12341_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1670 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40958 \sine_gen/Mux_36_i3356_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40137 \sine_gen/Mux_40_i1947_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40958 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1671 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40959 \sine_gen/i12801_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40960 \sine_gen/i12351_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40959 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40960 ( input A, B, C, D, output Z );

  LUT4 #("0x3636") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1675 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18314_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40961 \sine_gen/Mux_44_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40961 ( input A, B, C, D, output Z );

  LUT4 #("0x69C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1676 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_26_i1947_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40962 \sine_gen/Mux_26_i1931_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40962 ( input A, B, C, D, output Z );

  LUT4 #("0x334C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1678 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_12_i3259_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40963 \sine_gen/Mux_12_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40963 ( input A, B, C, D, output Z );

  LUT4 #("0x2B39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1680 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/Mux_12_i3228_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40964 \sine_gen/Mux_12_i3227_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40964 ( input A, B, C, D, output Z );

  LUT4 #("0xC78E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1683 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_8_i189_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40965 \sine_gen/Mux_8_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40965 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40966 \sine_gen/Mux_16_i716_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40967 \sine_gen/Mux_8_i2395_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40966 ( input A, B, C, D, output Z );

  LUT4 #("0x69A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40967 ( input A, B, C, D, output Z );

  LUT4 #("0x3FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1685 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/Mux_12_i3834_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \sine_gen/Mux_8_i2396_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1686 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_26_i3291_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40968 \sine_gen/Mux_22_i157_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40968 ( input A, B, C, D, output Z );

  LUT4 #("0xAA5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1688 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40969 \sine_gen/i18737_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40970 \sine_gen/i13944_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40969 ( input A, B, C, D, output Z );

  LUT4 #("0xC8FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40970 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1689 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40971 \sine_gen/Mux_40_i2364_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40972 \sine_gen/i19529_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40971 ( input A, B, C, D, output Z );

  LUT4 #("0x3099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40972 ( input A, B, C, D, output Z );

  LUT4 #("0xBFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1690 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_26_i444_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40973 \sine_gen/Mux_26_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40973 ( input A, B, C, D, output Z );

  LUT4 #("0x70C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1691 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_26_i317_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40974 \sine_gen/Mux_26_i301_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40974 ( input A, B, C, D, output Z );

  LUT4 #("0xD546") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1692 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_26_i507_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40975 \sine_gen/Mux_26_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40975 ( input A, B, C, D, output Z );

  LUT4 #("0x6A2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1694 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/i16217_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \sine_gen/Mux_26_i3259_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1696 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_40_i189_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40976 \sine_gen/Mux_40_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40976 ( input A, B, C, D, output Z );

  LUT4 #("0x70E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1698 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_26_i476_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40977 \sine_gen/Mux_26_i316_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40977 ( input A, B, C, D, output Z );

  LUT4 #("0x38E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1700 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_40_i252_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40978 \sine_gen/Mux_40_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40978 ( input A, B, C, D, output Z );

  LUT4 #("0x1C71") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1702 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_40_i221_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40979 \sine_gen/Mux_40_i205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40979 ( input A, B, C, D, output Z );

  LUT4 #("0x38E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1704 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_36_i2333_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40980 \sine_gen/Mux_36_i2317_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40980 ( input A, B, C, D, output Z );

  LUT4 #("0x3736") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1708 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40981 \sine_gen/Mux_40_i2553_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40982 \sine_gen/Mux_40_i2778_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40981 ( input A, B, C, D, output Z );

  LUT4 #("0xC363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40982 ( input A, B, C, D, output Z );

  LUT4 #("0x91A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1709 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i16229_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40983 \sine_gen/Mux_40_i2715_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40983 ( input A, B, C, D, output Z );

  LUT4 #("0xF07C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1710 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18401_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40984 \sine_gen/Mux_40_i2731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40984 ( input A, B, C, D, output Z );

  LUT4 #("0x8E51") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1714 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/Mux_26_i3834_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40308 \sine_gen/Mux_22_i2396_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1717 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i16230_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40985 \sine_gen/Mux_40_i2380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40985 ( input A, B, C, D, output Z );

  LUT4 #("0x3633") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1718 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18400_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40986 \sine_gen/Mux_40_i2700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40986 ( input A, B, C, D, output Z );

  LUT4 #("0x3B39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1720 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40715 \sine_gen/Mux_22_i669_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40987 \sine_gen/Mux_22_i412_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40987 ( input A, B, C, D, output Z );

  LUT4 #("0x50AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1722 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i12713_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \sine_gen/i12712_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1723 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_22_i1309_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 \sine_gen/Mux_22_i732_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1726 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18125_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40988 \sine_gen/Mux_40_i1612_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40988 ( input A, B, C, D, output Z );

  LUT4 #("0x9BB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1729 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i18428_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40989 \sine_gen/Mux_40_i2538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40989 ( input A, B, C, D, output Z );

  LUT4 #("0xDC02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1732 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40362 \sine_gen/i18425_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40990 \sine_gen/Mux_40_i2475_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40990 ( input A, B, C, D, output Z );

  LUT4 #("0xDAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1734 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40991 \sine_gen/Mux_40_i1785_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40992 \sine_gen/Mux_40_i2459_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40991 ( input A, B, C, D, output Z );

  LUT4 #("0xFE01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40992 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1735 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18424_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40993 \sine_gen/Mux_40_i2444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40993 ( input A, B, C, D, output Z );

  LUT4 #("0xA9AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1736 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_36_i2010_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40994 \sine_gen/Mux_36_i1498_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40994 ( input A, B, C, D, output Z );

  LUT4 #("0x332C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1738 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_26_i380_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40995 \sine_gen/Mux_26_i364_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40995 ( input A, B, C, D, output Z );

  LUT4 #("0xE83E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1740 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18907_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40996 \sine_gen/Mux_40_i1882_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40996 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1742 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40462 \sine_gen/i18431_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40997 \sine_gen/Mux_40_i1835_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40997 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1744 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18430_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40998 \sine_gen/Mux_40_i1804_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40998 ( input A, B, C, D, output Z );

  LUT4 #("0x3878") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1747 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18899_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40999 \sine_gen/Mux_40_i1770_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40999 ( input A, B, C, D, output Z );

  LUT4 #("0xF80F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1749 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40362 \sine_gen/i18439_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41000 \sine_gen/Mux_40_i1676_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41000 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1751 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40146 \sine_gen/i18182_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1752 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40308 \sine_gen/i19309_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1754 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41001 \sine_gen/Mux_40_i1371_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41002 \sine_gen/Mux_40_i1754_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41001 ( input A, B, C, D, output Z );

  LUT4 #("0x5A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41002 ( input A, B, C, D, output Z );

  LUT4 #("0xD333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1755 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18898_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41003 \sine_gen/Mux_40_i1739_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41003 ( input A, B, C, D, output Z );

  LUT4 #("0x5456") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1756 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41004 \sine_gen/i18064_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41005 \sine_gen/Mux_8_i699_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41004 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41005 ( input A, B, C, D, output Z );

  LUT4 #("0xB232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1758 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18440_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41006 \sine_gen/Mux_40_i1707_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41006 ( input A, B, C, D, output Z );

  LUT4 #("0x7F01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1763 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41007 \sine_gen/i18572_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41008 \sine_gen/Mux_26_i2619_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41007 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41008 ( input A, B, C, D, output Z );

  LUT4 #("0x85A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1764 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40304 \sine_gen/Mux_22_i4025_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41009 \sine_gen/i13963_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41009 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1766 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i19225_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41010 \sine_gen/Mux_12_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41010 ( input A, B, C, D, output Z );

  LUT4 #("0x4CFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1768 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i19226_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40466 \sine_gen/Mux_12_i3116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1770 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18155_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41011 \sine_gen/Mux_12_i3001_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41011 ( input A, B, C, D, output Z );

  LUT4 #("0xBA22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1772 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18154_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41012 \sine_gen/Mux_12_i3163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41012 ( input A, B, C, D, output Z );

  LUT4 #("0x3873") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1777 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i16220_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41013 \sine_gen/Mux_40_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41013 ( input A, B, C, D, output Z );

  LUT4 #("0xA999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1778 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i19324_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40235 \sine_gen/Mux_22_i158_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1781 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i16221_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41014 \sine_gen/Mux_40_i1339_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41014 ( input A, B, C, D, output Z );

  LUT4 #("0xD556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1783 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18446_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41015 \sine_gen/Mux_40_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41015 ( input A, B, C, D, output Z );

  LUT4 #("0x622A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1786 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41016 \sine_gen/Mux_36_i3290_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41017 \sine_gen/Mux_40_i1274_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41016 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41017 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1787 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18866_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41018 \sine_gen/Mux_40_i1259_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41018 ( input A, B, C, D, output Z );

  LUT4 #("0xC83F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1788 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_12_i3419_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41019 \sine_gen/Mux_8_i397_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41019 ( input A, B, C, D, output Z );

  LUT4 #("0xABB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1790 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18449_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41020 \sine_gen/Mux_40_i1116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41020 ( input A, B, C, D, output Z );

  LUT4 #("0x24CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1791 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18838_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41021 \sine_gen/Mux_40_i1101_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41021 ( input A, B, C, D, output Z );

  LUT4 #("0xD9B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1792 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i16199_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41022 \sine_gen/Mux_22_i3259_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41022 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1794 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18469_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41023 \sine_gen/Mux_40_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41023 ( input A, B, C, D, output Z );

  LUT4 #("0xDB32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1797 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41024 \sine_gen/Mux_22_i3612_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41025 \sine_gen/i14041_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41024 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41025 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1798 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18467_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41026 \sine_gen/Mux_40_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41026 ( input A, B, C, D, output Z );

  LUT4 #("0x1C38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1801 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/Mux_30_i3643_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41027 \sine_gen/Mux_26_i1739_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41027 ( input A, B, C, D, output Z );

  LUT4 #("0x01FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1802 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18455_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41028 \sine_gen/Mux_40_i923_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41028 ( input A, B, C, D, output Z );

  LUT4 #("0xF817") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1803 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i18466_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41029 \sine_gen/Mux_40_i908_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41029 ( input A, B, C, D, output Z );

  LUT4 #("0x11E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1804 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_30_i3612_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41030 \sine_gen/Mux_26_i1882_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41030 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1806 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41031 \sine_gen/i19566_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41032 \sine_gen/i19578_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41031 ( input A, B, C, D, output Z );

  LUT4 #("0x3C78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41032 ( input A, B, C, D, output Z );

  LUT4 #("0xEE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1808 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18454_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41033 \sine_gen/Mux_40_i731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41033 ( input A, B, C, D, output Z );

  LUT4 #("0x7E05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1812 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41034 \sine_gen/Mux_26_i2174_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41035 \sine_gen/i17888_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41034 ( input A, B, C, D, output Z );

  LUT4 #("0x2788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41035 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1815 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i12900_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41036 \sine_gen/Mux_26_i1549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41036 ( input A, B, C, D, output Z );

  LUT4 #("0x807E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1816 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40678 \sine_gen/Mux_36_i476_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41037 \sine_gen/Mux_36_i316_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41037 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1819 ( input C1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41038 \sine_gen/i14128_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41039 \sine_gen/i19594_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41038 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41039 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1820 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18839_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41040 \sine_gen/i12344_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41040 ( input A, B, C, D, output Z );

  LUT4 #("0x817E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1823 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41041 \sine_gen/Mux_16_i765_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41042 \sine_gen/Mux_16_i701_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41041 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41042 ( input A, B, C, D, output Z );

  LUT4 #("0x4D48") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1825 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40235 \sine_gen/i19241_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1830 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_8_i252_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41043 \sine_gen/Mux_8_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41043 ( input A, B, C, D, output Z );

  LUT4 #("0x3871") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1832 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_16_i891_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41044 \sine_gen/Mux_16_i653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41044 ( input A, B, C, D, output Z );

  LUT4 #("0x2DB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1834 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41045 \sine_gen/Mux_26_i986_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41046 \sine_gen/Mux_26_i1371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41045 ( input A, B, C, D, output Z );

  LUT4 #("0xC78E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41046 ( input A, B, C, D, output Z );

  LUT4 #("0x646C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1835 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/Mux_30_i3450_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41047 \sine_gen/Mux_26_i251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41047 ( input A, B, C, D, output Z );

  LUT4 #("0xD99B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1837 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41048 \sine_gen/i12947_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41049 \sine_gen/i12721_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41048 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41049 ( input A, B, C, D, output Z );

  LUT4 #("0x37C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1840 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40334 \sine_gen/i18168_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1841 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40235 \sine_gen/i19172_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1842 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41050 \sine_gen/Mux_16_i348_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41051 \sine_gen/Mux_16_i475_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41050 ( input A, B, C, D, output Z );

  LUT4 #("0xB429") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41051 ( input A, B, C, D, output Z );

  LUT4 #("0x3D63") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1843 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_16_i476_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41052 \sine_gen/Mux_16_i188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41052 ( input A, B, C, D, output Z );

  LUT4 #("0x18C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1844 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_16_i444_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41053 \sine_gen/Mux_16_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41053 ( input A, B, C, D, output Z );

  LUT4 #("0x6DB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1848 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/Mux_44_i3833_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40765 \sine_gen/i14092_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1850 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41054 \sine_gen/i19565_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40644 \sine_gen/i19571_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41054 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1855 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_16_i507_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41055 \sine_gen/Mux_16_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41055 ( input A, B, C, D, output Z );

  LUT4 #("0xBC69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1856 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18487_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41056 \sine_gen/Mux_40_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41056 ( input A, B, C, D, output Z );

  LUT4 #("0x1788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1859 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i18391_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41057 \sine_gen/Mux_26_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41057 ( input A, B, C, D, output Z );

  LUT4 #("0x17A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1862 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41058 \sine_gen.i12903_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40729 \sine_gen/i12730_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41058 ( input A, B, C, D, output Z );

  LUT4 #("0xE01F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1866 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_30_i3356_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41059 \sine_gen/Mux_26_i954_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41059 ( input A, B, C, D, output Z );

  LUT4 #("0xE837") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1868 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18389_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41060 \sine_gen/Mux_26_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41060 ( input A, B, C, D, output Z );

  LUT4 #("0x13C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1872 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41061 \sine_gen/Mux_16_i220_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41062 \sine_gen/Mux_16_i251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41061 ( input A, B, C, D, output Z );

  LUT4 #("0x9249") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41062 ( input A, B, C, D, output Z );

  LUT4 #("0xB4D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1875 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18388_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41063 \sine_gen/Mux_26_i908_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41063 ( input A, B, C, D, output Z );

  LUT4 #("0x03E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1877 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/Mux_40_i2301_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \sine_gen/Mux_40_i2300_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1879 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40235 \sine_gen/i18772_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1880 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41064 \sine_gen/i17931_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \sine_gen/i15106474_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41064 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1883 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_16_i221_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41065 \sine_gen/Mux_16_i205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41065 ( input A, B, C, D, output Z );

  LUT4 #("0xDB69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1885 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_16_i189_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41066 \sine_gen/Mux_16_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41066 ( input A, B, C, D, output Z );

  LUT4 #("0x7896") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1886 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18178_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41067 \sine_gen/Mux_12_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41067 ( input A, B, C, D, output Z );

  LUT4 #("0x13C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1888 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40403 \sine_gen/i18179_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41068 \sine_gen/Mux_12_i2859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41068 ( input A, B, C, D, output Z );

  LUT4 #("0xDD02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1890 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i18200_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41069 \sine_gen/Mux_12_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41069 ( input A, B, C, D, output Z );

  LUT4 #("0x4FD3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1891 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i16241_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41070 \sine_gen/Mux_12_i2778_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41070 ( input A, B, C, D, output Z );

  LUT4 #("0xB244") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1894 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18199_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41071 \sine_gen/Mux_12_i2715_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41071 ( input A, B, C, D, output Z );

  LUT4 #("0xDF22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1896 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_36_i1820_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41072 \sine_gen/Mux_36_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41072 ( input A, B, C, D, output Z );

  LUT4 #("0x878F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1899 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40137 \sine_gen/i16244_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1902 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41073 \sine_gen/Mux_12_i3960_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41074 \sine_gen/Mux_16_i157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41073 ( input A, B, C, D, output Z );

  LUT4 #("0x7CEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41074 ( input A, B, C, D, output Z );

  LUT4 #("0x4B96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1903 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_16_i158_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41075 \sine_gen/Mux_16_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41075 ( input A, B, C, D, output Z );

  LUT4 #("0xA492") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1905 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41076 \sine_gen/i19502_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41077 \sine_gen/i12709_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41076 ( input A, B, C, D, output Z );

  LUT4 #("0x336C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41077 ( input A, B, C, D, output Z );

  LUT4 #("0xB43C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1906 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41078 \sine_gen/i12887_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40644 \sine_gen/i12798_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41078 ( input A, B, C, D, output Z );

  LUT4 #("0xC837") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1908 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41079 \sine_gen/i12657_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41080 \sine_gen/i19517_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41079 ( input A, B, C, D, output Z );

  LUT4 #("0x7564") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41080 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1910 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41081 \sine_gen.i14062_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41082 \sine_gen/Mux_36_i1402_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41081 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41082 ( input A, B, C, D, output Z );

  LUT4 #("0x3236") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1912 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41083 \sine_gen/Mux_22_i3898_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41084 \sine_gen/i1_2_lut_adj_70 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41083 ( input A, B, C, D, output Z );

  LUT4 #("0xAA03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41084 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1916 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/Mux_22_i3356_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41085 \sine_gen/i14042_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41085 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1919 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \sine_gen/Mux_16_i893_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \sine_gen/Mux_16_i892_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1922 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/Mux_36_i636_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41086 \sine_gen/Mux_36_i635_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41086 ( input A, B, C, D, output Z );

  LUT4 #("0x7E07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1924 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \sine_gen/i19251_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \sine_gen/i19250_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1926 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41087 \sine_gen/Mux_12_i4025_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41088 \sine_gen/Mux_12_i4024_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41087 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41088 ( input A, B, C, D, output Z );

  LUT4 #("0x07FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1930 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41089 \sine_gen/i12725_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41090 \sine_gen/i19520_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41089 ( input A, B, C, D, output Z );

  LUT4 #("0x55E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41090 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1935 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41091 \sine_gen/i12759_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41092 \sine_gen/i19585_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41091 ( input A, B, C, D, output Z );

  LUT4 #("0x8D0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41092 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1936 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41093 \sine_gen/Mux_12_i1978_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41094 \sine_gen/Mux_12_i3612_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41093 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41094 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1937 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41095 \sine_gen/i18925_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 \sine_gen/Mux_12_i3643_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41095 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1939 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/i18045_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40235 \sine_gen/i18044_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1940 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41096 \sine_gen/i17867_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40493 \sine_gen/i14099_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41096 ( input A, B, C, D, output Z );

  LUT4 #("0xC393") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1942 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/Mux_36_i413_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41097 \sine_gen/Mux_36_i397_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41097 ( input A, B, C, D, output Z );

  LUT4 #("0xABAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1945 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40146 \sine_gen/i18077_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1946 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/Mux_36_i573_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41098 \sine_gen/Mux_36_i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41098 ( input A, B, C, D, output Z );

  LUT4 #("0xE07F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1950 ( input D1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41099 \sine_gen/i14014_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41100 \sine_gen/i19550_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41099 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41100 ( input A, B, C, D, output Z );

  LUT4 #("0xECEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1955 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40235 \sine_gen/i18057_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1956 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i18236_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40235 \sine_gen/Mux_16_i3067_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1958 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_22_i2333_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41101 \sine_gen/Mux_22_i2317_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41101 ( input A, B, C, D, output Z );

  LUT4 #("0x03FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1962 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18725_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \sine_gen/Mux_44_i3067_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1964 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_36_i252_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40611 \sine_gen/Mux_36_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1966 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i19177_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41102 \sine_gen/Mux_22_i1676_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41102 ( input A, B, C, D, output Z );

  LUT4 #("0xADA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1967 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41103 \sine_gen/Mux_30_i2874_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41104 \sine_gen/Mux_22_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41103 ( input A, B, C, D, output Z );

  LUT4 #("0xA6DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41104 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1970 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41105 \sine_gen/Mux_12_i1785_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41106 \sine_gen/Mux_12_i2874_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41105 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41106 ( input A, B, C, D, output Z );

  LUT4 #("0xFB20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1971 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41107 \sine_gen/i18461_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41108 \sine_gen/Mux_12_i2619_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41107 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41108 ( input A, B, C, D, output Z );

  LUT4 #("0x8A51") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1972 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/i18548_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40341 \sine_gen/Mux_12_i605_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1977 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \sine_gen/i19318_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \sine_gen/Mux_22_i1467_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1978 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_22_i1530_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41109 \sine_gen/Mux_22_i1274_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41109 ( input A, B, C, D, output Z );

  LUT4 #("0x80FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1980 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41110 \sine_gen/Mux_36_i3195_3_lut_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41111 \sine_gen/i12845_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41110 ( input A, B, C, D, output Z );

  LUT4 #("0xEE55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41111 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1982 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/Mux_36_i1018_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41112 \sine_gen/Mux_36_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41112 ( input A, B, C, D, output Z );

  LUT4 #("0xBB32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1984 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18241_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41113 \sine_gen/Mux_12_i2700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41113 ( input A, B, C, D, output Z );

  LUT4 #("0x33E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1986 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i18242_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41114 \sine_gen/Mux_12_i2731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41114 ( input A, B, C, D, output Z );

  LUT4 #("0x9A19") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1989 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/Mux_22_i636_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41115 \sine_gen/Mux_22_i635_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41115 ( input A, B, C, D, output Z );

  LUT4 #("0x2BAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1990 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/i19303_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \sine_gen/Mux_22_i924_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1993 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40146 \sine_gen/i18105_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1994 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40971 \sine_gen/Mux_26_i2364_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41116 \sine_gen/i19507_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41116 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1996 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41117 \sine_gen.i18499_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41118 \sine_gen/i13971_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41117 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41118 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2002 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/Mux_12_i2299_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41119 \sine_gen/i13891_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41119 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2004 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/Mux_12_i2301_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \sine_gen/Mux_12_i2300_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2009 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40137 \sine_gen/i19094_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2010 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \sine_gen/Mux_12_i3067_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \sine_gen/i12667_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2012 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18784_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41120 \sine_gen/Mux_12_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41120 ( input A, B, C, D, output Z );

  LUT4 #("0x3BDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2014 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40213 \sine_gen/i14734288_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2019 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18748_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40285 \sine_gen/Mux_8_i158_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2021 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \sine_gen/i18437_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41121 \sine_gen/Mux_12_i1691_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41121 ( input A, B, C, D, output Z );

  LUT4 #("0xF08F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2022 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41122 \sine_gen/Mux_12_i1498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41123 \sine_gen/Mux_12_i1754_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41122 ( input A, B, C, D, output Z );

  LUT4 #("0xC387") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41123 ( input A, B, C, D, output Z );

  LUT4 #("0x878F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2023 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i18436_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41124 \sine_gen/Mux_12_i1739_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41124 ( input A, B, C, D, output Z );

  LUT4 #("0x3326") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2026 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/i18760_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 \sine_gen/Mux_8_i317_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2027 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40863 \sine_gen/Mux_8_i476_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41125 \sine_gen/Mux_8_i316_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41125 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2029 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41126 \sine_gen/i18787_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41127 \sine_gen/i18433_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41126 ( input A, B, C, D, output Z );

  LUT4 #("0x5702") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41127 ( input A, B, C, D, output Z );

  LUT4 #("0xFA3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2033 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18463_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41128 \sine_gen/Mux_12_i1483_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41128 ( input A, B, C, D, output Z );

  LUT4 #("0x01EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2034 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \sine_gen/i16214_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41129 \sine_gen/Mux_12_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41129 ( input A, B, C, D, output Z );

  LUT4 #("0xC999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2036 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \sine_gen/Mux_8_i1244_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \sine_gen/i18458_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2037 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i18491_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41130 \sine_gen/Mux_12_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41130 ( input A, B, C, D, output Z );

  LUT4 #("0x5870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2040 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41131 \sine_gen/Mux_12_i2364_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41090 \sine_gen/i19506_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41131 ( input A, B, C, D, output Z );

  LUT4 #("0x5099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2045 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41132 \sine_gen.i12921_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41133 \sine_gen.i13867_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41132 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41133 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2054 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41134 \sine_gen/Mux_22_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41135 \sine_gen/Mux_30_i2746_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41134 ( input A, B, C, D, output Z );

  LUT4 #("0x4A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41135 ( input A, B, C, D, output Z );

  LUT4 #("0x26B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2062 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41136 \sine_gen/Mux_30_i2682_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41137 \sine_gen/Mux_30_i2715_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41136 ( input A, B, C, D, output Z );

  LUT4 #("0xD0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41137 ( input A, B, C, D, output Z );

  LUT4 #("0xC3E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2064 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41138 \sine_gen/Mux_12_i1274_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41139 \sine_gen/Mux_16_i3576_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41138 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41139 ( input A, B, C, D, output Z );

  LUT4 #("0x999B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2068 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41140 \sine_gen/i12350_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41141 \sine_gen/i19208_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41140 ( input A, B, C, D, output Z );

  LUT4 #("0x1EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41141 ( input A, B, C, D, output Z );

  LUT4 #("0x664D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2070 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41142 \sine_gen/Mux_16_i3148_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41143 \sine_gen/Mux_16_i3163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41142 ( input A, B, C, D, output Z );

  LUT4 #("0xD643") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41143 ( input A, B, C, D, output Z );

  LUT4 #("0x17C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2075 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41144 \sine_gen/Mux_30_i2619_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41145 \sine_gen/Mux_30_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41144 ( input A, B, C, D, output Z );

  LUT4 #("0x6339") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41145 ( input A, B, C, D, output Z );

  LUT4 #("0x4BDA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2076 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41146 \sine_gen/i12681_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41147 \sine_gen/Mux_16_i3131_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41146 ( input A, B, C, D, output Z );

  LUT4 #("0x5A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41147 ( input A, B, C, D, output Z );

  LUT4 #("0xB452") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2079 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41148 \sine_gen/i12823_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41149 \sine_gen/i12348_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41148 ( input A, B, C, D, output Z );

  LUT4 #("0xD999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41149 ( input A, B, C, D, output Z );

  LUT4 #("0x15EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2086 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41150 \sine_gen/i12687_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41151 \sine_gen/i12683_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41150 ( input A, B, C, D, output Z );

  LUT4 #("0xE5A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41151 ( input A, B, C, D, output Z );

  LUT4 #("0x13EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2095 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41152 \sine_gen/i12679_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41153 \sine_gen/Mux_12_i1835_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41152 ( input A, B, C, D, output Z );

  LUT4 #("0xAA95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41153 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2096 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41154 \sine_gen/Mux_30_i3100_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41155 \sine_gen/i12749_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41154 ( input A, B, C, D, output Z );

  LUT4 #("0x59BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41155 ( input A, B, C, D, output Z );

  LUT4 #("0x1EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2101 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41156 \sine_gen/i12755_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41157 \sine_gen/Mux_30_i3131_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41156 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41157 ( input A, B, C, D, output Z );

  LUT4 #("0xA16A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2103 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41158 \sine_gen/Mux_30_i3148_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41159 \sine_gen/Mux_22_i2395_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41158 ( input A, B, C, D, output Z );

  LUT4 #("0x85E9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41159 ( input A, B, C, D, output Z );

  LUT4 #("0x77A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41160 \sine_gen/Mux_16_i3100_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41161 \sine_gen/Mux_12_i1882_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41160 ( input A, B, C, D, output Z );

  LUT4 #("0x5BD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41161 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2116 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41162 \sine_gen.i19510_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41163 \sine_gen/i12877_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41162 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41163 ( input A, B, C, D, output Z );

  LUT4 #("0x1CCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2119 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41164 \sine_gen/Mux_26_i3612_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41165 \sine_gen/Mux_26_i1978_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41164 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41165 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2123 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41166 \sine_gen/Mux_44_i3163_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41167 \sine_gen/Mux_40_i506_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41166 ( input A, B, C, D, output Z );

  LUT4 #("0x1C73") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41167 ( input A, B, C, D, output Z );

  LUT4 #("0x9B92") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2132 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41168 \sine_gen/Mux_44_i3131_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41169 \sine_gen/Mux_44_i3148_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41168 ( input A, B, C, D, output Z );

  LUT4 #("0xC61C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41169 ( input A, B, C, D, output Z );

  LUT4 #("0xB625") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41170 \sine_gen/Mux_40_i1483_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41171 \sine_gen/Mux_44_i3100_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41170 ( input A, B, C, D, output Z );

  LUT4 #("0x5542") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41171 ( input A, B, C, D, output Z );

  LUT4 #("0x783E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2140 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41172 \sine_gen/Mux_40_i1498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41173 \sine_gen/Mux_44_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41172 ( input A, B, C, D, output Z );

  LUT4 #("0xA587") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41173 ( input A, B, C, D, output Z );

  LUT4 #("0x4FD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41174 \sine_gen/Mux_16_i3085_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41175 \sine_gen/Mux_12_i2459_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41174 ( input A, B, C, D, output Z );

  LUT4 #("0x7C36") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41175 ( input A, B, C, D, output Z );

  LUT4 #("0xF00B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2159 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41176 \sine_gen/Mux_40_i2682_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41177 \sine_gen/i19207_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41176 ( input A, B, C, D, output Z );

  LUT4 #("0x0A75") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41177 ( input A, B, C, D, output Z );

  LUT4 #("0xC71E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2171 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41178 \sine_gen/Mux_16_i2906_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41179 \sine_gen/Mux_12_i2553_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41178 ( input A, B, C, D, output Z );

  LUT4 #("0xA65B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41179 ( input A, B, C, D, output Z );

  LUT4 #("0x9399") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2173 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41180 \sine_gen/Mux_30_i1913_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41181 \sine_gen/Mux_30_i3163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41180 ( input A, B, C, D, output Z );

  LUT4 #("0x554A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41181 ( input A, B, C, D, output Z );

  LUT4 #("0x1C73") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41182 \sine_gen/Mux_16_i2874_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41183 \sine_gen/Mux_12_i2682_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41182 ( input A, B, C, D, output Z );

  LUT4 #("0xD69D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41183 ( input A, B, C, D, output Z );

  LUT4 #("0x15A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2191 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41184 \sine_gen/Mux_22_i3482_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41185 \sine_gen/Mux_22_i3163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41184 ( input A, B, C, D, output Z );

  LUT4 #("0x8003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41185 ( input A, B, C, D, output Z );

  LUT4 #("0xA811") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41186 \sine_gen/Mux_30_i1595_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41187 \sine_gen/Mux_30_i1691_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41186 ( input A, B, C, D, output Z );

  LUT4 #("0xB9D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41187 ( input A, B, C, D, output Z );

  LUT4 #("0xA07E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41188 \sine_gen/Mux_26_i205_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41189 \sine_gen/i19486_2_lut_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41188 ( input A, B, C, D, output Z );

  LUT4 #("0x64C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41189 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2198 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41190 \sine_gen/Mux_16_i2778_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41191 \sine_gen/Mux_16_i2809_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41190 ( input A, B, C, D, output Z );

  LUT4 #("0x5D24") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41191 ( input A, B, C, D, output Z );

  LUT4 #("0xC349") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41192 \sine_gen/Mux_30_i1549_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41193 \sine_gen/Mux_30_i1564_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41192 ( input A, B, C, D, output Z );

  LUT4 #("0x66AB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41193 ( input A, B, C, D, output Z );

  LUT4 #("0xA05E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41194 \sine_gen/Mux_40_i3100_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41195 \sine_gen/Mux_40_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41194 ( input A, B, C, D, output Z );

  LUT4 #("0x83F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41195 ( input A, B, C, D, output Z );

  LUT4 #("0x70EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41196 \sine_gen/Mux_16_i2746_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41197 \sine_gen/Mux_12_i3100_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41196 ( input A, B, C, D, output Z );

  LUT4 #("0x4F24") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41197 ( input A, B, C, D, output Z );

  LUT4 #("0xB30C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2212 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41198 \sine_gen/Mux_30_i1466_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41199 \sine_gen/Mux_30_i1498_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41198 ( input A, B, C, D, output Z );

  LUT4 #("0x246C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41199 ( input A, B, C, D, output Z );

  LUT4 #("0x8F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2217 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41200 \sine_gen/i14144_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41201 \sine_gen/i14174_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41200 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41201 ( input A, B, C, D, output Z );

  LUT4 #("0x3337") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41202 \sine_gen/Mux_44_i251_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40688 \sine_gen/Mux_44_i859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41202 ( input A, B, C, D, output Z );

  LUT4 #("0xA96A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2228 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41203 \sine_gen/i12264_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41204 \sine_gen/Mux_16_i2715_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41203 ( input A, B, C, D, output Z );

  LUT4 #("0x363C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41204 ( input A, B, C, D, output Z );

  LUT4 #("0xCE31") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41205 \sine_gen/Mux_16_i2619_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41206 \sine_gen/Mux_16_i2682_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41205 ( input A, B, C, D, output Z );

  LUT4 #("0x4B2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41206 ( input A, B, C, D, output Z );

  LUT4 #("0xB3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41207 \sine_gen/i12306_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41208 \sine_gen/Mux_30_i1274_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41207 ( input A, B, C, D, output Z );

  LUT4 #("0x556A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41208 ( input A, B, C, D, output Z );

  LUT4 #("0x62A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41209 \sine_gen/Mux_16_i285_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41210 \sine_gen/Mux_16_i2588_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41209 ( input A, B, C, D, output Z );

  LUT4 #("0x6DB6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41210 ( input A, B, C, D, output Z );

  LUT4 #("0x6331") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2250 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41211 \sine_gen/Mux_16_i379_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41212 \sine_gen/Mux_16_i2573_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41211 ( input A, B, C, D, output Z );

  LUT4 #("0xB69A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41212 ( input A, B, C, D, output Z );

  LUT4 #("0x98CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2252 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41213 \sine_gen/Mux_16_i859_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41214 \sine_gen/Mux_8_i2874_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41213 ( input A, B, C, D, output Z );

  LUT4 #("0x7186") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41214 ( input A, B, C, D, output Z );

  LUT4 #("0x5E7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2257 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41215 \sine_gen/Mux_16_i1038_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41216 \sine_gen/Mux_16_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41215 ( input A, B, C, D, output Z );

  LUT4 #("0x79C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41216 ( input A, B, C, D, output Z );

  LUT4 #("0x97A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41217 \sine_gen/Mux_30_i716_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41218 \sine_gen/Mux_26_i506_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41217 ( input A, B, C, D, output Z );

  LUT4 #("0x7887") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41218 ( input A, B, C, D, output Z );

  LUT4 #("0xE03E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2265 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41219 \sine_gen/Mux_40_i4024_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41220 \sine_gen/Mux_40_i3960_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41219 ( input A, B, C, D, output Z );

  LUT4 #("0x15FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41220 ( input A, B, C, D, output Z );

  LUT4 #("0x7EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2268 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41221 \sine_gen/Mux_44_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41222 \sine_gen/Mux_44_i220_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41221 ( input A, B, C, D, output Z );

  LUT4 #("0xBD6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41222 ( input A, B, C, D, output Z );

  LUT4 #("0x9429") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2272 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41223 \sine_gen/Mux_16_i1913_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41224 \sine_gen/Mux_8_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41223 ( input A, B, C, D, output Z );

  LUT4 #("0x11EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41224 ( input A, B, C, D, output Z );

  LUT4 #("0xF081") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2277 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41225 \sine_gen/Mux_16_i1243_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41226 \sine_gen/Mux_16_i1084_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41225 ( input A, B, C, D, output Z );

  LUT4 #("0x9956") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41226 ( input A, B, C, D, output Z );

  LUT4 #("0x92B6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2288 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41227 \sine_gen/Mux_16_i1274_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41228 \sine_gen/Mux_8_i2490_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41227 ( input A, B, C, D, output Z );

  LUT4 #("0x38E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41228 ( input A, B, C, D, output Z );

  LUT4 #("0xA855") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41229 \sine_gen/Mux_16_i1356_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41230 \sine_gen/Mux_16_i1595_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41229 ( input A, B, C, D, output Z );

  LUT4 #("0xC786") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41230 ( input A, B, C, D, output Z );

  LUT4 #("0xCBB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41231 \sine_gen/Mux_30_i379_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41232 \sine_gen/Mux_30_i475_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41231 ( input A, B, C, D, output Z );

  LUT4 #("0xCB6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41232 ( input A, B, C, D, output Z );

  LUT4 #("0x4B6D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2300 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41233 \sine_gen/Mux_16_i1371_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41234 \sine_gen/Mux_16_i1564_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41233 ( input A, B, C, D, output Z );

  LUT4 #("0x15E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41234 ( input A, B, C, D, output Z );

  LUT4 #("0xC30E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2302 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41235 \sine_gen/Mux_30_i285_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41236 \sine_gen/Mux_30_i348_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41235 ( input A, B, C, D, output Z );

  LUT4 #("0x799E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41236 ( input A, B, C, D, output Z );

  LUT4 #("0x86E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41237 \sine_gen/Mux_16_i1498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41238 \sine_gen/Mux_16_i1549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41237 ( input A, B, C, D, output Z );

  LUT4 #("0x9E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41238 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2308 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41239 \sine_gen/Mux_40_i1978_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41240 \sine_gen/Mux_40_i3612_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41239 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41240 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2312 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41241 \sine_gen/Mux_30_i220_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41242 \sine_gen/Mux_30_i251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41241 ( input A, B, C, D, output Z );

  LUT4 #("0x8661") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41242 ( input A, B, C, D, output Z );

  LUT4 #("0xE178") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2314 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41243 \sine_gen/Mux_16_i1466_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41244 \sine_gen/Mux_16_i1483_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41243 ( input A, B, C, D, output Z );

  LUT4 #("0x246C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41244 ( input A, B, C, D, output Z );

  LUT4 #("0xE187") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2319 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41245 \sine_gen/Mux_26_i1483_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41246 \sine_gen/Mux_26_i1274_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41245 ( input A, B, C, D, output Z );

  LUT4 #("0x01F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41246 ( input A, B, C, D, output Z );

  LUT4 #("0x78F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41247 \sine_gen/Mux_26_i1498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41248 \sine_gen/Mux_30_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41247 ( input A, B, C, D, output Z );

  LUT4 #("0xA587") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41248 ( input A, B, C, D, output Z );

  LUT4 #("0x9EE6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2330 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41249 \sine_gen/Mux_26_i3960_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41250 \sine_gen/Mux_26_i4024_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41249 ( input A, B, C, D, output Z );

  LUT4 #("0x7FA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41250 ( input A, B, C, D, output Z );

  LUT4 #("0x1F3E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2342 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41251 \sine_gen/Mux_26_i3085_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41252 \sine_gen/Mux_26_i3100_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41251 ( input A, B, C, D, output Z );

  LUT4 #("0x7E55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41252 ( input A, B, C, D, output Z );

  LUT4 #("0xD522") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2345 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41253 \sine_gen/Mux_26_i1785_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41254 \sine_gen/Mux_26_i1754_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41253 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41254 ( input A, B, C, D, output Z );

  LUT4 #("0x9B33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2351 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41255 \sine_gen/Mux_26_i2778_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41256 \sine_gen/Mux_26_i1835_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41255 ( input A, B, C, D, output Z );

  LUT4 #("0x91A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41256 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2357 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41257 \sine_gen/Mux_26_i2700_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41258 \sine_gen/Mux_26_i2459_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41257 ( input A, B, C, D, output Z );

  LUT4 #("0x7565") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41258 ( input A, B, C, D, output Z );

  LUT4 #("0xAA45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2360 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41259 \sine_gen/Mux_26_i2553_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41260 \sine_gen/Mux_26_i2682_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41259 ( input A, B, C, D, output Z );

  LUT4 #("0x8C73") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41260 ( input A, B, C, D, output Z );

  LUT4 #("0x07A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2364 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41261 \sine_gen/i15_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41262 \sine_gen/i14291_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41261 ( input A, B, C, D, output Z );

  LUT4 #("0x3C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41262 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2366 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41263 \sine_gen.SLICE_2366_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41264 \sine_gen/i19673_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41263 ( input A, B, C, D, output Z );

  LUT4 #("0x1C31") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41264 ( input A, B, C, D, output Z );

  LUT4 #("0x242D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2367 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41265 \sine_gen/i357_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41266 \sine_gen/i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41265 ( input A, B, C, D, output Z );

  LUT4 #("0x1416") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41266 ( input A, B, C, D, output Z );

  LUT4 #("0x1168") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2379 ( input D1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41267 \sine_gen/i14118_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41268 \sine_gen/Mux_44_i2426_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41267 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41268 ( input A, B, C, D, output Z );

  LUT4 #("0xF05A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2383 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41269 \sine_gen/Mux_44_i1658_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41270 \sine_gen/Mux_44_i1722_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41269 ( input A, B, C, D, output Z );

  LUT4 #("0xC333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41270 ( input A, B, C, D, output Z );

  LUT4 #("0x555A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2384 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41271 \sine_gen/Mux_30_i172_3_lut_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41272 \sine_gen/Mux_30_i14_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41271 ( input A, B, C, D, output Z );

  LUT4 #("0x6B6B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41272 ( input A, B, C, D, output Z );

  LUT4 #("0xEE77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2387 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41273 \sine_gen/i19538_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41274 \sine_gen/i19522_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41273 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41274 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2389 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41275 \sine_gen/i19526_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41276 \sine_gen/i19513_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41275 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41276 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2390 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41277 \sine_gen/Mux_16_i172_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41278 \sine_gen/Mux_16_i14_3_lut_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41277 ( input A, B, C, D, output Z );

  LUT4 #("0x66DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41278 ( input A, B, C, D, output Z );

  LUT4 #("0xF5AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2396 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41279 \sine_gen/Mux_8_i3195_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41280 \sine_gen/i19536_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41279 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41280 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2401 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41281 \sine_gen/i14182_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41282 \sine_gen/Mux_26_i3993_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41281 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41282 ( input A, B, C, D, output Z );

  LUT4 #("0xC1C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2404 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41283 \sine_gen/Mux_16_i1722_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41284 \sine_gen/Mux_16_i1658_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41283 ( input A, B, C, D, output Z );

  LUT4 #("0x5656") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41284 ( input A, B, C, D, output Z );

  LUT4 #("0xC03F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2409 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41285 \sine_gen/Mux_44_i2380_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41286 \sine_gen/Mux_44_i2553_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41285 ( input A, B, C, D, output Z );

  LUT4 #("0xF05A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41286 ( input A, B, C, D, output Z );

  LUT4 #("0x0CF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2416 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41287 \sine_gen/i14176_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41288 \sine_gen/Mux_40_i3993_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41287 ( input A, B, C, D, output Z );

  LUT4 #("0x7F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41288 ( input A, B, C, D, output Z );

  LUT4 #("0xCC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2426 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41289 \sine_gen/i14360_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40413 \sine_gen/i18596_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41289 ( input A, B, C, D, output Z );

  LUT4 #("0x3355") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2430 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40739 \sine_gen/i16226_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41290 \sine_gen/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41290 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2432 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 \sine_gen/i19085_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41291 \sine_gen/i5_4_lut_adj_67 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41291 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2435 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40137 \sine_gen/i16238_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2437 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41292 \sine_gen/i13842_1_lut_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40440 \sine_gen/i13841_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41292 ( input A, B, C, D, output Z );

  LUT4 #("0x5F5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2462 ( input D1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41293 \sine_gen/i12704_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \sine_gen/i18074_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41293 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2507 ( input D1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41294 \sine_gen/i14026_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41039 \sine_gen/i19584_1_lut_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41294 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2528 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40235 \sine_gen/i18265_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2540 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40308 \sine_gen/i19090_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2548 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40308 \sine_gen/i18694_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2566 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40146 \sine_gen/i18833_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2580 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40308 \sine_gen/i18128_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2596 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40213 \sine_gen/i18025_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2598 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \sine_gen/Mux_36_i1244_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \sine_gen/Mux_36_i2747_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2607 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40213 \sine_gen/i18163_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2613 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40137 \sine_gen/i19093_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2614 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40235 \sine_gen/i19150_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2632 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40334 \sine_gen/i18114_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2639 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40308 \sine_gen/i19239_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2640 ( output F0 );
  wire   GNDI;

  lut41295 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut41295 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2644 ( input DI1, D1, C1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41296 \sine_gen/i1_2_lut_adj_71 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41297 \sine_gen/i19665_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/slow_clk_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41296 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41297 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Vc ( input PADDO, output Vc );
  wire   VCCI;

  BB_B_B \Vc_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vc));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vc) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module Vbn ( input PADDO, output Vbn );
  wire   VCCI;

  BB_B_B \Vbn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vbn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vbn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vb ( input PADDO, output Vb );
  wire   VCCI;

  BB_B_B \Vb_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vb));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vb) = (0:0:0,0:0:0);
  endspecify

endmodule

module Van ( input PADDO, output Van );
  wire   VCCI;

  BB_B_B \Van_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Van));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Van) = (0:0:0,0:0:0);
  endspecify

endmodule

module Va ( input PADDO, output Va );
  wire   VCCI;

  BB_B_B \Va_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Va));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Va) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vcn ( input PADDO, output Vcn );
  wire   VCCI;

  BB_B_B \Vcn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vcn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vcn) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
