# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CortexM3.srcs/sources_1/ip/clk_wiz_0" \
"../../../../CortexM3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../CortexM3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../CortexM3.srcs/sources_1/ip/wr_fifo/sim/wr_fifo.v" \
"../../../../CortexM3.srcs/sources_1/ip/rd_fifo/sim/rd_fifo.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" \
"../../../../CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" \
"../../../../../my_rtl/CortexM3.v" \
"../../../../../my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM0.v" \
"../../../../../my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM1.v" \
"../../../../../my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM2.v" \
"../../../../../my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS0.v" \
"../../../../../my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS1.v" \
"../../../../../my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS2.v" \
"../../../../../my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v" \
"../../../../../my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix.v" \
"../../../../../my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix_default_slave.v" \
"../../../../../my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM0.v" \
"../../../../../my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM1.v" \
"../../../../../my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM2.v" \
"../../../../../my_rtl/peripheral/vip/hdmi/asyn_rst_syn.v" \
"../../../../../my_rtl/peripheral/vip/ov5640/cmos_capture_data.v" \
"../../../../../my_rtl/bus/apb/cmsdk_ahb_to_apb.v" \
"../../../../../my_rtl/peripheral/sram/cmsdk_ahb_to_sram.v" \
"../../../../../my_rtl/peripheral/led/cmsdk_apb3_eg_slave_interface_led.v" \
"../../../../../my_rtl/peripheral/led/cmsdk_apb3_eg_slave_led.v" \
"../../../../../my_rtl/bus/apb/cmsdk_apb_slave_mux.v" \
"../../../../../my_rtl/peripheral/uart/cmsdk_apb_uart.v" \
"../../../../../my_rtl/peripheral/sram/cmsdk_fpga_sram.v" \
"../../../../../my_rtl/core/cortexm3ds_logic.v" \
"../../../../../my_rtl/peripheral/button/custom_apb_button.v" \
"../../../../../my_rtl/peripheral/hdmi/custom_apb_hdmi.v" \
"../../../../../my_rtl/peripheral/led/custom_apb_led.v" \
"../../../../../my_rtl/peripheral/vip/ddr3/ddr3_fifo_ctrl.v" \
"../../../../../my_rtl/peripheral/vip/ddr3/ddr3_rw.v" \
"../../../../../my_rtl/peripheral/vip/ddr3/ddr3_top.v" \
"../../../../../my_rtl/peripheral/vip/hdmi/dvi_encoder.v" \
"../../../../../my_rtl/peripheral/vip/hdmi/dvi_transmitter_top.v" \
"../../../../../my_rtl/peripheral/vip/hdmi/hdmi_top.v" \
"../../../../../my_rtl/peripheral/vip/ov5640/i2c_dri.v" \
"../../../../../my_rtl/peripheral/vip/ov5640/i2c_ov5640_rgb565_cfg.v" \
"../../../../../my_rtl/peripheral/vip/ov5640/ov5640_dri.v" \
"../../../../../my_rtl/peripheral/vip/ov5640_hdmi.v" \
"../../../../../my_rtl/peripheral/vip/vip/rgb2ycbcr.v" \
"../../../../../my_rtl/peripheral/vip/hdmi/serializer_10_to_1.v" \
"../../../../../my_rtl/peripheral/vip/hdmi/video_driver.v" \
"../../../../../my_rtl/peripheral/vip/vip/vip.v" \
"../../../../../my_rtl/peripheral/vip/vip/ycbcr2bin.v" \
"../../../../CortexM3.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
