$date
	Sun Oct 23 01:38:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#586124
b11 !
1"
#586126
b11 &
b11 %
1$
#586127
0"
#586130
b1010 &
b1010 %
#586134
b101 &
b101 %
#586138
b10000 &
b10000 %
#586142
b1000 &
b1000 %
#586146
b100 &
b100 %
#586150
b10 &
b10 %
#586154
b1 &
b1 %
1#
#586158
b0 &
0#
b0 %
0$
#1562358
b1100 &
b1100 %
1$
b1100 !
1"
#1562359
0"
#1562362
b110 &
b110 %
#1562366
b11 &
b11 %
#1562370
b1010 &
b1010 %
#1562374
b101 &
b101 %
#1562378
b10000 &
b10000 %
#1562382
b1000 &
b1000 %
#1562386
b100 &
b100 %
#1562390
b10 &
b10 %
#1562394
b1 &
b1 %
1#
#1562398
b0 &
0#
b0 %
0$
#2592231
b11110 !
1"
#2592234
b11110 &
b11110 %
1$
#2592235
0"
#2592238
b1111 &
b1111 %
#2592242
b101110 &
b101110 %
#2592246
b10111 &
b10111 %
#2592250
b1000110 &
b1000110 %
#2592254
b100011 &
b100011 %
#2592258
b1101010 &
b1101010 %
#2592262
b110101 &
b110101 %
#2592266
b10100000 &
b10100000 %
#2592270
b1010000 &
b1010000 %
#2592274
b101000 &
b101000 %
#2592278
b10100 &
b10100 %
#2592282
b1010 &
b1010 %
#2592286
b101 &
b101 %
#2592290
b10000 &
b10000 %
#2592294
b1000 &
b1000 %
#2592298
b100 &
b100 %
#2592302
b10 &
b10 %
#2592306
b1 &
b1 %
1#
#2592310
b0 &
0#
b0 %
0$
#4500012
