# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_mult_gen_0_0/sim/design_1_mult_gen_0_0.vhd" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_mult_gen_0_1/sim/design_1_mult_gen_0_1.vhd" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_c_addsub_0_0/sim/design_1_c_addsub_0_0.vhd" \

# Do not sort compile order
nosort
