// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Mon Jul  1 11:00:39 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/julianstj/desktop/worknotes/projects/ptp/wwvb_sdr/ice40/projects/8bit_counter/source/cic_decimator.v"
// file 1 "c:/users/julianstj/desktop/worknotes/projects/ptp/wwvb_sdr/ice40/projects/8bit_counter/source/count_attr.v"
// file 2 "c:/users/julianstj/desktop/worknotes/projects/ptp/wwvb_sdr/ice40/projects/8bit_counter/source/impl1/data_serializer.v"
// file 3 "c:/users/julianstj/desktop/worknotes/projects/ptp/wwvb_sdr/ice40/projects/8bit_counter/source/led_pattern.v"
// file 4 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 5 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 6 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 7 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 8 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 9 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 10 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 11 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 22 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 23 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 24 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 25 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 26 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 27 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 28 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 29 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 30 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 31 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 32 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 33 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 34 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 35 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 36 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 37 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 38 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 39 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 40 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 41 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 42 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 43 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 44 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 53 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 54 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 55 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input tim1_ch1, input i2c4_scl, input i2c4_sda, input hrtim_chb1, 
            input sx1276_dio0, output sx1257_sck, input stm_fpga_spare5, 
            input sx1257_clk_out, input sx1257_clk1, output sx1257_q_in, 
            output sx1257_i_in, input sx1257_q_out, input sx1257_miso, 
            input sx1257_i_out, input hrtim_che2, output sx1257_mosi, 
            output sx1257_nss, output spi6_miso, input spi6_mosi, input spi6_sck, 
            input spi6_nss, output spi2_sck, output spi1_sck, output spi1_mosi, 
            output spi2_mosi, input spi2_miso, input spi1_miso, input sx_rf_sw_ctrl, 
            input hrtim_eev7, input tim8_c1, input fpga_clk2, input stm_fpga_spare1, 
            input stm_fpga_spare2, input stm_fpga_spare3, input stm_fpga_spare4, 
            input fpga_clk, output led0, output led1, output led2);
    
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c;
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c_derived_8;
    
    wire GND_net, VCC_net, sx1257_sck_c, stm_fpga_spare5_c, sx1257_q_out_c, 
        sx1257_miso_c, sx1257_i_out_c, sx1257_mosi_c, sx1257_nss_c, 
        spi6_miso_c, spi6_mosi_c, spi6_sck_c, spi6_nss_c, spi2_sck_c, 
        spi1_sck_c, spi1_mosi_c, spi2_mosi_c, stm_fpga_spare4_c, led2_c;
    (* lineinfo="@1(119[13],119[31])" *) wire [12:0]i_demodulated_data;
    
    wire i_out_synced;
    (* lineinfo="@1(125[13],125[31])" *) wire [12:0]q_demodulated_data;
    
    wire q_out_synced, stream_enable_synced, gated_i_strobe, gated_q_strobe;
    (* lineinfo="@3(49[11],49[24])" *) wire [1:0]current_state;
    (* lineinfo="@3(52[12],52[19])" *) wire [31:0]counter;
    
    wire n85, n21, n233, n90, n220, n3356, n1351, n2945, n10, 
        n1894, n433, n3713, n3718, n3360, n1236;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@1(82[16],89[2])" *) mux_with_reset sx1257_mgmt_sck_mux (spi6_sck_c, 
            stm_fpga_spare4_c, sx1257_sck_c);
    (* lut_function="(!((B (C+!(D))+!B (C))+!A))" *) LUT4 i2_4_lut (.A(current_state[1]), 
            .B(n433), .C(stm_fpga_spare4_c), .D(n1236), .Z(n233));
    defparam i2_4_lut.INIT = "0x0a02";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i2354_4_lut (.A(counter[20]), 
            .B(n90), .C(counter[17]), .D(n85), .Z(n3356));
    defparam i2354_4_lut.INIT = "0xa888";
    (* lineinfo="@1(41[14],41[18])" *) OB led2_pad (.I(led2_c), .O(led2));
    (* lineinfo="@1(40[14],40[18])" *) OB led1_pad (.I(GND_net), .O(led1));
    (* lut_function="(A (B ((D)+!C)+!B !(C (D)))+!A (B (D)+!B !(D)))" *) LUT4 i952_4_lut (.A(counter[20]), 
            .B(counter[22]), .C(n3360), .D(current_state[0]), .Z(n1351));
    defparam i952_4_lut.INIT = "0xce3b";
    (* lut_function="(!(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B+((D)+!C))))" *) LUT4 i34_4_lut (.A(n3718), 
            .B(n3356), .C(current_state[0]), .D(counter[22]), .Z(n21));
    defparam i34_4_lut.INIT = "0x0a30";
    (* lineinfo="@1(39[14],39[18])" *) OB led0_pad (.I(VCC_net), .O(led0));
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@3(49[11],49[24])" *) LUT4 i2_3_lut (.A(counter[23]), 
            .B(n1351), .C(counter[24]), .Z(n2945));
    defparam i2_3_lut.INIT = "0x0808";
    (* lineinfo="@1(27[9],27[18])" *) OB spi2_mosi_pad (.I(spi2_mosi_c), .O(spi2_mosi));
    (* lineinfo="@1(26[14],26[23])" *) OB spi1_mosi_pad (.I(spi1_mosi_c), 
            .O(spi1_mosi));
    (* lut_function="(!(A (B+(C))+!A (B+!((D)+!C))))", lineinfo="@3(49[11],49[24])" *) LUT4 i2621_4_lut (.A(counter[21]), 
            .B(counter[24]), .C(counter[23]), .D(n21), .Z(n3713));
    defparam i2621_4_lut.INIT = "0x1303";
    (* lineinfo="@1(25[14],25[22])" *) OB spi1_sck_pad (.I(spi1_sck_c), .O(spi1_sck));
    VLO i1 (.Z(GND_net));
    (* lut_function="(!(A (B (C+(D)))+!A (B+!(C+!(D)))))", lineinfo="@3(49[11],49[24])" *) LUT4 LessThan_213_i52_4_lut (.A(n3713), 
            .B(current_state[0]), .C(n2945), .D(counter[25]), .Z(n433));
    defparam LessThan_213_i52_4_lut.INIT = "0x323b";
    (* lineinfo="@1(231[17],240[2])" *) data_serializer q_serializer (gated_q_strobe, 
            {q_demodulated_data}, sx1257_clk_out_c_derived_8, stm_fpga_spare4_c, 
            sx1257_clk_out_c, spi2_sck_c, GND_net, VCC_net, spi2_mosi_c);
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(counter[31]), .B(counter[29]), 
            .C(counter[26]), .D(counter[28]), .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5_3_lut (.A(counter[30]), .B(n10), 
            .C(counter[27]), .Z(n1236));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lut_function="(A+!(B+(C+!(D))))", lineinfo="@1(37[13],37[28])" *) LUT4 i102_4_lut (.A(stm_fpga_spare4_c), 
            .B(current_state[0]), .C(current_state[1]), .D(n1894), .Z(n220));
    defparam i102_4_lut.INIT = "0xabaa";
    (* lineinfo="@1(24[14],24[22])" *) OB spi2_sck_pad (.I(spi2_sck_c), .O(spi2_sck));
    (* lineinfo="@1(9[8],9[23])" *) IB stm_fpga_spare5_pad (.I(stm_fpga_spare5), 
            .O(stm_fpga_spare5_c));
    (* lineinfo="@1(20[9],20[18])" *) OB spi6_miso_pad (.I(spi6_miso_c), .O(spi6_miso));
    (* lineinfo="@1(19[9],19[19])" *) OB sx1257_nss_pad (.I(sx1257_nss_c), 
            .O(sx1257_nss));
    (* lineinfo="@1(18[9],18[20])" *) OB sx1257_mosi_pad (.I(sx1257_mosi_c), 
            .O(sx1257_mosi));
    (* lineinfo="@1(13[9],13[20])" *) OB sx1257_i_in_pad (.I(VCC_net), .O(sx1257_i_in));
    (* lineinfo="@1(12[9],12[20])" *) OB sx1257_q_in_pad (.I(VCC_net), .O(sx1257_q_in));
    (* lineinfo="@1(8[9],8[19])" *) OB sx1257_sck_pad (.I(sx1257_sck_c), .O(sx1257_sck));
    (* lineinfo="@1(106[16],113[2])" *) mux_with_reset_U0 sx1257_mgmt_nss_mux (spi6_nss_c, 
            stm_fpga_spare4_c, sx1257_nss_c);
    (* lineinfo="@1(98[16],105[2])" *) mux_with_reset_U2 sx1257_mgmt_miso_mux (sx1257_miso_c, 
            stm_fpga_spare4_c, spi6_miso_c);
    (* lineinfo="@1(90[16],97[2])" *) mux_with_reset_U1 sx1257_mgmt_mosi_mux (spi6_mosi_c, 
            stm_fpga_spare4_c, sx1257_mosi_c);
    (* lineinfo="@1(151[14],155[2])" *) synchronizer stream_enable (stream_enable_synced, 
            sx1257_clk_out_c, stm_fpga_spare5_c, VCC_net);
    (* lineinfo="@1(214[3],226[2])" *) \cic_decimator(WIDTH=1,RMAX=32,N=3) q_demod (sx1257_clk_out_c, 
            stm_fpga_spare4_c, {q_demodulated_data}, GND_net, q_out_synced, 
            VCC_net, stream_enable_synced, gated_q_strobe);
    (* lineinfo="@1(179[3],191[2])" *) \cic_decimator(WIDTH=1,RMAX=32,N=3)_U5 i_demod (sx1257_clk_out_c, 
            stm_fpga_spare4_c, GND_net, i_out_synced, {i_demodulated_data}, 
            VCC_net, stream_enable_synced, gated_i_strobe);
    (* lineinfo="@1(10[13],10[27])" *) IB sx1257_clk_out_pad (.I(sx1257_clk_out), 
            .O(sx1257_clk_out_c));
    (* lineinfo="@1(14[13],14[25])" *) IB sx1257_q_out_pad (.I(sx1257_q_out), 
            .O(sx1257_q_out_c));
    (* lineinfo="@1(15[8],15[19])" *) IB sx1257_miso_pad (.I(sx1257_miso), 
            .O(sx1257_miso_c));
    (* lineinfo="@1(16[13],16[25])" *) IB sx1257_i_out_pad (.I(sx1257_i_out), 
            .O(sx1257_i_out_c));
    (* lineinfo="@1(21[8],21[17])" *) IB spi6_mosi_pad (.I(spi6_mosi), .O(spi6_mosi_c));
    (* lineinfo="@1(22[8],22[16])" *) IB spi6_sck_pad (.I(spi6_sck), .O(spi6_sck_c));
    (* lineinfo="@1(23[8],23[16])" *) IB spi6_nss_pad (.I(spi6_nss), .O(spi6_nss_c));
    (* lineinfo="@1(37[13],37[28])" *) IB stm_fpga_spare4_pad (.I(stm_fpga_spare4), 
            .O(stm_fpga_spare4_c));
    (* lineinfo="@1(60[19],64[2])" *) led_blink_pattern led_blink ({current_state}, 
            n233, Open_0, Open_1, counter[29], counter[28], counter[27], 
            counter[26], counter[25], counter[24], counter[23], counter[22], 
            counter[21], counter[20], counter[19], counter[18], counter[17], 
            Open_2, Open_3, Open_4, Open_5, Open_6, Open_7, Open_8, 
            Open_9, Open_10, Open_11, Open_12, Open_13, Open_14, 
            Open_15, Open_16, Open_17, Open_18, n3356, sx1257_clk_out_c, 
            n1236, n1894, n85, n90, n3718, n433, stm_fpga_spare4_c, 
            VCC_net, led2_c, GND_net, counter[31], counter[30], n220);
    (* lineinfo="@1(138[21],143[2])" *) single_bit_fifo_cdc_U4 i_rising_sync (sx1257_i_out_c, 
            sx1257_clk_out_c_derived_8, stm_fpga_spare4_c, sx1257_clk_out_c, 
            i_out_synced);
    (* lut_function="(A (B (C+!(D))+!B (C))+!A (B (C)+!B (C+(D))))" *) LUT4 i2358_4_lut_4_lut (.A(counter[18]), 
            .B(counter[19]), .C(counter[21]), .D(current_state[0]), .Z(n3360));
    defparam i2358_4_lut_4_lut.INIT = "0xf1f8";
    (* lineinfo="@1(195[17],204[2])" *) data_serializer_U3 i_serializer (gated_i_strobe, 
            spi1_mosi_c, sx1257_clk_out_c, stm_fpga_spare4_c, GND_net, 
            VCC_net, sx1257_clk_out_c_derived_8, {i_demodulated_data}, 
            spi1_sck_c);
    (* lineinfo="@1(144[21],149[2])" *) single_bit_fifo_cdc q_rising_sync (sx1257_q_out_c, 
            sx1257_clk_out_c_derived_8, stm_fpga_spare4_c, sx1257_clk_out_c, 
            q_out_synced);
    
endmodule

//
// Verilog Description of module mux_with_reset
//

module mux_with_reset (input spi6_sck_c, input stm_fpga_spare4_c, output sx1257_sck_c);
    
    
    (* lut_function="(A+(B))", lineinfo="@3(126[9],134[12])" *) LUT4 i1360_2_lut (.A(spi6_sck_c), 
            .B(stm_fpga_spare4_c), .Z(sx1257_sck_c));
    defparam i1360_2_lut.INIT = "0xeeee";
    
endmodule

//
// Verilog Description of module data_serializer
//

module data_serializer (input gated_q_strobe, input [12:0]q_demodulated_data, 
            output sx1257_clk_out_c_derived_8, input stm_fpga_spare4_c, 
            input sx1257_clk_out_c, output spi2_sck_c, input GND_net, 
            input VCC_net, output spi2_mosi_c);
    
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c_derived_8;
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c;
    wire [5:0]n37;
    
    wire n1380, n1382, n1384, n1386, n1388;
    wire [15:0]shift_reg_15__N_359;
    (* lineinfo="@2(208[16],208[25])" *) wire [15:0]shift_reg;
    
    wire clk_out_enable_N_397, clk_out_enable, n1311;
    (* lineinfo="@2(210[15],210[26])" *) wire [5:0]bit_counter;
    
    wire n10;
    wire [5:0]bit_counter_5__N_375;
    
    wire n5532, n2082, n5535, n2084, n5538, n2086, n5541, n1363, 
        VCC_net_2;
    
    (* lut_function="(A (B))", lineinfo="@2(267[9],296[6])" *) LUT4 i1408_2_lut (.A(n37[0]), 
            .B(gated_q_strobe), .Z(n1380));
    defparam i1408_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@2(267[9],296[6])" *) LUT4 i1426_2_lut (.A(n37[1]), 
            .B(gated_q_strobe), .Z(n1382));
    defparam i1426_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@2(267[9],296[6])" *) LUT4 i1427_2_lut (.A(n37[2]), 
            .B(gated_q_strobe), .Z(n1384));
    defparam i1427_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@2(267[9],296[6])" *) LUT4 i1428_2_lut (.A(n37[3]), 
            .B(gated_q_strobe), .Z(n1386));
    defparam i1428_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@2(267[9],296[6])" *) LUT4 i1429_2_lut (.A(n37[5]), 
            .B(gated_q_strobe), .Z(n1388));
    defparam i1429_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@2(272[18],296[6])" *) LUT4 i1431_2_lut (.A(q_demodulated_data[12]), 
            .B(gated_q_strobe), .Z(shift_reg_15__N_359[15]));
    defparam i1431_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i15_3_lut (.A(shift_reg[15]), 
            .B(q_demodulated_data[12]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[14]));
    defparam mux_23_i15_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i14_3_lut (.A(shift_reg[14]), 
            .B(q_demodulated_data[12]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[13]));
    defparam mux_23_i14_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i13_3_lut (.A(shift_reg[13]), 
            .B(q_demodulated_data[12]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[12]));
    defparam mux_23_i13_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i12_3_lut (.A(shift_reg[12]), 
            .B(q_demodulated_data[11]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[11]));
    defparam mux_23_i12_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i11_3_lut (.A(shift_reg[11]), 
            .B(q_demodulated_data[10]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[10]));
    defparam mux_23_i11_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i10_3_lut (.A(shift_reg[10]), 
            .B(q_demodulated_data[9]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[9]));
    defparam mux_23_i10_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i9_3_lut (.A(shift_reg[9]), 
            .B(q_demodulated_data[8]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[8]));
    defparam mux_23_i9_3_lut.INIT = "0xacac";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i0 (.D(shift_reg_15__N_359[0]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[0]));
    defparam shift_reg_i0.REGSET = "RESET";
    defparam shift_reg_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i8_3_lut (.A(shift_reg[8]), 
            .B(q_demodulated_data[7]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[7]));
    defparam mux_23_i8_3_lut.INIT = "0xacac";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(clk_out_enable_N_397), 
            .B(gated_q_strobe), .Z(n1311));
    defparam i1_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i1_3_lut (.A(shift_reg[1]), 
            .B(q_demodulated_data[0]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[0]));
    defparam mux_23_i1_3_lut.INIT = "0xacac";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ bit_counter_i4 (.D(bit_counter_5__N_375[4]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(bit_counter[4]));
    defparam bit_counter_i4.REGSET = "RESET";
    defparam bit_counter_i4.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(250[17],250[33])" *) LUT4 i4_4_lut (.A(bit_counter[3]), 
            .B(bit_counter[4]), .C(bit_counter[2]), .D(bit_counter[5]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i7_3_lut (.A(shift_reg[7]), 
            .B(q_demodulated_data[6]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[6]));
    defparam mux_23_i7_3_lut.INIT = "0xacac";
    (* lut_function="(A+(B+(C)))", lineinfo="@2(250[17],250[33])" *) LUT4 i5_3_lut (.A(bit_counter[0]), 
            .B(n10), .C(bit_counter[1]), .Z(clk_out_enable_N_397));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i6_3_lut (.A(shift_reg[6]), 
            .B(q_demodulated_data[5]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[5]));
    defparam mux_23_i6_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i5_3_lut (.A(shift_reg[5]), 
            .B(q_demodulated_data[4]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[4]));
    defparam mux_23_i5_3_lut.INIT = "0xacac";
    (* lut_function="(A (B))", lineinfo="@2(259[19],259[45])" *) LUT4 i1409_2_lut (.A(sx1257_clk_out_c), 
            .B(clk_out_enable), .Z(spi2_sck_c));
    defparam i1409_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i4_3_lut (.A(shift_reg[4]), 
            .B(q_demodulated_data[3]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[3]));
    defparam mux_23_i4_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i3_3_lut (.A(shift_reg[3]), 
            .B(q_demodulated_data[2]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[2]));
    defparam mux_23_i3_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i2_3_lut (.A(shift_reg[2]), 
            .B(q_demodulated_data[1]), .C(gated_q_strobe), .Z(shift_reg_15__N_359[1]));
    defparam mux_23_i2_3_lut.INIT = "0xacac";
    (* lut_function="(A+!(B))", lineinfo="@2(272[18],296[6])" *) LUT4 i1430_2_lut (.A(n37[4]), 
            .B(gated_q_strobe), .Z(bit_counter_5__N_375[4]));
    defparam i1430_2_lut.INIT = "0xbbbb";
    (* lineinfo="@2(291[19],291[37])" *) FA2 sub_18_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(bit_counter[0]), 
            .C1(VCC_net), .D1(n5532), .CI1(n5532), .CO0(n5532), .CO1(n2082), 
            .S1(n37[0]));
    defparam sub_18_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_18_add_2_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i1 (.D(shift_reg_15__N_359[1]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[1]));
    defparam shift_reg_i1.REGSET = "RESET";
    defparam shift_reg_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i2 (.D(shift_reg_15__N_359[2]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[2]));
    defparam shift_reg_i2.REGSET = "RESET";
    defparam shift_reg_i2.SRMODE = "ASYNC";
    (* lineinfo="@2(291[19],291[37])" *) FA2 sub_18_add_2_add_5_3 (.A0(GND_net), 
            .B0(bit_counter[1]), .C0(VCC_net), .D0(n2082), .CI0(n2082), 
            .A1(GND_net), .B1(bit_counter[2]), .C1(VCC_net), .D1(n5535), 
            .CI1(n5535), .CO0(n5535), .CO1(n2084), .S0(n37[1]), .S1(n37[2]));
    defparam sub_18_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_18_add_2_add_5_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i3 (.D(shift_reg_15__N_359[3]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[3]));
    defparam shift_reg_i3.REGSET = "RESET";
    defparam shift_reg_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i4 (.D(shift_reg_15__N_359[4]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[4]));
    defparam shift_reg_i4.REGSET = "RESET";
    defparam shift_reg_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i5 (.D(shift_reg_15__N_359[5]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[5]));
    defparam shift_reg_i5.REGSET = "RESET";
    defparam shift_reg_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i6 (.D(shift_reg_15__N_359[6]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[6]));
    defparam shift_reg_i6.REGSET = "RESET";
    defparam shift_reg_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i7 (.D(shift_reg_15__N_359[7]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[7]));
    defparam shift_reg_i7.REGSET = "RESET";
    defparam shift_reg_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i8 (.D(shift_reg_15__N_359[8]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[8]));
    defparam shift_reg_i8.REGSET = "RESET";
    defparam shift_reg_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i9 (.D(shift_reg_15__N_359[9]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[9]));
    defparam shift_reg_i9.REGSET = "RESET";
    defparam shift_reg_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i10 (.D(shift_reg_15__N_359[10]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[10]));
    defparam shift_reg_i10.REGSET = "RESET";
    defparam shift_reg_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i11 (.D(shift_reg_15__N_359[11]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[11]));
    defparam shift_reg_i11.REGSET = "RESET";
    defparam shift_reg_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i12 (.D(shift_reg_15__N_359[12]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[12]));
    defparam shift_reg_i12.REGSET = "RESET";
    defparam shift_reg_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i13 (.D(shift_reg_15__N_359[13]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[13]));
    defparam shift_reg_i13.REGSET = "RESET";
    defparam shift_reg_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i14 (.D(shift_reg_15__N_359[14]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[14]));
    defparam shift_reg_i14.REGSET = "RESET";
    defparam shift_reg_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i15 (.D(shift_reg_15__N_359[15]), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[15]));
    defparam shift_reg_i15.REGSET = "RESET";
    defparam shift_reg_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ bit_counter_i5 (.D(n1388), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(bit_counter[5]));
    defparam bit_counter_i5.REGSET = "RESET";
    defparam bit_counter_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ bit_counter_i3 (.D(n1386), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(bit_counter[3]));
    defparam bit_counter_i3.REGSET = "RESET";
    defparam bit_counter_i3.SRMODE = "ASYNC";
    (* lineinfo="@2(291[19],291[37])" *) FA2 sub_18_add_2_add_5_5 (.A0(GND_net), 
            .B0(bit_counter[3]), .C0(VCC_net), .D0(n2084), .CI0(n2084), 
            .A1(GND_net), .B1(bit_counter[4]), .C1(VCC_net), .D1(n5538), 
            .CI1(n5538), .CO0(n5538), .CO1(n2086), .S0(n37[3]), .S1(n37[4]));
    defparam sub_18_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_18_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@2(291[19],291[37])" *) FA2 sub_18_add_2_add_5_7 (.A0(GND_net), 
            .B0(bit_counter[5]), .C0(VCC_net), .D0(n2086), .CI0(n2086), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n5541), .CI1(n5541), 
            .CO0(n5541), .S0(n37[5]));
    defparam sub_18_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_18_add_2_add_5_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ bit_counter_i2 (.D(n1384), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(bit_counter[2]));
    defparam bit_counter_i2.REGSET = "RESET";
    defparam bit_counter_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ bit_counter_i1 (.D(n1382), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(bit_counter[1]));
    defparam bit_counter_i1.REGSET = "RESET";
    defparam bit_counter_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ bit_counter_i0 (.D(n1380), 
            .SP(n1311), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(bit_counter[0]));
    defparam bit_counter_i0.REGSET = "RESET";
    defparam bit_counter_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(267[9],296[6])" *) FD1P3XZ data_out (.D(n1363), 
            .SP(gated_q_strobe), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(spi2_mosi_c));
    defparam data_out.REGSET = "RESET";
    defparam data_out.SRMODE = "ASYNC";
    (* lineinfo="@2(38[14],38[25])" *) INV i4_1_lut (.A(sx1257_clk_out_c), 
            .Z(sx1257_clk_out_c_derived_8));
    (* lut_function="(A (B+!(C)))", lineinfo="@2(267[9],296[6])" *) LUT4 i1376_2_lut_3_lut (.A(shift_reg[0]), 
            .B(clk_out_enable_N_397), .C(gated_q_strobe), .Z(n1363));
    defparam i1376_2_lut_3_lut.INIT = "0x8a8a";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=231, LSE_RLINE=240, lineinfo="@2(247[3],255[6])" *) FD1P3XZ clk_out_enable_c (.D(clk_out_enable_N_397), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c_derived_8), .SR(stm_fpga_spare4_c), 
            .Q(clk_out_enable));
    defparam clk_out_enable_c.REGSET = "RESET";
    defparam clk_out_enable_c.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module mux_with_reset_U0
//

module mux_with_reset_U0 (input spi6_nss_c, input stm_fpga_spare4_c, output sx1257_nss_c);
    
    
    (* lut_function="(A+(B))", lineinfo="@3(126[9],134[12])" *) LUT4 i1363_2_lut (.A(spi6_nss_c), 
            .B(stm_fpga_spare4_c), .Z(sx1257_nss_c));
    defparam i1363_2_lut.INIT = "0xeeee";
    
endmodule

//
// Verilog Description of module mux_with_reset_U2
//

module mux_with_reset_U2 (input sx1257_miso_c, input stm_fpga_spare4_c, 
            output spi6_miso_c);
    
    
    (* lut_function="(A+(B))", lineinfo="@3(126[9],134[12])" *) LUT4 i1362_2_lut (.A(sx1257_miso_c), 
            .B(stm_fpga_spare4_c), .Z(spi6_miso_c));
    defparam i1362_2_lut.INIT = "0xeeee";
    
endmodule

//
// Verilog Description of module mux_with_reset_U1
//

module mux_with_reset_U1 (input spi6_mosi_c, input stm_fpga_spare4_c, output sx1257_mosi_c);
    
    
    (* lut_function="(A+(B))", lineinfo="@3(126[9],134[12])" *) LUT4 i1361_2_lut (.A(spi6_mosi_c), 
            .B(stm_fpga_spare4_c), .Z(sx1257_mosi_c));
    defparam i1361_2_lut.INIT = "0xeeee";
    
endmodule

//
// Verilog Description of module synchronizer
//

module synchronizer (output stream_enable_synced, input sx1257_clk_out_c, 
            input stm_fpga_spare5_c, input VCC_net);
    
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c;
    
    wire sync_ff1, VCC_net_2, GND_net;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=2, LSE_LLINE=151, LSE_RLINE=155, lineinfo="@2(14[12],17[8])" *) IOL_B sync_ff1_c (.PADDI(stm_fpga_spare5_c), 
            .DO1(GND_net), .DO0(GND_net), .CE(VCC_net), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(sx1257_clk_out_c), .OUTCLK(GND_net), 
            .DI0(sync_ff1));
    defparam sync_ff1_c.LATCHIN = "NONE_REG";
    defparam sync_ff1_c.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=2, LSE_LLINE=151, LSE_RLINE=155, lineinfo="@2(14[12],17[8])" *) FD1P3XZ sync_ff2 (.D(sync_ff1), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(GND_net), .Q(stream_enable_synced));
    defparam sync_ff2.REGSET = "RESET";
    defparam sync_ff2.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \cic_decimator(WIDTH=1,RMAX=32,N=3) 
//

module \cic_decimator(WIDTH=1,RMAX=32,N=3) (input sx1257_clk_out_c, input stm_fpga_spare4_c, 
            output [12:0]q_demodulated_data, input GND_net, input q_out_synced, 
            input VCC_net, input stream_enable_synced, output gated_q_strobe);
    
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c;
    (* lineinfo="@0(137[25],137[34])" *) wire [15:0]\comb[2].delay_reg[0] ;
    wire [15:0]n1;
    wire [15:0]n69;
    (* lineinfo="@0(81[21],81[28])" *) wire [15:0]\int_reg[1] ;
    (* lineinfo="@0(81[21],81[28])" *) wire [15:0]\int_reg[2] ;
    
    wire n453;
    (* lineinfo="@0(137[25],137[34])" *) wire [15:0]\comb[0].delay_reg[0] ;
    (* lineinfo="@0(86[21],86[29])" *) wire [15:0]\comb_reg[1] ;
    (* lineinfo="@0(86[21],86[29])" *) wire [15:0]\comb_reg[0] ;
    (* lineinfo="@0(137[25],137[34])" *) wire [15:0]\comb[1].delay_reg[0] ;
    wire [13:0]n77;
    wire [12:0]n742;
    wire [15:0]n1_adj_507;
    
    wire n1971, n5256;
    (* lineinfo="@0(81[21],81[28])" *) wire [15:0]\int_reg[0] ;
    
    wire n1973;
    wire [16:0]n92;
    wire [15:0]n1_adj_508;
    
    wire n1969, n5253;
    wire [15:0]n69_adj_509;
    wire [12:0]n1313;
    
    wire n1967, n5250, n336, n5247;
    (* lineinfo="@0(79[26],79[35])" *) wire [5:0]cycle_reg;
    
    wire n10_adj_486, n8_adj_487, n7_adj_488, n1379, n2201, n5325, 
        n2199, n5322, n2197, n5319, n2008, n5433, n1977, n5265, 
        n1986, n5508, n1988;
    wire [5:0]n29;
    
    wire n2195, n5316, n2193, n5313, n2191, n5310, n5298, n2145, 
        n5352, n2143, n5349, n2141, n5346, n2139, n5343, n2137, 
        n5340, n2135, n5337, n5277, n2132, n5469, n2130, n5466, 
        n2128, n5463, n2126, n5460, n2124, n5457, n2122, n5454, 
        n5355, n2119, n5379, n2117, n5376, n2115, n5373, n2113, 
        n5370, n2111, n5367, n2109, n5364, n5274, n2006, n5430, 
        n2004, n5427, n1975, n5262, n5511, n1984, n5505, n5502, 
        n2002, n5424, n2000, n5421, n1998, n5418, n5331, n5259, 
        VCC_net_2;
    
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i6_1_lut (.A(\comb[2].delay_reg[0] [5]), 
            .Z(n1[5]));
    defparam sub_288_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i5_1_lut (.A(\comb[2].delay_reg[0] [4]), 
            .Z(n1[4]));
    defparam sub_288_inv_0_i5_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_222__i11  (.D(n69[11]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [11]));
    defparam \int_reg[1]_222__i11 .REGSET = "RESET";
    defparam \int_reg[1]_222__i11 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_222__i10  (.D(n69[10]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [10]));
    defparam \int_reg[1]_222__i10 .REGSET = "RESET";
    defparam \int_reg[1]_222__i10 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_222__i9  (.D(n69[9]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [9]));
    defparam \int_reg[1]_222__i9 .REGSET = "RESET";
    defparam \int_reg[1]_222__i9 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_222__i8  (.D(n69[8]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [8]));
    defparam \int_reg[1]_222__i8 .REGSET = "RESET";
    defparam \int_reg[1]_222__i8 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i8_1_lut (.A(\comb[2].delay_reg[0] [7]), 
            .Z(n1[7]));
    defparam sub_288_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i7_1_lut (.A(\comb[2].delay_reg[0] [6]), 
            .Z(n1[6]));
    defparam sub_288_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i10_1_lut (.A(\comb[2].delay_reg[0] [9]), 
            .Z(n1[9]));
    defparam sub_288_inv_0_i10_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_222__i0  (.D(n69[0]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [0]));
    defparam \int_reg[1]_222__i0 .REGSET = "RESET";
    defparam \int_reg[1]_222__i0 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_222__i7  (.D(n69[7]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [7]));
    defparam \int_reg[1]_222__i7 .REGSET = "RESET";
    defparam \int_reg[1]_222__i7 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_222__i6  (.D(n69[6]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [6]));
    defparam \int_reg[1]_222__i6 .REGSET = "RESET";
    defparam \int_reg[1]_222__i6 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_222__i5  (.D(n69[5]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [5]));
    defparam \int_reg[1]_222__i5 .REGSET = "RESET";
    defparam \int_reg[1]_222__i5 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_222__i4  (.D(n69[4]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [4]));
    defparam \int_reg[1]_222__i4 .REGSET = "RESET";
    defparam \int_reg[1]_222__i4 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i9_1_lut (.A(\comb[2].delay_reg[0] [8]), 
            .Z(n1[8]));
    defparam sub_288_inv_0_i9_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_222__i3  (.D(n69[3]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [3]));
    defparam \int_reg[1]_222__i3 .REGSET = "RESET";
    defparam \int_reg[1]_222__i3 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_222__i2  (.D(n69[2]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [2]));
    defparam \int_reg[1]_222__i2 .REGSET = "RESET";
    defparam \int_reg[1]_222__i2 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_222__i1  (.D(n69[1]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [1]));
    defparam \int_reg[1]_222__i1 .REGSET = "RESET";
    defparam \int_reg[1]_222__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i12  (.D(\int_reg[2] [12]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [12]));
    defparam \comb[0].delay_reg[0]__i12 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i12_1_lut (.A(\comb[2].delay_reg[0] [11]), 
            .Z(n1[11]));
    defparam sub_288_inv_0_i12_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i11  (.D(\int_reg[2] [11]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [11]));
    defparam \comb[0].delay_reg[0]__i11 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i10  (.D(\int_reg[2] [10]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [10]));
    defparam \comb[0].delay_reg[0]__i10 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i9  (.D(\int_reg[2] [9]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [9]));
    defparam \comb[0].delay_reg[0]__i9 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i8  (.D(\int_reg[2] [8]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [8]));
    defparam \comb[0].delay_reg[0]__i8 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i7  (.D(\int_reg[2] [7]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [7]));
    defparam \comb[0].delay_reg[0]__i7 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i6  (.D(\int_reg[2] [6]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [6]));
    defparam \comb[0].delay_reg[0]__i6 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i5  (.D(\int_reg[2] [5]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [5]));
    defparam \comb[0].delay_reg[0]__i5 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i4  (.D(\int_reg[2] [4]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [4]));
    defparam \comb[0].delay_reg[0]__i4 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i3  (.D(\int_reg[2] [3]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [3]));
    defparam \comb[0].delay_reg[0]__i3 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i2  (.D(\int_reg[2] [2]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [2]));
    defparam \comb[0].delay_reg[0]__i2 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i1  (.D(\int_reg[2] [1]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [1]));
    defparam \comb[0].delay_reg[0]__i1 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i0  (.D(\comb_reg[1] [0]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [0]));
    defparam \comb[2].delay_reg[0]__i0 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i0  (.D(\comb_reg[0] [0]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [0]));
    defparam \comb[1].delay_reg[0]__i0 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i0  (.D(n77[1]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_demodulated_data[0]));
    defparam \comb_reg[2]__i0 .REGSET = "RESET";
    defparam \comb_reg[2]__i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i0  (.D(n742[0]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [0]));
    defparam \comb_reg[1]__i0 .REGSET = "RESET";
    defparam \comb_reg[1]__i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i0  (.D(n92[1]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [0]));
    defparam \int_reg[0]__i0 .REGSET = "RESET";
    defparam \int_reg[0]__i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i11_1_lut (.A(\comb[2].delay_reg[0] [10]), 
            .Z(n1[10]));
    defparam sub_288_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i13_1_lut (.A(\comb[2].delay_reg[0] [12]), 
            .Z(n1[12]));
    defparam sub_288_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i2_1_lut (.A(\comb[0].delay_reg[0] [1]), 
            .Z(n1_adj_507[1]));
    defparam sub_180_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i1_1_lut (.A(\comb[0].delay_reg[0] [0]), 
            .Z(n1_adj_507[0]));
    defparam sub_180_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i4_1_lut (.A(\comb[0].delay_reg[0] [3]), 
            .Z(n1_adj_507[3]));
    defparam sub_180_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i3_1_lut (.A(\comb[0].delay_reg[0] [2]), 
            .Z(n1_adj_507[2]));
    defparam sub_180_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i6_1_lut (.A(\comb[0].delay_reg[0] [5]), 
            .Z(n1_adj_507[5]));
    defparam sub_180_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i5_1_lut (.A(\comb[0].delay_reg[0] [4]), 
            .Z(n1_adj_507[4]));
    defparam sub_180_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i8_1_lut (.A(\comb[0].delay_reg[0] [7]), 
            .Z(n1_adj_507[7]));
    defparam sub_180_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i7_1_lut (.A(\comb[0].delay_reg[0] [6]), 
            .Z(n1_adj_507[6]));
    defparam sub_180_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i10_1_lut (.A(\comb[0].delay_reg[0] [9]), 
            .Z(n1_adj_507[9]));
    defparam sub_180_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i9_1_lut (.A(\comb[0].delay_reg[0] [8]), 
            .Z(n1_adj_507[8]));
    defparam sub_180_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i12_1_lut (.A(\comb[0].delay_reg[0] [11]), 
            .Z(n1_adj_507[11]));
    defparam sub_180_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i11_1_lut (.A(\comb[0].delay_reg[0] [10]), 
            .Z(n1_adj_507[10]));
    defparam sub_180_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i13_1_lut (.A(\comb[0].delay_reg[0] [12]), 
            .Z(n1_adj_507[12]));
    defparam sub_180_inv_0_i13_1_lut.INIT = "0x5555";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_222_add_4_7  (.A0(GND_net), 
            .B0(\int_reg[0] [5]), .C0(\int_reg[1] [5]), .D0(n1971), .CI0(n1971), 
            .A1(GND_net), .B1(\int_reg[0] [6]), .C1(\int_reg[1] [6]), 
            .D1(n5256), .CI1(n5256), .CO0(n5256), .CO1(n1973), .S0(n69[5]), 
            .S1(n69[6]));
    defparam \int_reg[1]_222_add_4_7 .INIT0 = "0xc33c";
    defparam \int_reg[1]_222_add_4_7 .INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i0  (.D(\int_reg[2] [0]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [0]));
    defparam \comb[0].delay_reg[0]__i0 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i2_1_lut (.A(\comb[1].delay_reg[0] [1]), 
            .Z(n1_adj_508[1]));
    defparam sub_234_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i1_1_lut (.A(\comb[1].delay_reg[0] [0]), 
            .Z(n1_adj_508[0]));
    defparam sub_234_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i4_1_lut (.A(\comb[1].delay_reg[0] [3]), 
            .Z(n1_adj_508[3]));
    defparam sub_234_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i3_1_lut (.A(\comb[1].delay_reg[0] [2]), 
            .Z(n1_adj_508[2]));
    defparam sub_234_inv_0_i3_1_lut.INIT = "0x5555";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_222_add_4_5  (.A0(GND_net), 
            .B0(\int_reg[0] [3]), .C0(\int_reg[1] [3]), .D0(n1969), .CI0(n1969), 
            .A1(GND_net), .B1(\int_reg[0] [4]), .C1(\int_reg[1] [4]), 
            .D1(n5253), .CI1(n5253), .CO0(n5253), .CO1(n1971), .S0(n69[3]), 
            .S1(n69[4]));
    defparam \int_reg[1]_222_add_4_5 .INIT0 = "0xc33c";
    defparam \int_reg[1]_222_add_4_5 .INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i6_1_lut (.A(\comb[1].delay_reg[0] [5]), 
            .Z(n1_adj_508[5]));
    defparam sub_234_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i5_1_lut (.A(\comb[1].delay_reg[0] [4]), 
            .Z(n1_adj_508[4]));
    defparam sub_234_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i8_1_lut (.A(\comb[1].delay_reg[0] [7]), 
            .Z(n1_adj_508[7]));
    defparam sub_234_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i7_1_lut (.A(\comb[1].delay_reg[0] [6]), 
            .Z(n1_adj_508[6]));
    defparam sub_234_inv_0_i7_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i12  (.D(n92[13]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [12]));
    defparam \int_reg[0]__i12 .REGSET = "RESET";
    defparam \int_reg[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i10_1_lut (.A(\comb[1].delay_reg[0] [9]), 
            .Z(n1_adj_508[9]));
    defparam sub_234_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i9_1_lut (.A(\comb[1].delay_reg[0] [8]), 
            .Z(n1_adj_508[8]));
    defparam sub_234_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i12_1_lut (.A(\comb[1].delay_reg[0] [11]), 
            .Z(n1_adj_508[11]));
    defparam sub_234_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i11_1_lut (.A(\comb[1].delay_reg[0] [10]), 
            .Z(n1_adj_508[10]));
    defparam sub_234_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i13_1_lut (.A(\comb[1].delay_reg[0] [12]), 
            .Z(n1_adj_508[12]));
    defparam sub_234_inv_0_i13_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i11  (.D(n92[12]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [11]));
    defparam \int_reg[0]__i11 .REGSET = "RESET";
    defparam \int_reg[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i10  (.D(n92[11]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [10]));
    defparam \int_reg[0]__i10 .REGSET = "RESET";
    defparam \int_reg[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i9  (.D(n92[10]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [9]));
    defparam \int_reg[0]__i9 .REGSET = "RESET";
    defparam \int_reg[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i8  (.D(n92[9]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [8]));
    defparam \int_reg[0]__i8 .REGSET = "RESET";
    defparam \int_reg[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i7  (.D(n92[8]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [7]));
    defparam \int_reg[0]__i7 .REGSET = "RESET";
    defparam \int_reg[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i6  (.D(n92[7]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [6]));
    defparam \int_reg[0]__i6 .REGSET = "RESET";
    defparam \int_reg[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i5  (.D(n92[6]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [5]));
    defparam \int_reg[0]__i5 .REGSET = "RESET";
    defparam \int_reg[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i4  (.D(n92[5]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [4]));
    defparam \int_reg[0]__i4 .REGSET = "RESET";
    defparam \int_reg[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i3  (.D(n92[4]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [3]));
    defparam \int_reg[0]__i3 .REGSET = "RESET";
    defparam \int_reg[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i2  (.D(n92[3]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [2]));
    defparam \int_reg[0]__i2 .REGSET = "RESET";
    defparam \int_reg[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i1  (.D(n92[2]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [1]));
    defparam \int_reg[0]__i1 .REGSET = "RESET";
    defparam \int_reg[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_223__i0  (.D(n69_adj_509[0]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [0]));
    defparam \int_reg[2]_223__i0 .REGSET = "RESET";
    defparam \int_reg[2]_223__i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i12  (.D(n742[12]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [12]));
    defparam \comb_reg[1]__i12 .REGSET = "RESET";
    defparam \comb_reg[1]__i12 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i11  (.D(n742[11]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [11]));
    defparam \comb_reg[1]__i11 .REGSET = "RESET";
    defparam \comb_reg[1]__i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i10  (.D(n742[10]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [10]));
    defparam \comb_reg[1]__i10 .REGSET = "RESET";
    defparam \comb_reg[1]__i10 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i9  (.D(n742[9]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [9]));
    defparam \comb_reg[1]__i9 .REGSET = "RESET";
    defparam \comb_reg[1]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i8  (.D(n742[8]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [8]));
    defparam \comb_reg[1]__i8 .REGSET = "RESET";
    defparam \comb_reg[1]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i7  (.D(n742[7]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [7]));
    defparam \comb_reg[1]__i7 .REGSET = "RESET";
    defparam \comb_reg[1]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i6  (.D(n742[6]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [6]));
    defparam \comb_reg[1]__i6 .REGSET = "RESET";
    defparam \comb_reg[1]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i5  (.D(n742[5]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [5]));
    defparam \comb_reg[1]__i5 .REGSET = "RESET";
    defparam \comb_reg[1]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i4  (.D(n742[4]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [4]));
    defparam \comb_reg[1]__i4 .REGSET = "RESET";
    defparam \comb_reg[1]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i0  (.D(n1313[0]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [0]));
    defparam \comb_reg[0]__i0 .REGSET = "RESET";
    defparam \comb_reg[0]__i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i3  (.D(n742[3]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [3]));
    defparam \comb_reg[1]__i3 .REGSET = "RESET";
    defparam \comb_reg[1]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i2  (.D(n742[2]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [2]));
    defparam \comb_reg[1]__i2 .REGSET = "RESET";
    defparam \comb_reg[1]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i1  (.D(n742[1]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [1]));
    defparam \comb_reg[1]__i1 .REGSET = "RESET";
    defparam \comb_reg[1]__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i12  (.D(n77[13]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_demodulated_data[12]));
    defparam \comb_reg[2]__i12 .REGSET = "RESET";
    defparam \comb_reg[2]__i12 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_222_add_4_3  (.A0(GND_net), 
            .B0(\int_reg[0] [1]), .C0(\int_reg[1] [1]), .D0(n1967), .CI0(n1967), 
            .A1(GND_net), .B1(\int_reg[0] [2]), .C1(\int_reg[1] [2]), 
            .D1(n5250), .CI1(n5250), .CO0(n5250), .CO1(n1969), .S0(n69[1]), 
            .S1(n69[2]));
    defparam \int_reg[1]_222_add_4_3 .INIT0 = "0xc33c";
    defparam \int_reg[1]_222_add_4_3 .INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@0(118[21],118[44])" *) LUT4 i163_1_lut (.A(q_out_synced), 
            .Z(n336));
    defparam i163_1_lut.INIT = "0x5555";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_222_add_4_1  (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(\int_reg[0] [0]), 
            .C1(\int_reg[1] [0]), .D1(n5247), .CI1(n5247), .CO0(n5247), 
            .CO1(n1967), .S1(n69[0]));
    defparam \int_reg[1]_222_add_4_1 .INIT0 = "0xc33c";
    defparam \int_reg[1]_222_add_4_1 .INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i11  (.D(n77[12]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_demodulated_data[11]));
    defparam \comb_reg[2]__i11 .REGSET = "RESET";
    defparam \comb_reg[2]__i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i10  (.D(n77[11]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_demodulated_data[10]));
    defparam \comb_reg[2]__i10 .REGSET = "RESET";
    defparam \comb_reg[2]__i10 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(cycle_reg[1]), 
            .B(cycle_reg[3]), .C(cycle_reg[0]), .D(cycle_reg[5]), .Z(n10_adj_486));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C)))" *) LUT4 i3_3_lut (.A(cycle_reg[4]), .B(cycle_reg[2]), 
            .C(cycle_reg[3]), .Z(n8_adj_487));
    defparam i3_3_lut.INIT = "0x8080";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(cycle_reg[1]), .B(cycle_reg[0]), 
            .Z(n7_adj_488));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut (.A(cycle_reg[5]), 
            .B(n7_adj_488), .C(stm_fpga_spare4_c), .D(n8_adj_487), .Z(n1379));
    defparam i2_4_lut.INIT = "0xfefa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i9  (.D(n77[10]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_demodulated_data[9]));
    defparam \comb_reg[2]__i9 .REGSET = "RESET";
    defparam \comb_reg[2]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i8  (.D(n77[9]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_demodulated_data[8]));
    defparam \comb_reg[2]__i8 .REGSET = "RESET";
    defparam \comb_reg[2]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i7  (.D(n77[8]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_demodulated_data[7]));
    defparam \comb_reg[2]__i7 .REGSET = "RESET";
    defparam \comb_reg[2]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i6  (.D(n77[7]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_demodulated_data[6]));
    defparam \comb_reg[2]__i6 .REGSET = "RESET";
    defparam \comb_reg[2]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i5  (.D(n77[6]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_demodulated_data[5]));
    defparam \comb_reg[2]__i5 .REGSET = "RESET";
    defparam \comb_reg[2]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i4  (.D(n77[5]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_demodulated_data[4]));
    defparam \comb_reg[2]__i4 .REGSET = "RESET";
    defparam \comb_reg[2]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i3  (.D(n77[4]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_demodulated_data[3]));
    defparam \comb_reg[2]__i3 .REGSET = "RESET";
    defparam \comb_reg[2]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i2  (.D(n77[3]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_demodulated_data[2]));
    defparam \comb_reg[2]__i2 .REGSET = "RESET";
    defparam \comb_reg[2]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i1  (.D(n77[2]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_demodulated_data[1]));
    defparam \comb_reg[2]__i1 .REGSET = "RESET";
    defparam \comb_reg[2]__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i12  (.D(\comb_reg[0] [12]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [12]));
    defparam \comb[1].delay_reg[0]__i12 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i2_1_lut (.A(\comb[2].delay_reg[0] [1]), 
            .Z(n1[1]));
    defparam sub_288_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i1_1_lut (.A(\comb[2].delay_reg[0] [0]), 
            .Z(n1[0]));
    defparam sub_288_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i4_1_lut (.A(\comb[2].delay_reg[0] [3]), 
            .Z(n1[3]));
    defparam sub_288_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i3_1_lut (.A(\comb[2].delay_reg[0] [2]), 
            .Z(n1[2]));
    defparam sub_288_inv_0_i3_1_lut.INIT = "0x5555";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1565_13 (.A0(GND_net), .B0(\int_reg[0] [11]), 
            .C0(n336), .D0(n2201), .CI0(n2201), .A1(GND_net), .B1(\int_reg[0] [12]), 
            .C1(n336), .D1(n5325), .CI1(n5325), .CO0(n5325), .S0(n92[12]), 
            .S1(n92[13]));
    defparam add_1565_13.INIT0 = "0xc33c";
    defparam add_1565_13.INIT1 = "0xc33c";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1565_11 (.A0(GND_net), .B0(\int_reg[0] [9]), 
            .C0(n336), .D0(n2199), .CI0(n2199), .A1(GND_net), .B1(\int_reg[0] [10]), 
            .C1(n336), .D1(n5322), .CI1(n5322), .CO0(n5322), .CO1(n2201), 
            .S0(n92[10]), .S1(n92[11]));
    defparam add_1565_11.INIT0 = "0xc33c";
    defparam add_1565_11.INIT1 = "0xc33c";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1565_9 (.A0(GND_net), .B0(\int_reg[0] [7]), 
            .C0(n336), .D0(n2197), .CI0(n2197), .A1(GND_net), .B1(\int_reg[0] [8]), 
            .C1(n336), .D1(n5319), .CI1(n5319), .CO0(n5319), .CO1(n2199), 
            .S0(n92[8]), .S1(n92[9]));
    defparam add_1565_9.INIT0 = "0xc33c";
    defparam add_1565_9.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i11  (.D(\comb_reg[0] [11]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [11]));
    defparam \comb[1].delay_reg[0]__i11 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i10  (.D(\comb_reg[0] [10]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [10]));
    defparam \comb[1].delay_reg[0]__i10 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i9  (.D(\comb_reg[0] [9]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [9]));
    defparam \comb[1].delay_reg[0]__i9 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i8  (.D(\comb_reg[0] [8]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [8]));
    defparam \comb[1].delay_reg[0]__i8 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i7  (.D(\comb_reg[0] [7]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [7]));
    defparam \comb[1].delay_reg[0]__i7 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i6  (.D(\comb_reg[0] [6]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [6]));
    defparam \comb[1].delay_reg[0]__i6 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i5  (.D(\comb_reg[0] [5]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [5]));
    defparam \comb[1].delay_reg[0]__i5 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i4  (.D(\comb_reg[0] [4]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [4]));
    defparam \comb[1].delay_reg[0]__i4 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i3  (.D(\comb_reg[0] [3]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [3]));
    defparam \comb[1].delay_reg[0]__i3 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i2  (.D(\comb_reg[0] [2]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [2]));
    defparam \comb[1].delay_reg[0]__i2 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i1  (.D(\comb_reg[0] [1]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [1]));
    defparam \comb[1].delay_reg[0]__i1 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i12  (.D(\comb_reg[1] [12]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [12]));
    defparam \comb[2].delay_reg[0]__i12 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i11  (.D(\comb_reg[1] [11]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [11]));
    defparam \comb[2].delay_reg[0]__i11 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i10  (.D(\comb_reg[1] [10]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [10]));
    defparam \comb[2].delay_reg[0]__i10 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_223_add_4_13  (.A0(GND_net), 
            .B0(\int_reg[1] [11]), .C0(\int_reg[2] [11]), .D0(n2008), 
            .CI0(n2008), .A1(GND_net), .B1(\int_reg[1] [12]), .C1(\int_reg[2] [12]), 
            .D1(n5433), .CI1(n5433), .CO0(n5433), .S0(n69_adj_509[11]), 
            .S1(n69_adj_509[12]));
    defparam \int_reg[2]_223_add_4_13 .INIT0 = "0xc33c";
    defparam \int_reg[2]_223_add_4_13 .INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_222_add_4_13  (.A0(GND_net), 
            .B0(\int_reg[0] [11]), .C0(\int_reg[1] [11]), .D0(n1977), 
            .CI0(n1977), .A1(GND_net), .B1(\int_reg[0] [12]), .C1(\int_reg[1] [12]), 
            .D1(n5265), .CI1(n5265), .CO0(n5265), .S0(n69[11]), .S1(n69[12]));
    defparam \int_reg[1]_222_add_4_13 .INIT0 = "0xc33c";
    defparam \int_reg[1]_222_add_4_13 .INIT1 = "0xc33c";
    (* lineinfo="@0(177[30],177[46])" *) FA2 cycle_reg_225_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(cycle_reg[3]), .D0(n1986), .CI0(n1986), 
            .A1(GND_net), .B1(GND_net), .C1(cycle_reg[4]), .D1(n5508), 
            .CI1(n5508), .CO0(n5508), .CO1(n1988), .S0(n29[3]), .S1(n29[4]));
    defparam cycle_reg_225_add_4_5.INIT0 = "0xc33c";
    defparam cycle_reg_225_add_4_5.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i9  (.D(\comb_reg[1] [9]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [9]));
    defparam \comb[2].delay_reg[0]__i9 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i8  (.D(\comb_reg[1] [8]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [8]));
    defparam \comb[2].delay_reg[0]__i8 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i7  (.D(\comb_reg[1] [7]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [7]));
    defparam \comb[2].delay_reg[0]__i7 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i6  (.D(\comb_reg[1] [6]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [6]));
    defparam \comb[2].delay_reg[0]__i6 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i5  (.D(\comb_reg[1] [5]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [5]));
    defparam \comb[2].delay_reg[0]__i5 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i4  (.D(\comb_reg[1] [4]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [4]));
    defparam \comb[2].delay_reg[0]__i4 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i3  (.D(\comb_reg[1] [3]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [3]));
    defparam \comb[2].delay_reg[0]__i3 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i2  (.D(\comb_reg[1] [2]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [2]));
    defparam \comb[2].delay_reg[0]__i2 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i1  (.D(\comb_reg[1] [1]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [1]));
    defparam \comb[2].delay_reg[0]__i1 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_223__i1  (.D(n69_adj_509[1]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [1]));
    defparam \int_reg[2]_223__i1 .REGSET = "RESET";
    defparam \int_reg[2]_223__i1 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1565_7 (.A0(GND_net), .B0(\int_reg[0] [5]), 
            .C0(n336), .D0(n2195), .CI0(n2195), .A1(GND_net), .B1(\int_reg[0] [6]), 
            .C1(n336), .D1(n5316), .CI1(n5316), .CO0(n5316), .CO1(n2197), 
            .S0(n92[6]), .S1(n92[7]));
    defparam add_1565_7.INIT0 = "0xc33c";
    defparam add_1565_7.INIT1 = "0xc33c";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1565_5 (.A0(GND_net), .B0(\int_reg[0] [3]), 
            .C0(n336), .D0(n2193), .CI0(n2193), .A1(GND_net), .B1(\int_reg[0] [4]), 
            .C1(n336), .D1(n5313), .CI1(n5313), .CO0(n5313), .CO1(n2195), 
            .S0(n92[4]), .S1(n92[5]));
    defparam add_1565_5.INIT0 = "0xc33c";
    defparam add_1565_5.INIT1 = "0xc33c";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1565_3 (.A0(GND_net), .B0(\int_reg[0] [1]), 
            .C0(n336), .D0(n2191), .CI0(n2191), .A1(GND_net), .B1(\int_reg[0] [2]), 
            .C1(n336), .D1(n5310), .CI1(n5310), .CO0(n5310), .CO1(n2193), 
            .S0(n92[2]), .S1(n92[3]));
    defparam add_1565_3.INIT0 = "0xc33c";
    defparam add_1565_3.INIT1 = "0xc33c";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1565_1 (.A0(GND_net), .B0(n336), 
            .C0(GND_net), .A1(GND_net), .B1(\int_reg[0] [0]), .C1(q_out_synced), 
            .D1(n5298), .CI1(n5298), .CO0(n5298), .CO1(n2191), .S1(n92[1]));
    defparam add_1565_1.INIT0 = "0xc33c";
    defparam add_1565_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_223__i2  (.D(n69_adj_509[2]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [2]));
    defparam \int_reg[2]_223__i2 .REGSET = "RESET";
    defparam \int_reg[2]_223__i2 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_223__i3  (.D(n69_adj_509[3]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [3]));
    defparam \int_reg[2]_223__i3 .REGSET = "RESET";
    defparam \int_reg[2]_223__i3 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_223__i4  (.D(n69_adj_509[4]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [4]));
    defparam \int_reg[2]_223__i4 .REGSET = "RESET";
    defparam \int_reg[2]_223__i4 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_223__i5  (.D(n69_adj_509[5]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [5]));
    defparam \int_reg[2]_223__i5 .REGSET = "RESET";
    defparam \int_reg[2]_223__i5 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_223__i6  (.D(n69_adj_509[6]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [6]));
    defparam \int_reg[2]_223__i6 .REGSET = "RESET";
    defparam \int_reg[2]_223__i6 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_223__i7  (.D(n69_adj_509[7]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [7]));
    defparam \int_reg[2]_223__i7 .REGSET = "RESET";
    defparam \int_reg[2]_223__i7 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_223__i8  (.D(n69_adj_509[8]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [8]));
    defparam \int_reg[2]_223__i8 .REGSET = "RESET";
    defparam \int_reg[2]_223__i8 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_223__i9  (.D(n69_adj_509[9]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [9]));
    defparam \int_reg[2]_223__i9 .REGSET = "RESET";
    defparam \int_reg[2]_223__i9 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_223__i10  (.D(n69_adj_509[10]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [10]));
    defparam \int_reg[2]_223__i10 .REGSET = "RESET";
    defparam \int_reg[2]_223__i10 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_223__i11  (.D(n69_adj_509[11]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [11]));
    defparam \int_reg[2]_223__i11 .REGSET = "RESET";
    defparam \int_reg[2]_223__i11 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_223__i12  (.D(n69_adj_509[12]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [12]));
    defparam \int_reg[2]_223__i12 .REGSET = "RESET";
    defparam \int_reg[2]_223__i12 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i1  (.D(n1313[1]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [1]));
    defparam \comb_reg[0]__i1 .REGSET = "RESET";
    defparam \comb_reg[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i2  (.D(n1313[2]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [2]));
    defparam \comb_reg[0]__i2 .REGSET = "RESET";
    defparam \comb_reg[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i3  (.D(n1313[3]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [3]));
    defparam \comb_reg[0]__i3 .REGSET = "RESET";
    defparam \comb_reg[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i4  (.D(n1313[4]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [4]));
    defparam \comb_reg[0]__i4 .REGSET = "RESET";
    defparam \comb_reg[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i5  (.D(n1313[5]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [5]));
    defparam \comb_reg[0]__i5 .REGSET = "RESET";
    defparam \comb_reg[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i6  (.D(n1313[6]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [6]));
    defparam \comb_reg[0]__i6 .REGSET = "RESET";
    defparam \comb_reg[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i7  (.D(n1313[7]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [7]));
    defparam \comb_reg[0]__i7 .REGSET = "RESET";
    defparam \comb_reg[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i8  (.D(n1313[8]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [8]));
    defparam \comb_reg[0]__i8 .REGSET = "RESET";
    defparam \comb_reg[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i9  (.D(n1313[9]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [9]));
    defparam \comb_reg[0]__i9 .REGSET = "RESET";
    defparam \comb_reg[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i10  (.D(n1313[10]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [10]));
    defparam \comb_reg[0]__i10 .REGSET = "RESET";
    defparam \comb_reg[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i11  (.D(n1313[11]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [11]));
    defparam \comb_reg[0]__i11 .REGSET = "RESET";
    defparam \comb_reg[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=214, LSE_RLINE=226, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i12  (.D(n1313[12]), 
            .SP(n453), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [12]));
    defparam \comb_reg[0]__i12 .REGSET = "RESET";
    defparam \comb_reg[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(177[30],177[46])" *) FD1P3XZ cycle_reg_225__i1 (.D(n29[1]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1379), .Q(cycle_reg[1]));
    defparam cycle_reg_225__i1.REGSET = "RESET";
    defparam cycle_reg_225__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_384_14 (.A0(GND_net), .B0(\comb_reg[0] [12]), 
            .C0(n1_adj_508[12]), .D0(n2145), .CI0(n2145), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n5352), .CI1(n5352), .CO0(n5352), 
            .S0(n742[12]));
    defparam add_384_14.INIT0 = "0xc33c";
    defparam add_384_14.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_384_12 (.A0(GND_net), .B0(\comb_reg[0] [10]), 
            .C0(n1_adj_508[10]), .D0(n2143), .CI0(n2143), .A1(GND_net), 
            .B1(\comb_reg[0] [11]), .C1(n1_adj_508[11]), .D1(n5349), .CI1(n5349), 
            .CO0(n5349), .CO1(n2145), .S0(n742[10]), .S1(n742[11]));
    defparam add_384_12.INIT0 = "0xc33c";
    defparam add_384_12.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_384_10 (.A0(GND_net), .B0(\comb_reg[0] [8]), 
            .C0(n1_adj_508[8]), .D0(n2141), .CI0(n2141), .A1(GND_net), 
            .B1(\comb_reg[0] [9]), .C1(n1_adj_508[9]), .D1(n5346), .CI1(n5346), 
            .CO0(n5346), .CO1(n2143), .S0(n742[8]), .S1(n742[9]));
    defparam add_384_10.INIT0 = "0xc33c";
    defparam add_384_10.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_384_8 (.A0(GND_net), .B0(\comb_reg[0] [6]), 
            .C0(n1_adj_508[6]), .D0(n2139), .CI0(n2139), .A1(GND_net), 
            .B1(\comb_reg[0] [7]), .C1(n1_adj_508[7]), .D1(n5343), .CI1(n5343), 
            .CO0(n5343), .CO1(n2141), .S0(n742[6]), .S1(n742[7]));
    defparam add_384_8.INIT0 = "0xc33c";
    defparam add_384_8.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_384_6 (.A0(GND_net), .B0(\comb_reg[0] [4]), 
            .C0(n1_adj_508[4]), .D0(n2137), .CI0(n2137), .A1(GND_net), 
            .B1(\comb_reg[0] [5]), .C1(n1_adj_508[5]), .D1(n5340), .CI1(n5340), 
            .CO0(n5340), .CO1(n2139), .S0(n742[4]), .S1(n742[5]));
    defparam add_384_6.INIT0 = "0xc33c";
    defparam add_384_6.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_384_4 (.A0(GND_net), .B0(\comb_reg[0] [2]), 
            .C0(n1_adj_508[2]), .D0(n2135), .CI0(n2135), .A1(GND_net), 
            .B1(\comb_reg[0] [3]), .C1(n1_adj_508[3]), .D1(n5337), .CI1(n5337), 
            .CO0(n5337), .CO1(n2137), .S0(n742[2]), .S1(n742[3]));
    defparam add_384_4.INIT0 = "0xc33c";
    defparam add_384_4.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_384_2 (.A0(GND_net), .B0(\comb_reg[0] [0]), 
            .C0(n1_adj_508[0]), .D0(VCC_net), .A1(GND_net), .B1(\comb_reg[0] [1]), 
            .C1(n1_adj_508[1]), .D1(n5277), .CI1(n5277), .CO0(n5277), 
            .CO1(n2135), .S0(n742[0]), .S1(n742[1]));
    defparam add_384_2.INIT0 = "0xc33c";
    defparam add_384_2.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_941_14 (.A0(GND_net), .B0(\int_reg[2] [12]), 
            .C0(n1_adj_507[12]), .D0(n2132), .CI0(n2132), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n5469), .CI1(n5469), .CO0(n5469), 
            .S0(n1313[12]));
    defparam add_941_14.INIT0 = "0xc33c";
    defparam add_941_14.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_941_12 (.A0(GND_net), .B0(\int_reg[2] [10]), 
            .C0(n1_adj_507[10]), .D0(n2130), .CI0(n2130), .A1(GND_net), 
            .B1(\int_reg[2] [11]), .C1(n1_adj_507[11]), .D1(n5466), .CI1(n5466), 
            .CO0(n5466), .CO1(n2132), .S0(n1313[10]), .S1(n1313[11]));
    defparam add_941_12.INIT0 = "0xc33c";
    defparam add_941_12.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_941_10 (.A0(GND_net), .B0(\int_reg[2] [8]), 
            .C0(n1_adj_507[8]), .D0(n2128), .CI0(n2128), .A1(GND_net), 
            .B1(\int_reg[2] [9]), .C1(n1_adj_507[9]), .D1(n5463), .CI1(n5463), 
            .CO0(n5463), .CO1(n2130), .S0(n1313[8]), .S1(n1313[9]));
    defparam add_941_10.INIT0 = "0xc33c";
    defparam add_941_10.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_941_8 (.A0(GND_net), .B0(\int_reg[2] [6]), 
            .C0(n1_adj_507[6]), .D0(n2126), .CI0(n2126), .A1(GND_net), 
            .B1(\int_reg[2] [7]), .C1(n1_adj_507[7]), .D1(n5460), .CI1(n5460), 
            .CO0(n5460), .CO1(n2128), .S0(n1313[6]), .S1(n1313[7]));
    defparam add_941_8.INIT0 = "0xc33c";
    defparam add_941_8.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_941_6 (.A0(GND_net), .B0(\int_reg[2] [4]), 
            .C0(n1_adj_507[4]), .D0(n2124), .CI0(n2124), .A1(GND_net), 
            .B1(\int_reg[2] [5]), .C1(n1_adj_507[5]), .D1(n5457), .CI1(n5457), 
            .CO0(n5457), .CO1(n2126), .S0(n1313[4]), .S1(n1313[5]));
    defparam add_941_6.INIT0 = "0xc33c";
    defparam add_941_6.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_941_4 (.A0(GND_net), .B0(\int_reg[2] [2]), 
            .C0(n1_adj_507[2]), .D0(n2122), .CI0(n2122), .A1(GND_net), 
            .B1(\int_reg[2] [3]), .C1(n1_adj_507[3]), .D1(n5454), .CI1(n5454), 
            .CO0(n5454), .CO1(n2124), .S0(n1313[2]), .S1(n1313[3]));
    defparam add_941_4.INIT0 = "0xc33c";
    defparam add_941_4.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_941_2 (.A0(GND_net), .B0(\int_reg[2] [0]), 
            .C0(n1_adj_507[0]), .D0(VCC_net), .A1(GND_net), .B1(\int_reg[2] [1]), 
            .C1(n1_adj_507[1]), .D1(n5355), .CI1(n5355), .CO0(n5355), 
            .CO1(n2122), .S0(n1313[0]), .S1(n1313[1]));
    defparam add_941_2.INIT0 = "0xc33c";
    defparam add_941_2.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_309_14 (.A0(GND_net), .B0(\comb_reg[1] [12]), 
            .C0(n1[12]), .D0(n2119), .CI0(n2119), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n5379), .CI1(n5379), .CO0(n5379), .S0(n77[13]));
    defparam add_309_14.INIT0 = "0xc33c";
    defparam add_309_14.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_309_12 (.A0(GND_net), .B0(\comb_reg[1] [10]), 
            .C0(n1[10]), .D0(n2117), .CI0(n2117), .A1(GND_net), .B1(\comb_reg[1] [11]), 
            .C1(n1[11]), .D1(n5376), .CI1(n5376), .CO0(n5376), .CO1(n2119), 
            .S0(n77[11]), .S1(n77[12]));
    defparam add_309_12.INIT0 = "0xc33c";
    defparam add_309_12.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_309_10 (.A0(GND_net), .B0(\comb_reg[1] [8]), 
            .C0(n1[8]), .D0(n2115), .CI0(n2115), .A1(GND_net), .B1(\comb_reg[1] [9]), 
            .C1(n1[9]), .D1(n5373), .CI1(n5373), .CO0(n5373), .CO1(n2117), 
            .S0(n77[9]), .S1(n77[10]));
    defparam add_309_10.INIT0 = "0xc33c";
    defparam add_309_10.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_309_8 (.A0(GND_net), .B0(\comb_reg[1] [6]), 
            .C0(n1[6]), .D0(n2113), .CI0(n2113), .A1(GND_net), .B1(\comb_reg[1] [7]), 
            .C1(n1[7]), .D1(n5370), .CI1(n5370), .CO0(n5370), .CO1(n2115), 
            .S0(n77[7]), .S1(n77[8]));
    defparam add_309_8.INIT0 = "0xc33c";
    defparam add_309_8.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_309_6 (.A0(GND_net), .B0(\comb_reg[1] [4]), 
            .C0(n1[4]), .D0(n2111), .CI0(n2111), .A1(GND_net), .B1(\comb_reg[1] [5]), 
            .C1(n1[5]), .D1(n5367), .CI1(n5367), .CO0(n5367), .CO1(n2113), 
            .S0(n77[5]), .S1(n77[6]));
    defparam add_309_6.INIT0 = "0xc33c";
    defparam add_309_6.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_309_4 (.A0(GND_net), .B0(\comb_reg[1] [2]), 
            .C0(n1[2]), .D0(n2109), .CI0(n2109), .A1(GND_net), .B1(\comb_reg[1] [3]), 
            .C1(n1[3]), .D1(n5364), .CI1(n5364), .CO0(n5364), .CO1(n2111), 
            .S0(n77[3]), .S1(n77[4]));
    defparam add_309_4.INIT0 = "0xc33c";
    defparam add_309_4.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_309_2 (.A0(GND_net), .B0(\comb_reg[1] [0]), 
            .C0(n1[0]), .D0(VCC_net), .A1(GND_net), .B1(\comb_reg[1] [1]), 
            .C1(n1[1]), .D1(n5274), .CI1(n5274), .CO0(n5274), .CO1(n2109), 
            .S0(n77[1]), .S1(n77[2]));
    defparam add_309_2.INIT0 = "0xc33c";
    defparam add_309_2.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(177[30],177[46])" *) FD1P3XZ cycle_reg_225__i2 (.D(n29[2]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1379), .Q(cycle_reg[2]));
    defparam cycle_reg_225__i2.REGSET = "RESET";
    defparam cycle_reg_225__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(177[30],177[46])" *) FD1P3XZ cycle_reg_225__i3 (.D(n29[3]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1379), .Q(cycle_reg[3]));
    defparam cycle_reg_225__i3.REGSET = "RESET";
    defparam cycle_reg_225__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(177[30],177[46])" *) FD1P3XZ cycle_reg_225__i4 (.D(n29[4]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1379), .Q(cycle_reg[4]));
    defparam cycle_reg_225__i4.REGSET = "RESET";
    defparam cycle_reg_225__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(177[30],177[46])" *) FD1P3XZ cycle_reg_225__i5 (.D(n29[5]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1379), .Q(cycle_reg[5]));
    defparam cycle_reg_225__i5.REGSET = "RESET";
    defparam cycle_reg_225__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(177[30],177[46])" *) FD1P3XZ cycle_reg_225__i0 (.D(n29[0]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1379), .Q(cycle_reg[0]));
    defparam cycle_reg_225__i0.REGSET = "RESET";
    defparam cycle_reg_225__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i2899_2_lut_4_lut (.A(cycle_reg[4]), 
            .B(n10_adj_486), .C(cycle_reg[2]), .D(stream_enable_synced), 
            .Z(gated_q_strobe));
    defparam i2899_2_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i236_2_lut_4_lut (.A(cycle_reg[4]), 
            .B(n10_adj_486), .C(cycle_reg[2]), .D(stm_fpga_spare4_c), 
            .Z(n453));
    defparam i236_2_lut_4_lut.INIT = "0xff01";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_223_add_4_11  (.A0(GND_net), 
            .B0(\int_reg[1] [9]), .C0(\int_reg[2] [9]), .D0(n2006), .CI0(n2006), 
            .A1(GND_net), .B1(\int_reg[1] [10]), .C1(\int_reg[2] [10]), 
            .D1(n5430), .CI1(n5430), .CO0(n5430), .CO1(n2008), .S0(n69_adj_509[9]), 
            .S1(n69_adj_509[10]));
    defparam \int_reg[2]_223_add_4_11 .INIT0 = "0xc33c";
    defparam \int_reg[2]_223_add_4_11 .INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_223_add_4_9  (.A0(GND_net), 
            .B0(\int_reg[1] [7]), .C0(\int_reg[2] [7]), .D0(n2004), .CI0(n2004), 
            .A1(GND_net), .B1(\int_reg[1] [8]), .C1(\int_reg[2] [8]), 
            .D1(n5427), .CI1(n5427), .CO0(n5427), .CO1(n2006), .S0(n69_adj_509[7]), 
            .S1(n69_adj_509[8]));
    defparam \int_reg[2]_223_add_4_9 .INIT0 = "0xc33c";
    defparam \int_reg[2]_223_add_4_9 .INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_222_add_4_11  (.A0(GND_net), 
            .B0(\int_reg[0] [9]), .C0(\int_reg[1] [9]), .D0(n1975), .CI0(n1975), 
            .A1(GND_net), .B1(\int_reg[0] [10]), .C1(\int_reg[1] [10]), 
            .D1(n5262), .CI1(n5262), .CO0(n5262), .CO1(n1977), .S0(n69[9]), 
            .S1(n69[10]));
    defparam \int_reg[1]_222_add_4_11 .INIT0 = "0xc33c";
    defparam \int_reg[1]_222_add_4_11 .INIT1 = "0xc33c";
    (* lineinfo="@0(177[30],177[46])" *) FA2 cycle_reg_225_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(cycle_reg[5]), .D0(n1988), .CI0(n1988), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n5511), .CI1(n5511), 
            .CO0(n5511), .S0(n29[5]));
    defparam cycle_reg_225_add_4_7.INIT0 = "0xc33c";
    defparam cycle_reg_225_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(177[30],177[46])" *) FA2 cycle_reg_225_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(cycle_reg[1]), .D0(n1984), .CI0(n1984), 
            .A1(GND_net), .B1(GND_net), .C1(cycle_reg[2]), .D1(n5505), 
            .CI1(n5505), .CO0(n5505), .CO1(n1986), .S0(n29[1]), .S1(n29[2]));
    defparam cycle_reg_225_add_4_3.INIT0 = "0xc33c";
    defparam cycle_reg_225_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@0(177[30],177[46])" *) FA2 cycle_reg_225_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(cycle_reg[0]), .D1(n5502), .CI1(n5502), .CO0(n5502), 
            .CO1(n1984), .S1(n29[0]));
    defparam cycle_reg_225_add_4_1.INIT0 = "0xc33c";
    defparam cycle_reg_225_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_223_add_4_7  (.A0(GND_net), 
            .B0(\int_reg[1] [5]), .C0(\int_reg[2] [5]), .D0(n2002), .CI0(n2002), 
            .A1(GND_net), .B1(\int_reg[1] [6]), .C1(\int_reg[2] [6]), 
            .D1(n5424), .CI1(n5424), .CO0(n5424), .CO1(n2004), .S0(n69_adj_509[5]), 
            .S1(n69_adj_509[6]));
    defparam \int_reg[2]_223_add_4_7 .INIT0 = "0xc33c";
    defparam \int_reg[2]_223_add_4_7 .INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_223_add_4_5  (.A0(GND_net), 
            .B0(\int_reg[1] [3]), .C0(\int_reg[2] [3]), .D0(n2000), .CI0(n2000), 
            .A1(GND_net), .B1(\int_reg[1] [4]), .C1(\int_reg[2] [4]), 
            .D1(n5421), .CI1(n5421), .CO0(n5421), .CO1(n2002), .S0(n69_adj_509[3]), 
            .S1(n69_adj_509[4]));
    defparam \int_reg[2]_223_add_4_5 .INIT0 = "0xc33c";
    defparam \int_reg[2]_223_add_4_5 .INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_223_add_4_3  (.A0(GND_net), 
            .B0(\int_reg[1] [1]), .C0(\int_reg[2] [1]), .D0(n1998), .CI0(n1998), 
            .A1(GND_net), .B1(\int_reg[1] [2]), .C1(\int_reg[2] [2]), 
            .D1(n5418), .CI1(n5418), .CO0(n5418), .CO1(n2000), .S0(n69_adj_509[1]), 
            .S1(n69_adj_509[2]));
    defparam \int_reg[2]_223_add_4_3 .INIT0 = "0xc33c";
    defparam \int_reg[2]_223_add_4_3 .INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_223_add_4_1  (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(\int_reg[1] [0]), 
            .C1(\int_reg[2] [0]), .D1(n5331), .CI1(n5331), .CO0(n5331), 
            .CO1(n1998), .S1(n69_adj_509[0]));
    defparam \int_reg[2]_223_add_4_1 .INIT0 = "0xc33c";
    defparam \int_reg[2]_223_add_4_1 .INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_222_add_4_9  (.A0(GND_net), 
            .B0(\int_reg[0] [7]), .C0(\int_reg[1] [7]), .D0(n1973), .CI0(n1973), 
            .A1(GND_net), .B1(\int_reg[0] [8]), .C1(\int_reg[1] [8]), 
            .D1(n5259), .CI1(n5259), .CO0(n5259), .CO1(n1975), .S0(n69[7]), 
            .S1(n69[8]));
    defparam \int_reg[1]_222_add_4_9 .INIT0 = "0xc33c";
    defparam \int_reg[1]_222_add_4_9 .INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_222__i12  (.D(n69[12]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [12]));
    defparam \int_reg[1]_222__i12 .REGSET = "RESET";
    defparam \int_reg[1]_222__i12 .SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \cic_decimator(WIDTH=1,RMAX=32,N=3)_U5 
//

module \cic_decimator(WIDTH=1,RMAX=32,N=3)_U5 (input sx1257_clk_out_c, input stm_fpga_spare4_c, 
            input GND_net, input i_out_synced, output [12:0]i_demodulated_data, 
            input VCC_net, input stream_enable_synced, output gated_i_strobe);
    
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c;
    wire [12:0]n727;
    
    wire n441;
    (* lineinfo="@0(86[21],86[29])" *) wire [15:0]\comb_reg[1] ;
    (* lineinfo="@0(81[21],81[28])" *) wire [15:0]\int_reg[2] ;
    (* lineinfo="@0(137[25],137[34])" *) wire [15:0]\comb[0].delay_reg[0] ;
    (* lineinfo="@0(137[25],137[34])" *) wire [15:0]\comb[2].delay_reg[0] ;
    wire [12:0]n1328;
    (* lineinfo="@0(86[21],86[29])" *) wire [15:0]\comb_reg[0] ;
    
    wire n2058, n5415;
    (* lineinfo="@0(81[21],81[28])" *) wire [15:0]\int_reg[0] ;
    (* lineinfo="@0(81[21],81[28])" *) wire [15:0]\int_reg[1] ;
    wire [15:0]n69;
    
    wire n2056, n5412, n2054, n5409, n2052, n5406;
    wire [15:0]n1;
    wire [15:0]n69_adj_451;
    (* lineinfo="@0(79[26],79[35])" *) wire [5:0]cycle_reg;
    
    wire n8_adj_399, n7_adj_400;
    wire [15:0]n1_adj_452;
    
    wire n1378, n305;
    (* lineinfo="@0(137[25],137[34])" *) wire [15:0]\comb[1].delay_reg[0] ;
    wire [15:0]n1_adj_453;
    wire [13:0]n77;
    wire [16:0]n92;
    
    wire n2065, n5436, n2067, n5439, n2069, n5442, n2071, n10_adj_430, 
        n2050, n5403, n5445, n2073, n2188, n5295, n2186, n5292, 
        n2184, n5289, n2182, n5286, n2180, n5283, n2178, n5280, 
        n5268, n2171, n5529, n2169, n5526, n2167, n5523, n5448, 
        n2075, n2165, n5520, n2163, n5517;
    wire [5:0]n29;
    
    wire n2161, n5514, n5361, n2158, n5397, n2156, n5394, n2154, 
        n5391, n2152, n5388, n2150, n5385, n2148, n5382, n5271, 
        n5451, n2106, n5499, n2104, n5496, n2102, n5493, n2100, 
        n5490, n2098, n5487, n2096, n5484, n5334, n2048, n5400, 
        n5328, n5472, n2089, n5475, n2091, n5478, n2093, n5481, 
        n5358, VCC_net_2;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i12  (.D(\int_reg[2] [12]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [12]));
    defparam \comb[0].delay_reg[0]__i12 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i11  (.D(\int_reg[2] [11]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [11]));
    defparam \comb[0].delay_reg[0]__i11 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i10  (.D(\int_reg[2] [10]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [10]));
    defparam \comb[0].delay_reg[0]__i10 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i9  (.D(\int_reg[2] [9]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [9]));
    defparam \comb[0].delay_reg[0]__i9 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i8  (.D(\int_reg[2] [8]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [8]));
    defparam \comb[0].delay_reg[0]__i8 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i7  (.D(\int_reg[2] [7]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [7]));
    defparam \comb[0].delay_reg[0]__i7 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i6  (.D(\int_reg[2] [6]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [6]));
    defparam \comb[0].delay_reg[0]__i6 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i5  (.D(\int_reg[2] [5]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [5]));
    defparam \comb[0].delay_reg[0]__i5 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i4  (.D(\int_reg[2] [4]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [4]));
    defparam \comb[0].delay_reg[0]__i4 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i3  (.D(\int_reg[2] [3]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [3]));
    defparam \comb[0].delay_reg[0]__i3 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i2  (.D(\int_reg[2] [2]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [2]));
    defparam \comb[0].delay_reg[0]__i2 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i0  (.D(\comb_reg[1] [0]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [0]));
    defparam \comb[2].delay_reg[0]__i0 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i1  (.D(\int_reg[2] [1]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [1]));
    defparam \comb[0].delay_reg[0]__i1 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i0  (.D(n1328[0]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [0]));
    defparam \comb_reg[0]__i0 .REGSET = "RESET";
    defparam \comb_reg[0]__i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i12  (.D(n727[12]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [12]));
    defparam \comb_reg[1]__i12 .REGSET = "RESET";
    defparam \comb_reg[1]__i12 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i11  (.D(n727[11]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [11]));
    defparam \comb_reg[1]__i11 .REGSET = "RESET";
    defparam \comb_reg[1]__i11 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_218_add_4_13  (.A0(GND_net), 
            .B0(\int_reg[0] [11]), .C0(\int_reg[1] [11]), .D0(n2058), 
            .CI0(n2058), .A1(GND_net), .B1(\int_reg[0] [12]), .C1(\int_reg[1] [12]), 
            .D1(n5415), .CI1(n5415), .CO0(n5415), .S0(n69[11]), .S1(n69[12]));
    defparam \int_reg[1]_218_add_4_13 .INIT0 = "0xc33c";
    defparam \int_reg[1]_218_add_4_13 .INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_218_add_4_11  (.A0(GND_net), 
            .B0(\int_reg[0] [9]), .C0(\int_reg[1] [9]), .D0(n2056), .CI0(n2056), 
            .A1(GND_net), .B1(\int_reg[0] [10]), .C1(\int_reg[1] [10]), 
            .D1(n5412), .CI1(n5412), .CO0(n5412), .CO1(n2058), .S0(n69[9]), 
            .S1(n69[10]));
    defparam \int_reg[1]_218_add_4_11 .INIT0 = "0xc33c";
    defparam \int_reg[1]_218_add_4_11 .INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_218_add_4_9  (.A0(GND_net), 
            .B0(\int_reg[0] [7]), .C0(\int_reg[1] [7]), .D0(n2054), .CI0(n2054), 
            .A1(GND_net), .B1(\int_reg[0] [8]), .C1(\int_reg[1] [8]), 
            .D1(n5409), .CI1(n5409), .CO0(n5409), .CO1(n2056), .S0(n69[7]), 
            .S1(n69[8]));
    defparam \int_reg[1]_218_add_4_9 .INIT0 = "0xc33c";
    defparam \int_reg[1]_218_add_4_9 .INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i10  (.D(n727[10]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [10]));
    defparam \comb_reg[1]__i10 .REGSET = "RESET";
    defparam \comb_reg[1]__i10 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_218_add_4_7  (.A0(GND_net), 
            .B0(\int_reg[0] [5]), .C0(\int_reg[1] [5]), .D0(n2052), .CI0(n2052), 
            .A1(GND_net), .B1(\int_reg[0] [6]), .C1(\int_reg[1] [6]), 
            .D1(n5406), .CI1(n5406), .CO0(n5406), .CO1(n2054), .S0(n69[5]), 
            .S1(n69[6]));
    defparam \int_reg[1]_218_add_4_7 .INIT0 = "0xc33c";
    defparam \int_reg[1]_218_add_4_7 .INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i9  (.D(n727[9]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [9]));
    defparam \comb_reg[1]__i9 .REGSET = "RESET";
    defparam \comb_reg[1]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[0].delay_reg[0]__i0  (.D(\int_reg[2] [0]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[0].delay_reg[0] [0]));
    defparam \comb[0].delay_reg[0]__i0 .REGSET = "RESET";
    defparam \comb[0].delay_reg[0]__i0 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_218__i0  (.D(n69[0]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [0]));
    defparam \int_reg[1]_218__i0 .REGSET = "RESET";
    defparam \int_reg[1]_218__i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i2_1_lut (.A(\comb[0].delay_reg[0] [1]), 
            .Z(n1[1]));
    defparam sub_180_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i1_1_lut (.A(\comb[0].delay_reg[0] [0]), 
            .Z(n1[0]));
    defparam sub_180_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i4_1_lut (.A(\comb[0].delay_reg[0] [3]), 
            .Z(n1[3]));
    defparam sub_180_inv_0_i4_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_219__i0  (.D(n69_adj_451[0]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [0]));
    defparam \int_reg[2]_219__i0 .REGSET = "RESET";
    defparam \int_reg[2]_219__i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i3_1_lut (.A(\comb[0].delay_reg[0] [2]), 
            .Z(n1[2]));
    defparam sub_180_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i6_1_lut (.A(\comb[0].delay_reg[0] [5]), 
            .Z(n1[5]));
    defparam sub_180_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i5_1_lut (.A(\comb[0].delay_reg[0] [4]), 
            .Z(n1[4]));
    defparam sub_180_inv_0_i5_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i8  (.D(n727[8]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [8]));
    defparam \comb_reg[1]__i8 .REGSET = "RESET";
    defparam \comb_reg[1]__i8 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i8_1_lut (.A(\comb[0].delay_reg[0] [7]), 
            .Z(n1[7]));
    defparam sub_180_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i7_1_lut (.A(\comb[0].delay_reg[0] [6]), 
            .Z(n1[6]));
    defparam sub_180_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i10_1_lut (.A(\comb[0].delay_reg[0] [9]), 
            .Z(n1[9]));
    defparam sub_180_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i9_1_lut (.A(\comb[0].delay_reg[0] [8]), 
            .Z(n1[8]));
    defparam sub_180_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i12_1_lut (.A(\comb[0].delay_reg[0] [11]), 
            .Z(n1[11]));
    defparam sub_180_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i11_1_lut (.A(\comb[0].delay_reg[0] [10]), 
            .Z(n1[10]));
    defparam sub_180_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(155[36],155[83])" *) LUT4 sub_180_inv_0_i13_1_lut (.A(\comb[0].delay_reg[0] [12]), 
            .Z(n1[12]));
    defparam sub_180_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C)))" *) LUT4 i3_3_lut (.A(cycle_reg[4]), .B(cycle_reg[2]), 
            .C(cycle_reg[3]), .Z(n8_adj_399));
    defparam i3_3_lut.INIT = "0x8080";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(cycle_reg[1]), .B(cycle_reg[0]), 
            .Z(n7_adj_400));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i2_1_lut (.A(\comb[2].delay_reg[0] [1]), 
            .Z(n1_adj_452[1]));
    defparam sub_288_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut (.A(cycle_reg[5]), 
            .B(n7_adj_400), .C(stm_fpga_spare4_c), .D(n8_adj_399), .Z(n1378));
    defparam i2_4_lut.INIT = "0xfefa";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i1_1_lut (.A(\comb[2].delay_reg[0] [0]), 
            .Z(n1_adj_452[0]));
    defparam sub_288_inv_0_i1_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i7  (.D(n727[7]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [7]));
    defparam \comb_reg[1]__i7 .REGSET = "RESET";
    defparam \comb_reg[1]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i6  (.D(n727[6]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [6]));
    defparam \comb_reg[1]__i6 .REGSET = "RESET";
    defparam \comb_reg[1]__i6 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(118[21],118[44])" *) LUT4 i169_1_lut (.A(i_out_synced), 
            .Z(n305));
    defparam i169_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i2_1_lut (.A(\comb[1].delay_reg[0] [1]), 
            .Z(n1_adj_453[1]));
    defparam sub_234_inv_0_i2_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i5  (.D(n727[5]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [5]));
    defparam \comb_reg[1]__i5 .REGSET = "RESET";
    defparam \comb_reg[1]__i5 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i1_1_lut (.A(\comb[1].delay_reg[0] [0]), 
            .Z(n1_adj_453[0]));
    defparam sub_234_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i4_1_lut (.A(\comb[1].delay_reg[0] [3]), 
            .Z(n1_adj_453[3]));
    defparam sub_234_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i3_1_lut (.A(\comb[1].delay_reg[0] [2]), 
            .Z(n1_adj_453[2]));
    defparam sub_234_inv_0_i3_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i0  (.D(n77[1]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_demodulated_data[0]));
    defparam \comb_reg[2]__i0 .REGSET = "RESET";
    defparam \comb_reg[2]__i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i0  (.D(\comb_reg[0] [0]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [0]));
    defparam \comb[1].delay_reg[0]__i0 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i4  (.D(n727[4]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [4]));
    defparam \comb_reg[1]__i4 .REGSET = "RESET";
    defparam \comb_reg[1]__i4 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i6_1_lut (.A(\comb[1].delay_reg[0] [5]), 
            .Z(n1_adj_453[5]));
    defparam sub_234_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i5_1_lut (.A(\comb[1].delay_reg[0] [4]), 
            .Z(n1_adj_453[4]));
    defparam sub_234_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i8_1_lut (.A(\comb[1].delay_reg[0] [7]), 
            .Z(n1_adj_453[7]));
    defparam sub_234_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i7_1_lut (.A(\comb[1].delay_reg[0] [6]), 
            .Z(n1_adj_453[6]));
    defparam sub_234_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i10_1_lut (.A(\comb[1].delay_reg[0] [9]), 
            .Z(n1_adj_453[9]));
    defparam sub_234_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i9_1_lut (.A(\comb[1].delay_reg[0] [8]), 
            .Z(n1_adj_453[8]));
    defparam sub_234_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i12_1_lut (.A(\comb[1].delay_reg[0] [11]), 
            .Z(n1_adj_453[11]));
    defparam sub_234_inv_0_i12_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i3  (.D(n727[3]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [3]));
    defparam \comb_reg[1]__i3 .REGSET = "RESET";
    defparam \comb_reg[1]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i0  (.D(n92[1]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [0]));
    defparam \int_reg[0]__i0 .REGSET = "RESET";
    defparam \int_reg[0]__i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i2  (.D(n727[2]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [2]));
    defparam \comb_reg[1]__i2 .REGSET = "RESET";
    defparam \comb_reg[1]__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i11_1_lut (.A(\comb[1].delay_reg[0] [10]), 
            .Z(n1_adj_453[10]));
    defparam sub_234_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_234_inv_0_i13_1_lut (.A(\comb[1].delay_reg[0] [12]), 
            .Z(n1_adj_453[12]));
    defparam sub_234_inv_0_i13_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i1  (.D(n727[1]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [1]));
    defparam \comb_reg[1]__i1 .REGSET = "RESET";
    defparam \comb_reg[1]__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i12  (.D(n1328[12]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [12]));
    defparam \comb_reg[0]__i12 .REGSET = "RESET";
    defparam \comb_reg[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i4_1_lut (.A(\comb[2].delay_reg[0] [3]), 
            .Z(n1_adj_452[3]));
    defparam sub_288_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i3_1_lut (.A(\comb[2].delay_reg[0] [2]), 
            .Z(n1_adj_452[2]));
    defparam sub_288_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i6_1_lut (.A(\comb[2].delay_reg[0] [5]), 
            .Z(n1_adj_452[5]));
    defparam sub_288_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i5_1_lut (.A(\comb[2].delay_reg[0] [4]), 
            .Z(n1_adj_452[4]));
    defparam sub_288_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i8_1_lut (.A(\comb[2].delay_reg[0] [7]), 
            .Z(n1_adj_452[7]));
    defparam sub_288_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i7_1_lut (.A(\comb[2].delay_reg[0] [6]), 
            .Z(n1_adj_452[6]));
    defparam sub_288_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i10_1_lut (.A(\comb[2].delay_reg[0] [9]), 
            .Z(n1_adj_452[9]));
    defparam sub_288_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i9_1_lut (.A(\comb[2].delay_reg[0] [8]), 
            .Z(n1_adj_452[8]));
    defparam sub_288_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i12_1_lut (.A(\comb[2].delay_reg[0] [11]), 
            .Z(n1_adj_452[11]));
    defparam sub_288_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i11_1_lut (.A(\comb[2].delay_reg[0] [10]), 
            .Z(n1_adj_452[10]));
    defparam sub_288_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@0(158[36],158[84])" *) LUT4 sub_288_inv_0_i13_1_lut (.A(\comb[2].delay_reg[0] [12]), 
            .Z(n1_adj_452[12]));
    defparam sub_288_inv_0_i13_1_lut.INIT = "0x5555";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_219_add_4_3  (.A0(GND_net), 
            .B0(\int_reg[1] [1]), .C0(\int_reg[2] [1]), .D0(n2065), .CI0(n2065), 
            .A1(GND_net), .B1(\int_reg[1] [2]), .C1(\int_reg[2] [2]), 
            .D1(n5436), .CI1(n5436), .CO0(n5436), .CO1(n2067), .S0(n69_adj_451[1]), 
            .S1(n69_adj_451[2]));
    defparam \int_reg[2]_219_add_4_3 .INIT0 = "0xc33c";
    defparam \int_reg[2]_219_add_4_3 .INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_219_add_4_5  (.A0(GND_net), 
            .B0(\int_reg[1] [3]), .C0(\int_reg[2] [3]), .D0(n2067), .CI0(n2067), 
            .A1(GND_net), .B1(\int_reg[1] [4]), .C1(\int_reg[2] [4]), 
            .D1(n5439), .CI1(n5439), .CO0(n5439), .CO1(n2069), .S0(n69_adj_451[3]), 
            .S1(n69_adj_451[4]));
    defparam \int_reg[2]_219_add_4_5 .INIT0 = "0xc33c";
    defparam \int_reg[2]_219_add_4_5 .INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_219_add_4_7  (.A0(GND_net), 
            .B0(\int_reg[1] [5]), .C0(\int_reg[2] [5]), .D0(n2069), .CI0(n2069), 
            .A1(GND_net), .B1(\int_reg[1] [6]), .C1(\int_reg[2] [6]), 
            .D1(n5442), .CI1(n5442), .CO0(n5442), .CO1(n2071), .S0(n69_adj_451[5]), 
            .S1(n69_adj_451[6]));
    defparam \int_reg[2]_219_add_4_7 .INIT0 = "0xc33c";
    defparam \int_reg[2]_219_add_4_7 .INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(cycle_reg[1]), 
            .B(cycle_reg[3]), .C(cycle_reg[0]), .D(cycle_reg[5]), .Z(n10_adj_430));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i11  (.D(n1328[11]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [11]));
    defparam \comb_reg[0]__i11 .REGSET = "RESET";
    defparam \comb_reg[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i10  (.D(n1328[10]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [10]));
    defparam \comb_reg[0]__i10 .REGSET = "RESET";
    defparam \comb_reg[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i9  (.D(n1328[9]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [9]));
    defparam \comb_reg[0]__i9 .REGSET = "RESET";
    defparam \comb_reg[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i8  (.D(n1328[8]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [8]));
    defparam \comb_reg[0]__i8 .REGSET = "RESET";
    defparam \comb_reg[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i7  (.D(n1328[7]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [7]));
    defparam \comb_reg[0]__i7 .REGSET = "RESET";
    defparam \comb_reg[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i6  (.D(n1328[6]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [6]));
    defparam \comb_reg[0]__i6 .REGSET = "RESET";
    defparam \comb_reg[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i5  (.D(n1328[5]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [5]));
    defparam \comb_reg[0]__i5 .REGSET = "RESET";
    defparam \comb_reg[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i4  (.D(n1328[4]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [4]));
    defparam \comb_reg[0]__i4 .REGSET = "RESET";
    defparam \comb_reg[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i3  (.D(n1328[3]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [3]));
    defparam \comb_reg[0]__i3 .REGSET = "RESET";
    defparam \comb_reg[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i2  (.D(n1328[2]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [2]));
    defparam \comb_reg[0]__i2 .REGSET = "RESET";
    defparam \comb_reg[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[0]__i1  (.D(n1328[1]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[0] [1]));
    defparam \comb_reg[0]__i1 .REGSET = "RESET";
    defparam \comb_reg[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i12  (.D(\comb_reg[1] [12]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [12]));
    defparam \comb[2].delay_reg[0]__i12 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i11  (.D(\comb_reg[1] [11]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [11]));
    defparam \comb[2].delay_reg[0]__i11 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i10  (.D(\comb_reg[1] [10]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [10]));
    defparam \comb[2].delay_reg[0]__i10 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_218_add_4_5  (.A0(GND_net), 
            .B0(\int_reg[0] [3]), .C0(\int_reg[1] [3]), .D0(n2050), .CI0(n2050), 
            .A1(GND_net), .B1(\int_reg[0] [4]), .C1(\int_reg[1] [4]), 
            .D1(n5403), .CI1(n5403), .CO0(n5403), .CO1(n2052), .S0(n69[3]), 
            .S1(n69[4]));
    defparam \int_reg[1]_218_add_4_5 .INIT0 = "0xc33c";
    defparam \int_reg[1]_218_add_4_5 .INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i9  (.D(\comb_reg[1] [9]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [9]));
    defparam \comb[2].delay_reg[0]__i9 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i8  (.D(\comb_reg[1] [8]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [8]));
    defparam \comb[2].delay_reg[0]__i8 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i7  (.D(\comb_reg[1] [7]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [7]));
    defparam \comb[2].delay_reg[0]__i7 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i6  (.D(\comb_reg[1] [6]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [6]));
    defparam \comb[2].delay_reg[0]__i6 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i5  (.D(\comb_reg[1] [5]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [5]));
    defparam \comb[2].delay_reg[0]__i5 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i4  (.D(\comb_reg[1] [4]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [4]));
    defparam \comb[2].delay_reg[0]__i4 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i3  (.D(\comb_reg[1] [3]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [3]));
    defparam \comb[2].delay_reg[0]__i3 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i2  (.D(\comb_reg[1] [2]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [2]));
    defparam \comb[2].delay_reg[0]__i2 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[2].delay_reg[0]__i1  (.D(\comb_reg[1] [1]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[2].delay_reg[0] [1]));
    defparam \comb[2].delay_reg[0]__i1 .REGSET = "RESET";
    defparam \comb[2].delay_reg[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_218__i1  (.D(n69[1]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [1]));
    defparam \int_reg[1]_218__i1 .REGSET = "RESET";
    defparam \int_reg[1]_218__i1 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_218__i2  (.D(n69[2]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [2]));
    defparam \int_reg[1]_218__i2 .REGSET = "RESET";
    defparam \int_reg[1]_218__i2 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_218__i3  (.D(n69[3]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [3]));
    defparam \int_reg[1]_218__i3 .REGSET = "RESET";
    defparam \int_reg[1]_218__i3 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_219_add_4_9  (.A0(GND_net), 
            .B0(\int_reg[1] [7]), .C0(\int_reg[2] [7]), .D0(n2071), .CI0(n2071), 
            .A1(GND_net), .B1(\int_reg[1] [8]), .C1(\int_reg[2] [8]), 
            .D1(n5445), .CI1(n5445), .CO0(n5445), .CO1(n2073), .S0(n69_adj_451[7]), 
            .S1(n69_adj_451[8]));
    defparam \int_reg[2]_219_add_4_9 .INIT0 = "0xc33c";
    defparam \int_reg[2]_219_add_4_9 .INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_383_14 (.A0(GND_net), .B0(\comb_reg[0] [12]), 
            .C0(n1_adj_453[12]), .D0(n2188), .CI0(n2188), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n5295), .CI1(n5295), .CO0(n5295), 
            .S0(n727[12]));
    defparam add_383_14.INIT0 = "0xc33c";
    defparam add_383_14.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_383_12 (.A0(GND_net), .B0(\comb_reg[0] [10]), 
            .C0(n1_adj_453[10]), .D0(n2186), .CI0(n2186), .A1(GND_net), 
            .B1(\comb_reg[0] [11]), .C1(n1_adj_453[11]), .D1(n5292), .CI1(n5292), 
            .CO0(n5292), .CO1(n2188), .S0(n727[10]), .S1(n727[11]));
    defparam add_383_12.INIT0 = "0xc33c";
    defparam add_383_12.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_383_10 (.A0(GND_net), .B0(\comb_reg[0] [8]), 
            .C0(n1_adj_453[8]), .D0(n2184), .CI0(n2184), .A1(GND_net), 
            .B1(\comb_reg[0] [9]), .C1(n1_adj_453[9]), .D1(n5289), .CI1(n5289), 
            .CO0(n5289), .CO1(n2186), .S0(n727[8]), .S1(n727[9]));
    defparam add_383_10.INIT0 = "0xc33c";
    defparam add_383_10.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_383_8 (.A0(GND_net), .B0(\comb_reg[0] [6]), 
            .C0(n1_adj_453[6]), .D0(n2182), .CI0(n2182), .A1(GND_net), 
            .B1(\comb_reg[0] [7]), .C1(n1_adj_453[7]), .D1(n5286), .CI1(n5286), 
            .CO0(n5286), .CO1(n2184), .S0(n727[6]), .S1(n727[7]));
    defparam add_383_8.INIT0 = "0xc33c";
    defparam add_383_8.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_383_6 (.A0(GND_net), .B0(\comb_reg[0] [4]), 
            .C0(n1_adj_453[4]), .D0(n2180), .CI0(n2180), .A1(GND_net), 
            .B1(\comb_reg[0] [5]), .C1(n1_adj_453[5]), .D1(n5283), .CI1(n5283), 
            .CO0(n5283), .CO1(n2182), .S0(n727[4]), .S1(n727[5]));
    defparam add_383_6.INIT0 = "0xc33c";
    defparam add_383_6.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_383_4 (.A0(GND_net), .B0(\comb_reg[0] [2]), 
            .C0(n1_adj_453[2]), .D0(n2178), .CI0(n2178), .A1(GND_net), 
            .B1(\comb_reg[0] [3]), .C1(n1_adj_453[3]), .D1(n5280), .CI1(n5280), 
            .CO0(n5280), .CO1(n2180), .S0(n727[2]), .S1(n727[3]));
    defparam add_383_4.INIT0 = "0xc33c";
    defparam add_383_4.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_383_2 (.A0(GND_net), .B0(\comb_reg[0] [0]), 
            .C0(n1_adj_453[0]), .D0(VCC_net), .A1(GND_net), .B1(\comb_reg[0] [1]), 
            .C1(n1_adj_453[1]), .D1(n5268), .CI1(n5268), .CO0(n5268), 
            .CO1(n2178), .S0(n727[0]), .S1(n727[1]));
    defparam add_383_2.INIT0 = "0xc33c";
    defparam add_383_2.INIT1 = "0xc33c";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1566_13 (.A0(GND_net), .B0(\int_reg[0] [11]), 
            .C0(n305), .D0(n2171), .CI0(n2171), .A1(GND_net), .B1(\int_reg[0] [12]), 
            .C1(n305), .D1(n5529), .CI1(n5529), .CO0(n5529), .S0(n92[12]), 
            .S1(n92[13]));
    defparam add_1566_13.INIT0 = "0xc33c";
    defparam add_1566_13.INIT1 = "0xc33c";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1566_11 (.A0(GND_net), .B0(\int_reg[0] [9]), 
            .C0(n305), .D0(n2169), .CI0(n2169), .A1(GND_net), .B1(\int_reg[0] [10]), 
            .C1(n305), .D1(n5526), .CI1(n5526), .CO0(n5526), .CO1(n2171), 
            .S0(n92[10]), .S1(n92[11]));
    defparam add_1566_11.INIT0 = "0xc33c";
    defparam add_1566_11.INIT1 = "0xc33c";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1566_9 (.A0(GND_net), .B0(\int_reg[0] [7]), 
            .C0(n305), .D0(n2167), .CI0(n2167), .A1(GND_net), .B1(\int_reg[0] [8]), 
            .C1(n305), .D1(n5523), .CI1(n5523), .CO0(n5523), .CO1(n2169), 
            .S0(n92[8]), .S1(n92[9]));
    defparam add_1566_9.INIT0 = "0xc33c";
    defparam add_1566_9.INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_219_add_4_11  (.A0(GND_net), 
            .B0(\int_reg[1] [9]), .C0(\int_reg[2] [9]), .D0(n2073), .CI0(n2073), 
            .A1(GND_net), .B1(\int_reg[1] [10]), .C1(\int_reg[2] [10]), 
            .D1(n5448), .CI1(n5448), .CO0(n5448), .CO1(n2075), .S0(n69_adj_451[9]), 
            .S1(n69_adj_451[10]));
    defparam \int_reg[2]_219_add_4_11 .INIT0 = "0xc33c";
    defparam \int_reg[2]_219_add_4_11 .INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_218__i4  (.D(n69[4]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [4]));
    defparam \int_reg[1]_218__i4 .REGSET = "RESET";
    defparam \int_reg[1]_218__i4 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_218__i5  (.D(n69[5]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [5]));
    defparam \int_reg[1]_218__i5 .REGSET = "RESET";
    defparam \int_reg[1]_218__i5 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_218__i6  (.D(n69[6]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [6]));
    defparam \int_reg[1]_218__i6 .REGSET = "RESET";
    defparam \int_reg[1]_218__i6 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_218__i7  (.D(n69[7]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [7]));
    defparam \int_reg[1]_218__i7 .REGSET = "RESET";
    defparam \int_reg[1]_218__i7 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_218__i8  (.D(n69[8]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [8]));
    defparam \int_reg[1]_218__i8 .REGSET = "RESET";
    defparam \int_reg[1]_218__i8 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_218__i9  (.D(n69[9]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [9]));
    defparam \int_reg[1]_218__i9 .REGSET = "RESET";
    defparam \int_reg[1]_218__i9 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_218__i10  (.D(n69[10]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [10]));
    defparam \int_reg[1]_218__i10 .REGSET = "RESET";
    defparam \int_reg[1]_218__i10 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_218__i11  (.D(n69[11]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [11]));
    defparam \int_reg[1]_218__i11 .REGSET = "RESET";
    defparam \int_reg[1]_218__i11 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[1]_218__i12  (.D(n69[12]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[1] [12]));
    defparam \int_reg[1]_218__i12 .REGSET = "RESET";
    defparam \int_reg[1]_218__i12 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_219__i1  (.D(n69_adj_451[1]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [1]));
    defparam \int_reg[2]_219__i1 .REGSET = "RESET";
    defparam \int_reg[2]_219__i1 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1566_7 (.A0(GND_net), .B0(\int_reg[0] [5]), 
            .C0(n305), .D0(n2165), .CI0(n2165), .A1(GND_net), .B1(\int_reg[0] [6]), 
            .C1(n305), .D1(n5520), .CI1(n5520), .CO0(n5520), .CO1(n2167), 
            .S0(n92[6]), .S1(n92[7]));
    defparam add_1566_7.INIT0 = "0xc33c";
    defparam add_1566_7.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_219__i2  (.D(n69_adj_451[2]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [2]));
    defparam \int_reg[2]_219__i2 .REGSET = "RESET";
    defparam \int_reg[2]_219__i2 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_219__i3  (.D(n69_adj_451[3]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [3]));
    defparam \int_reg[2]_219__i3 .REGSET = "RESET";
    defparam \int_reg[2]_219__i3 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_219__i4  (.D(n69_adj_451[4]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [4]));
    defparam \int_reg[2]_219__i4 .REGSET = "RESET";
    defparam \int_reg[2]_219__i4 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_219__i5  (.D(n69_adj_451[5]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [5]));
    defparam \int_reg[2]_219__i5 .REGSET = "RESET";
    defparam \int_reg[2]_219__i5 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_219__i6  (.D(n69_adj_451[6]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [6]));
    defparam \int_reg[2]_219__i6 .REGSET = "RESET";
    defparam \int_reg[2]_219__i6 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_219__i7  (.D(n69_adj_451[7]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [7]));
    defparam \int_reg[2]_219__i7 .REGSET = "RESET";
    defparam \int_reg[2]_219__i7 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_219__i8  (.D(n69_adj_451[8]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [8]));
    defparam \int_reg[2]_219__i8 .REGSET = "RESET";
    defparam \int_reg[2]_219__i8 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_219__i9  (.D(n69_adj_451[9]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [9]));
    defparam \int_reg[2]_219__i9 .REGSET = "RESET";
    defparam \int_reg[2]_219__i9 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_219__i10  (.D(n69_adj_451[10]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [10]));
    defparam \int_reg[2]_219__i10 .REGSET = "RESET";
    defparam \int_reg[2]_219__i10 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_219__i11  (.D(n69_adj_451[11]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [11]));
    defparam \int_reg[2]_219__i11 .REGSET = "RESET";
    defparam \int_reg[2]_219__i11 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(124[35],124[78])" *) FD1P3XZ \int_reg[2]_219__i12  (.D(n69_adj_451[12]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[2] [12]));
    defparam \int_reg[2]_219__i12 .REGSET = "RESET";
    defparam \int_reg[2]_219__i12 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(177[30],177[46])" *) FD1P3XZ cycle_reg_221__i1 (.D(n29[1]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1378), .Q(cycle_reg[1]));
    defparam cycle_reg_221__i1.REGSET = "RESET";
    defparam cycle_reg_221__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1566_5 (.A0(GND_net), .B0(\int_reg[0] [3]), 
            .C0(n305), .D0(n2163), .CI0(n2163), .A1(GND_net), .B1(\int_reg[0] [4]), 
            .C1(n305), .D1(n5517), .CI1(n5517), .CO0(n5517), .CO1(n2165), 
            .S0(n92[4]), .S1(n92[5]));
    defparam add_1566_5.INIT0 = "0xc33c";
    defparam add_1566_5.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(177[30],177[46])" *) FD1P3XZ cycle_reg_221__i2 (.D(n29[2]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1378), .Q(cycle_reg[2]));
    defparam cycle_reg_221__i2.REGSET = "RESET";
    defparam cycle_reg_221__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(177[30],177[46])" *) FD1P3XZ cycle_reg_221__i3 (.D(n29[3]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1378), .Q(cycle_reg[3]));
    defparam cycle_reg_221__i3.REGSET = "RESET";
    defparam cycle_reg_221__i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1566_3 (.A0(GND_net), .B0(\int_reg[0] [1]), 
            .C0(n305), .D0(n2161), .CI0(n2161), .A1(GND_net), .B1(\int_reg[0] [2]), 
            .C1(n305), .D1(n5514), .CI1(n5514), .CO0(n5514), .CO1(n2163), 
            .S0(n92[2]), .S1(n92[3]));
    defparam add_1566_3.INIT0 = "0xc33c";
    defparam add_1566_3.INIT1 = "0xc33c";
    (* lineinfo="@0(118[21],118[44])" *) FA2 add_1566_1 (.A0(GND_net), .B0(n305), 
            .C0(GND_net), .A1(GND_net), .B1(\int_reg[0] [0]), .C1(i_out_synced), 
            .D1(n5361), .CI1(n5361), .CO0(n5361), .CO1(n2161), .S1(n92[1]));
    defparam add_1566_1.INIT0 = "0xc33c";
    defparam add_1566_1.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_942_14 (.A0(GND_net), .B0(\int_reg[2] [12]), 
            .C0(n1[12]), .D0(n2158), .CI0(n2158), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n5397), .CI1(n5397), .CO0(n5397), .S0(n1328[12]));
    defparam add_942_14.INIT0 = "0xc33c";
    defparam add_942_14.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_942_12 (.A0(GND_net), .B0(\int_reg[2] [10]), 
            .C0(n1[10]), .D0(n2156), .CI0(n2156), .A1(GND_net), .B1(\int_reg[2] [11]), 
            .C1(n1[11]), .D1(n5394), .CI1(n5394), .CO0(n5394), .CO1(n2158), 
            .S0(n1328[10]), .S1(n1328[11]));
    defparam add_942_12.INIT0 = "0xc33c";
    defparam add_942_12.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_942_10 (.A0(GND_net), .B0(\int_reg[2] [8]), 
            .C0(n1[8]), .D0(n2154), .CI0(n2154), .A1(GND_net), .B1(\int_reg[2] [9]), 
            .C1(n1[9]), .D1(n5391), .CI1(n5391), .CO0(n5391), .CO1(n2156), 
            .S0(n1328[8]), .S1(n1328[9]));
    defparam add_942_10.INIT0 = "0xc33c";
    defparam add_942_10.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_942_8 (.A0(GND_net), .B0(\int_reg[2] [6]), 
            .C0(n1[6]), .D0(n2152), .CI0(n2152), .A1(GND_net), .B1(\int_reg[2] [7]), 
            .C1(n1[7]), .D1(n5388), .CI1(n5388), .CO0(n5388), .CO1(n2154), 
            .S0(n1328[6]), .S1(n1328[7]));
    defparam add_942_8.INIT0 = "0xc33c";
    defparam add_942_8.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_942_6 (.A0(GND_net), .B0(\int_reg[2] [4]), 
            .C0(n1[4]), .D0(n2150), .CI0(n2150), .A1(GND_net), .B1(\int_reg[2] [5]), 
            .C1(n1[5]), .D1(n5385), .CI1(n5385), .CO0(n5385), .CO1(n2152), 
            .S0(n1328[4]), .S1(n1328[5]));
    defparam add_942_6.INIT0 = "0xc33c";
    defparam add_942_6.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_942_4 (.A0(GND_net), .B0(\int_reg[2] [2]), 
            .C0(n1[2]), .D0(n2148), .CI0(n2148), .A1(GND_net), .B1(\int_reg[2] [3]), 
            .C1(n1[3]), .D1(n5382), .CI1(n5382), .CO0(n5382), .CO1(n2150), 
            .S0(n1328[2]), .S1(n1328[3]));
    defparam add_942_4.INIT0 = "0xc33c";
    defparam add_942_4.INIT1 = "0xc33c";
    (* lineinfo="@0(155[36],155[83])" *) FA2 add_942_2 (.A0(GND_net), .B0(\int_reg[2] [0]), 
            .C0(n1[0]), .D0(VCC_net), .A1(GND_net), .B1(\int_reg[2] [1]), 
            .C1(n1[1]), .D1(n5271), .CI1(n5271), .CO0(n5271), .CO1(n2148), 
            .S0(n1328[0]), .S1(n1328[1]));
    defparam add_942_2.INIT0 = "0xc33c";
    defparam add_942_2.INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_219_add_4_13  (.A0(GND_net), 
            .B0(\int_reg[1] [11]), .C0(\int_reg[2] [11]), .D0(n2075), 
            .CI0(n2075), .A1(GND_net), .B1(\int_reg[1] [12]), .C1(\int_reg[2] [12]), 
            .D1(n5451), .CI1(n5451), .CO0(n5451), .S0(n69_adj_451[11]), 
            .S1(n69_adj_451[12]));
    defparam \int_reg[2]_219_add_4_13 .INIT0 = "0xc33c";
    defparam \int_reg[2]_219_add_4_13 .INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(177[30],177[46])" *) FD1P3XZ cycle_reg_221__i4 (.D(n29[4]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1378), .Q(cycle_reg[4]));
    defparam cycle_reg_221__i4.REGSET = "RESET";
    defparam cycle_reg_221__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(177[30],177[46])" *) FD1P3XZ cycle_reg_221__i5 (.D(n29[5]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1378), .Q(cycle_reg[5]));
    defparam cycle_reg_221__i5.REGSET = "RESET";
    defparam cycle_reg_221__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i1  (.D(n77[2]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_demodulated_data[1]));
    defparam \comb_reg[2]__i1 .REGSET = "RESET";
    defparam \comb_reg[2]__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i2  (.D(n77[3]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_demodulated_data[2]));
    defparam \comb_reg[2]__i2 .REGSET = "RESET";
    defparam \comb_reg[2]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i3  (.D(n77[4]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_demodulated_data[3]));
    defparam \comb_reg[2]__i3 .REGSET = "RESET";
    defparam \comb_reg[2]__i3 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_310_14 (.A0(GND_net), .B0(\comb_reg[1] [12]), 
            .C0(n1_adj_452[12]), .D0(n2106), .CI0(n2106), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n5499), .CI1(n5499), .CO0(n5499), 
            .S0(n77[13]));
    defparam add_310_14.INIT0 = "0xc33c";
    defparam add_310_14.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_310_12 (.A0(GND_net), .B0(\comb_reg[1] [10]), 
            .C0(n1_adj_452[10]), .D0(n2104), .CI0(n2104), .A1(GND_net), 
            .B1(\comb_reg[1] [11]), .C1(n1_adj_452[11]), .D1(n5496), .CI1(n5496), 
            .CO0(n5496), .CO1(n2106), .S0(n77[11]), .S1(n77[12]));
    defparam add_310_12.INIT0 = "0xc33c";
    defparam add_310_12.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_310_10 (.A0(GND_net), .B0(\comb_reg[1] [8]), 
            .C0(n1_adj_452[8]), .D0(n2102), .CI0(n2102), .A1(GND_net), 
            .B1(\comb_reg[1] [9]), .C1(n1_adj_452[9]), .D1(n5493), .CI1(n5493), 
            .CO0(n5493), .CO1(n2104), .S0(n77[9]), .S1(n77[10]));
    defparam add_310_10.INIT0 = "0xc33c";
    defparam add_310_10.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_310_8 (.A0(GND_net), .B0(\comb_reg[1] [6]), 
            .C0(n1_adj_452[6]), .D0(n2100), .CI0(n2100), .A1(GND_net), 
            .B1(\comb_reg[1] [7]), .C1(n1_adj_452[7]), .D1(n5490), .CI1(n5490), 
            .CO0(n5490), .CO1(n2102), .S0(n77[7]), .S1(n77[8]));
    defparam add_310_8.INIT0 = "0xc33c";
    defparam add_310_8.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i4  (.D(n77[5]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_demodulated_data[4]));
    defparam \comb_reg[2]__i4 .REGSET = "RESET";
    defparam \comb_reg[2]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i5  (.D(n77[6]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_demodulated_data[5]));
    defparam \comb_reg[2]__i5 .REGSET = "RESET";
    defparam \comb_reg[2]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i6  (.D(n77[7]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_demodulated_data[6]));
    defparam \comb_reg[2]__i6 .REGSET = "RESET";
    defparam \comb_reg[2]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i7  (.D(n77[8]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_demodulated_data[7]));
    defparam \comb_reg[2]__i7 .REGSET = "RESET";
    defparam \comb_reg[2]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i8  (.D(n77[9]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_demodulated_data[8]));
    defparam \comb_reg[2]__i8 .REGSET = "RESET";
    defparam \comb_reg[2]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i9  (.D(n77[10]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_demodulated_data[9]));
    defparam \comb_reg[2]__i9 .REGSET = "RESET";
    defparam \comb_reg[2]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i10  (.D(n77[11]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_demodulated_data[10]));
    defparam \comb_reg[2]__i10 .REGSET = "RESET";
    defparam \comb_reg[2]__i10 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i11  (.D(n77[12]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_demodulated_data[11]));
    defparam \comb_reg[2]__i11 .REGSET = "RESET";
    defparam \comb_reg[2]__i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[2]__i12  (.D(n77[13]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_demodulated_data[12]));
    defparam \comb_reg[2]__i12 .REGSET = "RESET";
    defparam \comb_reg[2]__i12 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i1  (.D(\comb_reg[0] [1]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [1]));
    defparam \comb[1].delay_reg[0]__i1 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i2  (.D(\comb_reg[0] [2]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [2]));
    defparam \comb[1].delay_reg[0]__i2 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i3  (.D(\comb_reg[0] [3]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [3]));
    defparam \comb[1].delay_reg[0]__i3 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i4  (.D(\comb_reg[0] [4]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [4]));
    defparam \comb[1].delay_reg[0]__i4 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i5  (.D(\comb_reg[0] [5]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [5]));
    defparam \comb[1].delay_reg[0]__i5 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i6  (.D(\comb_reg[0] [6]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [6]));
    defparam \comb[1].delay_reg[0]__i6 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i7  (.D(\comb_reg[0] [7]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [7]));
    defparam \comb[1].delay_reg[0]__i7 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i8  (.D(\comb_reg[0] [8]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [8]));
    defparam \comb[1].delay_reg[0]__i8 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i9  (.D(\comb_reg[0] [9]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [9]));
    defparam \comb[1].delay_reg[0]__i9 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i10  (.D(\comb_reg[0] [10]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [10]));
    defparam \comb[1].delay_reg[0]__i10 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i11  (.D(\comb_reg[0] [11]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [11]));
    defparam \comb[1].delay_reg[0]__i11 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb[1].delay_reg[0]__i12  (.D(\comb_reg[0] [12]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb[1].delay_reg[0] [12]));
    defparam \comb[1].delay_reg[0]__i12 .REGSET = "RESET";
    defparam \comb[1].delay_reg[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i1  (.D(n92[2]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [1]));
    defparam \int_reg[0]__i1 .REGSET = "RESET";
    defparam \int_reg[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i2  (.D(n92[3]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [2]));
    defparam \int_reg[0]__i2 .REGSET = "RESET";
    defparam \int_reg[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i3  (.D(n92[4]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [3]));
    defparam \int_reg[0]__i3 .REGSET = "RESET";
    defparam \int_reg[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_310_6 (.A0(GND_net), .B0(\comb_reg[1] [4]), 
            .C0(n1_adj_452[4]), .D0(n2098), .CI0(n2098), .A1(GND_net), 
            .B1(\comb_reg[1] [5]), .C1(n1_adj_452[5]), .D1(n5487), .CI1(n5487), 
            .CO0(n5487), .CO1(n2100), .S0(n77[5]), .S1(n77[6]));
    defparam add_310_6.INIT0 = "0xc33c";
    defparam add_310_6.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_310_4 (.A0(GND_net), .B0(\comb_reg[1] [2]), 
            .C0(n1_adj_452[2]), .D0(n2096), .CI0(n2096), .A1(GND_net), 
            .B1(\comb_reg[1] [3]), .C1(n1_adj_452[3]), .D1(n5484), .CI1(n5484), 
            .CO0(n5484), .CO1(n2098), .S0(n77[3]), .S1(n77[4]));
    defparam add_310_4.INIT0 = "0xc33c";
    defparam add_310_4.INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[2]_219_add_4_1  (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(\int_reg[1] [0]), 
            .C1(\int_reg[2] [0]), .D1(n5334), .CI1(n5334), .CO0(n5334), 
            .CO1(n2065), .S1(n69_adj_451[0]));
    defparam \int_reg[2]_219_add_4_1 .INIT0 = "0xc33c";
    defparam \int_reg[2]_219_add_4_1 .INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_218_add_4_3  (.A0(GND_net), 
            .B0(\int_reg[0] [1]), .C0(\int_reg[1] [1]), .D0(n2048), .CI0(n2048), 
            .A1(GND_net), .B1(\int_reg[0] [2]), .C1(\int_reg[1] [2]), 
            .D1(n5400), .CI1(n5400), .CO0(n5400), .CO1(n2050), .S0(n69[1]), 
            .S1(n69[2]));
    defparam \int_reg[1]_218_add_4_3 .INIT0 = "0xc33c";
    defparam \int_reg[1]_218_add_4_3 .INIT1 = "0xc33c";
    (* lineinfo="@0(124[35],124[78])" *) FA2 \int_reg[1]_218_add_4_1  (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(\int_reg[0] [0]), 
            .C1(\int_reg[1] [0]), .D1(n5328), .CI1(n5328), .CO0(n5328), 
            .CO1(n2048), .S1(n69[0]));
    defparam \int_reg[1]_218_add_4_1 .INIT0 = "0xc33c";
    defparam \int_reg[1]_218_add_4_1 .INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i2879_2_lut_4_lut (.A(cycle_reg[4]), 
            .B(n10_adj_430), .C(cycle_reg[2]), .D(stream_enable_synced), 
            .Z(gated_i_strobe));
    defparam i2879_2_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i229_2_lut_4_lut (.A(cycle_reg[4]), 
            .B(n10_adj_430), .C(cycle_reg[2]), .D(stm_fpga_spare4_c), 
            .Z(n441));
    defparam i229_2_lut_4_lut.INIT = "0xff01";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i4  (.D(n92[5]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [4]));
    defparam \int_reg[0]__i4 .REGSET = "RESET";
    defparam \int_reg[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i5  (.D(n92[6]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [5]));
    defparam \int_reg[0]__i5 .REGSET = "RESET";
    defparam \int_reg[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i6  (.D(n92[7]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [6]));
    defparam \int_reg[0]__i6 .REGSET = "RESET";
    defparam \int_reg[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i7  (.D(n92[8]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [7]));
    defparam \int_reg[0]__i7 .REGSET = "RESET";
    defparam \int_reg[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i8  (.D(n92[9]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [8]));
    defparam \int_reg[0]__i8 .REGSET = "RESET";
    defparam \int_reg[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i9  (.D(n92[10]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [9]));
    defparam \int_reg[0]__i9 .REGSET = "RESET";
    defparam \int_reg[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i10  (.D(n92[11]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [10]));
    defparam \int_reg[0]__i10 .REGSET = "RESET";
    defparam \int_reg[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i11  (.D(n92[12]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [11]));
    defparam \int_reg[0]__i11 .REGSET = "RESET";
    defparam \int_reg[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(110[12],128[8])" *) FD1P3XZ \int_reg[0]__i12  (.D(n92[13]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\int_reg[0] [12]));
    defparam \int_reg[0]__i12 .REGSET = "RESET";
    defparam \int_reg[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(177[30],177[46])" *) FD1P3XZ cycle_reg_221__i0 (.D(n29[0]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1378), .Q(cycle_reg[0]));
    defparam cycle_reg_221__i0.REGSET = "RESET";
    defparam cycle_reg_221__i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(177[30],177[46])" *) FA2 cycle_reg_221_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(cycle_reg[0]), .D1(n5472), .CI1(n5472), .CO0(n5472), 
            .CO1(n2089), .S1(n29[0]));
    defparam cycle_reg_221_add_4_1.INIT0 = "0xc33c";
    defparam cycle_reg_221_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@0(177[30],177[46])" *) FA2 cycle_reg_221_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(cycle_reg[1]), .D0(n2089), .CI0(n2089), 
            .A1(GND_net), .B1(GND_net), .C1(cycle_reg[2]), .D1(n5475), 
            .CI1(n5475), .CO0(n5475), .CO1(n2091), .S0(n29[1]), .S1(n29[2]));
    defparam cycle_reg_221_add_4_3.INIT0 = "0xc33c";
    defparam cycle_reg_221_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@0(177[30],177[46])" *) FA2 cycle_reg_221_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(cycle_reg[3]), .D0(n2091), .CI0(n2091), 
            .A1(GND_net), .B1(GND_net), .C1(cycle_reg[4]), .D1(n5478), 
            .CI1(n5478), .CO0(n5478), .CO1(n2093), .S0(n29[3]), .S1(n29[4]));
    defparam cycle_reg_221_add_4_5.INIT0 = "0xc33c";
    defparam cycle_reg_221_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(177[30],177[46])" *) FA2 cycle_reg_221_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(cycle_reg[5]), .D0(n2093), .CI0(n2093), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n5481), .CI1(n5481), 
            .CO0(n5481), .S0(n29[5]));
    defparam cycle_reg_221_add_4_7.INIT0 = "0xc33c";
    defparam cycle_reg_221_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(158[36],158[84])" *) FA2 add_310_2 (.A0(GND_net), .B0(\comb_reg[1] [0]), 
            .C0(n1_adj_452[0]), .D0(VCC_net), .A1(GND_net), .B1(\comb_reg[1] [1]), 
            .C1(n1_adj_452[1]), .D1(n5358), .CI1(n5358), .CO0(n5358), 
            .CO1(n2096), .S0(n77[1]), .S1(n77[2]));
    defparam add_310_2.INIT0 = "0xc33c";
    defparam add_310_2.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=179, LSE_RLINE=191, lineinfo="@0(145[12],166[8])" *) FD1P3XZ \comb_reg[1]__i0  (.D(n727[0]), 
            .SP(n441), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(\comb_reg[1] [0]));
    defparam \comb_reg[1]__i0 .REGSET = "RESET";
    defparam \comb_reg[1]__i0 .SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module led_blink_pattern
//

module led_blink_pattern (output [1:0]current_state, input n233, output \counter[31] , 
            output \counter[30] , output \counter[29] , output \counter[28] , 
            output \counter[27] , output \counter[26] , output \counter[25] , 
            output \counter[24] , output \counter[23] , output \counter[22] , 
            output \counter[21] , output \counter[20] , output \counter[19] , 
            output \counter[18] , output \counter[17] , output \counter[16] , 
            output \counter[15] , output \counter[14] , output \counter[13] , 
            output \counter[12] , output \counter[11] , output \counter[10] , 
            output \counter[9] , output \counter[8] , output \counter[7] , 
            output \counter[6] , output \counter[5] , output \counter[4] , 
            output \counter[3] , output \counter[2] , output \counter[1] , 
            output \counter[0] , input n3356, input sx1257_clk_out_c, 
            input n1236, output n1894, output n85, output n90, output n3718, 
            input n433, input stm_fpga_spare4_c, input VCC_net, output led2_c, 
            input GND_net, output \counter[31]_2 , output \counter[30]_2 , 
            input n220);
    
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c;
    wire [1:0]n234;
    
    wire n1892;
    wire [31:0]n133;
    
    wire n1365;
    (* lineinfo="@3(52[12],52[19])" *) wire [31:0]counter;
    
    wire n94, n2998, n1, n1868, n92, n3716, n9, n1852, n3726, 
        n3723, n767, n3720, n2045, n5547, n2043, n5244, n2041, 
        n5241, n2039, n5238, n2037, n5235, n2035, n5232, n2033, 
        n5229, n2031, n5226, n2029, n5223, n2027, n5220, n2025, 
        n5217, n2023, n5214, n2021, n5211, n2019, n5208, n2017, 
        n5205, n2015, n5202, n5199, VCC_net_2;
    
    (* lut_function="(!(A+!(B)))", lineinfo="@3(56[5],99[8])" *) LUT4 i1395_2_lut (.A(current_state[0]), 
            .B(n233), .Z(n234[0]));
    defparam i1395_2_lut.INIT = "0x4444";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1496_4_lut (.A(\counter[22] ), 
            .B(\counter[23] ), .C(n3356), .D(\counter[21] ), .Z(n1892));
    defparam i1496_4_lut.INIT = "0xccc8";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i28 (.D(n133[28]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[28] ));
    defparam counter_217__i28.REGSET = "RESET";
    defparam counter_217__i28.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i27 (.D(n133[27]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[27] ));
    defparam counter_217__i27.REGSET = "RESET";
    defparam counter_217__i27.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i26 (.D(n133[26]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[26] ));
    defparam counter_217__i26.REGSET = "RESET";
    defparam counter_217__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i25 (.D(n133[25]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[25] ));
    defparam counter_217__i25.REGSET = "RESET";
    defparam counter_217__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i24 (.D(n133[24]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[24] ));
    defparam counter_217__i24.REGSET = "RESET";
    defparam counter_217__i24.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(n1892), .B(\counter[24] ), 
            .C(n1236), .D(\counter[25] ), .Z(n1894));
    defparam i3_4_lut.INIT = "0xfffe";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i23 (.D(n133[23]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[23] ));
    defparam counter_217__i23.REGSET = "RESET";
    defparam counter_217__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i22 (.D(n133[22]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[22] ));
    defparam counter_217__i22.REGSET = "RESET";
    defparam counter_217__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i21 (.D(n133[21]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[21] ));
    defparam counter_217__i21.REGSET = "RESET";
    defparam counter_217__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i20 (.D(n133[20]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[20] ));
    defparam counter_217__i20.REGSET = "RESET";
    defparam counter_217__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i19 (.D(n133[19]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[19] ));
    defparam counter_217__i19.REGSET = "RESET";
    defparam counter_217__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i18 (.D(n133[18]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[18] ));
    defparam counter_217__i18.REGSET = "RESET";
    defparam counter_217__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i17 (.D(n133[17]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[17] ));
    defparam counter_217__i17.REGSET = "RESET";
    defparam counter_217__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i16 (.D(n133[16]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[16]));
    defparam counter_217__i16.REGSET = "RESET";
    defparam counter_217__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))", lineinfo="@3(52[12],52[19])" *) LUT4 i1_4_lut (.A(counter[12]), 
            .B(n94), .C(n2998), .D(n1), .Z(n1868));
    defparam i1_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B))", lineinfo="@3(52[12],52[19])" *) LUT4 i1_2_lut (.A(counter[10]), 
            .B(counter[11]), .Z(n1));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))", lineinfo="@3(52[12],52[19])" *) LUT4 i1_2_lut_adj_4 (.A(counter[15]), 
            .B(counter[16]), .Z(n92));
    defparam i1_2_lut_adj_4.INIT = "0xeeee";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i15 (.D(n133[15]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[15]));
    defparam counter_217__i15.REGSET = "RESET";
    defparam counter_217__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_5 (.A(counter[14]), .B(counter[13]), 
            .Z(n2998));
    defparam i1_2_lut_adj_5.INIT = "0x8888";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i1_4_lut_adj_6 (.A(n2998), 
            .B(n92), .C(counter[12]), .D(n1), .Z(n85));
    defparam i1_4_lut_adj_6.INIT = "0xeccc";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i14 (.D(n133[14]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[14]));
    defparam counter_217__i14.REGSET = "RESET";
    defparam counter_217__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i13 (.D(n133[13]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[13]));
    defparam counter_217__i13.REGSET = "RESET";
    defparam counter_217__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i12 (.D(n133[12]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[12]));
    defparam counter_217__i12.REGSET = "RESET";
    defparam counter_217__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i11 (.D(n133[11]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[11]));
    defparam counter_217__i11.REGSET = "RESET";
    defparam counter_217__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i10 (.D(n133[10]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[10]));
    defparam counter_217__i10.REGSET = "RESET";
    defparam counter_217__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i9 (.D(n133[9]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[9]));
    defparam counter_217__i9.REGSET = "RESET";
    defparam counter_217__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i8 (.D(n133[8]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[8]));
    defparam counter_217__i8.REGSET = "RESET";
    defparam counter_217__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i7 (.D(n133[7]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[7]));
    defparam counter_217__i7.REGSET = "RESET";
    defparam counter_217__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i6 (.D(n133[6]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[6]));
    defparam counter_217__i6.REGSET = "RESET";
    defparam counter_217__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i5 (.D(n133[5]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[5]));
    defparam counter_217__i5.REGSET = "RESET";
    defparam counter_217__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i4 (.D(n133[4]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[4]));
    defparam counter_217__i4.REGSET = "RESET";
    defparam counter_217__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i3 (.D(n133[3]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[3]));
    defparam counter_217__i3.REGSET = "RESET";
    defparam counter_217__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i2 (.D(n133[2]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[2]));
    defparam counter_217__i2.REGSET = "RESET";
    defparam counter_217__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i1 (.D(n133[1]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[1]));
    defparam counter_217__i1.REGSET = "RESET";
    defparam counter_217__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i0 (.D(n133[0]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(counter[0]));
    defparam counter_217__i0.REGSET = "RESET";
    defparam counter_217__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))", lineinfo="@3(52[12],52[19])" *) LUT4 i1_2_lut_adj_7 (.A(\counter[19] ), 
            .B(\counter[18] ), .Z(n90));
    defparam i1_2_lut_adj_7.INIT = "0xeeee";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (C)))", lineinfo="@3(65[55],65[66])" *) LUT4 i2622_3_lut_4_lut (.A(\counter[18] ), 
            .B(\counter[19] ), .C(\counter[20] ), .D(n1868), .Z(n3718));
    defparam i2622_3_lut_4_lut.INIT = "0x0f8f";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=19, LSE_RCOL=2, LSE_LLINE=60, LSE_RLINE=64, lineinfo="@3(55[8],100[4])" *) FD1P3XZ led (.D(current_state[0]), 
            .SP(VCC_net), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(led2_c));
    defparam led.REGSET = "SET";
    defparam led.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i2610_2_lut (.A(n1236), .B(n433), 
            .Z(n3716));
    defparam i2610_2_lut.INIT = "0x4444";
    (* lut_function="(A+!(B (C (D))+!B (C+!(D))))" *) LUT4 i2859_4_lut (.A(stm_fpga_spare4_c), 
            .B(n1894), .C(n3716), .D(current_state[1]), .Z(n9));
    defparam i2859_4_lut.INIT = "0xafee";
    (* lut_function="(!(A (B)))" *) LUT4 i2902_2_lut (.A(current_state[0]), 
            .B(n233), .Z(n1852));
    defparam i2902_2_lut.INIT = "0x7777";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i30 (.D(n133[30]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[30]_2 ));
    defparam counter_217__i30.REGSET = "RESET";
    defparam counter_217__i30.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))", lineinfo="@3(65[55],65[66])" *) LUT4 i2620_3_lut_4_lut (.A(\counter[18] ), 
            .B(\counter[19] ), .C(\counter[20] ), .D(n1868), .Z(n3726));
    defparam i2620_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C))+!A (B (C (D))))", lineinfo="@3(62[9],98[16])" *) LUT4 i2619_4_lut (.A(n3726), 
            .B(\counter[23] ), .C(\counter[22] ), .D(\counter[21] ), .Z(n3723));
    defparam i2619_4_lut.INIT = "0xc080";
    (* lut_function="(A+!(B))", lineinfo="@3(62[9],98[16])" *) LUT4 i396_2_lut (.A(current_state[0]), 
            .B(current_state[1]), .Z(n767));
    defparam i396_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))", lineinfo="@3(62[9],98[16])" *) LUT4 i2611_4_lut (.A(n3723), 
            .B(n1236), .C(\counter[25] ), .D(\counter[24] ), .Z(n3720));
    defparam i2611_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C (D))))" *) LUT4 i1501_4_lut (.A(n3720), 
            .B(stm_fpga_spare4_c), .C(n1894), .D(n767), .Z(n1365));
    defparam i1501_4_lut.INIT = "0xfcee";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(\counter[31]_2 ), .D0(n2045), .CI0(n2045), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n5547), .CI1(n5547), 
            .CO0(n5547), .S0(n133[31]));
    defparam counter_217_add_4_33.INIT0 = "0xc33c";
    defparam counter_217_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(\counter[29] ), .D0(n2043), .CI0(n2043), 
            .A1(GND_net), .B1(GND_net), .C1(\counter[30]_2 ), .D1(n5244), 
            .CI1(n5244), .CO0(n5244), .CO1(n2045), .S0(n133[29]), .S1(n133[30]));
    defparam counter_217_add_4_31.INIT0 = "0xc33c";
    defparam counter_217_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(\counter[27] ), .D0(n2041), .CI0(n2041), 
            .A1(GND_net), .B1(GND_net), .C1(\counter[28] ), .D1(n5241), 
            .CI1(n5241), .CO0(n5241), .CO1(n2043), .S0(n133[27]), .S1(n133[28]));
    defparam counter_217_add_4_29.INIT0 = "0xc33c";
    defparam counter_217_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(\counter[25] ), .D0(n2039), .CI0(n2039), 
            .A1(GND_net), .B1(GND_net), .C1(\counter[26] ), .D1(n5238), 
            .CI1(n5238), .CO0(n5238), .CO1(n2041), .S0(n133[25]), .S1(n133[26]));
    defparam counter_217_add_4_27.INIT0 = "0xc33c";
    defparam counter_217_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(\counter[23] ), .D0(n2037), .CI0(n2037), 
            .A1(GND_net), .B1(GND_net), .C1(\counter[24] ), .D1(n5235), 
            .CI1(n5235), .CO0(n5235), .CO1(n2039), .S0(n133[23]), .S1(n133[24]));
    defparam counter_217_add_4_25.INIT0 = "0xc33c";
    defparam counter_217_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(\counter[21] ), .D0(n2035), .CI0(n2035), 
            .A1(GND_net), .B1(GND_net), .C1(\counter[22] ), .D1(n5232), 
            .CI1(n5232), .CO0(n5232), .CO1(n2037), .S0(n133[21]), .S1(n133[22]));
    defparam counter_217_add_4_23.INIT0 = "0xc33c";
    defparam counter_217_add_4_23.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=19, LSE_RCOL=2, LSE_LLINE=60, LSE_RLINE=64, lineinfo="@3(55[8],100[4])" *) FD1P3XZ current_state_i1 (.D(n1852), 
            .SP(n9), .CK(sx1257_clk_out_c), .SR(n220), .Q(current_state[1]));
    defparam current_state_i1.REGSET = "RESET";
    defparam current_state_i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(\counter[19] ), .D0(n2033), .CI0(n2033), 
            .A1(GND_net), .B1(GND_net), .C1(\counter[20] ), .D1(n5229), 
            .CI1(n5229), .CO0(n5229), .CO1(n2035), .S0(n133[19]), .S1(n133[20]));
    defparam counter_217_add_4_21.INIT0 = "0xc33c";
    defparam counter_217_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(\counter[17] ), .D0(n2031), .CI0(n2031), 
            .A1(GND_net), .B1(GND_net), .C1(\counter[18] ), .D1(n5226), 
            .CI1(n5226), .CO0(n5226), .CO1(n2033), .S0(n133[17]), .S1(n133[18]));
    defparam counter_217_add_4_19.INIT0 = "0xc33c";
    defparam counter_217_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n2029), .CI0(n2029), 
            .A1(GND_net), .B1(GND_net), .C1(counter[16]), .D1(n5223), 
            .CI1(n5223), .CO0(n5223), .CO1(n2031), .S0(n133[15]), .S1(n133[16]));
    defparam counter_217_add_4_17.INIT0 = "0xc33c";
    defparam counter_217_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n2027), .CI0(n2027), 
            .A1(GND_net), .B1(GND_net), .C1(counter[14]), .D1(n5220), 
            .CI1(n5220), .CO0(n5220), .CO1(n2029), .S0(n133[13]), .S1(n133[14]));
    defparam counter_217_add_4_15.INIT0 = "0xc33c";
    defparam counter_217_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n2025), .CI0(n2025), 
            .A1(GND_net), .B1(GND_net), .C1(counter[12]), .D1(n5217), 
            .CI1(n5217), .CO0(n5217), .CO1(n2027), .S0(n133[11]), .S1(n133[12]));
    defparam counter_217_add_4_13.INIT0 = "0xc33c";
    defparam counter_217_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n2023), .CI0(n2023), 
            .A1(GND_net), .B1(GND_net), .C1(counter[10]), .D1(n5214), 
            .CI1(n5214), .CO0(n5214), .CO1(n2025), .S0(n133[9]), .S1(n133[10]));
    defparam counter_217_add_4_11.INIT0 = "0xc33c";
    defparam counter_217_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n2021), .CI0(n2021), 
            .A1(GND_net), .B1(GND_net), .C1(counter[8]), .D1(n5211), 
            .CI1(n5211), .CO0(n5211), .CO1(n2023), .S0(n133[7]), .S1(n133[8]));
    defparam counter_217_add_4_9.INIT0 = "0xc33c";
    defparam counter_217_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n2019), .CI0(n2019), 
            .A1(GND_net), .B1(GND_net), .C1(counter[6]), .D1(n5208), 
            .CI1(n5208), .CO0(n5208), .CO1(n2021), .S0(n133[5]), .S1(n133[6]));
    defparam counter_217_add_4_7.INIT0 = "0xc33c";
    defparam counter_217_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[3]), .D0(n2017), .CI0(n2017), 
            .A1(GND_net), .B1(GND_net), .C1(counter[4]), .D1(n5205), 
            .CI1(n5205), .CO0(n5205), .CO1(n2019), .S0(n133[3]), .S1(n133[4]));
    defparam counter_217_add_4_5.INIT0 = "0xc33c";
    defparam counter_217_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[1]), .D0(n2015), .CI0(n2015), 
            .A1(GND_net), .B1(GND_net), .C1(counter[2]), .D1(n5202), 
            .CI1(n5202), .CO0(n5202), .CO1(n2017), .S0(n133[1]), .S1(n133[2]));
    defparam counter_217_add_4_3.INIT0 = "0xc33c";
    defparam counter_217_add_4_3.INIT1 = "0xc33c";
    (* lse_init_val=1, LSE_LINE_FILE_ID=72, LSE_LCOL=19, LSE_RCOL=2, LSE_LLINE=60, LSE_RLINE=64, lineinfo="@3(55[8],100[4])" *) FD1P3XZ current_state_i0 (.D(n234[0]), 
            .SP(n9), .CK(sx1257_clk_out_c), .SR(n220), .Q(current_state[0]));
    defparam current_state_i0.REGSET = "SET";
    defparam current_state_i0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i31 (.D(n133[31]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[31]_2 ));
    defparam counter_217__i31.REGSET = "RESET";
    defparam counter_217__i31.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(65[55],65[66])" *) FA2 counter_217_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(counter[0]), .D1(n5199), .CI1(n5199), .CO0(n5199), .CO1(n2015), 
            .S1(n133[0]));
    defparam counter_217_add_4_1.INIT0 = "0xc33c";
    defparam counter_217_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(counter[15]), 
            .B(counter[16]), .C(\counter[17] ), .Z(n94));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* syn_use_carry_chain=1, lineinfo="@3(65[55],65[66])" *) FD1P3XZ counter_217__i29 (.D(n133[29]), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c), .SR(n1365), .Q(\counter[29] ));
    defparam counter_217__i29.REGSET = "RESET";
    defparam counter_217__i29.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module single_bit_fifo_cdc_U4
//

module single_bit_fifo_cdc_U4 (input sx1257_i_out_c, input sx1257_clk_out_c_derived_8, 
            input stm_fpga_spare4_c, input sx1257_clk_out_c, output i_out_synced);
    
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c_derived_8;
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c;
    
    wire wr_ptr_N_390;
    (* lineinfo="@2(34[15],34[19])" *) wire [1:0]fifo;
    
    wire rd_ptr_N_388, rd_ptr, i_out_synced_N_385, wr_ptr, VCC_net;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=21, LSE_RCOL=2, LSE_LLINE=138, LSE_RLINE=143, lineinfo="@2(51[9],57[12])" *) FD1P3XZ rd_ptr_c (.D(rd_ptr_N_388), 
            .SP(VCC_net), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(rd_ptr));
    defparam rd_ptr_c.REGSET = "RESET";
    defparam rd_ptr_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=21, LSE_RCOL=2, LSE_LLINE=138, LSE_RLINE=143, lineinfo="@2(51[9],57[12])" *) FD1P3XZ data_out (.D(i_out_synced_N_385), 
            .SP(VCC_net), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(i_out_synced));
    defparam data_out.REGSET = "RESET";
    defparam data_out.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=21, LSE_RCOL=2, LSE_LLINE=138, LSE_RLINE=143, lineinfo="@2(39[9],46[12])" *) FD1P3XZ wr_ptr_c (.D(wr_ptr_N_390), 
            .SP(VCC_net), .CK(sx1257_clk_out_c_derived_8), .SR(stm_fpga_spare4_c), 
            .Q(wr_ptr));
    defparam wr_ptr_c.REGSET = "SET";
    defparam wr_ptr_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=21, LSE_RCOL=2, LSE_LLINE=138, LSE_RLINE=143, lineinfo="@2(39[9],46[12])" *) FD1P3XZ fifo_i1 (.D(sx1257_i_out_c), 
            .SP(wr_ptr), .CK(sx1257_clk_out_c_derived_8), .SR(stm_fpga_spare4_c), 
            .Q(fifo[1]));
    defparam fifo_i1.REGSET = "RESET";
    defparam fifo_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(55[30],55[36])" *) LUT4 i13_3_lut (.A(fifo[0]), 
            .B(fifo[1]), .C(rd_ptr), .Z(i_out_synced_N_385));
    defparam i13_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))", lineinfo="@2(56[23],56[30])" *) LUT4 i14_1_lut (.A(rd_ptr), 
            .Z(rd_ptr_N_388));
    defparam i14_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@2(45[23],45[30])" *) LUT4 i9_1_lut (.A(wr_ptr), 
            .Z(wr_ptr_N_390));
    defparam i9_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=21, LSE_RCOL=2, LSE_LLINE=138, LSE_RLINE=143, lineinfo="@2(39[9],46[12])" *) FD1P3XZ fifo_i0 (.D(sx1257_i_out_c), 
            .SP(wr_ptr_N_390), .CK(sx1257_clk_out_c_derived_8), .SR(stm_fpga_spare4_c), 
            .Q(fifo[0]));
    defparam fifo_i0.REGSET = "RESET";
    defparam fifo_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module data_serializer_U3
//

module data_serializer_U3 (input gated_i_strobe, output spi1_mosi_c, input sx1257_clk_out_c, 
            input stm_fpga_spare4_c, input GND_net, input VCC_net, input sx1257_clk_out_c_derived_8, 
            input [12:0]i_demodulated_data, output spi1_sck_c);
    
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c;
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c_derived_8;
    
    wire n1361;
    wire [15:0]shift_reg_15__N_203;
    
    wire n1277;
    (* lineinfo="@2(208[16],208[25])" *) wire [15:0]shift_reg;
    
    wire n1995, n5544;
    (* lineinfo="@2(210[15],210[26])" *) wire [5:0]bit_counter;
    wire [5:0]n37;
    
    wire n1993, n5307, clk_out_enable_N_395, clk_out_enable;
    wire [5:0]bit_counter_5__N_219;
    
    wire n1368, n1370, n1372, n1374, n1376, n10, n1991, n5304, 
        n5301, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i15 (.D(shift_reg_15__N_203[15]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[15]));
    defparam shift_reg_i15.REGSET = "RESET";
    defparam shift_reg_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i14 (.D(shift_reg_15__N_203[14]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[14]));
    defparam shift_reg_i14.REGSET = "RESET";
    defparam shift_reg_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i13 (.D(shift_reg_15__N_203[13]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[13]));
    defparam shift_reg_i13.REGSET = "RESET";
    defparam shift_reg_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i12 (.D(shift_reg_15__N_203[12]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[12]));
    defparam shift_reg_i12.REGSET = "RESET";
    defparam shift_reg_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i11 (.D(shift_reg_15__N_203[11]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[11]));
    defparam shift_reg_i11.REGSET = "RESET";
    defparam shift_reg_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i10 (.D(shift_reg_15__N_203[10]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[10]));
    defparam shift_reg_i10.REGSET = "RESET";
    defparam shift_reg_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i9 (.D(shift_reg_15__N_203[9]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[9]));
    defparam shift_reg_i9.REGSET = "RESET";
    defparam shift_reg_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i8 (.D(shift_reg_15__N_203[8]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[8]));
    defparam shift_reg_i8.REGSET = "RESET";
    defparam shift_reg_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i7 (.D(shift_reg_15__N_203[7]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[7]));
    defparam shift_reg_i7.REGSET = "RESET";
    defparam shift_reg_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i6 (.D(shift_reg_15__N_203[6]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[6]));
    defparam shift_reg_i6.REGSET = "RESET";
    defparam shift_reg_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i5 (.D(shift_reg_15__N_203[5]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[5]));
    defparam shift_reg_i5.REGSET = "RESET";
    defparam shift_reg_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i4 (.D(shift_reg_15__N_203[4]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[4]));
    defparam shift_reg_i4.REGSET = "RESET";
    defparam shift_reg_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i3 (.D(shift_reg_15__N_203[3]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[3]));
    defparam shift_reg_i3.REGSET = "RESET";
    defparam shift_reg_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i2 (.D(shift_reg_15__N_203[2]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[2]));
    defparam shift_reg_i2.REGSET = "RESET";
    defparam shift_reg_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i1 (.D(shift_reg_15__N_203[1]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[1]));
    defparam shift_reg_i1.REGSET = "RESET";
    defparam shift_reg_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(247[3],255[6])" *) FD1P3XZ clk_out_enable_c (.D(clk_out_enable_N_395), 
            .SP(VCC_net_2), .CK(sx1257_clk_out_c_derived_8), .SR(stm_fpga_spare4_c), 
            .Q(clk_out_enable));
    defparam clk_out_enable_c.REGSET = "RESET";
    defparam clk_out_enable_c.SRMODE = "ASYNC";
    (* lineinfo="@2(291[19],291[37])" *) FA2 sub_18_add_2_add_5_7 (.A0(GND_net), 
            .B0(bit_counter[5]), .C0(VCC_net), .D0(n1995), .CI0(n1995), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n5544), .CI1(n5544), 
            .CO0(n5544), .S0(n37[5]));
    defparam sub_18_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_18_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@2(291[19],291[37])" *) FA2 sub_18_add_2_add_5_5 (.A0(GND_net), 
            .B0(bit_counter[3]), .C0(VCC_net), .D0(n1993), .CI0(n1993), 
            .A1(GND_net), .B1(bit_counter[4]), .C1(VCC_net), .D1(n5307), 
            .CI1(n5307), .CO0(n5307), .CO1(n1995), .S0(n37[3]), .S1(n37[4]));
    defparam sub_18_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_18_add_2_add_5_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ shift_reg_i0 (.D(shift_reg_15__N_203[0]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(shift_reg[0]));
    defparam shift_reg_i0.REGSET = "RESET";
    defparam shift_reg_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ bit_counter_i4 (.D(bit_counter_5__N_219[4]), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(bit_counter[4]));
    defparam bit_counter_i4.REGSET = "RESET";
    defparam bit_counter_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ bit_counter_i1 (.D(n1376), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(bit_counter[1]));
    defparam bit_counter_i1.REGSET = "RESET";
    defparam bit_counter_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@2(267[9],296[6])" *) LUT4 i1385_2_lut (.A(n37[0]), 
            .B(gated_i_strobe), .Z(n1368));
    defparam i1385_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@2(267[9],296[6])" *) LUT4 i1387_2_lut (.A(n37[5]), 
            .B(gated_i_strobe), .Z(n1370));
    defparam i1387_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@2(267[9],296[6])" *) LUT4 i1388_2_lut (.A(n37[3]), 
            .B(gated_i_strobe), .Z(n1372));
    defparam i1388_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@2(267[9],296[6])" *) LUT4 i1389_2_lut (.A(n37[2]), 
            .B(gated_i_strobe), .Z(n1374));
    defparam i1389_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@2(267[9],296[6])" *) LUT4 i1390_2_lut (.A(n37[1]), 
            .B(gated_i_strobe), .Z(n1376));
    defparam i1390_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@2(272[18],296[6])" *) LUT4 i1369_2_lut (.A(n37[4]), 
            .B(gated_i_strobe), .Z(bit_counter_5__N_219[4]));
    defparam i1369_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i1_3_lut (.A(shift_reg[1]), 
            .B(i_demodulated_data[0]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[0]));
    defparam mux_23_i1_3_lut.INIT = "0xacac";
    (* lut_function="(A (B))", lineinfo="@2(259[19],259[45])" *) LUT4 i1386_2_lut (.A(sx1257_clk_out_c), 
            .B(clk_out_enable), .Z(spi1_sck_c));
    defparam i1386_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i2_3_lut (.A(shift_reg[2]), 
            .B(i_demodulated_data[1]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[1]));
    defparam mux_23_i2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i3_3_lut (.A(shift_reg[3]), 
            .B(i_demodulated_data[2]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[2]));
    defparam mux_23_i3_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i4_3_lut (.A(shift_reg[4]), 
            .B(i_demodulated_data[3]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[3]));
    defparam mux_23_i4_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i5_3_lut (.A(shift_reg[5]), 
            .B(i_demodulated_data[4]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[4]));
    defparam mux_23_i5_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i6_3_lut (.A(shift_reg[6]), 
            .B(i_demodulated_data[5]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[5]));
    defparam mux_23_i6_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i7_3_lut (.A(shift_reg[7]), 
            .B(i_demodulated_data[6]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[6]));
    defparam mux_23_i7_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i8_3_lut (.A(shift_reg[8]), 
            .B(i_demodulated_data[7]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[7]));
    defparam mux_23_i8_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i9_3_lut (.A(shift_reg[9]), 
            .B(i_demodulated_data[8]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[8]));
    defparam mux_23_i9_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i10_3_lut (.A(shift_reg[10]), 
            .B(i_demodulated_data[9]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[9]));
    defparam mux_23_i10_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i11_3_lut (.A(shift_reg[11]), 
            .B(i_demodulated_data[10]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[10]));
    defparam mux_23_i11_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i12_3_lut (.A(shift_reg[12]), 
            .B(i_demodulated_data[11]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[11]));
    defparam mux_23_i12_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i13_3_lut (.A(shift_reg[13]), 
            .B(i_demodulated_data[12]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[12]));
    defparam mux_23_i13_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i14_3_lut (.A(shift_reg[14]), 
            .B(i_demodulated_data[12]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[13]));
    defparam mux_23_i14_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(272[18],296[6])" *) LUT4 mux_23_i15_3_lut (.A(shift_reg[15]), 
            .B(i_demodulated_data[12]), .C(gated_i_strobe), .Z(shift_reg_15__N_203[14]));
    defparam mux_23_i15_3_lut.INIT = "0xacac";
    (* lut_function="(!((B)+!A))", lineinfo="@2(272[18],296[6])" *) LUT4 i1368_2_lut (.A(i_demodulated_data[12]), 
            .B(gated_i_strobe), .Z(shift_reg_15__N_203[15]));
    defparam i1368_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(250[17],250[33])" *) LUT4 i4_4_lut (.A(bit_counter[3]), 
            .B(bit_counter[4]), .C(bit_counter[2]), .D(bit_counter[5]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))", lineinfo="@2(250[17],250[33])" *) LUT4 i5_3_lut (.A(bit_counter[0]), 
            .B(n10), .C(bit_counter[1]), .Z(clk_out_enable_N_395));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B))", lineinfo="@2(267[9],296[6])" *) LUT4 i1365_2_lut (.A(shift_reg[0]), 
            .B(n1277), .Z(n1361));
    defparam i1365_2_lut.INIT = "0x8888";
    (* lineinfo="@2(291[19],291[37])" *) FA2 sub_18_add_2_add_5_3 (.A0(GND_net), 
            .B0(bit_counter[1]), .C0(VCC_net), .D0(n1991), .CI0(n1991), 
            .A1(GND_net), .B1(bit_counter[2]), .C1(VCC_net), .D1(n5304), 
            .CI1(n5304), .CO0(n5304), .CO1(n1993), .S0(n37[1]), .S1(n37[2]));
    defparam sub_18_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_18_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@2(291[19],291[37])" *) FA2 sub_18_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(bit_counter[0]), 
            .C1(VCC_net), .D1(n5301), .CI1(n5301), .CO0(n5301), .CO1(n1991), 
            .S1(n37[0]));
    defparam sub_18_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_18_add_2_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ bit_counter_i2 (.D(n1374), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(bit_counter[2]));
    defparam bit_counter_i2.REGSET = "RESET";
    defparam bit_counter_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ bit_counter_i3 (.D(n1372), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(bit_counter[3]));
    defparam bit_counter_i3.REGSET = "RESET";
    defparam bit_counter_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ bit_counter_i5 (.D(n1370), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(bit_counter[5]));
    defparam bit_counter_i5.REGSET = "RESET";
    defparam bit_counter_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ bit_counter_i0 (.D(n1368), 
            .SP(n1277), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(bit_counter[0]));
    defparam bit_counter_i0.REGSET = "RESET";
    defparam bit_counter_i0.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i1_2_lut_4_lut (.A(bit_counter[0]), 
            .B(n10), .C(bit_counter[1]), .D(gated_i_strobe), .Z(n1277));
    defparam i1_2_lut_4_lut.INIT = "0xfeff";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=17, LSE_RCOL=2, LSE_LLINE=195, LSE_RLINE=204, lineinfo="@2(267[9],296[6])" *) FD1P3XZ data_out (.D(n1361), 
            .SP(gated_i_strobe), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(spi1_mosi_c));
    defparam data_out.REGSET = "RESET";
    defparam data_out.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module single_bit_fifo_cdc
//

module single_bit_fifo_cdc (input sx1257_q_out_c, input sx1257_clk_out_c_derived_8, 
            input stm_fpga_spare4_c, input sx1257_clk_out_c, output q_out_synced);
    
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c_derived_8;
    (* is_clock=1, lineinfo="@1(10[13],10[27])" *) wire sx1257_clk_out_c;
    
    wire wr_ptr_N_393;
    (* lineinfo="@2(34[15],34[19])" *) wire [1:0]fifo;
    
    wire rd_ptr_N_391, rd_ptr, q_out_synced_N_387, wr_ptr, VCC_net;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=21, LSE_RCOL=2, LSE_LLINE=144, LSE_RLINE=149, lineinfo="@2(51[9],57[12])" *) FD1P3XZ rd_ptr_c (.D(rd_ptr_N_391), 
            .SP(VCC_net), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(rd_ptr));
    defparam rd_ptr_c.REGSET = "RESET";
    defparam rd_ptr_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=21, LSE_RCOL=2, LSE_LLINE=144, LSE_RLINE=149, lineinfo="@2(51[9],57[12])" *) FD1P3XZ data_out (.D(q_out_synced_N_387), 
            .SP(VCC_net), .CK(sx1257_clk_out_c), .SR(stm_fpga_spare4_c), 
            .Q(q_out_synced));
    defparam data_out.REGSET = "RESET";
    defparam data_out.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=21, LSE_RCOL=2, LSE_LLINE=144, LSE_RLINE=149, lineinfo="@2(39[9],46[12])" *) FD1P3XZ wr_ptr_c (.D(wr_ptr_N_393), 
            .SP(VCC_net), .CK(sx1257_clk_out_c_derived_8), .SR(stm_fpga_spare4_c), 
            .Q(wr_ptr));
    defparam wr_ptr_c.REGSET = "SET";
    defparam wr_ptr_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=21, LSE_RCOL=2, LSE_LLINE=144, LSE_RLINE=149, lineinfo="@2(39[9],46[12])" *) FD1P3XZ fifo_i1 (.D(sx1257_q_out_c), 
            .SP(wr_ptr), .CK(sx1257_clk_out_c_derived_8), .SR(stm_fpga_spare4_c), 
            .Q(fifo[1]));
    defparam fifo_i1.REGSET = "RESET";
    defparam fifo_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(55[30],55[36])" *) LUT4 i13_3_lut (.A(fifo[0]), 
            .B(fifo[1]), .C(rd_ptr), .Z(q_out_synced_N_387));
    defparam i13_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))", lineinfo="@2(56[23],56[30])" *) LUT4 i14_1_lut (.A(rd_ptr), 
            .Z(rd_ptr_N_391));
    defparam i14_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@2(45[23],45[30])" *) LUT4 i9_1_lut (.A(wr_ptr), 
            .Z(wr_ptr_N_393));
    defparam i9_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=21, LSE_RCOL=2, LSE_LLINE=144, LSE_RLINE=149, lineinfo="@2(39[9],46[12])" *) FD1P3XZ fifo_i0 (.D(sx1257_q_out_c), 
            .SP(wr_ptr_N_393), .CK(sx1257_clk_out_c_derived_8), .SR(stm_fpga_spare4_c), 
            .Q(fifo[0]));
    defparam fifo_i0.REGSET = "RESET";
    defparam fifo_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule
