# IS316_DSD_VerilogLab
* This is the repo for course IS316-Digital_System_Design(DSD) (2020-2021 Fall, SJTU).
* Assignment-2 is the programming exercise completed via Verilog under ModelSim-10.7. Assignment report is provided in <a href="Assignment-2/Report.md" title="Assignment-2/Report.md">Assignment-2/Report.md</a>.
* Course notes are listed in <a href="Review/notebook.md" title="Review/notebook.md">Review/notebook.md</a>
