From bf85cc1534de2ab989ca1f9e73156cf1bd6ecd4b Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E2=80=9Cweijinmei=E2=80=9D?= <jinmei.wei@spacemit.com>
Date: Wed, 28 Jun 2023 18:55:37 +0800
Subject: [PATCH 0054/1204] clk: add spinlock and mailbox clock for mcu system

Change-Id: Ifa4419508e3d0689fb3c46bc979f0b91b31ed205
---
 drivers/clk/spacemit/k1-pro-ccu.c            |   4 +-
 include/dt-bindings/clock/k1-pro-ccu-clock.h | 196 +++++++++----------
 2 files changed, 100 insertions(+), 100 deletions(-)

diff --git a/drivers/clk/spacemit/k1-pro-ccu.c b/drivers/clk/spacemit/k1-pro-ccu.c
index 724411f3df60..db4deed19c79 100755
--- a/drivers/clk/spacemit/k1-pro-ccu.c
+++ b/drivers/clk/spacemit/k1-pro-ccu.c
@@ -52,8 +52,6 @@ static struct ccu_clk_data ccu_clocks[] =  {
     //sys
     {CLK_SYS_AHB, CLK_TYPE_DIVIDER, "clk_sys_ahb", "pll_clk_400m", NULL, 1, SYS_SUB_CTRL_REG200, 12, 2, 0, 0, 0},
     {CLK_SYS_APB, CLK_TYPE_DIVIDER, "clk_sys_apb", "pll_clk_400m", NULL, 1, SYS_SUB_CTRL_REG200, 14, 2, 0, 0, 0},
-    {CLK_MBOX, CLK_TYPE_GATE, "clk_mbox", "clk_sys_apb", NULL, 1, SYS_SUB_EN_REG204, 0, 0, 0, 0, 0},
-    {CLK_SPINLOCK, CLK_TYPE_GATE, "clk_spinlock", "clk_sys_apb", NULL, 1, SYS_SUB_EN_REG204, 1, 0, 0, 0, 0},
     {CLK_DMAC, CLK_TYPE_GATE, "clk_dmac", "clk_sys_ahb", NULL, 1, SYS_SUB_EN_REG204, 2, 0, 0, 0, 0},
     {CLK_GPIO, CLK_TYPE_GATE, "clk_gpio", "clk_sys_apb", NULL, 1, SYS_SUB_EN_REG204, 3, 0, 0, 0, 0},
     {CLK_WDT, CLK_TYPE_GATE, "clk_wdt", "clk_sys_apb", NULL, 1, SYS_SUB_EN_REG204, 4, 0, 0, 0, 0},
@@ -145,6 +143,8 @@ static struct ccu_clk_data ccu_clocks[] =  {
     {CLK_MCU_SYS, CLK_TYPE_GATE, "clk_mcu_sys", "clk_mcu_src", NULL, 1, MCU_SUB_EN_REG004, 0, 0, 0, 0, 0},
     {CLK_MCU_AHB, CLK_TYPE_DIVIDER, "clk_mcu_ahb", "clk_mcu_sys", NULL, 1, MCU_SUB_CTRL_REG000, 8, 2, 0, 0, 0},
     {CLK_MCU_APB, CLK_TYPE_DIVIDER, "clk_mcu_apb", "clk_mcu_sys", NULL, 1, MCU_SUB_CTRL_REG000, 10, 2, 0, 0, 0},
+    {CLK_MBOX, CLK_TYPE_GATE, "clk_mbox", "clk_mcu_apb", NULL, 1, MCU_SUB_EN_REG004, 11, 0, 0, 0, 0},
+    {CLK_SPINLOCK, CLK_TYPE_GATE, "clk_spinlock", "clk_mcu_apb", NULL, 1, MCU_SUB_EN_REG004, 12, 0, 0, 0, 0},
     {CLK_MCU2MBUS, CLK_TYPE_GATE, "clk_mcu2mbus", "clk_mcu_ahb", NULL, 0, MCU_SUB_EN_REG004, 16, 0, 0, 0, 0},
 };
 
diff --git a/include/dt-bindings/clock/k1-pro-ccu-clock.h b/include/dt-bindings/clock/k1-pro-ccu-clock.h
index 281ddbabcebc..ba842c09138c 100755
--- a/include/dt-bindings/clock/k1-pro-ccu-clock.h
+++ b/include/dt-bindings/clock/k1-pro-ccu-clock.h
@@ -37,111 +37,111 @@
 //sys
 #define CLK_SYS_AHB   29
 #define CLK_SYS_APB   30
-#define CLK_MBOX      31
-#define CLK_SPINLOCK  32
-#define CLK_DMAC      33
-#define CLK_GPIO      34
-#define CLK_WDT       35
-#define CLK_PWM       36
-#define CLK_BMU       37
-#define CLK_SYSREG    38
-#define CLK_UART0     39
-#define CLK_UART1     40
-#define CLK_UART2     41
-#define CLK_UART3     42
-#define CLK_UART4     43
-#define CLK_I2C0      44
-#define CLK_I2C1      45
-#define CLK_I2C2      46
-#define CLK_I2C3      47
-#define CLK_I2C4      48
-#define CLK_TIMER0    49
-#define CLK_TIMER1    50
-#define CLK_QSPI0     51
-#define CLK_QSPI1     52
-#define CLK_QSPI2     53
-#define CLK_QSPI0_EN  54
-#define CLK_QSPI1_EN  55
-#define CLK_QSPI2_EN  56
-#define CLK_CAN       57
-#define CLK_CAN_EN    58
-#define CLK_I2S0_EN   59
-#define CLK_I2S1_EN   60
-#define CLK_I2S0_MCLK 61
-#define CLK_I2S1_MCLK 62
-#define CLK_I2S0_BCLK 63
-#define CLK_I2S1_BCLK 64
-#define CLK_I2S0_MCLK_OUT 65
-#define CLK_I2S1_MCLK_OUT 66
+#define CLK_DMAC      31
+#define CLK_GPIO      32
+#define CLK_WDT       33
+#define CLK_PWM       34
+#define CLK_BMU       35
+#define CLK_SYSREG    36
+#define CLK_UART0     37
+#define CLK_UART1     38
+#define CLK_UART2     39
+#define CLK_UART3     40
+#define CLK_UART4     41
+#define CLK_I2C0      42
+#define CLK_I2C1      43
+#define CLK_I2C2      44
+#define CLK_I2C3      45
+#define CLK_I2C4      46
+#define CLK_TIMER0    47
+#define CLK_TIMER1    48
+#define CLK_QSPI0     49
+#define CLK_QSPI1     50
+#define CLK_QSPI2     51
+#define CLK_QSPI0_EN  52
+#define CLK_QSPI1_EN  53
+#define CLK_QSPI2_EN  54
+#define CLK_CAN       55
+#define CLK_CAN_EN    56
+#define CLK_I2S0_EN   57
+#define CLK_I2S1_EN   58
+#define CLK_I2S0_MCLK 59
+#define CLK_I2S1_MCLK 60
+#define CLK_I2S0_BCLK 61
+#define CLK_I2S1_BCLK 62
+#define CLK_I2S0_MCLK_OUT 63
+#define CLK_I2S1_MCLK_OUT 64
 //mem
-#define CLK_SDIO_DIV  67
-#define CLK_EMMC_DIV  68
-#define CLK_TMCLK_10M 69
-#define CLK_SDIO_SEL  70
-#define CLK_EMMC_SEL  71
-#define CLK_MEM_HCLK  72
-#define CLK_SDIO_HCLK 73
-#define CLK_SDIO_ACLK 74
-#define CLK_SDIO_TMCLK  75
-#define CLK_SDIO_CCLK   76
-#define CLK_EMMC_HCLK   77
-#define CLK_EMMC_ACLK   78
-#define CLK_EMMC_TMCLK  79
-#define CLK_EMMC_CCLK   80
-#define CLK_MEM_AHB     81
+#define CLK_SDIO_DIV  65
+#define CLK_EMMC_DIV  66
+#define CLK_TMCLK_10M 67
+#define CLK_SDIO_SEL  68
+#define CLK_EMMC_SEL  69
+#define CLK_MEM_HCLK  70
+#define CLK_SDIO_HCLK 71
+#define CLK_SDIO_ACLK 72
+#define CLK_SDIO_TMCLK  73
+#define CLK_SDIO_CCLK   74
+#define CLK_EMMC_HCLK   75
+#define CLK_EMMC_ACLK   76
+#define CLK_EMMC_TMCLK  77
+#define CLK_EMMC_CCLK   78
+#define CLK_MEM_AHB     79
 //serdes
-#define CLK_SERDES_AXI  82
-#define CLK_SERDES_APB  83
-#define CLK_SERDES2MBUS 84
-#define CLK_PCIE0_EN    85
-#define CLK_PCIE1_EN    86
-#define CLK_PCIE2_EN    87
-#define CLK_PCIE3_EN    88
-#define CLK_PCIE4_EN    89
-#define CLK_PCIE5_EN    90
-#define CLK_SATA_EN     91
-#define CLK_SATA0_EN    92
-#define CLK_SATA1_EN    93
-#define CLK_SATA2_EN    94
-#define CLK_SATA3_EN    95
-#define CLK_USB31_BUS_CLK_EARLY0  96
-#define CLK_USB31_BUS_CLK_EARLY1  97
-#define CLK_XGMII_PCLK0      98
-#define CLK_XGMII_PCLK1      99
-#define CLK_COMBO_PHY_PCLK0  100
-#define CLK_COMBO_PHY_PCLK1  101
+#define CLK_SERDES_AXI  80
+#define CLK_SERDES_APB  81
+#define CLK_SERDES2MBUS 82
+#define CLK_PCIE0_EN    83
+#define CLK_PCIE1_EN    84
+#define CLK_PCIE2_EN    85
+#define CLK_PCIE3_EN    86
+#define CLK_PCIE4_EN    87
+#define CLK_PCIE5_EN    88
+#define CLK_SATA_EN     89
+#define CLK_SATA0_EN    90
+#define CLK_SATA1_EN    91
+#define CLK_SATA2_EN    92
+#define CLK_SATA3_EN    93
+#define CLK_USB31_BUS_CLK_EARLY0  94
+#define CLK_USB31_BUS_CLK_EARLY1  95
+#define CLK_XGMII_PCLK0      96
+#define CLK_XGMII_PCLK1      97
+#define CLK_COMBO_PHY_PCLK0  98
+#define CLK_COMBO_PHY_PCLK1  99
 //vpu
-#define CLK_VPU       102
-#define CLK_VPU2VBUS  103
+#define CLK_VPU       100
+#define CLK_VPU2VBUS  101
 //sec
-#define CLK_SEC_AHB   104
-#define CLK_SEC_SYS_DIV2  105
-#define CLK_SEC_APB   106
-#define CLK_SEC_TRNG  107
-#define CLK_SEC_PKE   108
-#define CLK_SEC_HASH  109
-#define CLK_SEC_SKE   110
-#define CLK_SEC_EFUSE 111
+#define CLK_SEC_AHB   102
+#define CLK_SEC_SYS_DIV2  103
+#define CLK_SEC_APB   104
+#define CLK_SEC_TRNG  105
+#define CLK_SEC_PKE   106
+#define CLK_SEC_HASH  107
+#define CLK_SEC_SKE   108
+#define CLK_SEC_EFUSE 109
 //gmac
-#define CLK_USB_AHB       112
-#define CLK_USB_AHB_DIV2  113
-#define CLK_USB_SYS_DIV2  114
-#define CLK_USB2_CTRL     115
-#define CLK_USB3_BUS_CLK_EARLY  116
-#define CLK_USB2_PHY0_REFCLK    117
-#define CLK_USB2_PHY1_REFCLK    118
-#define CLK_USB3_PHY_REFCLK0    119
-#define CLK_GMAC_CSR            120
-#define CLK_USB2VBUS            121
-#define CLK_GMAC_PHYCLK_OUT     122
+#define CLK_USB_AHB       110
+#define CLK_USB_AHB_DIV2  111
+#define CLK_USB_SYS_DIV2  112
+#define CLK_USB2_CTRL     113
+#define CLK_USB3_BUS_CLK_EARLY  114
+#define CLK_USB2_PHY0_REFCLK    115
+#define CLK_USB2_PHY1_REFCLK    116
+#define CLK_USB3_PHY_REFCLK0    117
+#define CLK_GMAC_CSR            118
+#define CLK_USB2VBUS            119
+#define CLK_GMAC_PHYCLK_OUT     120
 //mbus
-#define CLK_DDRC_APB   123
+#define CLK_DDRC_APB   121
 //mcu
-#define CLK_MCU_SRC    124
-#define CLK_MCU_SYS    125
-#define CLK_MCU2MBUS   126
-#define CLK_MCU_AHB    127
-#define CLK_MCU_APB    128
+#define CLK_MCU_SRC    122
+#define CLK_MCU_SYS    123
+#define CLK_MCU2MBUS   124
+#define CLK_MCU_AHB    125
+#define CLK_MCU_APB    126
+#define CLK_MBOX       127
+#define CLK_SPINLOCK   128
 
 #define CLK_MAX_NO     129
 #endif /* _DT_BINDINGS_CLK_SPACEMIT_K1PRO_H_ */
-- 
2.47.0

