// Seed: 3419797780
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3,
    output tri0 id_4
);
  assign id_4 = id_0;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    output supply0 id_2,
    output supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    output wor id_7,
    input uwire id_8,
    input wor id_9,
    output uwire id_10
);
  assign id_10 = 1'b0;
  always @(posedge id_8) begin
    disable id_12;
  end
  module_0(
      id_0, id_6, id_0, id_9, id_7
  ); id_13(
      .id_0(1), .id_1(1), .id_2(id_10), .id_3(1), .id_4(1)
  );
endmodule
