{
  "Top": "cp_corr_pss_sss",
  "RtlTop": "cp_corr_pss_sss",
  "RtlPrefix": "",
  "RtlSubPrefix": "cp_corr_pss_sss_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu28dr",
    "Package": "-ffvg1517",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "IN_R": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "IN_R",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "IN_I": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "IN_I",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<PSS_RESULTS, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top cp_corr_pss_sss -name cp_corr_pss_sss",
      "set_directive_top cp_corr_pss_sss -name cp_corr_pss_sss",
      "set_directive_top cp_corr_pss_sss -name cp_corr_pss_sss"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cp_corr_pss_sss"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.3",
    "Uncertainty": "0.891",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.300 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cp_corr_pss_sss",
    "Version": "1.0",
    "DisplayName": "Cp_corr_pss_sss",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cp_corr_pss_sss_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/matmul_partition.cpp",
      "..\/..\/cp_corr_pss_sss.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/cp_corr_pss_sss_control_s_axi.vhd",
      "impl\/vhdl\/cp_corr_pss_sss_facc_32ns_32ns_1ns_32_5_no_dsp_1.vhd",
      "impl\/vhdl\/cp_corr_pss_sss_fadd_32ns_32ns_32_11_full_dsp_1.vhd",
      "impl\/vhdl\/cp_corr_pss_sss_fmul_32ns_32ns_32_8_max_dsp_1.vhd",
      "impl\/vhdl\/cp_corr_pss_sss_fsqrt_32ns_32ns_32_28_no_dsp_1.vhd",
      "impl\/vhdl\/cp_corr_pss_sss_IN_real.vhd",
      "impl\/vhdl\/cp_corr_pss_sss_regslice_both.vhd",
      "impl\/vhdl\/cp_corr_pss_sss_td_pss_0_imag.vhd",
      "impl\/vhdl\/cp_corr_pss_sss_td_pss_0_real.vhd",
      "impl\/vhdl\/cp_corr_pss_sss_td_pss_1_imag.vhd",
      "impl\/vhdl\/cp_corr_pss_sss_td_pss_1_real.vhd",
      "impl\/vhdl\/cp_corr_pss_sss_td_pss_2_imag.vhd",
      "impl\/vhdl\/cp_corr_pss_sss.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cp_corr_pss_sss_control_s_axi.v",
      "impl\/verilog\/cp_corr_pss_sss_facc_32ns_32ns_1ns_32_5_no_dsp_1.v",
      "impl\/verilog\/cp_corr_pss_sss_fadd_32ns_32ns_32_11_full_dsp_1.v",
      "impl\/verilog\/cp_corr_pss_sss_fmul_32ns_32ns_32_8_max_dsp_1.v",
      "impl\/verilog\/cp_corr_pss_sss_fsqrt_32ns_32ns_32_28_no_dsp_1.v",
      "impl\/verilog\/cp_corr_pss_sss_IN_real.v",
      "impl\/verilog\/cp_corr_pss_sss_regslice_both.v",
      "impl\/verilog\/cp_corr_pss_sss_td_pss_0_imag.v",
      "impl\/verilog\/cp_corr_pss_sss_td_pss_0_imag_rom.dat",
      "impl\/verilog\/cp_corr_pss_sss_td_pss_0_real.v",
      "impl\/verilog\/cp_corr_pss_sss_td_pss_0_real_rom.dat",
      "impl\/verilog\/cp_corr_pss_sss_td_pss_1_imag.v",
      "impl\/verilog\/cp_corr_pss_sss_td_pss_1_imag_rom.dat",
      "impl\/verilog\/cp_corr_pss_sss_td_pss_1_real.v",
      "impl\/verilog\/cp_corr_pss_sss_td_pss_1_real_rom.dat",
      "impl\/verilog\/cp_corr_pss_sss_td_pss_2_imag.v",
      "impl\/verilog\/cp_corr_pss_sss_td_pss_2_imag_rom.dat",
      "impl\/verilog\/cp_corr_pss_sss.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cp_corr_pss_sss_v1_0\/data\/cp_corr_pss_sss.mdd",
      "impl\/misc\/drivers\/cp_corr_pss_sss_v1_0\/data\/cp_corr_pss_sss.tcl",
      "impl\/misc\/drivers\/cp_corr_pss_sss_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cp_corr_pss_sss_v1_0\/src\/xcp_corr_pss_sss.c",
      "impl\/misc\/drivers\/cp_corr_pss_sss_v1_0\/src\/xcp_corr_pss_sss.h",
      "impl\/misc\/drivers\/cp_corr_pss_sss_v1_0\/src\/xcp_corr_pss_sss_hw.h",
      "impl\/misc\/drivers\/cp_corr_pss_sss_v1_0\/src\/xcp_corr_pss_sss_linux.c",
      "impl\/misc\/drivers\/cp_corr_pss_sss_v1_0\/src\/xcp_corr_pss_sss_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cp_corr_pss_sss_ap_fadd_9_full_dsp_32_ip.tcl",
      "impl\/misc\/cp_corr_pss_sss_ap_fmul_6_max_dsp_32_ip.tcl",
      "impl\/misc\/cp_corr_pss_sss_ap_fsqrt_26_no_dsp_32_ip.tcl",
      "impl\/misc\/FAcc_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/cp_corr_pss_sss.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/jhigh\/Capstone_Project\/main\/Hardware\/HLS_Pjts\/PSS_SSS_sync_signals\/hls\/solution1\/.debug\/cp_corr_pss_sss.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "cp_corr_pss_sss_ap_fadd_9_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 9 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cp_corr_pss_sss_ap_fadd_9_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cp_corr_pss_sss_ap_fmul_6_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cp_corr_pss_sss_ap_fmul_6_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cp_corr_pss_sss_ap_fsqrt_26_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 26 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cp_corr_pss_sss_ap_fsqrt_26_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FAcc",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Add_Sub_Value Add CONFIG.Has_ACLKEN true CONFIG.Has_ARESETn true CONFIG.Operation_Type Accumulator CONFIG.C_Optimization Low_Latency CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.C_Mult_Usage No_Usage CONFIG.Has_RESULT_TREADY false CONFIG.C_Latency 4 CONFIG.C_Rate 1 CONFIG.Has_A_TLAST true CONFIG.RESULT_TLAST_Behv Pass_A_TLAST"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:IN_R:IN_I:out_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "IN_I": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "IN_I_",
      "ports": [
        "IN_I_TDATA",
        "IN_I_TKEEP",
        "IN_I_TLAST",
        "IN_I_TREADY",
        "IN_I_TSTRB",
        "IN_I_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "IN_I"
        }]
    },
    "IN_R": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "IN_R_",
      "ports": [
        "IN_R_TDATA",
        "IN_R_TKEEP",
        "IN_R_TLAST",
        "IN_R_TREADY",
        "IN_R_TSTRB",
        "IN_R_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "IN_R"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "out_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "96",
      "portPrefix": "out_V_",
      "ports": [
        "out_V_TDATA",
        "out_V_TREADY",
        "out_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out"
        }]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "IN_R_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "IN_R_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "IN_R_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "IN_R_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "IN_R_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "IN_R_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "IN_I_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "IN_I_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "IN_I_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "IN_I_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "IN_I_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "IN_I_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "out_V_TDATA": {
      "dir": "out",
      "width": "96"
    },
    "out_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "cp_corr_pss_sss"},
    "Info": {"cp_corr_pss_sss": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"cp_corr_pss_sss": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.291"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_648_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "321",
            "Loops": [
              {
                "Name": "VITIS_LOOP_658_2",
                "TripCount": "128",
                "Latency": "128",
                "PipelineII": "1",
                "PipelineDepth": "1"
              },
              {
                "Name": "VITIS_LOOP_663_3",
                "TripCount": "128",
                "Latency": "141",
                "PipelineII": "1",
                "PipelineDepth": "15"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "~0",
          "DSP": "24",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "~0",
          "FF": "5194",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "6938",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-20 01:03:27 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
