Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:05:33 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:05:33 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: _spawn_0/head_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i[0])
  Endpoint: _spawn_1/mem_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk_i[0])
  Path Group: clk_i[0]
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_i[0] (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  _spawn_0/head_q_reg[0]/CLK (SC7P5T_DFFRQNX4_CSC28L)     0.00      0.00       0.00 r
  _spawn_0/head_q_reg[0]/QN (SC7P5T_DFFRQNX4_CSC28L)     16.46     65.16      65.16 f
  _spawn_0/n14 (net)                            1                   0.00      65.16 f
  _spawn_0/U20/Z (SC7P5T_INVX6_CSC28L)                   11.98     18.78      83.94 r
  _spawn_0/n16 (net)                            8                   0.00      83.94 r
  _spawn_0/U22/Z (SC7P5T_CKND2X1_CSC28L)                 10.27     15.43      99.37 f
  _spawn_0/n205 (net)                           1                   0.00      99.37 f
  _spawn_0/U34/Z (SC7P5T_ND2X2_CSC28L)                   13.13     16.17     115.54 r
  _spawn_0/n213 (net)                           4                   0.00     115.54 r
  _spawn_0/U33/Z (SC7P5T_CKINVX2_CSC28L)                  8.39     13.80     129.33 f
  _spawn_0/n208 (net)                           2                   0.00     129.33 f
  _spawn_0/U39/Z (SC7P5T_AOI222X2_CSC28L)                23.31     33.28     162.62 r
  _spawn_0/n209 (net)                           1                   0.00     162.62 r
  _spawn_0/U81/Z (SC7P5T_ND2X2_CSC28L)                   17.28     24.40     187.01 f
  _spawn_0/n232 (net)                           2                   0.00     187.01 f
  _spawn_0/U16/Z (SC7P5T_AOI32X3_CSC28L)                 21.89     34.77     221.78 r
  _spawn_0/n62 (net)                            2                   0.00     221.78 r
  _spawn_0/U252/Z (SC7P5T2G_MUXI2X4_CSC28L)              26.00     31.49     253.27 f
  _spawn_0/_ep_data_o_0[0] (net)                5                   0.00     253.27 f
  _spawn_0/_ep_data_o_0[0] (fifo_0)                                 0.00     253.27 f
  _w_fifo_le_data_o_0[0] (net)                                      0.00     253.27 f
  U682/Z (SC7P5T_CKINVX4_CSC28L)                          9.43     16.08     269.34 r
  n1650 (net)                                   5                   0.00     269.34 r
  U625/Z (SC7P5T_ND3X1_CSC28L)                           16.75     20.77     290.12 f
  n1644 (net)                                   1                   0.00     290.12 f
  U618/Z (SC7P5T_NR2IAX1_CSC28L)                         15.68     22.22     312.34 r
  _mst_ep_2_mst_w_req_valid[0] (net)            2                   0.00     312.34 r
  U406/Z (SC7P5T_NR2X2_MR_CSC28L)                         7.59     13.27     325.61 f
  n1648 (net)                                   2                   0.00     325.61 f
  U646/Z (SC7P5T_ND2X1_MR_CSC28L)                        10.15     14.13     339.74 r
  n1161 (net)                                   1                   0.00     339.74 r
  U636/Z (SC7P5T_ND2IAX4_CSC28L)                         11.53     24.49     364.22 r
  n1699 (net)                                   8                   0.00     364.22 r
  _spawn_1/_ep_push_valid[0] (fifo_1)                               0.00     364.22 r
  _spawn_1/_ep_push_valid[0] (net)                                  0.00     364.22 r
  _spawn_1/U64/Z (SC7P5T_ND2X2_CSC28L)                   20.10     20.45     384.67 f
  _spawn_1/n108 (net)                           7                   0.00     384.67 f
  _spawn_1/U129/Z (SC7P5T_NR2X1_L_CSC28L)                20.39     27.41     412.09 r
  _spawn_1/n100 (net)                           1                   0.00     412.09 r
  _spawn_1/U105/Z (SC7P5T_MUXI2X1_L_CSC28L)              16.46     31.77     443.85 r
  _spawn_1/n187 (net)                           1                   0.00     443.85 r
  _spawn_1/mem_q_reg[10]/D (SC7P5T_DFFRQX2_CSC28L)       16.46      0.00     443.85 r
  data arrival time                                                          443.85

  clock clk_i[0] (rise edge)                                      470.00     470.00
  clock network delay (ideal)                                       0.00     470.00
  _spawn_1/mem_q_reg[10]/CLK (SC7P5T_DFFRQX2_CSC28L)                0.00     470.00 r
  library setup time                                              -26.06     443.94
  data required time                                                         443.94
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         443.94
  data arrival time                                                         -443.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.08


1
 
****************************************
Report : area
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:05:33 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         1746
Number of nets:                          4632
Number of cells:                         3831
Number of combinational cells:           3401
Number of sequential cells:               422
Number of macros/black boxes:               0
Number of buf/inv:                       1878
Number of references:                     103

Combinational area:               1026.878405
Buf/Inv area:                      302.064003
Noncombinational area:             681.036015
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  1707.914420
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------
axi_demux_0                       1707.9144    100.0   354.6120     3.5496  0.0000  axi_demux_0
_spawn_0                           164.6040      9.6   110.2464    54.3576  0.0000  fifo_0
_spawn_1                           128.2728      7.5    74.6112    53.6616  0.0000  fifo_1
_spawn_2                           174.2784     10.2   120.2688    54.0096  0.0000  fifo_2
_spawn_3                           222.4416     13.0    92.2200   130.2216  0.0000  spill_reg_0
_spawn_4                           211.7928     12.4    88.5312   123.2616  0.0000  spill_reg_1
_spawn_5                            25.6128      1.5    11.2056    14.4072  0.0000  spill_reg_2
_spawn_6                           220.5624     12.9    89.8536   130.7088  0.0000  spill_reg_3
_spawn_7                           202.1880     11.8    85.3296   116.8584  0.0000  spill_reg_4
--------------------------------  ---------  -------  ---------  ---------  ------  -----------
Total                                                 1026.8784   681.0360  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:05:36 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
axi_demux_0                               0.133    2.346    0.680    2.480 100.0
  _spawn_7 (spill_reg_4)               1.14e-02    0.394 7.74e-02    0.406  16.4
  _spawn_6 (spill_reg_3)               2.20e-02    0.445 8.42e-02    0.468  18.9
  _spawn_5 (spill_reg_2)               1.02e-03 4.75e-02 9.87e-03 4.86e-02   2.0
  _spawn_4 (spill_reg_1)               2.18e-02    0.422 8.36e-02    0.444  17.9
  _spawn_3 (spill_reg_0)               2.27e-02    0.446 8.50e-02    0.469  18.9
  _spawn_2 (fifo_2)                    1.06e-02    0.184 6.50e-02    0.195   7.8
  _spawn_1 (fifo_1)                    4.95e-03    0.179 4.68e-02    0.184   7.4
  _spawn_0 (fifo_0)                    1.03e-02    0.183 6.11e-02    0.193   7.8
1
 
****************************************
Report : saif
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:05:36 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          605(28.27%)       1535(71.73%)       2140
 Ports        0(0.00%)          447(32.49%)       929(67.51%)        1376
 Pins         0(0.00%)          660(17.38%)       3137(82.62%)       3797
--------------------------------------------------------------------------------
1
