# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Z80.srcs/sources_1/new" \
"../../../../Z80.srcs/sources_1/new/ALU.v" \
"../../../../Z80.srcs/sources_1/new/REGALU.v" \
"../../../../Z80.srcs/sources_1/new/register.v" \
"../../../../Z80.srcs/sim_1/new/RALU_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
