{
  "module_name": "adreno_common.xml.h",
  "hash_id": "3ab51212ae634e7c4fa353489bc46f765f96baaf642c60a024ae1719de4cce4e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/adreno/adreno_common.xml.h",
  "human_readable_source": "#ifndef ADRENO_COMMON_XML\n#define ADRENO_COMMON_XML\n\n \n\n\nenum chip {\n\tA2XX = 2,\n\tA3XX = 3,\n\tA4XX = 4,\n\tA5XX = 5,\n\tA6XX = 6,\n\tA7XX = 7,\n};\n\nenum adreno_pa_su_sc_draw {\n\tPC_DRAW_POINTS = 0,\n\tPC_DRAW_LINES = 1,\n\tPC_DRAW_TRIANGLES = 2,\n};\n\nenum adreno_compare_func {\n\tFUNC_NEVER = 0,\n\tFUNC_LESS = 1,\n\tFUNC_EQUAL = 2,\n\tFUNC_LEQUAL = 3,\n\tFUNC_GREATER = 4,\n\tFUNC_NOTEQUAL = 5,\n\tFUNC_GEQUAL = 6,\n\tFUNC_ALWAYS = 7,\n};\n\nenum adreno_stencil_op {\n\tSTENCIL_KEEP = 0,\n\tSTENCIL_ZERO = 1,\n\tSTENCIL_REPLACE = 2,\n\tSTENCIL_INCR_CLAMP = 3,\n\tSTENCIL_DECR_CLAMP = 4,\n\tSTENCIL_INVERT = 5,\n\tSTENCIL_INCR_WRAP = 6,\n\tSTENCIL_DECR_WRAP = 7,\n};\n\nenum adreno_rb_blend_factor {\n\tFACTOR_ZERO = 0,\n\tFACTOR_ONE = 1,\n\tFACTOR_SRC_COLOR = 4,\n\tFACTOR_ONE_MINUS_SRC_COLOR = 5,\n\tFACTOR_SRC_ALPHA = 6,\n\tFACTOR_ONE_MINUS_SRC_ALPHA = 7,\n\tFACTOR_DST_COLOR = 8,\n\tFACTOR_ONE_MINUS_DST_COLOR = 9,\n\tFACTOR_DST_ALPHA = 10,\n\tFACTOR_ONE_MINUS_DST_ALPHA = 11,\n\tFACTOR_CONSTANT_COLOR = 12,\n\tFACTOR_ONE_MINUS_CONSTANT_COLOR = 13,\n\tFACTOR_CONSTANT_ALPHA = 14,\n\tFACTOR_ONE_MINUS_CONSTANT_ALPHA = 15,\n\tFACTOR_SRC_ALPHA_SATURATE = 16,\n\tFACTOR_SRC1_COLOR = 20,\n\tFACTOR_ONE_MINUS_SRC1_COLOR = 21,\n\tFACTOR_SRC1_ALPHA = 22,\n\tFACTOR_ONE_MINUS_SRC1_ALPHA = 23,\n};\n\nenum adreno_rb_surface_endian {\n\tENDIAN_NONE = 0,\n\tENDIAN_8IN16 = 1,\n\tENDIAN_8IN32 = 2,\n\tENDIAN_16IN32 = 3,\n\tENDIAN_8IN64 = 4,\n\tENDIAN_8IN128 = 5,\n};\n\nenum adreno_rb_dither_mode {\n\tDITHER_DISABLE = 0,\n\tDITHER_ALWAYS = 1,\n\tDITHER_IF_ALPHA_OFF = 2,\n};\n\nenum adreno_rb_depth_format {\n\tDEPTHX_16 = 0,\n\tDEPTHX_24_8 = 1,\n\tDEPTHX_32 = 2,\n};\n\nenum adreno_rb_copy_control_mode {\n\tRB_COPY_RESOLVE = 1,\n\tRB_COPY_CLEAR = 2,\n\tRB_COPY_DEPTH_STENCIL = 5,\n};\n\nenum a3xx_rop_code {\n\tROP_CLEAR = 0,\n\tROP_NOR = 1,\n\tROP_AND_INVERTED = 2,\n\tROP_COPY_INVERTED = 3,\n\tROP_AND_REVERSE = 4,\n\tROP_INVERT = 5,\n\tROP_NAND = 7,\n\tROP_AND = 8,\n\tROP_EQUIV = 9,\n\tROP_NOOP = 10,\n\tROP_OR_INVERTED = 11,\n\tROP_OR_REVERSE = 13,\n\tROP_OR = 14,\n\tROP_SET = 15,\n};\n\nenum a3xx_render_mode {\n\tRB_RENDERING_PASS = 0,\n\tRB_TILING_PASS = 1,\n\tRB_RESOLVE_PASS = 2,\n\tRB_COMPUTE_PASS = 3,\n};\n\nenum a3xx_msaa_samples {\n\tMSAA_ONE = 0,\n\tMSAA_TWO = 1,\n\tMSAA_FOUR = 2,\n\tMSAA_EIGHT = 3,\n};\n\nenum a3xx_threadmode {\n\tMULTI = 0,\n\tSINGLE = 1,\n};\n\nenum a3xx_instrbuffermode {\n\tCACHE = 0,\n\tBUFFER = 1,\n};\n\nenum a3xx_threadsize {\n\tTWO_QUADS = 0,\n\tFOUR_QUADS = 1,\n};\n\nenum a3xx_color_swap {\n\tWZYX = 0,\n\tWXYZ = 1,\n\tZYXW = 2,\n\tXYZW = 3,\n};\n\nenum a3xx_rb_blend_opcode {\n\tBLEND_DST_PLUS_SRC = 0,\n\tBLEND_SRC_MINUS_DST = 1,\n\tBLEND_DST_MINUS_SRC = 2,\n\tBLEND_MIN_DST_SRC = 3,\n\tBLEND_MAX_DST_SRC = 4,\n};\n\nenum a4xx_tess_spacing {\n\tEQUAL_SPACING = 0,\n\tODD_SPACING = 2,\n\tEVEN_SPACING = 3,\n};\n\nenum a5xx_address_mode {\n\tADDR_32B = 0,\n\tADDR_64B = 1,\n};\n\nenum a5xx_line_mode {\n\tBRESENHAM = 0,\n\tRECTANGULAR = 1,\n};\n\nenum a6xx_tex_prefetch_cmd {\n\tTEX_PREFETCH_UNK0 = 0,\n\tTEX_PREFETCH_SAM = 1,\n\tTEX_PREFETCH_GATHER4R = 2,\n\tTEX_PREFETCH_GATHER4G = 3,\n\tTEX_PREFETCH_GATHER4B = 4,\n\tTEX_PREFETCH_GATHER4A = 5,\n\tTEX_PREFETCH_UNK6 = 6,\n\tTEX_PREFETCH_UNK7 = 7,\n};\n\n#define REG_AXXX_CP_RB_BASE\t\t\t\t\t0x000001c0\n\n#define REG_AXXX_CP_RB_CNTL\t\t\t\t\t0x000001c1\n#define AXXX_CP_RB_CNTL_BUFSZ__MASK\t\t\t\t0x0000003f\n#define AXXX_CP_RB_CNTL_BUFSZ__SHIFT\t\t\t\t0\nstatic inline uint32_t AXXX_CP_RB_CNTL_BUFSZ(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_RB_CNTL_BUFSZ__SHIFT) & AXXX_CP_RB_CNTL_BUFSZ__MASK;\n}\n#define AXXX_CP_RB_CNTL_BLKSZ__MASK\t\t\t\t0x00003f00\n#define AXXX_CP_RB_CNTL_BLKSZ__SHIFT\t\t\t\t8\nstatic inline uint32_t AXXX_CP_RB_CNTL_BLKSZ(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_RB_CNTL_BLKSZ__SHIFT) & AXXX_CP_RB_CNTL_BLKSZ__MASK;\n}\n#define AXXX_CP_RB_CNTL_BUF_SWAP__MASK\t\t\t\t0x00030000\n#define AXXX_CP_RB_CNTL_BUF_SWAP__SHIFT\t\t\t\t16\nstatic inline uint32_t AXXX_CP_RB_CNTL_BUF_SWAP(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_RB_CNTL_BUF_SWAP__SHIFT) & AXXX_CP_RB_CNTL_BUF_SWAP__MASK;\n}\n#define AXXX_CP_RB_CNTL_POLL_EN\t\t\t\t\t0x00100000\n#define AXXX_CP_RB_CNTL_NO_UPDATE\t\t\t\t0x08000000\n#define AXXX_CP_RB_CNTL_RPTR_WR_EN\t\t\t\t0x80000000\n\n#define REG_AXXX_CP_RB_RPTR_ADDR\t\t\t\t0x000001c3\n#define AXXX_CP_RB_RPTR_ADDR_SWAP__MASK\t\t\t\t0x00000003\n#define AXXX_CP_RB_RPTR_ADDR_SWAP__SHIFT\t\t\t0\nstatic inline uint32_t AXXX_CP_RB_RPTR_ADDR_SWAP(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_RB_RPTR_ADDR_SWAP__SHIFT) & AXXX_CP_RB_RPTR_ADDR_SWAP__MASK;\n}\n#define AXXX_CP_RB_RPTR_ADDR_ADDR__MASK\t\t\t\t0xfffffffc\n#define AXXX_CP_RB_RPTR_ADDR_ADDR__SHIFT\t\t\t2\nstatic inline uint32_t AXXX_CP_RB_RPTR_ADDR_ADDR(uint32_t val)\n{\n\treturn ((val >> 2) << AXXX_CP_RB_RPTR_ADDR_ADDR__SHIFT) & AXXX_CP_RB_RPTR_ADDR_ADDR__MASK;\n}\n\n#define REG_AXXX_CP_RB_RPTR\t\t\t\t\t0x000001c4\n\n#define REG_AXXX_CP_RB_WPTR\t\t\t\t\t0x000001c5\n\n#define REG_AXXX_CP_RB_WPTR_DELAY\t\t\t\t0x000001c6\n\n#define REG_AXXX_CP_RB_RPTR_WR\t\t\t\t\t0x000001c7\n\n#define REG_AXXX_CP_RB_WPTR_BASE\t\t\t\t0x000001c8\n\n#define REG_AXXX_CP_QUEUE_THRESHOLDS\t\t\t\t0x000001d5\n#define AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START__MASK\t\t0x0000000f\n#define AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START__SHIFT\t\t0\nstatic inline uint32_t AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START__SHIFT) & AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START__MASK;\n}\n#define AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START__MASK\t\t0x00000f00\n#define AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START__SHIFT\t\t8\nstatic inline uint32_t AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START__SHIFT) & AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START__MASK;\n}\n#define AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START__MASK\t\t0x000f0000\n#define AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START__SHIFT\t\t16\nstatic inline uint32_t AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START__SHIFT) & AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START__MASK;\n}\n\n#define REG_AXXX_CP_MEQ_THRESHOLDS\t\t\t\t0x000001d6\n#define AXXX_CP_MEQ_THRESHOLDS_MEQ_END__MASK\t\t\t0x001f0000\n#define AXXX_CP_MEQ_THRESHOLDS_MEQ_END__SHIFT\t\t\t16\nstatic inline uint32_t AXXX_CP_MEQ_THRESHOLDS_MEQ_END(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_MEQ_THRESHOLDS_MEQ_END__SHIFT) & AXXX_CP_MEQ_THRESHOLDS_MEQ_END__MASK;\n}\n#define AXXX_CP_MEQ_THRESHOLDS_ROQ_END__MASK\t\t\t0x1f000000\n#define AXXX_CP_MEQ_THRESHOLDS_ROQ_END__SHIFT\t\t\t24\nstatic inline uint32_t AXXX_CP_MEQ_THRESHOLDS_ROQ_END(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_MEQ_THRESHOLDS_ROQ_END__SHIFT) & AXXX_CP_MEQ_THRESHOLDS_ROQ_END__MASK;\n}\n\n#define REG_AXXX_CP_CSQ_AVAIL\t\t\t\t\t0x000001d7\n#define AXXX_CP_CSQ_AVAIL_RING__MASK\t\t\t\t0x0000007f\n#define AXXX_CP_CSQ_AVAIL_RING__SHIFT\t\t\t\t0\nstatic inline uint32_t AXXX_CP_CSQ_AVAIL_RING(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_CSQ_AVAIL_RING__SHIFT) & AXXX_CP_CSQ_AVAIL_RING__MASK;\n}\n#define AXXX_CP_CSQ_AVAIL_IB1__MASK\t\t\t\t0x00007f00\n#define AXXX_CP_CSQ_AVAIL_IB1__SHIFT\t\t\t\t8\nstatic inline uint32_t AXXX_CP_CSQ_AVAIL_IB1(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_CSQ_AVAIL_IB1__SHIFT) & AXXX_CP_CSQ_AVAIL_IB1__MASK;\n}\n#define AXXX_CP_CSQ_AVAIL_IB2__MASK\t\t\t\t0x007f0000\n#define AXXX_CP_CSQ_AVAIL_IB2__SHIFT\t\t\t\t16\nstatic inline uint32_t AXXX_CP_CSQ_AVAIL_IB2(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_CSQ_AVAIL_IB2__SHIFT) & AXXX_CP_CSQ_AVAIL_IB2__MASK;\n}\n\n#define REG_AXXX_CP_STQ_AVAIL\t\t\t\t\t0x000001d8\n#define AXXX_CP_STQ_AVAIL_ST__MASK\t\t\t\t0x0000007f\n#define AXXX_CP_STQ_AVAIL_ST__SHIFT\t\t\t\t0\nstatic inline uint32_t AXXX_CP_STQ_AVAIL_ST(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STQ_AVAIL_ST__SHIFT) & AXXX_CP_STQ_AVAIL_ST__MASK;\n}\n\n#define REG_AXXX_CP_MEQ_AVAIL\t\t\t\t\t0x000001d9\n#define AXXX_CP_MEQ_AVAIL_MEQ__MASK\t\t\t\t0x0000001f\n#define AXXX_CP_MEQ_AVAIL_MEQ__SHIFT\t\t\t\t0\nstatic inline uint32_t AXXX_CP_MEQ_AVAIL_MEQ(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_MEQ_AVAIL_MEQ__SHIFT) & AXXX_CP_MEQ_AVAIL_MEQ__MASK;\n}\n\n#define REG_AXXX_SCRATCH_UMSK\t\t\t\t\t0x000001dc\n#define AXXX_SCRATCH_UMSK_UMSK__MASK\t\t\t\t0x000000ff\n#define AXXX_SCRATCH_UMSK_UMSK__SHIFT\t\t\t\t0\nstatic inline uint32_t AXXX_SCRATCH_UMSK_UMSK(uint32_t val)\n{\n\treturn ((val) << AXXX_SCRATCH_UMSK_UMSK__SHIFT) & AXXX_SCRATCH_UMSK_UMSK__MASK;\n}\n#define AXXX_SCRATCH_UMSK_SWAP__MASK\t\t\t\t0x00030000\n#define AXXX_SCRATCH_UMSK_SWAP__SHIFT\t\t\t\t16\nstatic inline uint32_t AXXX_SCRATCH_UMSK_SWAP(uint32_t val)\n{\n\treturn ((val) << AXXX_SCRATCH_UMSK_SWAP__SHIFT) & AXXX_SCRATCH_UMSK_SWAP__MASK;\n}\n\n#define REG_AXXX_SCRATCH_ADDR\t\t\t\t\t0x000001dd\n\n#define REG_AXXX_CP_ME_RDADDR\t\t\t\t\t0x000001ea\n\n#define REG_AXXX_CP_STATE_DEBUG_INDEX\t\t\t\t0x000001ec\n\n#define REG_AXXX_CP_STATE_DEBUG_DATA\t\t\t\t0x000001ed\n\n#define REG_AXXX_CP_INT_CNTL\t\t\t\t\t0x000001f2\n#define AXXX_CP_INT_CNTL_SW_INT_MASK\t\t\t\t0x00080000\n#define AXXX_CP_INT_CNTL_T0_PACKET_IN_IB_MASK\t\t\t0x00800000\n#define AXXX_CP_INT_CNTL_OPCODE_ERROR_MASK\t\t\t0x01000000\n#define AXXX_CP_INT_CNTL_PROTECTED_MODE_ERROR_MASK\t\t0x02000000\n#define AXXX_CP_INT_CNTL_RESERVED_BIT_ERROR_MASK\t\t0x04000000\n#define AXXX_CP_INT_CNTL_IB_ERROR_MASK\t\t\t\t0x08000000\n#define AXXX_CP_INT_CNTL_IB2_INT_MASK\t\t\t\t0x20000000\n#define AXXX_CP_INT_CNTL_IB1_INT_MASK\t\t\t\t0x40000000\n#define AXXX_CP_INT_CNTL_RB_INT_MASK\t\t\t\t0x80000000\n\n#define REG_AXXX_CP_INT_STATUS\t\t\t\t\t0x000001f3\n\n#define REG_AXXX_CP_INT_ACK\t\t\t\t\t0x000001f4\n\n#define REG_AXXX_CP_ME_CNTL\t\t\t\t\t0x000001f6\n#define AXXX_CP_ME_CNTL_BUSY\t\t\t\t\t0x20000000\n#define AXXX_CP_ME_CNTL_HALT\t\t\t\t\t0x10000000\n\n#define REG_AXXX_CP_ME_STATUS\t\t\t\t\t0x000001f7\n\n#define REG_AXXX_CP_ME_RAM_WADDR\t\t\t\t0x000001f8\n\n#define REG_AXXX_CP_ME_RAM_RADDR\t\t\t\t0x000001f9\n\n#define REG_AXXX_CP_ME_RAM_DATA\t\t\t\t\t0x000001fa\n\n#define REG_AXXX_CP_DEBUG\t\t\t\t\t0x000001fc\n#define AXXX_CP_DEBUG_PREDICATE_DISABLE\t\t\t\t0x00800000\n#define AXXX_CP_DEBUG_PROG_END_PTR_ENABLE\t\t\t0x01000000\n#define AXXX_CP_DEBUG_MIU_128BIT_WRITE_ENABLE\t\t\t0x02000000\n#define AXXX_CP_DEBUG_PREFETCH_PASS_NOPS\t\t\t0x04000000\n#define AXXX_CP_DEBUG_DYNAMIC_CLK_DISABLE\t\t\t0x08000000\n#define AXXX_CP_DEBUG_PREFETCH_MATCH_DISABLE\t\t\t0x10000000\n#define AXXX_CP_DEBUG_SIMPLE_ME_FLOW_CONTROL\t\t\t0x40000000\n#define AXXX_CP_DEBUG_MIU_WRITE_PACK_DISABLE\t\t\t0x80000000\n\n#define REG_AXXX_CP_CSQ_RB_STAT\t\t\t\t\t0x000001fd\n#define AXXX_CP_CSQ_RB_STAT_RPTR__MASK\t\t\t\t0x0000007f\n#define AXXX_CP_CSQ_RB_STAT_RPTR__SHIFT\t\t\t\t0\nstatic inline uint32_t AXXX_CP_CSQ_RB_STAT_RPTR(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_CSQ_RB_STAT_RPTR__SHIFT) & AXXX_CP_CSQ_RB_STAT_RPTR__MASK;\n}\n#define AXXX_CP_CSQ_RB_STAT_WPTR__MASK\t\t\t\t0x007f0000\n#define AXXX_CP_CSQ_RB_STAT_WPTR__SHIFT\t\t\t\t16\nstatic inline uint32_t AXXX_CP_CSQ_RB_STAT_WPTR(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_CSQ_RB_STAT_WPTR__SHIFT) & AXXX_CP_CSQ_RB_STAT_WPTR__MASK;\n}\n\n#define REG_AXXX_CP_CSQ_IB1_STAT\t\t\t\t0x000001fe\n#define AXXX_CP_CSQ_IB1_STAT_RPTR__MASK\t\t\t\t0x0000007f\n#define AXXX_CP_CSQ_IB1_STAT_RPTR__SHIFT\t\t\t0\nstatic inline uint32_t AXXX_CP_CSQ_IB1_STAT_RPTR(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_CSQ_IB1_STAT_RPTR__SHIFT) & AXXX_CP_CSQ_IB1_STAT_RPTR__MASK;\n}\n#define AXXX_CP_CSQ_IB1_STAT_WPTR__MASK\t\t\t\t0x007f0000\n#define AXXX_CP_CSQ_IB1_STAT_WPTR__SHIFT\t\t\t16\nstatic inline uint32_t AXXX_CP_CSQ_IB1_STAT_WPTR(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_CSQ_IB1_STAT_WPTR__SHIFT) & AXXX_CP_CSQ_IB1_STAT_WPTR__MASK;\n}\n\n#define REG_AXXX_CP_CSQ_IB2_STAT\t\t\t\t0x000001ff\n#define AXXX_CP_CSQ_IB2_STAT_RPTR__MASK\t\t\t\t0x0000007f\n#define AXXX_CP_CSQ_IB2_STAT_RPTR__SHIFT\t\t\t0\nstatic inline uint32_t AXXX_CP_CSQ_IB2_STAT_RPTR(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_CSQ_IB2_STAT_RPTR__SHIFT) & AXXX_CP_CSQ_IB2_STAT_RPTR__MASK;\n}\n#define AXXX_CP_CSQ_IB2_STAT_WPTR__MASK\t\t\t\t0x007f0000\n#define AXXX_CP_CSQ_IB2_STAT_WPTR__SHIFT\t\t\t16\nstatic inline uint32_t AXXX_CP_CSQ_IB2_STAT_WPTR(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_CSQ_IB2_STAT_WPTR__SHIFT) & AXXX_CP_CSQ_IB2_STAT_WPTR__MASK;\n}\n\n#define REG_AXXX_CP_NON_PREFETCH_CNTRS\t\t\t\t0x00000440\n\n#define REG_AXXX_CP_STQ_ST_STAT\t\t\t\t\t0x00000443\n\n#define REG_AXXX_CP_ST_BASE\t\t\t\t\t0x0000044d\n\n#define REG_AXXX_CP_ST_BUFSZ\t\t\t\t\t0x0000044e\n\n#define REG_AXXX_CP_MEQ_STAT\t\t\t\t\t0x0000044f\n\n#define REG_AXXX_CP_MIU_TAG_STAT\t\t\t\t0x00000452\n\n#define REG_AXXX_CP_BIN_MASK_LO\t\t\t\t\t0x00000454\n\n#define REG_AXXX_CP_BIN_MASK_HI\t\t\t\t\t0x00000455\n\n#define REG_AXXX_CP_BIN_SELECT_LO\t\t\t\t0x00000456\n\n#define REG_AXXX_CP_BIN_SELECT_HI\t\t\t\t0x00000457\n\n#define REG_AXXX_CP_IB1_BASE\t\t\t\t\t0x00000458\n\n#define REG_AXXX_CP_IB1_BUFSZ\t\t\t\t\t0x00000459\n\n#define REG_AXXX_CP_IB2_BASE\t\t\t\t\t0x0000045a\n\n#define REG_AXXX_CP_IB2_BUFSZ\t\t\t\t\t0x0000045b\n\n#define REG_AXXX_CP_STAT\t\t\t\t\t0x0000047f\n#define AXXX_CP_STAT_CP_BUSY__MASK\t\t\t\t0x80000000\n#define AXXX_CP_STAT_CP_BUSY__SHIFT\t\t\t\t31\nstatic inline uint32_t AXXX_CP_STAT_CP_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_CP_BUSY__SHIFT) & AXXX_CP_STAT_CP_BUSY__MASK;\n}\n#define AXXX_CP_STAT_VS_EVENT_FIFO_BUSY__MASK\t\t\t0x40000000\n#define AXXX_CP_STAT_VS_EVENT_FIFO_BUSY__SHIFT\t\t\t30\nstatic inline uint32_t AXXX_CP_STAT_VS_EVENT_FIFO_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_VS_EVENT_FIFO_BUSY__SHIFT) & AXXX_CP_STAT_VS_EVENT_FIFO_BUSY__MASK;\n}\n#define AXXX_CP_STAT_PS_EVENT_FIFO_BUSY__MASK\t\t\t0x20000000\n#define AXXX_CP_STAT_PS_EVENT_FIFO_BUSY__SHIFT\t\t\t29\nstatic inline uint32_t AXXX_CP_STAT_PS_EVENT_FIFO_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_PS_EVENT_FIFO_BUSY__SHIFT) & AXXX_CP_STAT_PS_EVENT_FIFO_BUSY__MASK;\n}\n#define AXXX_CP_STAT_CF_EVENT_FIFO_BUSY__MASK\t\t\t0x10000000\n#define AXXX_CP_STAT_CF_EVENT_FIFO_BUSY__SHIFT\t\t\t28\nstatic inline uint32_t AXXX_CP_STAT_CF_EVENT_FIFO_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_CF_EVENT_FIFO_BUSY__SHIFT) & AXXX_CP_STAT_CF_EVENT_FIFO_BUSY__MASK;\n}\n#define AXXX_CP_STAT_RB_EVENT_FIFO_BUSY__MASK\t\t\t0x08000000\n#define AXXX_CP_STAT_RB_EVENT_FIFO_BUSY__SHIFT\t\t\t27\nstatic inline uint32_t AXXX_CP_STAT_RB_EVENT_FIFO_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_RB_EVENT_FIFO_BUSY__SHIFT) & AXXX_CP_STAT_RB_EVENT_FIFO_BUSY__MASK;\n}\n#define AXXX_CP_STAT_ME_BUSY__MASK\t\t\t\t0x04000000\n#define AXXX_CP_STAT_ME_BUSY__SHIFT\t\t\t\t26\nstatic inline uint32_t AXXX_CP_STAT_ME_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_ME_BUSY__SHIFT) & AXXX_CP_STAT_ME_BUSY__MASK;\n}\n#define AXXX_CP_STAT_MIU_WR_C_BUSY__MASK\t\t\t0x02000000\n#define AXXX_CP_STAT_MIU_WR_C_BUSY__SHIFT\t\t\t25\nstatic inline uint32_t AXXX_CP_STAT_MIU_WR_C_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_MIU_WR_C_BUSY__SHIFT) & AXXX_CP_STAT_MIU_WR_C_BUSY__MASK;\n}\n#define AXXX_CP_STAT_CP_3D_BUSY__MASK\t\t\t\t0x00800000\n#define AXXX_CP_STAT_CP_3D_BUSY__SHIFT\t\t\t\t23\nstatic inline uint32_t AXXX_CP_STAT_CP_3D_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_CP_3D_BUSY__SHIFT) & AXXX_CP_STAT_CP_3D_BUSY__MASK;\n}\n#define AXXX_CP_STAT_CP_NRT_BUSY__MASK\t\t\t\t0x00400000\n#define AXXX_CP_STAT_CP_NRT_BUSY__SHIFT\t\t\t\t22\nstatic inline uint32_t AXXX_CP_STAT_CP_NRT_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_CP_NRT_BUSY__SHIFT) & AXXX_CP_STAT_CP_NRT_BUSY__MASK;\n}\n#define AXXX_CP_STAT_RBIU_SCRATCH_BUSY__MASK\t\t\t0x00200000\n#define AXXX_CP_STAT_RBIU_SCRATCH_BUSY__SHIFT\t\t\t21\nstatic inline uint32_t AXXX_CP_STAT_RBIU_SCRATCH_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_RBIU_SCRATCH_BUSY__SHIFT) & AXXX_CP_STAT_RBIU_SCRATCH_BUSY__MASK;\n}\n#define AXXX_CP_STAT_RCIU_ME_BUSY__MASK\t\t\t\t0x00100000\n#define AXXX_CP_STAT_RCIU_ME_BUSY__SHIFT\t\t\t20\nstatic inline uint32_t AXXX_CP_STAT_RCIU_ME_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_RCIU_ME_BUSY__SHIFT) & AXXX_CP_STAT_RCIU_ME_BUSY__MASK;\n}\n#define AXXX_CP_STAT_RCIU_PFP_BUSY__MASK\t\t\t0x00080000\n#define AXXX_CP_STAT_RCIU_PFP_BUSY__SHIFT\t\t\t19\nstatic inline uint32_t AXXX_CP_STAT_RCIU_PFP_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_RCIU_PFP_BUSY__SHIFT) & AXXX_CP_STAT_RCIU_PFP_BUSY__MASK;\n}\n#define AXXX_CP_STAT_MEQ_RING_BUSY__MASK\t\t\t0x00040000\n#define AXXX_CP_STAT_MEQ_RING_BUSY__SHIFT\t\t\t18\nstatic inline uint32_t AXXX_CP_STAT_MEQ_RING_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_MEQ_RING_BUSY__SHIFT) & AXXX_CP_STAT_MEQ_RING_BUSY__MASK;\n}\n#define AXXX_CP_STAT_PFP_BUSY__MASK\t\t\t\t0x00020000\n#define AXXX_CP_STAT_PFP_BUSY__SHIFT\t\t\t\t17\nstatic inline uint32_t AXXX_CP_STAT_PFP_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_PFP_BUSY__SHIFT) & AXXX_CP_STAT_PFP_BUSY__MASK;\n}\n#define AXXX_CP_STAT_ST_QUEUE_BUSY__MASK\t\t\t0x00010000\n#define AXXX_CP_STAT_ST_QUEUE_BUSY__SHIFT\t\t\t16\nstatic inline uint32_t AXXX_CP_STAT_ST_QUEUE_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_ST_QUEUE_BUSY__SHIFT) & AXXX_CP_STAT_ST_QUEUE_BUSY__MASK;\n}\n#define AXXX_CP_STAT_INDIRECT2_QUEUE_BUSY__MASK\t\t\t0x00002000\n#define AXXX_CP_STAT_INDIRECT2_QUEUE_BUSY__SHIFT\t\t13\nstatic inline uint32_t AXXX_CP_STAT_INDIRECT2_QUEUE_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_INDIRECT2_QUEUE_BUSY__SHIFT) & AXXX_CP_STAT_INDIRECT2_QUEUE_BUSY__MASK;\n}\n#define AXXX_CP_STAT_INDIRECTS_QUEUE_BUSY__MASK\t\t\t0x00001000\n#define AXXX_CP_STAT_INDIRECTS_QUEUE_BUSY__SHIFT\t\t12\nstatic inline uint32_t AXXX_CP_STAT_INDIRECTS_QUEUE_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_INDIRECTS_QUEUE_BUSY__SHIFT) & AXXX_CP_STAT_INDIRECTS_QUEUE_BUSY__MASK;\n}\n#define AXXX_CP_STAT_RING_QUEUE_BUSY__MASK\t\t\t0x00000800\n#define AXXX_CP_STAT_RING_QUEUE_BUSY__SHIFT\t\t\t11\nstatic inline uint32_t AXXX_CP_STAT_RING_QUEUE_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_RING_QUEUE_BUSY__SHIFT) & AXXX_CP_STAT_RING_QUEUE_BUSY__MASK;\n}\n#define AXXX_CP_STAT_CSF_BUSY__MASK\t\t\t\t0x00000400\n#define AXXX_CP_STAT_CSF_BUSY__SHIFT\t\t\t\t10\nstatic inline uint32_t AXXX_CP_STAT_CSF_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_CSF_BUSY__SHIFT) & AXXX_CP_STAT_CSF_BUSY__MASK;\n}\n#define AXXX_CP_STAT_CSF_ST_BUSY__MASK\t\t\t\t0x00000200\n#define AXXX_CP_STAT_CSF_ST_BUSY__SHIFT\t\t\t\t9\nstatic inline uint32_t AXXX_CP_STAT_CSF_ST_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_CSF_ST_BUSY__SHIFT) & AXXX_CP_STAT_CSF_ST_BUSY__MASK;\n}\n#define AXXX_CP_STAT_EVENT_BUSY__MASK\t\t\t\t0x00000100\n#define AXXX_CP_STAT_EVENT_BUSY__SHIFT\t\t\t\t8\nstatic inline uint32_t AXXX_CP_STAT_EVENT_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_EVENT_BUSY__SHIFT) & AXXX_CP_STAT_EVENT_BUSY__MASK;\n}\n#define AXXX_CP_STAT_CSF_INDIRECT2_BUSY__MASK\t\t\t0x00000080\n#define AXXX_CP_STAT_CSF_INDIRECT2_BUSY__SHIFT\t\t\t7\nstatic inline uint32_t AXXX_CP_STAT_CSF_INDIRECT2_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_CSF_INDIRECT2_BUSY__SHIFT) & AXXX_CP_STAT_CSF_INDIRECT2_BUSY__MASK;\n}\n#define AXXX_CP_STAT_CSF_INDIRECTS_BUSY__MASK\t\t\t0x00000040\n#define AXXX_CP_STAT_CSF_INDIRECTS_BUSY__SHIFT\t\t\t6\nstatic inline uint32_t AXXX_CP_STAT_CSF_INDIRECTS_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_CSF_INDIRECTS_BUSY__SHIFT) & AXXX_CP_STAT_CSF_INDIRECTS_BUSY__MASK;\n}\n#define AXXX_CP_STAT_CSF_RING_BUSY__MASK\t\t\t0x00000020\n#define AXXX_CP_STAT_CSF_RING_BUSY__SHIFT\t\t\t5\nstatic inline uint32_t AXXX_CP_STAT_CSF_RING_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_CSF_RING_BUSY__SHIFT) & AXXX_CP_STAT_CSF_RING_BUSY__MASK;\n}\n#define AXXX_CP_STAT_RCIU_BUSY__MASK\t\t\t\t0x00000010\n#define AXXX_CP_STAT_RCIU_BUSY__SHIFT\t\t\t\t4\nstatic inline uint32_t AXXX_CP_STAT_RCIU_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_RCIU_BUSY__SHIFT) & AXXX_CP_STAT_RCIU_BUSY__MASK;\n}\n#define AXXX_CP_STAT_RBIU_BUSY__MASK\t\t\t\t0x00000008\n#define AXXX_CP_STAT_RBIU_BUSY__SHIFT\t\t\t\t3\nstatic inline uint32_t AXXX_CP_STAT_RBIU_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_RBIU_BUSY__SHIFT) & AXXX_CP_STAT_RBIU_BUSY__MASK;\n}\n#define AXXX_CP_STAT_MIU_RD_RETURN_BUSY__MASK\t\t\t0x00000004\n#define AXXX_CP_STAT_MIU_RD_RETURN_BUSY__SHIFT\t\t\t2\nstatic inline uint32_t AXXX_CP_STAT_MIU_RD_RETURN_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_MIU_RD_RETURN_BUSY__SHIFT) & AXXX_CP_STAT_MIU_RD_RETURN_BUSY__MASK;\n}\n#define AXXX_CP_STAT_MIU_RD_REQ_BUSY__MASK\t\t\t0x00000002\n#define AXXX_CP_STAT_MIU_RD_REQ_BUSY__SHIFT\t\t\t1\nstatic inline uint32_t AXXX_CP_STAT_MIU_RD_REQ_BUSY(uint32_t val)\n{\n\treturn ((val) << AXXX_CP_STAT_MIU_RD_REQ_BUSY__SHIFT) & AXXX_CP_STAT_MIU_RD_REQ_BUSY__MASK;\n}\n#define AXXX_CP_STAT_MIU_WR_BUSY\t\t\t\t0x00000001\n\n#define REG_AXXX_CP_SCRATCH_REG0\t\t\t\t0x00000578\n\n#define REG_AXXX_CP_SCRATCH_REG1\t\t\t\t0x00000579\n\n#define REG_AXXX_CP_SCRATCH_REG2\t\t\t\t0x0000057a\n\n#define REG_AXXX_CP_SCRATCH_REG3\t\t\t\t0x0000057b\n\n#define REG_AXXX_CP_SCRATCH_REG4\t\t\t\t0x0000057c\n\n#define REG_AXXX_CP_SCRATCH_REG5\t\t\t\t0x0000057d\n\n#define REG_AXXX_CP_SCRATCH_REG6\t\t\t\t0x0000057e\n\n#define REG_AXXX_CP_SCRATCH_REG7\t\t\t\t0x0000057f\n\n#define REG_AXXX_CP_ME_VS_EVENT_SRC\t\t\t\t0x00000600\n\n#define REG_AXXX_CP_ME_VS_EVENT_ADDR\t\t\t\t0x00000601\n\n#define REG_AXXX_CP_ME_VS_EVENT_DATA\t\t\t\t0x00000602\n\n#define REG_AXXX_CP_ME_VS_EVENT_ADDR_SWM\t\t\t0x00000603\n\n#define REG_AXXX_CP_ME_VS_EVENT_DATA_SWM\t\t\t0x00000604\n\n#define REG_AXXX_CP_ME_PS_EVENT_SRC\t\t\t\t0x00000605\n\n#define REG_AXXX_CP_ME_PS_EVENT_ADDR\t\t\t\t0x00000606\n\n#define REG_AXXX_CP_ME_PS_EVENT_DATA\t\t\t\t0x00000607\n\n#define REG_AXXX_CP_ME_PS_EVENT_ADDR_SWM\t\t\t0x00000608\n\n#define REG_AXXX_CP_ME_PS_EVENT_DATA_SWM\t\t\t0x00000609\n\n#define REG_AXXX_CP_ME_CF_EVENT_SRC\t\t\t\t0x0000060a\n\n#define REG_AXXX_CP_ME_CF_EVENT_ADDR\t\t\t\t0x0000060b\n\n#define REG_AXXX_CP_ME_CF_EVENT_DATA\t\t\t\t0x0000060c\n\n#define REG_AXXX_CP_ME_NRT_ADDR\t\t\t\t\t0x0000060d\n\n#define REG_AXXX_CP_ME_NRT_DATA\t\t\t\t\t0x0000060e\n\n#define REG_AXXX_CP_ME_VS_FETCH_DONE_SRC\t\t\t0x00000612\n\n#define REG_AXXX_CP_ME_VS_FETCH_DONE_ADDR\t\t\t0x00000613\n\n#define REG_AXXX_CP_ME_VS_FETCH_DONE_DATA\t\t\t0x00000614\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}