

================================================================
== Vivado HLS Report for 'dense_out'
================================================================
* Date:           Sun Jul 14 19:39:32 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1544|  1544|  1544|  1544|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_soft_max_fu_157  |soft_max  |  252|  252|  252|  252|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- Dense_Loop  |  1290|  1290|       129|          -|          -|    10|    no    |
        | + Flat_Loop  |   122|   122|         7|          4|          1|    30|    yes   |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     74|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     14|    1292|   3224|    -|
|Memory           |        1|      -|      96|     10|    0|
|Multiplexer      |        -|      -|       -|    161|    -|
|Register         |        -|      -|     107|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|     14|    1495|   3469|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      6|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |cnn_fadd_32ns_32nbkb_U155  |cnn_fadd_32ns_32nbkb  |        0|      2|  227|   403|    0|
    |cnn_fmul_32ns_32ncud_U156  |cnn_fmul_32ns_32ncud  |        0|      3|  128|   320|    0|
    |grp_soft_max_fu_157        |soft_max              |        0|      9|  937|  2501|    0|
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                      |                      |        0|     14| 1292|  3224|    0|
    +---------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_array_U        |dense_out_dense_abck  |        0|  64|   5|    0|    10|   32|     1|          320|
    |dense_out_weights_U  |dense_out_dense_obak  |        1|   0|   0|    0|   300|   32|     1|         9600|
    |dense_out_bias_U     |dense_out_dense_obbk  |        0|  32|   5|    0|    10|   32|     1|          320|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                      |        1|  96|  10|    0|   320|   96|     3|        10240|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln38_1_fu_244_p2  |     +    |      0|  0|  12|           9|           9|
    |add_ln38_fu_238_p2    |     +    |      0|  0|  12|           9|           9|
    |d_fu_183_p2           |     +    |      0|  0|  13|           4|           1|
    |f_fu_203_p2           |     +    |      0|  0|  15|           5|           1|
    |icmp_ln31_fu_177_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln36_fu_197_p2   |   icmp   |      0|  0|  11|           5|           3|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  74|          37|          29|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_150_p4  |   9|          2|    5|         10|
    |d_0_reg_123                   |   9|          2|    4|          8|
    |dense_array_address0          |  15|          3|    4|         12|
    |dense_array_ce0               |  15|          3|    1|          3|
    |f_0_reg_146                   |   9|          2|    5|         10|
    |grp_fu_164_p0                 |  15|          3|   32|         96|
    |grp_fu_164_p1                 |  15|          3|   32|         96|
    |w_sum_0_reg_134               |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 161|         35|  117|        314|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |d_0_reg_123                       |   4|   0|    4|          0|
    |d_reg_258                         |   4|   0|    4|          0|
    |f_0_reg_146                       |   5|   0|    5|          0|
    |f_reg_278                         |   5|   0|    5|          0|
    |grp_soft_max_fu_157_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln36_reg_274                 |   1|   0|    1|          0|
    |icmp_ln36_reg_274_pp0_iter1_reg   |   1|   0|    1|          0|
    |tmp_4_reg_303                     |  32|   0|   32|          0|
    |w_sum_0_reg_134                   |  32|   0|   32|          0|
    |zext_ln36_reg_269                 |   4|   0|    9|          5|
    |zext_ln38_reg_263                 |   4|   0|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 107|   0|  172|         65|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   dense_out  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   dense_out  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   dense_out  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   dense_out  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   dense_out  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   dense_out  | return value |
|prediction_Addr_A     | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A       | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A      | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A      | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A     |  in |   32|    bram    |  prediction  |     array    |
|dense_2_out_address0  | out |    5|  ap_memory |  dense_2_out |     array    |
|dense_2_out_ce0       | out |    1|  ap_memory |  dense_2_out |     array    |
|dense_2_out_q0        |  in |   32|  ap_memory |  dense_2_out |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

