
task_3_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003ac  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000540  08000540  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000540  08000540  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08000540  08000540  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000540  08000540  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000540  08000540  00010540  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000544  08000544  00010544  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08000548  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
 10 .bss          0000001c  20000024  20000024  00020024  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000040  20000040  00020024  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 14 .debug_info   00000e36  00000000  00000000  00020097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000045f  00000000  00000000  00020ecd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000000e0  00000000  00000000  00021330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000094  00000000  00000000  00021410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00014e35  00000000  00000000  000214a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000116b  00000000  00000000  000362d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0007275d  00000000  00000000  00037444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000258  00000000  00000000  000a9ba4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007d  00000000  00000000  000a9dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000024 	.word	0x20000024
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000528 	.word	0x08000528

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000028 	.word	0x20000028
 80001d0:	08000528 	.word	0x08000528

080001d4 <initialise_leds>:
#include "timer.h"
#include "stm32f303xc.h"

// code from lecture example W05-C-interrupt by Dr Stewart Worrall
// initialise the discovery board I/O (just outputs: inputs are selected by default)
void initialise_leds() {
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
	// get a pointer to the second half word of the MODER register (for outputs pe8-15)
	uint16_t *led_output_registers = ((uint16_t *)&(GPIOE->MODER)) + 1;
 80001da:	4b06      	ldr	r3, [pc, #24]	; (80001f4 <initialise_leds+0x20>)
 80001dc:	607b      	str	r3, [r7, #4]
	*led_output_registers = 0x5555;
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	f245 5255 	movw	r2, #21845	; 0x5555
 80001e4:	801a      	strh	r2, [r3, #0]
}
 80001e6:	bf00      	nop
 80001e8:	370c      	adds	r7, #12
 80001ea:	46bd      	mov	sp, r7
 80001ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	48001002 	.word	0x48001002

080001f8 <enable_clocks>:

// code from lecture example W05-C-interrupt by Dr Stewart Worrall
// enable the clocks for desired peripherals (GPIOA, C and E)
void enable_clocks() {
 80001f8:	b480      	push	{r7}
 80001fa:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 80001fc:	4b05      	ldr	r3, [pc, #20]	; (8000214 <enable_clocks+0x1c>)
 80001fe:	695b      	ldr	r3, [r3, #20]
 8000200:	4a04      	ldr	r2, [pc, #16]	; (8000214 <enable_clocks+0x1c>)
 8000202:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 8000206:	6153      	str	r3, [r2, #20]
}
 8000208:	bf00      	nop
 800020a:	46bd      	mov	sp, r7
 800020c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000210:	4770      	bx	lr
 8000212:	bf00      	nop
 8000214:	40021000 	.word	0x40021000

08000218 <chase_led>:

// chase the led around the circle (also by Dr Stewart Worrall)
void chase_led(){
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
	// get the period
	uint32_t period = getARRValue(&TIM2_init);
 800021e:	4812      	ldr	r0, [pc, #72]	; (8000268 <chase_led+0x50>)
 8000220:	f000 f904 	bl	800042c <getARRValue>
 8000224:	6078      	str	r0, [r7, #4]
	period -= 1000;
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 800022c:	607b      	str	r3, [r7, #4]
	if (period < 100) {
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	2b63      	cmp	r3, #99	; 0x63
 8000232:	d801      	bhi.n	8000238 <chase_led+0x20>
		period = 100000; // reset
 8000234:	4b0d      	ldr	r3, [pc, #52]	; (800026c <chase_led+0x54>)
 8000236:	607b      	str	r3, [r7, #4]
	}
	setPeriod(&TIM2_init, period);
 8000238:	6879      	ldr	r1, [r7, #4]
 800023a:	480b      	ldr	r0, [pc, #44]	; (8000268 <chase_led+0x50>)
 800023c:	f000 f914 	bl	8000468 <setPeriod>


	uint8_t *led_register = ((uint8_t*)&(GPIOE->ODR)) + 1;
 8000240:	4b0b      	ldr	r3, [pc, #44]	; (8000270 <chase_led+0x58>)
 8000242:	603b      	str	r3, [r7, #0]

	*led_register <<= 1;
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	005b      	lsls	r3, r3, #1
 800024a:	b2da      	uxtb	r2, r3
 800024c:	683b      	ldr	r3, [r7, #0]
 800024e:	701a      	strb	r2, [r3, #0]
	if (*led_register == 0) {
 8000250:	683b      	ldr	r3, [r7, #0]
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	2b00      	cmp	r3, #0
 8000256:	d102      	bne.n	800025e <chase_led+0x46>
		*led_register = 1;
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	2201      	movs	r2, #1
 800025c:	701a      	strb	r2, [r3, #0]
	}
}
 800025e:	bf00      	nop
 8000260:	3708      	adds	r7, #8
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	20000000 	.word	0x20000000
 800026c:	000186a0 	.word	0x000186a0
 8000270:	48001015 	.word	0x48001015

08000274 <main>:
#include "stm32f303xc.h"

#include "timer.h"
#include "led.h"

int main(void) {
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
	// enable components
	enable_clocks();
 8000278:	f7ff ffbe 	bl	80001f8 <enable_clocks>
	initialise_leds();
 800027c:	f7ff ffaa 	bl	80001d4 <initialise_leds>
	enable_timer_interrupt();
 8000280:	f000 f8aa 	bl	80003d8 <enable_timer_interrupt>

	// initialise the timer
	TimerInitialise(&TIM2_init, &chase_led);
 8000284:	4902      	ldr	r1, [pc, #8]	; (8000290 <main+0x1c>)
 8000286:	4803      	ldr	r0, [pc, #12]	; (8000294 <main+0x20>)
 8000288:	f000 f84e 	bl	8000328 <TimerInitialise>

    /* Loop forever */
	for (;;);
 800028c:	e7fe      	b.n	800028c <main+0x18>
 800028e:	bf00      	nop
 8000290:	08000219 	.word	0x08000219
 8000294:	20000000 	.word	0x20000000

08000298 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000298:	b480      	push	{r7}
 800029a:	b083      	sub	sp, #12
 800029c:	af00      	add	r7, sp, #0
 800029e:	4603      	mov	r3, r0
 80002a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	db0b      	blt.n	80002c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002aa:	79fb      	ldrb	r3, [r7, #7]
 80002ac:	f003 021f 	and.w	r2, r3, #31
 80002b0:	4907      	ldr	r1, [pc, #28]	; (80002d0 <__NVIC_EnableIRQ+0x38>)
 80002b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002b6:	095b      	lsrs	r3, r3, #5
 80002b8:	2001      	movs	r0, #1
 80002ba:	fa00 f202 	lsl.w	r2, r0, r2
 80002be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002c2:	bf00      	nop
 80002c4:	370c      	adds	r7, #12
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	e000e100 	.word	0xe000e100

080002d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b083      	sub	sp, #12
 80002d8:	af00      	add	r7, sp, #0
 80002da:	4603      	mov	r3, r0
 80002dc:	6039      	str	r1, [r7, #0]
 80002de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	db0a      	blt.n	80002fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e8:	683b      	ldr	r3, [r7, #0]
 80002ea:	b2da      	uxtb	r2, r3
 80002ec:	490c      	ldr	r1, [pc, #48]	; (8000320 <__NVIC_SetPriority+0x4c>)
 80002ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002f2:	0112      	lsls	r2, r2, #4
 80002f4:	b2d2      	uxtb	r2, r2
 80002f6:	440b      	add	r3, r1
 80002f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002fc:	e00a      	b.n	8000314 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002fe:	683b      	ldr	r3, [r7, #0]
 8000300:	b2da      	uxtb	r2, r3
 8000302:	4908      	ldr	r1, [pc, #32]	; (8000324 <__NVIC_SetPriority+0x50>)
 8000304:	79fb      	ldrb	r3, [r7, #7]
 8000306:	f003 030f 	and.w	r3, r3, #15
 800030a:	3b04      	subs	r3, #4
 800030c:	0112      	lsls	r2, r2, #4
 800030e:	b2d2      	uxtb	r2, r2
 8000310:	440b      	add	r3, r1
 8000312:	761a      	strb	r2, [r3, #24]
}
 8000314:	bf00      	nop
 8000316:	370c      	adds	r7, #12
 8000318:	46bd      	mov	sp, r7
 800031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031e:	4770      	bx	lr
 8000320:	e000e100 	.word	0xe000e100
 8000324:	e000ed00 	.word	0xe000ed00

08000328 <TimerInitialise>:
		TIM_DIER_UIE, 		// enable update interrupt
		0x00,
};

// initialise a hardware timer
void TimerInitialise(HardwareTimer *hardware_timer, void (*completion_function)()) {
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
 8000330:	6039      	str	r1, [r7, #0]

    // Enable clock
    RCC->APB1ENR |= hardware_timer->MaskAPB1ENR;
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	691a      	ldr	r2, [r3, #16]
 8000336:	4b19      	ldr	r3, [pc, #100]	; (800039c <TimerInitialise+0x74>)
 8000338:	69db      	ldr	r3, [r3, #28]
 800033a:	4918      	ldr	r1, [pc, #96]	; (800039c <TimerInitialise+0x74>)
 800033c:	4313      	orrs	r3, r2
 800033e:	61cb      	str	r3, [r1, #28]

    // set prescaler
    hardware_timer->TIMx->PSC = hardware_timer->PrescaleValue;
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	889b      	ldrh	r3, [r3, #4]
 8000344:	b29a      	uxth	r2, r3
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	629a      	str	r2, [r3, #40]	; 0x28

    // set auto reload register
    hardware_timer->TIMx->ARR = hardware_timer->ARRValue;
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	687a      	ldr	r2, [r7, #4]
 8000352:	6892      	ldr	r2, [r2, #8]
 8000354:	62da      	str	r2, [r3, #44]	; 0x2c

    // set CR1 mask
    hardware_timer->TIMx->CR1 |= hardware_timer->MaskCR1;
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	6999      	ldr	r1, [r3, #24]
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	681a      	ldr	r2, [r3, #0]
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	430a      	orrs	r2, r1
 8000366:	601a      	str	r2, [r3, #0]

    // set DIER mask
    hardware_timer->TIMx->DIER |= hardware_timer->MaskDIER;
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	69d9      	ldr	r1, [r3, #28]
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	68da      	ldr	r2, [r3, #12]
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	430a      	orrs	r2, r1
 8000378:	60da      	str	r2, [r3, #12]

    // start TIMx
    hardware_timer->TIMx->CR1 |= TIM_CR1_CEN;
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	681a      	ldr	r2, [r3, #0]
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	f042 0201 	orr.w	r2, r2, #1
 8000388:	601a      	str	r2, [r3, #0]

    // set the timer completion function
    hardware_timer->timer_completion_function = completion_function;
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	683a      	ldr	r2, [r7, #0]
 800038e:	621a      	str	r2, [r3, #32]

}
 8000390:	bf00      	nop
 8000392:	370c      	adds	r7, #12
 8000394:	46bd      	mov	sp, r7
 8000396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039a:	4770      	bx	lr
 800039c:	40021000 	.word	0x40021000

080003a0 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
	// Check if the interrupt is due to an overflow
	if (TIM2->SR & TIM_SR_UIF) {
 80003a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003a8:	691b      	ldr	r3, [r3, #16]
 80003aa:	f003 0301 	and.w	r3, r3, #1
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d00e      	beq.n	80003d0 <TIM2_IRQHandler+0x30>
		// Clear the update interrupt flag
		TIM2->SR &= ~TIM_SR_UIF;
 80003b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003b6:	691b      	ldr	r3, [r3, #16]
 80003b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003bc:	f023 0301 	bic.w	r3, r3, #1
 80003c0:	6113      	str	r3, [r2, #16]

		// Run the overflow handler
		if (TIM2_init.timer_completion_function != 0x00) {
 80003c2:	4b04      	ldr	r3, [pc, #16]	; (80003d4 <TIM2_IRQHandler+0x34>)
 80003c4:	6a1b      	ldr	r3, [r3, #32]
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d002      	beq.n	80003d0 <TIM2_IRQHandler+0x30>
			TIM2_init.timer_completion_function();
 80003ca:	4b02      	ldr	r3, [pc, #8]	; (80003d4 <TIM2_IRQHandler+0x34>)
 80003cc:	6a1b      	ldr	r3, [r3, #32]
 80003ce:	4798      	blx	r3
		}
	}
}
 80003d0:	bf00      	nop
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	20000000 	.word	0x20000000

080003d8 <enable_timer_interrupt>:

// enable the timer overflow interrupt
void enable_timer_interrupt() {
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003dc:	b672      	cpsid	i
}
 80003de:	bf00      	nop
    // disable interrupts
	__disable_irq();

	NVIC_SetPriority(TIM2_IRQn, 1); // Set priority
 80003e0:	2101      	movs	r1, #1
 80003e2:	201c      	movs	r0, #28
 80003e4:	f7ff ff76 	bl	80002d4 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM2_IRQn); 		// Enable TIM2 IRQ
 80003e8:	201c      	movs	r0, #28
 80003ea:	f7ff ff55 	bl	8000298 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80003ee:	b662      	cpsie	i
}
 80003f0:	bf00      	nop

    // re-enable interrupts
    __enable_irq();
}
 80003f2:	bf00      	nop
 80003f4:	bd80      	pop	{r7, pc}

080003f6 <setPrescaleValue>:

// set the auto-reload register value
// input:
// - hardware_timer: pointer to the hardware timer where the period is being set
// - value: the desired prescaler to be set
void setPrescaleValue(struct _HardwareTimer *hardware_timer, uint16_t value) {
 80003f6:	b480      	push	{r7}
 80003f8:	b083      	sub	sp, #12
 80003fa:	af00      	add	r7, sp, #0
 80003fc:	6078      	str	r0, [r7, #4]
 80003fe:	460b      	mov	r3, r1
 8000400:	807b      	strh	r3, [r7, #2]
	// set value
	hardware_timer->PrescaleValue = value;
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	887a      	ldrh	r2, [r7, #2]
 8000406:	809a      	strh	r2, [r3, #4]
    hardware_timer->TIMx->PSC = value;
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	887a      	ldrh	r2, [r7, #2]
 800040e:	629a      	str	r2, [r3, #40]	; 0x28

	// reset timer to engage clock
	hardware_timer->TIMx->EGR |= 0x01;
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	695a      	ldr	r2, [r3, #20]
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	f042 0201 	orr.w	r2, r2, #1
 800041e:	615a      	str	r2, [r3, #20]
}
 8000420:	bf00      	nop
 8000422:	370c      	adds	r7, #12
 8000424:	46bd      	mov	sp, r7
 8000426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042a:	4770      	bx	lr

0800042c <getARRValue>:
// gets the ARRValue
// input:
// - hardware_timer: pointer to the hardware timer where the period is being set
// ouput:
// - ARRValue
uint32_t getARRValue(struct _HardwareTimer *hardware_timer){
 800042c:	b480      	push	{r7}
 800042e:	b083      	sub	sp, #12
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
	return hardware_timer->ARRValue;
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	689b      	ldr	r3, [r3, #8]
}
 8000438:	4618      	mov	r0, r3
 800043a:	370c      	adds	r7, #12
 800043c:	46bd      	mov	sp, r7
 800043e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000442:	4770      	bx	lr

08000444 <setARRValue>:

// set the auto-reload register value
// input:
// - hardware_timer: pointer to the hardware timer where the period is being set
// - value: the desired ARRValue to be set
void setARRValue(struct _HardwareTimer *hardware_timer, uint32_t value) {
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
 800044c:	6039      	str	r1, [r7, #0]
	// set value
	hardware_timer->ARRValue = value;
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	683a      	ldr	r2, [r7, #0]
 8000452:	609a      	str	r2, [r3, #8]
    hardware_timer->TIMx->ARR = value;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	683a      	ldr	r2, [r7, #0]
 800045a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800045c:	bf00      	nop
 800045e:	370c      	adds	r7, #12
 8000460:	46bd      	mov	sp, r7
 8000462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000466:	4770      	bx	lr

08000468 <setPeriod>:
// Set a period between clock overflows and therefore interrupts .
// Will also reset clock.
// input:
// - hardware_timer: pointer to the hardware timer where the period is being set
// - period: the delay period in microseconds
void setPeriod(struct _HardwareTimer *hardware_timer, uint32_t period) {
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
 8000470:	6039      	str	r1, [r7, #0]
	setPrescaleValue(hardware_timer, 8-1); 	// make clock freq 1MHz
 8000472:	2107      	movs	r1, #7
 8000474:	6878      	ldr	r0, [r7, #4]
 8000476:	f7ff ffbe 	bl	80003f6 <setPrescaleValue>
	setARRValue(hardware_timer, period);  	// set overflow to period value
 800047a:	6839      	ldr	r1, [r7, #0]
 800047c:	6878      	ldr	r0, [r7, #4]
 800047e:	f7ff ffe1 	bl	8000444 <setARRValue>
}
 8000482:	bf00      	nop
 8000484:	3708      	adds	r7, #8
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}
	...

0800048c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800048c:	480d      	ldr	r0, [pc, #52]	; (80004c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800048e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000490:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000494:	480c      	ldr	r0, [pc, #48]	; (80004c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000496:	490d      	ldr	r1, [pc, #52]	; (80004cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000498:	4a0d      	ldr	r2, [pc, #52]	; (80004d0 <LoopForever+0xe>)
  movs r3, #0
 800049a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800049c:	e002      	b.n	80004a4 <LoopCopyDataInit>

0800049e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800049e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004a2:	3304      	adds	r3, #4

080004a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004a8:	d3f9      	bcc.n	800049e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004aa:	4a0a      	ldr	r2, [pc, #40]	; (80004d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004ac:	4c0a      	ldr	r4, [pc, #40]	; (80004d8 <LoopForever+0x16>)
  movs r3, #0
 80004ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004b0:	e001      	b.n	80004b6 <LoopFillZerobss>

080004b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004b4:	3204      	adds	r2, #4

080004b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004b8:	d3fb      	bcc.n	80004b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004ba:	f000 f811 	bl	80004e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004be:	f7ff fed9 	bl	8000274 <main>

080004c2 <LoopForever>:

LoopForever:
  b LoopForever
 80004c2:	e7fe      	b.n	80004c2 <LoopForever>
  ldr   r0, =_estack
 80004c4:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80004c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004cc:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 80004d0:	08000548 	.word	0x08000548
  ldr r2, =_sbss
 80004d4:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 80004d8:	20000040 	.word	0x20000040

080004dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004dc:	e7fe      	b.n	80004dc <ADC1_2_IRQHandler>
	...

080004e0 <__libc_init_array>:
 80004e0:	b570      	push	{r4, r5, r6, lr}
 80004e2:	4d0d      	ldr	r5, [pc, #52]	; (8000518 <__libc_init_array+0x38>)
 80004e4:	4c0d      	ldr	r4, [pc, #52]	; (800051c <__libc_init_array+0x3c>)
 80004e6:	1b64      	subs	r4, r4, r5
 80004e8:	10a4      	asrs	r4, r4, #2
 80004ea:	2600      	movs	r6, #0
 80004ec:	42a6      	cmp	r6, r4
 80004ee:	d109      	bne.n	8000504 <__libc_init_array+0x24>
 80004f0:	4d0b      	ldr	r5, [pc, #44]	; (8000520 <__libc_init_array+0x40>)
 80004f2:	4c0c      	ldr	r4, [pc, #48]	; (8000524 <__libc_init_array+0x44>)
 80004f4:	f000 f818 	bl	8000528 <_init>
 80004f8:	1b64      	subs	r4, r4, r5
 80004fa:	10a4      	asrs	r4, r4, #2
 80004fc:	2600      	movs	r6, #0
 80004fe:	42a6      	cmp	r6, r4
 8000500:	d105      	bne.n	800050e <__libc_init_array+0x2e>
 8000502:	bd70      	pop	{r4, r5, r6, pc}
 8000504:	f855 3b04 	ldr.w	r3, [r5], #4
 8000508:	4798      	blx	r3
 800050a:	3601      	adds	r6, #1
 800050c:	e7ee      	b.n	80004ec <__libc_init_array+0xc>
 800050e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000512:	4798      	blx	r3
 8000514:	3601      	adds	r6, #1
 8000516:	e7f2      	b.n	80004fe <__libc_init_array+0x1e>
 8000518:	08000540 	.word	0x08000540
 800051c:	08000540 	.word	0x08000540
 8000520:	08000540 	.word	0x08000540
 8000524:	08000544 	.word	0x08000544

08000528 <_init>:
 8000528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800052a:	bf00      	nop
 800052c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800052e:	bc08      	pop	{r3}
 8000530:	469e      	mov	lr, r3
 8000532:	4770      	bx	lr

08000534 <_fini>:
 8000534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000536:	bf00      	nop
 8000538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800053a:	bc08      	pop	{r3}
 800053c:	469e      	mov	lr, r3
 800053e:	4770      	bx	lr
