<div align="center">

# ğŸŒˆâœ¨ Task 2 â€“ Pre-Synthesis Simulation of VSDBabySoC

</div>
<p align="center"> 
  <img src="https://img.shields.io/badge/Language-Verilog-blue?style=for-the-badge&logo=verilog" /> 
  <img src="https://img.shields.io/badge/Simulator-Icarus%20Verilog-green?style=for-the-badge&logo=github" /> 
  <img src="https://img.shields.io/badge/Waveform-GTKWave-purple?style=for-the-badge&logo=gnuplot" /> 
  <img src="https://img.shields.io/badge/OS-Linux%20%7C%20macOS-orange?style=for-the-badge&logo=linux" /> 
  <img src="https://img.shields.io/badge/Project-VSDBabySoC-red?style=for-the-badge&logo=riscv" /> 
</p>

---

## ğŸ‘‹ Welcome to Task 2!

In this stage of our **SoC Design Journey ğŸš€**, we perform a **Pre-Synthesis Simulation** of the **VSDBabySoC** using **Icarus Verilog ğŸ§ ** and **GTKWave ğŸ“Š**.

This task validates **functional behavior before synthesis ğŸ§©**, ensuring our **RISC-Vâ€“based SoC** behaves exactly as intended.

---

## ğŸ—ï¸ Step 1: Environment Setup

### ğŸ“‚ Navigate to the Project Directory

<div style="background-color:#FFF0F5; border-radius:12px; padding:10px; margin:8px 0;">
<pre>cd ~/Desktop/VLSI/VSDBabySoC</pre>
</div>

### ğŸŒ Clone the Repository

<div style="background-color:#F0FFF0; border-radius:12px; padding:10px; margin:8px 0;">
<pre>git clone https://github.com/manili/VSDBabySoC.git</pre>
</div>

ğŸ”— **Image Reference:** [Command 1 Screenshot](https://github.com/Gowtham007007/Week-2_RISC-V_Tapeout/blob/main/Images/command1.png)

---

## ğŸ§© Step 2: Python Virtual Environment Setup

### ğŸ”§ Install Dependencies

<div style="background-color:#FFF8DC; border-radius:12px; padding:10px; margin:8px 0;">
<pre>sudo apt update
sudo apt install python3-venv python3-pip</pre>
</div>

### ğŸª„ Create & Activate Virtual Environment

<div style="background-color:#F0FFFF; border-radius:12px; padding:10px; margin:8px 0;">
<pre>cd ~/VLSI/VSDBabySoC/
python3 -m venv sp_env
source sp_env/bin/activate</pre>
</div>

### âš¡ Install SandPiper-SaaS

<div style="background-color:#FFE4E1; border-radius:12px; padding:10px; margin:8px 0;">
<pre>pip install pyyaml click sandpiper-saas</pre>
</div>

### ğŸ§  Convert TL-Verilog â†’ Verilog

<div style="background-color:#F5F5DC; border-radius:12px; padding:10px; margin:8px 0;">
<pre>sandpiper-saas -i ./src/module/*.tlv -o rvmyth.v --bestsv --noline -p verilog --outdir ./src/module/</pre>
</div>

ğŸ”— **Image Reference:** [Command 2 Screenshot](https://github.com/Gowtham007007/Week-2_RISC-V_Tapeout/blob/main/Images/command2.png)

ğŸ’¡ **Tip:** Make sure your virtual environment is **activated** before running SandPiper commands. âœ…

---

## âš™ï¸ Step 3: Pre-Synthesis Simulation Process

### ğŸ—‚ï¸ Go to Module Directory

<div style="background-color:#FFFACD; border-radius:12px; padding:10px; margin:8px 0;">
<pre>cd VLSI/VSDBabySoC/src/module</pre>
</div>

### ğŸ—ï¸ Run Icarus Verilog Simulation

<div style="background-color:#E6E6FA; border-radius:12px; padding:10px; margin:8px 0;">
<pre>iverilog \
  -o /home/username/Desktop/VLSI/VSDBabySoC/output/pre_synth_sim/pre_synth_sim.out \
  -DPRE_SYNTH_SIM \
  -I /home/username/Desktop/VLSI/VSDBabySoC/src/include \
  -I /home/username/Desktop/VLSI/VSDBabySoC/src/module \
  /home/username/Desktop/VLSI/VSDBabySoC/src/module/testbench.v</pre>
</div>

### ğŸ“¦ Create Output Directory

<div style="background-color:#FFF0F5; border-radius:12px; padding:10px; margin:8px 0;">
<pre>mkdir -p /home/username/Desktop/VLSI/VSDBabySoC/output/pre_synth_sim</pre>
</div>

### âœ… Verify Build Output

<div style="background-color:#F0FFF0; border-radius:12px; padding:10px; margin:8px 0;">
<pre>ls -l /home/username/Desktop/VLSI/VSDBabySoC/output/pre_synth_sim/pre_synth_sim.out</pre>
</div>

### â–¶ï¸ Execute Simulation

<div style="background-color:#FFF8DC; border-radius:12px; padding:10px; margin:8px 0;">
<pre>vvp /home/username/Desktop/VLSI/VSDBabySoC/output/pre_synth_sim/pre_synth_sim.out</pre>
</div>

### ğŸŒˆ View in GTKWave

<div style="background-color:#F0FFFF; border-radius:12px; padding:10px; margin:8px 0;">
<pre>gtkwave pre_synth_sim.vcd</pre>
</div>

ğŸ”— **Image Reference:** [Waveform Screenshot](https://github.com/Gowtham007007/Week-2_RISC-V_Tapeout/blob/main/Images/vsdwave.png)

---

## ğŸŒŸ Waveform Analysis

| Signal | Status | Meaning |
| --- | --- | --- |
| ğŸ•’ REF | Stable | Reference clock |
| âš™ï¸ OUT | Toggling | Shows system logic activity |
| ğŸ”„ reset | Low | System active (not in reset) |
| ğŸš« ENb_VCO | High | VCO block disabled |
| âŒ ENb_CP | Undefined | Charge pump inactive |
| âš¡ VREFH/VREFL | 3.3 V / 0 V | Reference levels OK |

---

## ğŸ›ï¸ DAC Module Observation

âœ¨ Inside `vsdbabysoc_tb` testbench:

- ğŸ”¢ `D[9:0]` and `Dext[10:0]` â†’ Digital inputs changing actively
- ğŸŸ¢ `EN = 1` â†’ DAC enabled
- ğŸŒŠ `OUT` â†’ Analog values (e.g., `0.396 â†’ 0.343`)
- âš¡ `VREFH = 1`, `VREFL = 0` â†’ Proper reference

âœ… Confirms correct **digital-to-analog conversion**.

ğŸ”— **Image Reference:** [DAC Waveform](https://github.com/Gowtham007007/Week-2_RISC-V_Tapeout/blob/main/Images/dac_gtkwave.png)

---

## ğŸ§  Analog Output Visualization in GTKWave

Right click â†’ `Out (signal)`

Select â†’ `Data Format â†’ Analog â†’ Step`

ğŸ”— **Image Reference:** [Analog Waveform](https://github.com/Gowtham007007/Week-2_RISC-V_Tapeout/blob/main/Images/analogwave.png)

ğŸ’– DAC output appears as a **smooth real-valued waveform**, showing accurate D/A conversion ğŸŒ€

---

## ğŸ“ˆ Waveform Highlights

âœ¨ Key Observations:

| Signal | Status | Meaning |
| --- | --- | --- |
| ENb_CP | Toggling | Active control logic |
| ENb_VCO | Toggling | VCO enable control |
| REF | Stable | Reference clock |
| OUT | Periodic | System output activity |
| reset | Low | Normal operation |
| VREFH/VREFL | 3.3 V / 0 V | Reference bias correct |

âœ… Simulation ends cleanly with `$finish`. No errors!

---

## ğŸ ğŸ¯ Conclusion

The **Pre-Synthesis Simulation** of **VSDBabySoC ğŸ’¡** was **completed successfully**.

- Control, clock, and DAC signals behaved correctly
- DAC produced valid analog outputs ğŸŒŠ
- Design is **functional, stable, and ready for synthesis âœ…**

ğŸ’– A perfect balance of **Digital & Analog harmony** â€” verified and ready for the next step! âœ¨

---

## ğŸ§° Tools Used

| Tool | Purpose |
| --- | --- |
| ğŸ§  Icarus Verilog | RTL Simulation |
| ğŸ“Š GTKWave | Waveform Viewer |
| âš™ï¸ SandPiper-SaaS | TL-Verilog Conversion |
| ğŸ Python 3 + venv | Environment Management |
| ğŸ’» Ubuntu/Linux | Execution Platform |
