Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 10 16:50:54 2024
| Host         : LAPTOP-LCA5B7K9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   114 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             352 |          245 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |             269 |          127 |
| Yes          | No                    | No                     |              81 |           35 |
| Yes          | No                    | Yes                    |              30 |            9 |
| Yes          | Yes                   | No                     |              94 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |               Enable Signal              |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  timer/seg1/s2/shift1/FD4/Q_reg01_out |                                          | timer/seg1/s2/shift1/FD4/Q_reg0        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | game0/gamestart/count_time               |                                        |                1 |              1 |         1.00 |
| ~n_0_7066_BUFG                        |                                          |                                        |                2 |              2 |         1.00 |
|  timer/clk1/CLK                       |                                          | timer/My1/CRn11_out                    |                3 |              4 |         1.33 |
|  timer/clk1/CLK                       | timer/My1/E[0]                           | timer/My3/CRn1                         |                1 |              4 |         4.00 |
|  timer/clk1/CLK                       | timer/My1/Q_reg_reg[3]_1[0]              | timer/My2/CRn_s                        |                1 |              4 |         4.00 |
|  timer/clk1/CLK                       | timer/My2/E[0]                           | timer/My3/CRn_min                      |                1 |              4 |         4.00 |
|  timer/clk1/CLK                       | timer/My4/Q_reg_reg[0]_0[0]              | timer/My5/CRn10_out                    |                1 |              4 |         4.00 |
|  timer/clk1/CLK                       | timer/My4/E[0]                           | timer/My6/CRn_h                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        | game0/gamestart/state[3]_i_2_n_1         | game0/gamestart/map1__0                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                        | game0/gamestart/complete_rows[4]_i_1_n_1 |                                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                        | game0/gamestart/i                        |                                        |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG                        | game0/gamestart/square_y[4]_i_2_n_1      | game0/gamestart/square_y[4]_i_1_n_1    |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG                        | pkd/data[7]_i_1_n_1                      |                                        |                1 |              8 |         8.00 |
|  clk25MHZ_BUFG                        |                                          | vga0/h_count[9]_i_1_n_1                |                2 |             10 |         5.00 |
|  clk25MHZ_BUFG                        | vga0/v_count                             | rst_IBUF                               |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                        | pkd/PS2_shift_0                          | rst_IBUF                               |                2 |             10 |         5.00 |
|  clk25MHZ_BUFG                        |                                          | vga0/rdn                               |                4 |             12 |         3.00 |
|  clk25MHZ_BUFG                        | game0/E[0]                               |                                        |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG                        | game0/gamestart/E[0]                     |                                        |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                        | game0/gamestart/score[15]_i_2_n_1        | game0/gamestart/score[15]_i_1_n_1      |                6 |             16 |         2.67 |
|  clk25MHZ_BUFG                        | game0/FSM_onehot_state_reg[2]_1[0]       |                                        |               10 |             19 |         1.90 |
|  clk25MHZ_BUFG                        | game0/FSM_onehot_state_reg[2]_2[0]       |                                        |                8 |             19 |         2.38 |
|  n_0_7066_BUFG                        |                                          | timer/seg1/SR1/Load_out_reg            |                7 |             20 |         2.86 |
|  n_0_7066_BUFG                        |                                          | timer/clk1/cnt[0]_i_1_n_1              |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG                        | game0/gamestart/i                        | game0/gamestart/i[31]_i_1_n_1          |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG                        | game0/gamestart/count_time               | game0/gamestart/count_time[31]_i_1_n_1 |                8 |             31 |         3.88 |
|  n_0_7066_BUFG                        |                                          |                                        |               16 |             46 |         2.88 |
|  clk_IBUF_BUFG                        |                                          |                                        |               33 |             64 |         1.94 |
|  clk_IBUF_BUFG                        |                                          | game0/gamestart/map1__0                |              106 |            200 |         1.89 |
|  clk25MHZ_BUFG                        |                                          |                                        |              194 |            240 |         1.24 |
+---------------------------------------+------------------------------------------+----------------------------------------+------------------+----------------+--------------+


