Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar  6 21:53:43 2022
| Host         : DESKTOP-864GRHJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.804        0.000                      0                54799        0.068        0.000                      0                54799       40.410        0.000                       0                  7696  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        17.804        0.000                      0                54799        0.068        0.000                      0                54799       40.410        0.000                       0                  7696  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 state_machine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.698ns  (logic 1.613ns (6.807%)  route 22.085ns (93.193%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 46.464 - 41.660 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.629     5.173    sysclk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  state_machine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  state_machine_reg[2]/Q
                         net (fo=373, routed)         4.078     9.707    Compute_Processor/state_machine_reg[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.831 f  Compute_Processor/RAM_2_reg_i_9/O
                         net (fo=120, routed)         5.123    14.954    Compute_Processor/Data_Read_Control_reg[19]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    15.078 r  Compute_Processor/RAM_1_reg_i_18/O
                         net (fo=6, routed)           1.459    16.537    Compute_Processor/RAM_1_reg_i_18_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.118    16.655 r  Compute_Processor/data_out_0[15]_i_10__0/O
                         net (fo=128, routed)         8.253    24.907    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[15]_i_9_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I2_O)        0.326    25.233 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[15]_i_15__1/O
                         net (fo=1, routed)           2.628    27.862    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[15]_i_15__1_n_0
    SLICE_X57Y63         LUT4 (Prop_lut4_I2_O)        0.124    27.986 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[15]_i_9/O
                         net (fo=1, routed)           0.544    28.530    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[15]_i_9_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I5_O)        0.124    28.654 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[15]_i_3/O
                         net (fo=1, routed)           0.000    28.654    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[15]_i_3_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    28.871 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    28.871    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/p_0_in__2[15]
    SLICE_X57Y61         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.440    46.464    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/sysclk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.179    46.643    
                         clock uncertainty           -0.035    46.608    
    SLICE_X57Y61         FDRE (Setup_fdre_C_D)        0.067    46.675    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[15]
  -------------------------------------------------------------------
                         required time                         46.675    
                         arrival time                         -28.871    
  -------------------------------------------------------------------
                         slack                                 17.804    

Slack (MET) :             17.880ns  (required time - arrival time)
  Source:                 state_machine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/data_out_0_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.619ns  (logic 1.288ns (5.453%)  route 22.331ns (94.547%))
  Logic Levels:           6  (LUT2=1 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 46.461 - 41.660 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.629     5.173    sysclk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  state_machine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.629 f  state_machine_reg[2]/Q
                         net (fo=373, routed)         4.078     9.707    Compute_Processor/state_machine_reg[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.831 r  Compute_Processor/RAM_2_reg_i_9/O
                         net (fo=120, routed)         5.908    15.739    Compute_Processor/Data_Read_Control_reg[19]_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124    15.863 r  Compute_Processor/RAM_1_reg_i_11/O
                         net (fo=105, routed)         8.638    24.500    Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_1_reg_r1_192_255_15_15/DPRA5
    SLICE_X38Y116        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    24.624 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_1_reg_r1_192_255_15_15/DP/O
                         net (fo=1, routed)           1.954    26.578    Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_1_reg_r1_192_255_15_15_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.124    26.702 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/data_out_0[15]_i_5__0/O
                         net (fo=1, routed)           1.754    28.456    Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/data_out_0[15]_i_5__0_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I2_O)        0.124    28.580 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/data_out_0[15]_i_2/O
                         net (fo=1, routed)           0.000    28.580    Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/data_out_0[15]_i_2_n_0
    SLICE_X49Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    28.792 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/data_out_0_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    28.792    Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/p_0_in__1[15]
    SLICE_X49Y62         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/data_out_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.437    46.461    Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/sysclk_IBUF_BUFG
    SLICE_X49Y62         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/data_out_0_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.179    46.640    
                         clock uncertainty           -0.035    46.605    
    SLICE_X49Y62         FDRE (Setup_fdre_C_D)        0.067    46.672    Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/data_out_0_reg[15]
  -------------------------------------------------------------------
                         required time                         46.672    
                         arrival time                         -28.792    
  -------------------------------------------------------------------
                         slack                                 17.880    

Slack (MET) :             19.841ns  (required time - arrival time)
  Source:                 state_machine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.817ns  (logic 1.613ns (7.393%)  route 20.204ns (92.607%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 46.540 - 41.660 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.629     5.173    sysclk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  state_machine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  state_machine_reg[2]/Q
                         net (fo=373, routed)         4.078     9.707    Compute_Processor/state_machine_reg[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.831 f  Compute_Processor/RAM_2_reg_i_9/O
                         net (fo=120, routed)         5.123    14.954    Compute_Processor/Data_Read_Control_reg[19]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    15.078 r  Compute_Processor/RAM_1_reg_i_18/O
                         net (fo=6, routed)           1.459    16.537    Compute_Processor/RAM_1_reg_i_18_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.118    16.655 r  Compute_Processor/data_out_0[15]_i_10__0/O
                         net (fo=128, routed)         6.750    23.405    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[15]_i_9_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I2_O)        0.326    23.731 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[10]_i_13__1/O
                         net (fo=1, routed)           1.399    25.129    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[10]_i_13__1_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I2_O)        0.124    25.253 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[10]_i_9/O
                         net (fo=1, routed)           1.396    26.649    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[10]_i_9_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.124    26.773 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[10]_i_3/O
                         net (fo=1, routed)           0.000    26.773    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[10]_i_3_n_0
    SLICE_X59Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    26.990 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    26.990    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/p_0_in__2[10]
    SLICE_X59Y38         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.515    46.540    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/sysclk_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.259    46.799    
                         clock uncertainty           -0.035    46.764    
    SLICE_X59Y38         FDRE (Setup_fdre_C_D)        0.067    46.831    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[10]
  -------------------------------------------------------------------
                         required time                         46.831    
                         arrival time                         -26.990    
  -------------------------------------------------------------------
                         slack                                 19.841    

Slack (MET) :             19.963ns  (required time - arrival time)
  Source:                 state_machine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.607ns  (logic 1.613ns (7.465%)  route 19.994ns (92.535%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 46.532 - 41.660 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.629     5.173    sysclk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  state_machine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  state_machine_reg[2]/Q
                         net (fo=373, routed)         4.078     9.707    Compute_Processor/state_machine_reg[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.831 f  Compute_Processor/RAM_2_reg_i_9/O
                         net (fo=120, routed)         5.123    14.954    Compute_Processor/Data_Read_Control_reg[19]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    15.078 r  Compute_Processor/RAM_1_reg_i_18/O
                         net (fo=6, routed)           1.459    16.537    Compute_Processor/RAM_1_reg_i_18_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.118    16.655 r  Compute_Processor/data_out_0[15]_i_10__0/O
                         net (fo=128, routed)         6.984    23.638    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[15]_i_9_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I2_O)        0.326    23.964 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[12]_i_13__1/O
                         net (fo=1, routed)           1.850    25.815    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[12]_i_13__1_n_0
    SLICE_X61Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.939 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[12]_i_9/O
                         net (fo=1, routed)           0.500    26.439    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[12]_i_9_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I5_O)        0.124    26.563 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[12]_i_3/O
                         net (fo=1, routed)           0.000    26.563    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[12]_i_3_n_0
    SLICE_X61Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    26.780 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    26.780    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/p_0_in__2[12]
    SLICE_X61Y54         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.508    46.532    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/sysclk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.179    46.711    
                         clock uncertainty           -0.035    46.676    
    SLICE_X61Y54         FDRE (Setup_fdre_C_D)        0.067    46.743    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[12]
  -------------------------------------------------------------------
                         required time                         46.743    
                         arrival time                         -26.780    
  -------------------------------------------------------------------
                         slack                                 19.963    

Slack (MET) :             19.968ns  (required time - arrival time)
  Source:                 state_machine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.602ns  (logic 1.641ns (7.597%)  route 19.961ns (92.403%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 46.532 - 41.660 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.629     5.173    sysclk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  state_machine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  state_machine_reg[2]/Q
                         net (fo=373, routed)         4.078     9.707    Compute_Processor/state_machine_reg[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.831 f  Compute_Processor/RAM_2_reg_i_9/O
                         net (fo=120, routed)         5.123    14.954    Compute_Processor/Data_Read_Control_reg[19]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    15.078 r  Compute_Processor/RAM_1_reg_i_18/O
                         net (fo=6, routed)           1.459    16.537    Compute_Processor/RAM_1_reg_i_18_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.118    16.655 r  Compute_Processor/data_out_0[15]_i_10__0/O
                         net (fo=128, routed)         6.994    23.648    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[15]_i_9_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I2_O)        0.326    23.974 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[14]_i_13__1/O
                         net (fo=1, routed)           1.699    25.673    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[14]_i_13__1_n_0
    SLICE_X61Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.797 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[14]_i_9/O
                         net (fo=1, routed)           0.609    26.406    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[14]_i_9_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I5_O)        0.124    26.530 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[14]_i_3/O
                         net (fo=1, routed)           0.000    26.530    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[14]_i_3_n_0
    SLICE_X61Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    26.775 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    26.775    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/p_0_in__2[14]
    SLICE_X61Y54         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.508    46.532    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/sysclk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.179    46.711    
                         clock uncertainty           -0.035    46.676    
    SLICE_X61Y54         FDRE (Setup_fdre_C_D)        0.067    46.743    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[14]
  -------------------------------------------------------------------
                         required time                         46.743    
                         arrival time                         -26.775    
  -------------------------------------------------------------------
                         slack                                 19.968    

Slack (MET) :             20.093ns  (required time - arrival time)
  Source:                 state_machine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.565ns  (logic 1.613ns (7.480%)  route 19.952ns (92.520%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 46.541 - 41.660 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.629     5.173    sysclk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  state_machine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  state_machine_reg[2]/Q
                         net (fo=373, routed)         4.078     9.707    Compute_Processor/state_machine_reg[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.831 f  Compute_Processor/RAM_2_reg_i_9/O
                         net (fo=120, routed)         5.123    14.954    Compute_Processor/Data_Read_Control_reg[19]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    15.078 r  Compute_Processor/RAM_1_reg_i_18/O
                         net (fo=6, routed)           1.459    16.537    Compute_Processor/RAM_1_reg_i_18_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.118    16.655 r  Compute_Processor/data_out_0[15]_i_10__0/O
                         net (fo=128, routed)         6.760    23.415    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[15]_i_9_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I2_O)        0.326    23.741 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[9]_i_13__1/O
                         net (fo=1, routed)           1.424    25.164    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[9]_i_13__1_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.124    25.288 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[9]_i_9/O
                         net (fo=1, routed)           1.109    26.397    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[9]_i_9_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.124    26.521 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[9]_i_3/O
                         net (fo=1, routed)           0.000    26.521    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[9]_i_3_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    26.738 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    26.738    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/p_0_in__2[9]
    SLICE_X63Y38         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.516    46.541    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/sysclk_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.259    46.800    
                         clock uncertainty           -0.035    46.765    
    SLICE_X63Y38         FDRE (Setup_fdre_C_D)        0.067    46.832    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[9]
  -------------------------------------------------------------------
                         required time                         46.832    
                         arrival time                         -26.738    
  -------------------------------------------------------------------
                         slack                                 20.093    

Slack (MET) :             20.099ns  (required time - arrival time)
  Source:                 state_machine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.471ns  (logic 1.613ns (7.513%)  route 19.858ns (92.487%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 46.532 - 41.660 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.629     5.173    sysclk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  state_machine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  state_machine_reg[2]/Q
                         net (fo=373, routed)         4.078     9.707    Compute_Processor/state_machine_reg[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.831 f  Compute_Processor/RAM_2_reg_i_9/O
                         net (fo=120, routed)         5.123    14.954    Compute_Processor/Data_Read_Control_reg[19]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    15.078 r  Compute_Processor/RAM_1_reg_i_18/O
                         net (fo=6, routed)           1.459    16.537    Compute_Processor/RAM_1_reg_i_18_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.118    16.655 r  Compute_Processor/data_out_0[15]_i_10__0/O
                         net (fo=128, routed)         6.808    23.463    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[15]_i_9_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I2_O)        0.326    23.789 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[13]_i_13__1/O
                         net (fo=1, routed)           1.784    25.573    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[13]_i_13__1_n_0
    SLICE_X61Y62         LUT4 (Prop_lut4_I2_O)        0.124    25.697 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[13]_i_9/O
                         net (fo=1, routed)           0.606    26.303    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[13]_i_9_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    26.427 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[13]_i_3/O
                         net (fo=1, routed)           0.000    26.427    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[13]_i_3_n_0
    SLICE_X61Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    26.644 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    26.644    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/p_0_in__2[13]
    SLICE_X61Y55         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.508    46.532    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/sysclk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.179    46.711    
                         clock uncertainty           -0.035    46.676    
    SLICE_X61Y55         FDRE (Setup_fdre_C_D)        0.067    46.743    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[13]
  -------------------------------------------------------------------
                         required time                         46.743    
                         arrival time                         -26.644    
  -------------------------------------------------------------------
                         slack                                 20.099    

Slack (MET) :             20.454ns  (required time - arrival time)
  Source:                 state_machine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.203ns  (logic 1.613ns (7.607%)  route 19.590ns (92.393%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 46.540 - 41.660 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.629     5.173    sysclk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  state_machine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  state_machine_reg[2]/Q
                         net (fo=373, routed)         4.078     9.707    Compute_Processor/state_machine_reg[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.831 f  Compute_Processor/RAM_2_reg_i_9/O
                         net (fo=120, routed)         5.123    14.954    Compute_Processor/Data_Read_Control_reg[19]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    15.078 r  Compute_Processor/RAM_1_reg_i_18/O
                         net (fo=6, routed)           1.459    16.537    Compute_Processor/RAM_1_reg_i_18_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.118    16.655 r  Compute_Processor/data_out_0[15]_i_10__0/O
                         net (fo=128, routed)         6.525    23.180    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[15]_i_9_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I2_O)        0.326    23.506 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[11]_i_13__1/O
                         net (fo=1, routed)           1.278    24.784    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[11]_i_13__1_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.124    24.908 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[11]_i_9/O
                         net (fo=1, routed)           1.128    26.035    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[11]_i_9_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.124    26.159 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[11]_i_3/O
                         net (fo=1, routed)           0.000    26.159    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0[11]_i_3_n_0
    SLICE_X61Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    26.376 r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    26.376    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/p_0_in__2[11]
    SLICE_X61Y38         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.515    46.540    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/sysclk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.259    46.799    
                         clock uncertainty           -0.035    46.764    
    SLICE_X61Y38         FDRE (Setup_fdre_C_D)        0.067    46.831    Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/data_out_0_reg[11]
  -------------------------------------------------------------------
                         required time                         46.831    
                         arrival time                         -26.376    
  -------------------------------------------------------------------
                         slack                                 20.454    

Slack (MET) :             21.285ns  (required time - arrival time)
  Source:                 state_machine_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg_r3_192_255_12_14/RAMA/WADR5
                            (falling edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.903ns  (logic 0.718ns (3.607%)  route 19.185ns (96.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 46.450 - 41.660 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.630     5.174    sysclk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  state_machine_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.419     5.593 r  state_machine_reg[0]/Q
                         net (fo=304, routed)         7.556    13.149    Compute_Processor/state_machine_reg[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.299    13.448 r  Compute_Processor/RAM_0_reg_r3_0_63_6_8_i_7__1/O
                         net (fo=576, routed)        11.629    25.077    Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg_r3_192_255_12_14/ADDRD5
    SLICE_X34Y67         RAMD64E                                      r  Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg_r3_192_255_12_14/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.426    46.450    Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg_r3_192_255_12_14/WCLK
    SLICE_X34Y67         RAMD64E                                      r  Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg_r3_192_255_12_14/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.179    46.629    
                         clock uncertainty           -0.035    46.594    
    SLICE_X34Y67         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.231    46.363    Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg_r3_192_255_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         46.363    
                         arrival time                         -25.077    
  -------------------------------------------------------------------
                         slack                                 21.285    

Slack (MET) :             21.285ns  (required time - arrival time)
  Source:                 state_machine_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg_r3_192_255_12_14/RAMB/WADR5
                            (falling edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.903ns  (logic 0.718ns (3.607%)  route 19.185ns (96.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 46.450 - 41.660 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.630     5.174    sysclk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  state_machine_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.419     5.593 r  state_machine_reg[0]/Q
                         net (fo=304, routed)         7.556    13.149    Compute_Processor/state_machine_reg[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.299    13.448 r  Compute_Processor/RAM_0_reg_r3_0_63_6_8_i_7__1/O
                         net (fo=576, routed)        11.629    25.077    Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg_r3_192_255_12_14/ADDRD5
    SLICE_X34Y67         RAMD64E                                      r  Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg_r3_192_255_12_14/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        1.426    46.450    Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg_r3_192_255_12_14/WCLK
    SLICE_X34Y67         RAMD64E                                      r  Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg_r3_192_255_12_14/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.179    46.629    
                         clock uncertainty           -0.035    46.594    
    SLICE_X34Y67         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.231    46.363    Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg_r3_192_255_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         46.363    
                         arrival time                         -25.077    
  -------------------------------------------------------------------
                         slack                                 21.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Compute_Processor/Adder_Input_MUL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Compute_Processor/Adder_Input_Mux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.805%)  route 0.264ns (65.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.596     1.500    Compute_Processor/sysclk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  Compute_Processor/Adder_Input_MUL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Compute_Processor/Adder_Input_MUL_reg/Q
                         net (fo=1, routed)           0.264     1.905    Compute_Processor/Adder_Input_MUL
    SLICE_X62Y57         FDRE                                         r  Compute_Processor/Adder_Input_Mux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.862     2.012    Compute_Processor/sysclk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  Compute_Processor/Adder_Input_Mux_reg/C
                         clock pessimism             -0.245     1.767    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.070     1.837    Compute_Processor/Adder_Input_Mux_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Compute_Processor/Adder_Ctrl_MUL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Compute_Processor/Adder_Ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.576%)  route 0.320ns (69.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.596     1.500    Compute_Processor/sysclk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  Compute_Processor/Adder_Ctrl_MUL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Compute_Processor/Adder_Ctrl_MUL_reg[0]/Q
                         net (fo=1, routed)           0.320     1.961    Compute_Processor/Adder_Ctrl_MUL[0]
    SLICE_X63Y59         FDRE                                         r  Compute_Processor/Adder_Ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.862     2.012    Compute_Processor/sysclk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  Compute_Processor/Adder_Ctrl_reg[0]/C
                         clock pessimism             -0.245     1.767    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.070     1.837    Compute_Processor/Adder_Ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Compute_Processor/uCode_gen/Weight_Read_uCode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Compute_Processor/Weight_Read_Control_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.589     1.493    Compute_Processor/uCode_gen/sysclk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  Compute_Processor/uCode_gen/Weight_Read_uCode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Compute_Processor/uCode_gen/Weight_Read_uCode_reg[6]/Q
                         net (fo=1, routed)           0.115     1.749    Compute_Processor/Weight_Read_Addr_Ctrl[6]
    SLICE_X61Y33         FDRE                                         r  Compute_Processor/Weight_Read_Control_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.857     2.006    Compute_Processor/sysclk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  Compute_Processor/Weight_Read_Control_reg[6]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.075     1.602    Compute_Processor/Weight_Read_Control_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Compute_Processor/Data_Write_Control_ALU_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Compute_Processor/Data_Write_Control_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.584     1.488    Compute_Processor/sysclk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  Compute_Processor/Data_Write_Control_ALU_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Compute_Processor/Data_Write_Control_ALU_reg[18]/Q
                         net (fo=1, routed)           0.099     1.728    Compute_Processor/Data_Write_Control_ALU[18]
    SLICE_X59Y27         FDRE                                         r  Compute_Processor/Data_Write_Control_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.851     2.000    Compute_Processor/sysclk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  Compute_Processor/Data_Write_Control_reg[18]/C
                         clock pessimism             -0.499     1.501    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.075     1.576    Compute_Processor/Data_Write_Control_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Compute_Processor/uCode_gen/Weight_Read_uCode_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Compute_Processor/Weight_Read_Control_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.588     1.492    Compute_Processor/uCode_gen/sysclk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  Compute_Processor/uCode_gen/Weight_Read_uCode_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Compute_Processor/uCode_gen/Weight_Read_uCode_reg[14]/Q
                         net (fo=1, routed)           0.118     1.751    Compute_Processor/Weight_Read_Addr_Ctrl[14]
    SLICE_X61Y31         FDRE                                         r  Compute_Processor/Weight_Read_Control_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.855     2.004    Compute_Processor/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  Compute_Processor/Weight_Read_Control_reg[14]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.071     1.596    Compute_Processor/Weight_Read_Control_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Compute_Processor/uCode_gen/Data_Write_uCode_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Compute_Processor/Data_Write_Control_Reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.587     1.491    Compute_Processor/uCode_gen/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  Compute_Processor/uCode_gen/Data_Write_uCode_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  Compute_Processor/uCode_gen/Data_Write_uCode_reg[23]/Q
                         net (fo=1, routed)           0.118     1.750    Compute_Processor/Data_Write_Addr_Ctrl[23]
    SLICE_X61Y30         FDRE                                         r  Compute_Processor/Data_Write_Control_Reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.854     2.003    Compute_Processor/sysclk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  Compute_Processor/Data_Write_Control_Reg_reg[23]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.070     1.594    Compute_Processor/Data_Write_Control_Reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Compute_Processor/uCode_gen/Data_Read_uCode_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Compute_Processor/Data_Read_Control_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.584     1.488    Compute_Processor/uCode_gen/sysclk_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  Compute_Processor/uCode_gen/Data_Read_uCode_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Compute_Processor/uCode_gen/Data_Read_uCode_reg[16]/Q
                         net (fo=1, routed)           0.086     1.714    Compute_Processor/Data_Read_Addr_Ctrl[16]
    SLICE_X59Y28         FDRE                                         r  Compute_Processor/Data_Read_Control_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.852     2.001    Compute_Processor/sysclk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  Compute_Processor/Data_Read_Control_reg[16]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.057     1.558    Compute_Processor/Data_Read_Control_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_TX_Controller/TX_data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_Controller/UART_TX/r_Tx_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.595     1.499    UART_TX_Controller/sysclk_IBUF_BUFG
    SLICE_X58Y2          FDRE                                         r  UART_TX_Controller/TX_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  UART_TX_Controller/TX_data_out_reg[4]/Q
                         net (fo=1, routed)           0.103     1.742    UART_TX_Controller/UART_TX/r_Tx_Data_reg[6]_0[4]
    SLICE_X61Y2          FDRE                                         r  UART_TX_Controller/UART_TX/r_Tx_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.865     2.014    UART_TX_Controller/UART_TX/sysclk_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  UART_TX_Controller/UART_TX/r_Tx_Data_reg[4]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X61Y2          FDRE (Hold_fdre_C_D)         0.070     1.585    UART_TX_Controller/UART_TX/r_Tx_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Compute_Processor/Data_Write_Control_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Compute_Processor/Data_Write_Control_MUL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.673%)  route 0.127ns (47.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.590     1.494    Compute_Processor/sysclk_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  Compute_Processor/Data_Write_Control_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Compute_Processor/Data_Write_Control_Reg_reg[0]/Q
                         net (fo=2, routed)           0.127     1.761    Compute_Processor/Data_Write_Control_Reg[0]
    SLICE_X63Y35         FDRE                                         r  Compute_Processor/Data_Write_Control_MUL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.861     2.010    Compute_Processor/sysclk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  Compute_Processor/Data_Write_Control_MUL_reg[0]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X63Y35         FDRE (Hold_fdre_C_D)         0.071     1.602    Compute_Processor/Data_Write_Control_MUL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Compute_Processor/uCode_gen/Data_Read_uCode_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Compute_Processor/Data_Read_Control_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.590     1.494    Compute_Processor/uCode_gen/sysclk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  Compute_Processor/uCode_gen/Data_Read_uCode_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Compute_Processor/uCode_gen/Data_Read_uCode_reg[10]/Q
                         net (fo=1, routed)           0.110     1.745    Compute_Processor/Data_Read_Addr_Ctrl[10]
    SLICE_X61Y37         FDRE                                         r  Compute_Processor/Data_Read_Control_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=7700, routed)        0.860     2.009    Compute_Processor/sysclk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  Compute_Processor/Data_Read_Control_reg[10]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X61Y37         FDRE (Hold_fdre_C_D)         0.070     1.580    Compute_Processor/Data_Read_Control_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X2Y29  Data_RAM/MaxPool_Data_RAM/RAM_0_E_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X1Y8   Data_RAM/MaxPool_Data_RAM/RAM_1_A_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y9   Data_RAM/MaxPool_Data_RAM/RAM_1_B_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y14  Data_RAM/MaxPool_Data_RAM/RAM_1_C_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y21  Data_RAM/MaxPool_Data_RAM/RAM_1_D_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X1Y25  Data_RAM/MaxPool_Data_RAM/RAM_1_E_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X1Y7   Data_RAM/MaxPool_Data_RAM/RAM_2_A_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y4   Data_RAM/MaxPool_Data_RAM/RAM_2_B_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y18  Data_RAM/MaxPool_Data_RAM/RAM_2_C_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y23  Data_RAM/MaxPool_Data_RAM/RAM_2_D_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X10Y21  Data_RAM/CONV1D_2nd_Data_RAM/RAM_2_reg_r2_192_255_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X10Y21  Data_RAM/CONV1D_2nd_Data_RAM/RAM_2_reg_r2_192_255_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X10Y21  Data_RAM/CONV1D_2nd_Data_RAM/RAM_2_reg_r2_192_255_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X60Y39  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_0_reg_r1_0_63_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X60Y39  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_0_reg_r1_0_63_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X42Y77  Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_3_reg_r2_64_127_15_15/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X42Y77  Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_3_reg_r2_64_127_15_15/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X30Y28  Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_3_reg_r2_64_127_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X30Y28  Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_3_reg_r2_64_127_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X30Y28  Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_3_reg_r2_64_127_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y22   Data_RAM/CONV1D_2nd_Data_RAM/RAM_2_reg_r2_192_255_15_15/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y22   Data_RAM/CONV1D_2nd_Data_RAM/RAM_2_reg_r2_192_255_15_15/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X50Y27  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_0_reg_r1_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X50Y27  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_0_reg_r1_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X50Y27  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_0_reg_r1_0_63_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X50Y27  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_0_reg_r1_0_63_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X60Y39  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_0_reg_r1_0_63_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X60Y39  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_0_reg_r1_0_63_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y90  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_6_reg_r1_128_191_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y90  Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_6_reg_r1_128_191_12_14/RAMB/CLK



