{"meta": {"format": 3, "version": "7.6.10", "timestamp": "2025-11-28T21:46:56.880077", "branch_coverage": false, "show_contexts": false}, "files": {"/data/dev/python/3_tools/gen_stm32/github/gen_stm32/gen_stm32/__init__.py": {"executed_lines": [3, 23, 24, 25, 26, 27, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 43, 44, 45, 46, 47, 48, 49, 50, 53, 54, 72, 73, 74, 75, 76, 78, 86, 87, 94, 95, 96, 97, 98, 101, 102, 106, 112, 122, 123, 124, 125, 126, 127, 130, 131, 132, 136, 137, 140, 141, 148, 155, 156, 157, 176], "summary": {"covered_lines": 59, "num_statements": 69, "percent_covered": 85.5072463768116, "percent_covered_display": "86", "missing_lines": 10, "excluded_lines": 2}, "missing_lines": [152, 153, 154, 162, 163, 166, 167, 170, 172, 173], "excluded_lines": [39, 41], "functions": {"GenSTM32.__init__": {"executed_lines": [86, 87, 94, 95, 96, 97, 98, 101, 102, 106], "summary": {"covered_lines": 10, "num_statements": 10, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0}, "missing_lines": [], "excluded_lines": []}, "GenSTM32.process": {"executed_lines": [122, 123, 124, 125, 126, 127, 130, 131, 132, 136, 137, 140, 141, 148, 155, 156, 157, 176], "summary": {"covered_lines": 18, "num_statements": 28, "percent_covered": 64.28571428571429, "percent_covered_display": "64", "missing_lines": 10, "excluded_lines": 0}, "missing_lines": [152, 153, 154, 162, 163, 166, 167, 170, 172, 173], "excluded_lines": []}, "": {"executed_lines": [3, 23, 24, 25, 26, 27, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 43, 44, 45, 46, 47, 48, 49, 50, 53, 54, 72, 73, 74, 75, 76, 78, 112], "summary": {"covered_lines": 31, "num_statements": 31, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2}, "missing_lines": [], "excluded_lines": [39, 41]}}, "classes": {"GenSTM32": {"executed_lines": [86, 87, 94, 95, 96, 97, 98, 101, 102, 106, 122, 123, 124, 125, 126, 127, 130, 131, 132, 136, 137, 140, 141, 148, 155, 156, 157, 176], "summary": {"covered_lines": 28, "num_statements": 38, "percent_covered": 73.6842105263158, "percent_covered_display": "74", "missing_lines": 10, "excluded_lines": 0}, "missing_lines": [152, 153, 154, 162, 163, 166, 167, 170, 172, 173], "excluded_lines": []}, "": {"executed_lines": [3, 23, 24, 25, 26, 27, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 43, 44, 45, 46, 47, 48, 49, 50, 53, 54, 72, 73, 74, 75, 76, 78, 112], "summary": {"covered_lines": 31, "num_statements": 31, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2}, "missing_lines": [], "excluded_lines": [39, 41]}}}, "/data/dev/python/3_tools/gen_stm32/github/gen_stm32/gen_stm32/pro/__init__.py": {"executed_lines": [3, 23, 24, 25, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 41, 42, 43, 44, 45, 46, 47, 48, 51, 52, 70, 71, 73, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 96, 104, 106, 114, 116, 130, 131, 132, 135, 136, 137, 138, 139, 140, 141, 144, 145, 146], "summary": {"covered_lines": 57, "num_statements": 57, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2}, "missing_lines": [], "excluded_lines": [37, 39], "functions": {"STM32Setup.__init__": {"executed_lines": [81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0}, "missing_lines": [], "excluded_lines": []}, "STM32Setup.get_reader": {"executed_lines": [104], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0}, "missing_lines": [], "excluded_lines": []}, "STM32Setup.get_writer": {"executed_lines": [114], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0}, "missing_lines": [], "excluded_lines": []}, "STM32Setup.gen_pro_setup": {"executed_lines": [130, 131, 132, 135, 136, 137, 138, 139, 140, 141, 144, 145, 146], "summary": {"covered_lines": 13, "num_statements": 13, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0}, "missing_lines": [], "excluded_lines": []}, "": {"executed_lines": [3, 23, 24, 25, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 41, 42, 43, 44, 45, 46, 47, 48, 51, 52, 70, 71, 73, 96, 106, 116], "summary": {"covered_lines": 28, "num_statements": 28, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2}, "missing_lines": [], "excluded_lines": [37, 39]}}, "classes": {"STM32Setup": {"executed_lines": [81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 104, 114, 130, 131, 132, 135, 136, 137, 138, 139, 140, 141, 144, 145, 146], "summary": {"covered_lines": 29, "num_statements": 29, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0}, "missing_lines": [], "excluded_lines": []}, "": {"executed_lines": [3, 23, 24, 25, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 41, 42, 43, 44, 45, 46, 47, 48, 51, 52, 70, 71, 73, 96, 106, 116], "summary": {"covered_lines": 28, "num_statements": 28, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2}, "missing_lines": [], "excluded_lines": [37, 39]}}}, "/data/dev/python/3_tools/gen_stm32/github/gen_stm32/gen_stm32/pro/read_template.py": {"executed_lines": [3, 23, 24, 25, 27, 28, 29, 30, 31, 32, 33, 38, 39, 40, 41, 42, 43, 44, 45, 48, 49, 63, 64, 66, 74, 75, 76, 77, 78, 79, 80, 82, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 115, 116, 117], "summary": {"covered_lines": 50, "num_statements": 50, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2}, "missing_lines": [], "excluded_lines": [34, 36], "functions": {"ReadTemplate.__init__": {"executed_lines": [74, 75, 76, 77, 78, 79, 80], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0}, "missing_lines": [], "excluded_lines": []}, "ReadTemplate.read": {"executed_lines": [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 115, 116, 117], "summary": {"covered_lines": 20, "num_statements": 20, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0}, "missing_lines": [], "excluded_lines": []}, "": {"executed_lines": [3, 23, 24, 25, 27, 28, 29, 30, 31, 32, 33, 38, 39, 40, 41, 42, 43, 44, 45, 48, 49, 63, 64, 66, 82], "summary": {"covered_lines": 23, "num_statements": 23, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2}, "missing_lines": [], "excluded_lines": [34, 36]}}, "classes": {"ReadTemplate": {"executed_lines": [74, 75, 76, 77, 78, 79, 80, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 115, 116, 117], "summary": {"covered_lines": 27, "num_statements": 27, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0}, "missing_lines": [], "excluded_lines": []}, "": {"executed_lines": [3, 23, 24, 25, 27, 28, 29, 30, 31, 32, 33, 38, 39, 40, 41, 42, 43, 44, 45, 48, 49, 63, 64, 66, 82], "summary": {"covered_lines": 23, "num_statements": 23, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2}, "missing_lines": [], "excluded_lines": [34, 36]}}}, "/data/dev/python/3_tools/gen_stm32/github/gen_stm32/gen_stm32/pro/write_template.py": {"executed_lines": [3, 23, 24, 25, 26, 27, 29, 30, 31, 32, 33, 38, 39, 40, 41, 42, 43, 44, 45, 48, 49, 62, 64, 72, 73, 75, 94, 95, 96, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 145, 146, 149, 150, 151, 152, 153, 154, 156, 159, 160, 163], "summary": {"covered_lines": 75, "num_statements": 76, "percent_covered": 98.6842105263158, "percent_covered_display": "99", "missing_lines": 1, "excluded_lines": 2}, "missing_lines": [162], "excluded_lines": [34, 36], "functions": {"WriteTemplate.__init__": {"executed_lines": [72, 73], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0}, "missing_lines": [], "excluded_lines": []}, "WriteTemplate.write": {"executed_lines": [94, 95, 96, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 145, 146, 149, 150, 151, 152, 153, 154, 156, 159, 160, 163], "summary": {"covered_lines": 51, "num_statements": 52, "percent_covered": 98.07692307692308, "percent_covered_display": "98", "missing_lines": 1, "excluded_lines": 0}, "missing_lines": [162], "excluded_lines": []}, "": {"executed_lines": [3, 23, 24, 25, 26, 27, 29, 30, 31, 32, 33, 38, 39, 40, 41, 42, 43, 44, 45, 48, 49, 62, 64, 75], "summary": {"covered_lines": 22, "num_statements": 22, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2}, "missing_lines": [], "excluded_lines": [34, 36]}}, "classes": {"WriteTemplate": {"executed_lines": [72, 73, 94, 95, 96, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 145, 146, 149, 150, 151, 152, 153, 154, 156, 159, 160, 163], "summary": {"covered_lines": 53, "num_statements": 54, "percent_covered": 98.14814814814815, "percent_covered_display": "98", "missing_lines": 1, "excluded_lines": 0}, "missing_lines": [162], "excluded_lines": []}, "": {"executed_lines": [3, 23, 24, 25, 26, 27, 29, 30, 31, 32, 33, 38, 39, 40, 41, 42, 43, 44, 45, 48, 49, 62, 64, 75], "summary": {"covered_lines": 22, "num_statements": 22, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2}, "missing_lines": [], "excluded_lines": [34, 36]}}}}, "totals": {"covered_lines": 241, "num_statements": 252, "percent_covered": 95.63492063492063, "percent_covered_display": "96", "missing_lines": 11, "excluded_lines": 8}}