{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450623745257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450623745257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 20 18:32:25 2015 " "Processing started: Sun Dec 20 18:32:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450623745257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450623745257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450623745257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1450623746101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegment " "Found entity 1: sevenSegment" {  } { { "sevenSegment.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/sevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/clockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips " "Found entity 1: Mips" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_id_reg " "Found entity 1: fetch_id_reg" {  } { { "fetch_id_reg.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/fetch_id_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1450623746164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertor_two_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file convertor_two_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 convertor_two_digit " "Found entity 1: convertor_two_digit" {  } { { "convertor_two_digit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/convertor_two_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hazard_detection.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/hazard_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/forwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/MUX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746195 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_controller.v(133) " "Verilog HDL information at cache_controller.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1450623746195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623746195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623746195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Mips.v(27) " "Verilog HDL Implicit Net warning at Mips.v(27): created implicit net for \"clk\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623746195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "forward_en Mips.v(41) " "Verilog HDL Implicit Net warning at Mips.v(41): created implicit net for \"forward_en\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623746195 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mips.v(59) " "Verilog HDL Instantiation warning at Mips.v(59): instance has no name" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1450623746195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips " "Elaborating entity \"Mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450623746835 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Mips.v(67) " "Verilog HDL assignment warning at Mips.v(67): truncated value with size 32 to match size of target (1)" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746835 "|Mips"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Mips.v(69) " "Verilog HDL assignment warning at Mips.v(69): truncated value with size 32 to match size of target (1)" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746835 "|Mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:ex " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:ex\"" {  } { { "Mips.v" "ex" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_offset " "Elaborating entity \"adder\" for hierarchy \"adder:add_offset\"" {  } { { "Mips.v" "add_offset" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:pc_mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:pc_mux\"" {  } { { "Mips.v" "pc_mux" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:p1 " "Elaborating entity \"pc\" for hierarchy \"pc:p1\"" {  } { { "Mips.v" "p1" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:ins_mem " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:ins_mem\"" {  } { { "Mips.v" "ins_mem" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_id_reg fetch_id_reg:fe_id_reg " "Elaborating entity \"fetch_id_reg\" for hierarchy \"fetch_id_reg:fe_id_reg\"" {  } { { "Mips.v" "fe_id_reg" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:control " "Elaborating entity \"controller\" for hierarchy \"controller:control\"" {  } { { "Mips.v" "control" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(7) " "Verilog HDL assignment warning at controller.v(7): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746882 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(8) " "Verilog HDL assignment warning at controller.v(8): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746882 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(9) " "Verilog HDL assignment warning at controller.v(9): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746882 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(10) " "Verilog HDL assignment warning at controller.v(10): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746882 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(11) " "Verilog HDL assignment warning at controller.v(11): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746882 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(13) " "Verilog HDL Case Statement warning at controller.v(13): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1450623746882 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_com controller.v(12) " "Verilog HDL Always Construct warning at controller.v(12): inferring latch(es) for variable \"alu_com\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450623746882 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[0\] controller.v(12) " "Inferred latch for \"alu_com\[0\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746882 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[1\] controller.v(12) " "Inferred latch for \"alu_com\[1\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746882 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[2\] controller.v(12) " "Inferred latch for \"alu_com\[2\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746882 "|Mips|controller:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection hazard_detection:hazard_detect " "Elaborating entity \"hazard_detection\" for hierarchy \"hazard_detection:hazard_detect\"" {  } { { "Mips.v" "hazard_detect" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hazard_detection.v(6) " "Verilog HDL assignment warning at hazard_detection.v(6): truncated value with size 32 to match size of target (1)" {  } { { "hazard_detection.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/hazard_detection.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746882 "|Mips|hazard_detection:hazard_detect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regFile\"" {  } { { "Mips.v" "regFile" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:id_ex " "Elaborating entity \"register\" for hierarchy \"register:id_ex\"" {  } { { "Mips.v" "id_ex" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit forwardingUnit:fw " "Elaborating entity \"forwardingUnit\" for hierarchy \"forwardingUnit:fw\"" {  } { { "Mips.v" "fw" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 forwardingUnit.v(9) " "Verilog HDL assignment warning at forwardingUnit.v(9): truncated value with size 32 to match size of target (2)" {  } { { "forwardingUnit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/forwardingUnit.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|forwardingUnit:fw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 forwardingUnit.v(10) " "Verilog HDL assignment warning at forwardingUnit.v(10): truncated value with size 32 to match size of target (2)" {  } { { "forwardingUnit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/forwardingUnit.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|forwardingUnit:fw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 forwardingUnit.v(11) " "Verilog HDL assignment warning at forwardingUnit.v(11): truncated value with size 32 to match size of target (1)" {  } { { "forwardingUnit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/forwardingUnit.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|forwardingUnit:fw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:src2 " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:src2\"" {  } { { "Mips.v" "src2" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Mips.v" "alu" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746898 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] ALU.v(5) " "Inferred latch for \"res\[0\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] ALU.v(5) " "Inferred latch for \"res\[1\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] ALU.v(5) " "Inferred latch for \"res\[2\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] ALU.v(5) " "Inferred latch for \"res\[3\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] ALU.v(5) " "Inferred latch for \"res\[4\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] ALU.v(5) " "Inferred latch for \"res\[5\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] ALU.v(5) " "Inferred latch for \"res\[6\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] ALU.v(5) " "Inferred latch for \"res\[7\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] ALU.v(5) " "Inferred latch for \"res\[8\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] ALU.v(5) " "Inferred latch for \"res\[9\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] ALU.v(5) " "Inferred latch for \"res\[10\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] ALU.v(5) " "Inferred latch for \"res\[11\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] ALU.v(5) " "Inferred latch for \"res\[12\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] ALU.v(5) " "Inferred latch for \"res\[13\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] ALU.v(5) " "Inferred latch for \"res\[14\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] ALU.v(5) " "Inferred latch for \"res\[15\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746898 "|Mips|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:ex_mem " "Elaborating entity \"register\" for hierarchy \"register:ex_mem\"" {  } { { "Mips.v" "ex_mem" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_controller cache_controller:comb_250 " "Elaborating entity \"cache_controller\" for hierarchy \"cache_controller:comb_250\"" {  } { { "Mips.v" "comb_250" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746914 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1 cache_controller.v(24) " "Verilog HDL or VHDL warning at cache_controller.v(24): object \"d1\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d2 cache_controller.v(24) " "Verilog HDL or VHDL warning at cache_controller.v(24): object \"d2\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cache_controller.v(25) " "Verilog HDL or VHDL warning at the cache_controller.v(25): index expression is not wide enough to address all of the elements in the array" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 25 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cache_controller.v(26) " "Verilog HDL or VHDL warning at the cache_controller.v(26): index expression is not wide enough to address all of the elements in the array" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 26 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cache_controller.v(42) " "Verilog HDL assignment warning at cache_controller.v(42): truncated value with size 32 to match size of target (1)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cache_controller.v(43) " "Verilog HDL assignment warning at cache_controller.v(43): truncated value with size 32 to match size of target (1)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cache_controller.v(49) " "Verilog HDL assignment warning at cache_controller.v(49): truncated value with size 32 to match size of target (16)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hit_or_miss cache_controller.v(102) " "Verilog HDL Always Construct warning at cache_controller.v(102): variable \"hit_or_miss\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hit_or_miss cache_controller.v(106) " "Verilog HDL Always Construct warning at cache_controller.v(106): variable \"hit_or_miss\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready cache_controller.v(111) " "Verilog HDL Always Construct warning at cache_controller.v(111): variable \"ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready cache_controller.v(113) " "Verilog HDL Always Construct warning at cache_controller.v(113): variable \"ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid1 cache_controller.v(115) " "Verilog HDL Always Construct warning at cache_controller.v(115): variable \"valid1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(115) " "Verilog HDL Always Construct warning at cache_controller.v(115): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valid2 cache_controller.v(118) " "Verilog HDL Always Construct warning at cache_controller.v(118): variable \"valid2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(118) " "Verilog HDL Always Construct warning at cache_controller.v(118): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LRU1 cache_controller.v(121) " "Verilog HDL Always Construct warning at cache_controller.v(121): variable \"LRU1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(121) " "Verilog HDL Always Construct warning at cache_controller.v(121): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LRU2 cache_controller.v(124) " "Verilog HDL Always Construct warning at cache_controller.v(124): variable \"LRU2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(124) " "Verilog HDL Always Construct warning at cache_controller.v(124): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_out cache_controller.v(89) " "Verilog HDL Always Construct warning at cache_controller.v(89): inferring latch(es) for variable \"sel_out\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_out cache_controller.v(89) " "Inferred latch for \"sel_out\" at cache_controller.v(89)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller cache_controller:comb_250\|SRAM_controller:sram " "Elaborating entity \"SRAM_controller\" for hierarchy \"cache_controller:comb_250\|SRAM_controller:sram\"" {  } { { "cache_controller.v" "sram" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746929 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_write_data SRAM_controller.v(30) " "Verilog HDL Always Construct warning at SRAM_controller.v(30): variable \"SRAM_write_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_data SRAM_controller.v(33) " "Verilog HDL Always Construct warning at SRAM_controller.v(33): variable \"SRAM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_data SRAM_controller.v(23) " "Verilog HDL Always Construct warning at SRAM_controller.v(23): inferring latch(es) for variable \"SRAM_data\", which holds its previous value in one or more paths through the always construct" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_read_data SRAM_controller.v(23) " "Verilog HDL Always Construct warning at SRAM_controller.v(23): inferring latch(es) for variable \"SRAM_read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[0\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[0\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[1\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[1\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[2\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[2\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[3\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[3\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[4\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[4\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[5\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[5\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[6\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[6\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[7\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[7\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[8\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[8\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[9\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[9\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[10\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[10\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[11\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[11\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[12\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[12\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[13\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[13\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[14\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[14\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[15\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_read_data\[15\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[0\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[0\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[1\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[1\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[2\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[2\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[3\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[3\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[4\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[4\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[5\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[5\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[6\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[6\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[7\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[7\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[8\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[8\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[9\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[9\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[10\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[10\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[11\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[11\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[12\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[12\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[13\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[13\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[14\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[14\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[15\] SRAM_controller.v(23) " "Inferred latch for \"SRAM_data\[15\]\" at SRAM_controller.v(23)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450623746929 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:mem_wb " "Elaborating entity \"register\" for hierarchy \"register:mem_wb\"" {  } { { "Mips.v" "mem_wb" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegment sevenSegment:s1 " "Elaborating entity \"sevenSegment\" for hierarchy \"sevenSegment:s1\"" {  } { { "Mips.v" "s1" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623746945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_os14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os14 " "Found entity 1: altsyncram_os14" {  } { { "db/altsyncram_os14.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/altsyncram_os14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623748445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623748445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0hq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0hq1 " "Found entity 1: altsyncram_0hq1" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/altsyncram_0hq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623748523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623748523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/mux_7oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623748695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623748695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623748773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623748773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ci " "Found entity 1: cntr_4ci" {  } { { "db/cntr_4ci.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cntr_4ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623748929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623748929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623748992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623748992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cntr_m4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623749132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623749132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623749273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623749273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623749336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623749336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623749476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623749476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623749539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623749539 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623749664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[1\] " "LATCH primitive \"controller:control\|alu_com\[1\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623750804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[0\] " "LATCH primitive \"controller:control\|alu_com\[0\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623750804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[2\] " "LATCH primitive \"controller:control\|alu_com\[2\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623750804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[0\] " "LATCH primitive \"controller:control\|alu_com\[0\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[1\] " "LATCH primitive \"controller:control\|alu_com\[1\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[2\] " "LATCH primitive \"controller:control\|alu_com\[2\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[3\] " "LATCH primitive \"ALU:alu\|res\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[2\] " "LATCH primitive \"ALU:alu\|res\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[1\] " "LATCH primitive \"ALU:alu\|res\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[0\] " "LATCH primitive \"ALU:alu\|res\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[4\] " "LATCH primitive \"ALU:alu\|res\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[5\] " "LATCH primitive \"ALU:alu\|res\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[6\] " "LATCH primitive \"ALU:alu\|res\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[7\] " "LATCH primitive \"ALU:alu\|res\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[8\] " "LATCH primitive \"ALU:alu\|res\[8\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[9\] " "LATCH primitive \"ALU:alu\|res\[9\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[10\] " "LATCH primitive \"ALU:alu\|res\[10\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[11\] " "LATCH primitive \"ALU:alu\|res\[11\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[12\] " "LATCH primitive \"ALU:alu\|res\[12\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[13\] " "LATCH primitive \"ALU:alu\|res\[13\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[14\] " "LATCH primitive \"ALU:alu\|res\[14\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[15\] " "LATCH primitive \"ALU:alu\|res\[15\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450623753117 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cache_controller:comb_250\|tag1_rtl_0 " "Inferred RAM node \"cache_controller:comb_250\|tag1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1450623753164 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cache_controller:comb_250\|tag2_rtl_0 " "Inferred RAM node \"cache_controller:comb_250\|tag2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1450623753164 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cache_controller:comb_250\|tag1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cache_controller:comb_250\|tag1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cache_controller:comb_250\|tag2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cache_controller:comb_250\|tag2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450623756711 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450623756711 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1450623756711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache_controller:comb_250\|altsyncram:tag1_rtl_0 " "Elaborated megafunction instantiation \"cache_controller:comb_250\|altsyncram:tag1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache_controller:comb_250\|altsyncram:tag1_rtl_0 " "Instantiated megafunction \"cache_controller:comb_250\|altsyncram:tag1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450623756742 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450623756742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkd1 " "Found entity 1: altsyncram_hkd1" {  } { { "db/altsyncram_hkd1.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/altsyncram_hkd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450623756820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450623756820 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1450623757742 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[0\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[0\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[1\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[1\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[2\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[2\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[3\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[3\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[4\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[4\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[5\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[5\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[6\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[6\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[7\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[7\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[8\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[8\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[9\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[9\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[10\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[10\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[11\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[11\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[12\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[12\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[13\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[13\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[14\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[14\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[15\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[15\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450623757867 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1450623757867 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[0\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[1\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[2\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[3\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[4\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[5\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[6\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[7\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[8\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[9\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[10\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[11\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[12\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[13\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[14\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[15\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450623757898 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1450623757898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|sel_out " "Latch cache_controller:comb_250\|sel_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450623757930 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450623757930 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[0\]~synth " "Node \"SRAM_DQ\[0\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[1\]~synth " "Node \"SRAM_DQ\[1\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[2\]~synth " "Node \"SRAM_DQ\[2\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[3\]~synth " "Node \"SRAM_DQ\[3\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[4\]~synth " "Node \"SRAM_DQ\[4\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[5\]~synth " "Node \"SRAM_DQ\[5\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[6\]~synth " "Node \"SRAM_DQ\[6\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[7\]~synth " "Node \"SRAM_DQ\[7\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[8\]~synth " "Node \"SRAM_DQ\[8\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[9\]~synth " "Node \"SRAM_DQ\[9\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[10\]~synth " "Node \"SRAM_DQ\[10\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[11\]~synth " "Node \"SRAM_DQ\[11\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[12\]~synth " "Node \"SRAM_DQ\[12\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[13\]~synth " "Node \"SRAM_DQ\[13\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[14\]~synth " "Node \"SRAM_DQ\[14\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[15\]~synth " "Node \"SRAM_DQ\[15\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623760180 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1450623760180 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450623762930 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1450623763055 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1450623763055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450623763117 "|Mips|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1450623763117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/university/Term 7/Computer Architecture Lab/Mips/cal/output_files/Mips.map.smsg " "Generated suppressed messages file E:/university/Term 7/Computer Architecture Lab/Mips/cal/output_files/Mips.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1450623763414 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 3 131 0 0 128 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 3 of its 131 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 128 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1450623764243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450623764368 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623764368 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "39 " "Design contains 39 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[0\] " "No output dependent on input pin \"SRAM_ADDR\[0\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[1\] " "No output dependent on input pin \"SRAM_ADDR\[1\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[2\] " "No output dependent on input pin \"SRAM_ADDR\[2\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[3\] " "No output dependent on input pin \"SRAM_ADDR\[3\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[4\] " "No output dependent on input pin \"SRAM_ADDR\[4\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[5\] " "No output dependent on input pin \"SRAM_ADDR\[5\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[6\] " "No output dependent on input pin \"SRAM_ADDR\[6\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[7\] " "No output dependent on input pin \"SRAM_ADDR\[7\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[8\] " "No output dependent on input pin \"SRAM_ADDR\[8\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[9\] " "No output dependent on input pin \"SRAM_ADDR\[9\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[10\] " "No output dependent on input pin \"SRAM_ADDR\[10\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[11\] " "No output dependent on input pin \"SRAM_ADDR\[11\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[12\] " "No output dependent on input pin \"SRAM_ADDR\[12\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[13\] " "No output dependent on input pin \"SRAM_ADDR\[13\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[14\] " "No output dependent on input pin \"SRAM_ADDR\[14\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[15\] " "No output dependent on input pin \"SRAM_ADDR\[15\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[16\] " "No output dependent on input pin \"SRAM_ADDR\[16\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[17\] " "No output dependent on input pin \"SRAM_ADDR\[17\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_ADDR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_UB_N_O " "No output dependent on input pin \"SRAM_UB_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_UB_N_O"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_LB_N_O " "No output dependent on input pin \"SRAM_LB_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_LB_N_O"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_WE_N_O " "No output dependent on input pin \"SRAM_WE_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_WE_N_O"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_CE_N_O " "No output dependent on input pin \"SRAM_CE_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_CE_N_O"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_OE_N_O " "No output dependent on input pin \"SRAM_OE_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450623765055 "|Mips|SRAM_OE_N_O"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1450623765055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5022 " "Implemented 5022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450623765055 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450623765055 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1450623765055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4792 " "Implemented 4792 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450623765055 ""} { "Info" "ICUT_CUT_TM_RAMS" "81 " "Implemented 81 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1450623765055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450623765055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450623765149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 20 18:32:45 2015 " "Processing ended: Sun Dec 20 18:32:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450623765149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450623765149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450623765149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450623765149 ""}
