<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/6.111-final-project/project_1.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="63c86c1214764a52b8404aad25b3cf54"/>
    <Option Name="Part" Val="xc7a100tcsg324-3"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/6.111/project/src/SCCB_interface.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project/src/SCCB_interface.v"/>
          <Attr Name="ImportTime" Val="1446939248"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/6.111/project/src/OV7670_config_rom.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project/src/OV7670_config_rom.v"/>
          <Attr Name="ImportTime" Val="1446939248"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/6.111/project/src/OV7670_config.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project/src/OV7670_config.v"/>
          <Attr Name="ImportTime" Val="1446939248"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/6.111/project/src/camera_read.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project/src/camera_read.v"/>
          <Attr Name="ImportTime" Val="1446939248"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/6.111/project/src/camera_configure.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project/src/camera_configure.v"/>
          <Attr Name="ImportTime" Val="1446939248"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/6.111/project/src/project_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project/src/project_top.v"/>
          <Attr Name="ImportTime" Val="1448220255"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/6.111/camera_v2/camera_v2.srcs/sources_1/new/frame_buffer_video_read.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../camera_v2/camera_v2.srcs/sources_1/new/frame_buffer_video_read.v"/>
          <Attr Name="ImportTime" Val="1445718280"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/6.111/camera_v2/camera_v2.srcs/sources_1/new/frame_buffer_camera_write.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../camera_v2/camera_v2.srcs/sources_1/new/frame_buffer_camera_write.v"/>
          <Attr Name="ImportTime" Val="1445713798"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/6.111/camera_v2/camera_v2.srcs/sources_1/imports/sources_1/new/pulse_sync.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../camera_v2/camera_v2.srcs/sources_1/imports/sources_1/new/pulse_sync.v"/>
          <Attr Name="ImportTime" Val="1440266624"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/6.111/camera_v2/camera_v2.srcs/sources_1/ip/video_fifo/sim/video_fifo.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../camera_v2/camera_v2.srcs/sources_1/ip/video_fifo/sim/video_fifo.v"/>
          <Attr Name="ImportTime" Val="1445707810"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/6.111/camera_v2/camera_v2.srcs/sources_1/ip/camera_capture_fifo/sim/camera_capture_fifo.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../camera_v2/camera_v2.srcs/sources_1/ip/camera_capture_fifo/sim/camera_capture_fifo.v"/>
          <Attr Name="ImportTime" Val="1445727402"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../lab4/sources/display_8hex.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/6.111/project/src/rgb2hsv.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="labkit"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/Downloads/Nexys4DDR_Master_lab4.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master_lab4.xdc"/>
          <Attr Name="ImportTime" Val="1447793799"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/Downloads/Nexys4DDR_Master_lab4.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/bram_test.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="bram_test"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="video_bram" Type="BlockSrcs" RelSrcDir="$PSRCDIR/video_bram">
      <File Path="$PSRCDIR/sources_1/ip/video_bram/video_bram.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="video_bram.veo"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="doc/blk_mem_gen_v8_2_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="summary.log"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="sim/video_bram.v"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="video_bram_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="synth/video_bram.vhd"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="video_bram.dcp"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="video_bram_stub.v"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="video_bram_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="video_bram_funcsim.v"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="video_bram_funcsim.vhdl"/>
        <CompFileExtendedInfo CompFileName="video_bram.xci" FileRelPathName="video_bram.xml"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="video_bram"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="divider_gen" Type="BlockSrcs" RelSrcDir="$PSRCDIR/divider_gen">
      <File Path="$PSRCDIR/sources_1/ip/divider_gen/divider_gen.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="divider_gen_funcsim.vhdl"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="divider_gen_funcsim.v"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="divider_gen_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="divider_gen.dcp"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="divider_gen.xml"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="divider_gen.veo"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="demo_tb/tb_divider_gen.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="divider_gen_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="synth/divider_gen.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="div_gen_v5_1/hdl/div_gen_v5_1.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="sim/divider_gen.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="xbip_dsp48_mult_v3_0/hdl/xbip_dsp48_mult_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="xbip_dsp48_mult_v3_0/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="mult_gen_v12_0/hdl/mult_gen_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="cmodel/div_gen_v5_1_bitacc_cmodel_nt64.zip"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="cmodel/div_gen_v5_1_bitacc_cmodel_nt.zip"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="cmodel/div_gen_v5_1_bitacc_cmodel_lin64.zip"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="doc/div_gen_v5_1_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="cmodel/div_gen_v5_1_bitacc_cmodel_lin.zip"/>
        <CompFileExtendedInfo CompFileName="divider_gen.xci" FileRelPathName="divider_gen_stub.v"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="divider_gen"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tcsg324-3" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="video_bram_synth_1" Type="Ft3:Synth" SrcSet="video_bram" Part="xc7a100tcsg324-3" ConstrsSet="video_bram" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/video_bram_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="divider_gen_synth_1" Type="Ft3:Synth" SrcSet="divider_gen" Part="xc7a100tcsg324-3" ConstrsSet="divider_gen" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/divider_gen_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-3" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="video_bram_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-3" ConstrsSet="video_bram" Description="Vivado Implementation Defaults" SynthRun="video_bram_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="divider_gen_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-3" ConstrsSet="divider_gen" Description="Vivado Implementation Defaults" SynthRun="divider_gen_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
  <HWSession Dir="hw_1" File="hw.xml"/>
</Project>
