# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/f0b6/hdl/verilog" --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/66be/hdl/verilog" --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/ec67/hdl" --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../myAXI4LiteMasterV1.srcs/sources_1/new/AXI4LiteMaster_singleRW_useFIFO.sv" \

verilog xil_defaultlib  --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/f0b6/hdl/verilog" --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/66be/hdl/verilog" --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/ec67/hdl" --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../myAXI4LiteMasterV1.srcs/sources_1/new/AXI4LiteMaster_singleRW_useFIFO_wrapper.v" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_fifo_generator_0_0/sim/AXI4Lite_singleRW_sys_fifo_generator_0_0.v" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_blk_mem_gen_0_0/sim/AXI4Lite_singleRW_sys_blk_mem_gen_0_0.v" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_util_vector_logic_0_0/sim/AXI4Lite_singleRW_sys_util_vector_logic_0_0.v" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/sim/bd_48f7.v" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48f7_one_0.v" \

sv xil_defaultlib  --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/f0b6/hdl/verilog" --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/66be/hdl/verilog" --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/ec67/hdl" --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48f7_s00mmu_0.sv" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48f7_s00tr_0.sv" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48f7_s00sic_0.sv" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48f7_s00a2s_0.sv" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48f7_sarn_0.sv" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48f7_srn_0.sv" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48f7_sawn_0.sv" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48f7_swn_0.sv" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48f7_sbn_0.sv" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48f7_m00s2a_0.sv" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48f7_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/f0b6/hdl/verilog" --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/66be/hdl/verilog" --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/ec67/hdl" --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/sim/AXI4Lite_singleRW_sys_smartconnect_0_0.v" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_AXI4LiteMaster_singl_0_1/sim/AXI4Lite_singleRW_sys_AXI4LiteMaster_singl_0_1.v" \
"../../../../myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/sim/AXI4Lite_singleRW_sys.v" \
"../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/hdl/AXI4Lite_singleRW_sys_wrapper.v" \

sv xil_defaultlib  --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/f0b6/hdl/verilog" --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/66be/hdl/verilog" --include "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys/ipshared/ec67/hdl" --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../myAXI4LiteMasterV1.srcs/sim_1/new/AXI4Lite_singleRW_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
