verilog xil_defaultlib --include "../../../../isa_test_20190730.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../isa_test_20190730.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../isa_test_20190730.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../isa_test_20190730.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ipshared/ea99/hdl/ISA_Controller_AXILite_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/ea99/src/ISA_Controller.v" \
"../../../bd/design_1/ipshared/ea99/hdl/ISA_Controller_AXILite_v1_0.v" \
"../../../bd/design_1/ip/design_1_ISA_Controller_AXILi_0_0/sim/design_1_ISA_Controller_AXILi_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
