# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Arbitro_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/T-Gamer/Desktop/Problema\ 3 {C:/Users/T-Gamer/Desktop/Problema 3/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:36 on Feb 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/T-Gamer/Desktop/Problema 3" C:/Users/T-Gamer/Desktop/Problema 3/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:19:36 on Feb 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/T-Gamer/Desktop/Problema\ 3 {C:/Users/T-Gamer/Desktop/Problema 3/uart_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:36 on Feb 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/T-Gamer/Desktop/Problema 3" C:/Users/T-Gamer/Desktop/Problema 3/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:19:36 on Feb 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/T-Gamer/Desktop/Problema\ 3 {C:/Users/T-Gamer/Desktop/Problema 3/uart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:36 on Feb 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/T-Gamer/Desktop/Problema 3" C:/Users/T-Gamer/Desktop/Problema 3/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:19:36 on Feb 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/T-Gamer/Desktop/Problema\ 3 {C:/Users/T-Gamer/Desktop/Problema 3/baudrate_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:36 on Feb 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/T-Gamer/Desktop/Problema 3" C:/Users/T-Gamer/Desktop/Problema 3/baudrate_generator.v 
# -- Compiling module baudrate_generator
# 
# Top level modules:
# 	baudrate_generator
# End time: 10:19:36 on Feb 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/T-Gamer/Desktop/Problema\ 3 {C:/Users/T-Gamer/Desktop/Problema 3/arbitro.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:36 on Feb 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/T-Gamer/Desktop/Problema 3" C:/Users/T-Gamer/Desktop/Problema 3/arbitro.v 
# -- Compiling module arbitro
# 
# Top level modules:
# 	arbitro
# End time: 10:19:36 on Feb 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/T-Gamer/Desktop/Problema\ 3 {C:/Users/T-Gamer/Desktop/Problema 3/maquina.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:36 on Feb 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/T-Gamer/Desktop/Problema 3" C:/Users/T-Gamer/Desktop/Problema 3/maquina.v 
# -- Compiling module maquina
# 
# Top level modules:
# 	maquina
# End time: 10:19:36 on Feb 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/T-Gamer/Desktop/Problema\ 3 {C:/Users/T-Gamer/Desktop/Problema 3/negedge_detector.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:36 on Feb 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/T-Gamer/Desktop/Problema 3" C:/Users/T-Gamer/Desktop/Problema 3/negedge_detector.v 
# -- Compiling module negedge_detector
# 
# Top level modules:
# 	negedge_detector
# End time: 10:19:36 on Feb 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/T-Gamer/Desktop/Problema 3/tb_state_WAIT_CHECKSUM_TO_VERIFY_CHECKSUM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:54 on Feb 13,2019
# vlog -reportprogress 300 -work work C:/Users/T-Gamer/Desktop/Problema 3/tb_state_WAIT_CHECKSUM_TO_VERIFY_CHECKSUM.v 
# -- Compiling module tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM
# 
# Top level modules:
# 	tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM
# End time: 10:24:54 on Feb 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM
# vsim work.tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM 
# Start time: 10:24:58 on Feb 13,2019
# Loading work.tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM
# Loading work.maquina
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/clk
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/reset
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/start
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/tx_busy
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/rdy
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/rxdata
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/dataa
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/datab
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/txdata
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/result
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/done
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/wr_en
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/rdy_clr
add wave -position end  sim:/tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM/state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: T-Gamer  Hostname: DESKTOP-U26BJ62  ProcessID: 13484
#           Attempting to use alternate WLF file "./wlfth9qmag".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth9qmag
run -all
# State changed
# ** Note: $stop    : C:/Users/T-Gamer/Desktop/Problema 3/tb_state_WAIT_CHECKSUM_TO_VERIFY_CHECKSUM.v(50)
#    Time: 2530 ps  Iteration: 0  Instance: /tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM
# Break in Module tb_state_WAIT_CHECKSUM_TO_WAIT_VERIFY_CHECKSUM at C:/Users/T-Gamer/Desktop/Problema 3/tb_state_WAIT_CHECKSUM_TO_VERIFY_CHECKSUM.v line 50
# Can't move the Now cursor.
# Can't move the Now cursor.
vlog -reportprogress 300 -work work {C:/Users/T-Gamer/Desktop/Problema 3/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:37 on Feb 13,2019
# vlog -reportprogress 300 -work work C:/Users/T-Gamer/Desktop/Problema 3/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM.v 
# -- Compiling module tb_state_WAIT_DATA_TO_WAIT_CHECKSUM
# 
# Top level modules:
# 	tb_state_WAIT_DATA_TO_WAIT_CHECKSUM
# End time: 10:26:37 on Feb 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_state_WAIT_DATA_TO_WAIT_CHECKSUM
# End time: 10:26:42 on Feb 13,2019, Elapsed time: 0:01:44
# Errors: 2, Warnings: 2
# vsim work.tb_state_WAIT_DATA_TO_WAIT_CHECKSUM 
# Start time: 10:26:42 on Feb 13,2019
# Loading work.tb_state_WAIT_DATA_TO_WAIT_CHECKSUM
# Loading work.maquina
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/clk
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/reset
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/start
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/tx_busy
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/rdy
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/rxdata
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/dataa
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/datab
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/txdata
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/result
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/done
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/wr_en
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/rdy_clr
add wave -position end  sim:/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM/state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: T-Gamer  Hostname: DESKTOP-U26BJ62  ProcessID: 13484
#           Attempting to use alternate WLF file "./wlft50f1s1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft50f1s1
run -all
# State changed
# ** Note: $stop    : C:/Users/T-Gamer/Desktop/Problema 3/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM.v(52)
#    Time: 330 ps  Iteration: 0  Instance: /tb_state_WAIT_DATA_TO_WAIT_CHECKSUM
# Break in Module tb_state_WAIT_DATA_TO_WAIT_CHECKSUM at C:/Users/T-Gamer/Desktop/Problema 3/tb_state_WAIT_DATA_TO_WAIT_CHECKSUM.v line 52
# End time: 10:51:11 on Feb 13,2019, Elapsed time: 0:24:29
# Errors: 0, Warnings: 2
