<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/attribute_info/p10_nest_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2018,2021                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_OMI_REFCLOCK_SWIZZLE</id>
  <targetType>TARGET_TYPE_OMI</targetType>
  <description>
      Define OMI Ref clock/Swizzle for OCMB/Explorer..
      Mapper from OMI unit id -> ROOT CNTL 7 refclk drive enable bit
      consumer: p10_ocmb_enable
  </description>
  <valueType>uint8</valueType>
  <platInit>mrw</platInit>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_TOPOLOGY_ID_TABLE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Processor fabric topology id table. Index is the value of RA[15:19] and the
    value stored is the 4-bit topology id of the owning chip (of that space).
  </description>
  <valueType>uint8</valueType>
  <enum>INVALID = 0xff</enum>
  <array>32</array>
  <default>
    INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,
    INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,
    INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,
    INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID
  </default>
  <writeable/>
  <platInit/>
  <mrwHide/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_SL_DOMAIN</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Processor fabric SL domain (proxime) configuration.
  </description>
  <valueType>uint8</valueType>
  <enum>
    HEMISPHERE = 0x00,
    CHIP       = 0x01
  </enum>
  <platInit>mrw</platInit>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_BROADCAST_MODE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Processor fabric broadcast scope configuration.
    Provided by the MRW.
  </description>
  <valueType>uint8</valueType>
  <enum>
    1HOP_CHIP_IS_GROUP = 0x00,
    1HOP_CHIP_IS_NODE  = 0x01,
    RESERVED           = 0x02,
    2HOP_CHIP_IS_NODE  = 0x03
  </enum>
  <writeable/>
  <platInit>mrw</platInit>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_PRESENT_GROUPS</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Bit mask of group IDs which will be present in the fully configured
    CEC configuration.
      Bit 0 -> group 0 present
      Bit 1 -> group 1 present
      ...
      Bit 6 -> group 6 present
      Bit 7 -> group 7 present
  </description>
  <valueType>uint8</valueType>
  <platInit/>
  <mrwHide/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_TOPOLOGY_MODE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Processor fabric topology mode, determines format of the topology ID.
    MODE0 = GGG_C (max 8x2)
    MODE1 = GG_CC (max 4x4)
    Provided by the MRW.
  </description>
  <valueType>uint8</valueType>
  <enum>
    MODE0 = 0x00,
    MODE1 = 0x01
  </enum>
  <writeable/>
  <platInit>mrw</platInit>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_TOPOLOGY_ID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Processor fabric topology ID associated with this chip. This is a 4-bit
    field in the format specified by ATTR_PROC_FABRIC_TOPOLOGY_MODE.
    Provided by the MRW.
  </description>
  <valueType>uint8</valueType>
  <writeable/>
  <platInit>mrw</platInit>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_EFF_TOPOLOGY_ID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Processor fabric topology ID based on memory availability. If the
    master chip has memory then EFF_TOPOLOGY_ID = TOPOLOGY_ID, if not
    then the first socket with memory behind it will swap topology
    IDs with the master chip to form EFF_TOPOLOGY_ID. All else remains
    the same. This is a 4-bit field in the format specified by
    ATTR_PROC_FABRIC_TOPOLOGY_MODE.
  </description>
  <valueType>uint8</valueType>
  <writeable/>
  <platInit/>
  <mrwHide/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_SYSTEM_MASTER_CHIP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Indicates if the given chip should serve as the fabric system master.
  </description>
  <valueType>uint8</valueType>
  <enum>
    FALSE = 0x0,
    TRUE = 0x1
  </enum>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_GROUP_MASTER_CHIP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Indicates if the given chip should serve as the fabric group master.
  </description>
  <valueType>uint8</valueType>
  <enum>
    FALSE = 0x0,
    TRUE = 0x1
  </enum>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_IOHS_CONFIG_MODE</id>
  <targetType>TARGET_TYPE_IOHS</targetType>
  <description>
    Per-link optics configuration
    OPT0 = SMPA/SMPX/OCAPI
    OPT1 = SMPA/SMPX
    OPT2 = SMPA/SMPX
    OPT3 = SMPA/SMPX/OCAPI
    OPT4 = SMPA/SMPX/OCAPI
    OPT5 = SMPA/SMPX/OCAPI
    OPT6 = SMPA/SMPX/OCAPI
    OPT7 = SMPA/SMPX/OCAPI
    Provided by the MRW.
  </description>
  <valueType>uint8</valueType>
  <enum>
    SMPX   = 0x0,
    SMPA   = 0x1,
    OCAPI  = 0x2,
    UNUSED = 0x3
  </enum>
  <platInit>mrw</platInit>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_IOHS_BUS_WIDTH</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Processor optics bus width per logical link.
    Set by p10_fbc_eff_config.
  </description>
  <valueType>uint8</valueType>
  <array>8</array>
  <enum>
    1_BYTE = 0x01,
    2_BYTE = 0x02
  </enum>
  <default>2_BYTE</default>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_IOHS_DRAWER_INTERCONNECT</id>
  <targetType>TARGET_TYPE_IOHS</targetType>
  <description>
    Indicates if the link is used to connect between drawers.
    Should be considered valid only if ATTR_IOHS_CONFIG_MODE for the given
    link is configured as an SMPX or SMPA.
    Provided by the MRW.
  </description>
  <valueType>uint8</valueType>
  <enum>
    FALSE = 0x0,
    TRUE = 0x1
  </enum>
  <platInit>mrw</platInit>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_IOHS_FABRIC_TOD_CROSS_CONFIG</id>
  <targetType>TARGET_TYPE_IOHS</targetType>
  <description>
    Enable DL TOD cross-configuration to drive the TOD signal from
    the other link pair in the corner.
  </description>
  <valueType>uint8</valueType>
  <enum>
    OFF = 0x0,
    ON = 0x1
  </enum>
  <default>
    OFF
  </default>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_IOHS_FABRIC_LANE_REVERSAL</id>
  <targetType>TARGET_TYPE_IOHS</targetType>
  <description>
     Specify the lane reversal for an IOHS target.
     bit 0: overall tx lane reversal (18 tx lane reversal)
            For link pairs only, not for 50G
     bit 1: link 0 rx lane reversal (9 rx lanes)
     bit 2: link 0 tx lane reversal (9 tx lanes)
     bit 3: link 1 rx lane reversal (9 rx lanes)
     bit 4: link 1 tx lane reversal (9 tx lanes)
  </description>
  <valueType>uint8</valueType>
  <platInit/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_LINK_ACTIVE</id>
  <targetType>TARGET_TYPE_IOHS</targetType>
  <description>
    Indicates if the endpoint target is actively being used as a fabric link
  </description>
  <valueType>uint8</valueType>
  <enum>
    FALSE = 0x0,
    TRUE = 0x1
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_IOHS_LINK_TRAIN</id>
  <targetType>TARGET_TYPE_IOHS</targetType>
  <description>
    Indicates which physical sublinks should be initialized/trained
  </description>
  <valueType>uint8</valueType>
  <enum>
    BOTH      = 0x0,
    EVEN_ONLY = 0x1,
    ODD_ONLY  = 0x2,
    NONE      = 0x3
  </enum>
  <writeable/>
  <default>NONE</default>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_IOHS_LINK_SPLIT</id>
  <targetType>TARGET_TYPE_IOHS</targetType>
  <description>
    Indicates whether sublinks are statically intended to be split
    to service endpoints on distinctly different remote chips
  </description>
  <valueType>uint8</valueType>
  <enum>
    FALSE = 0x0,
    TRUE = 0x1
  </enum>
  <platInit>mrw</platInit>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_LINK_SPEED</id>
  <targetType>TARGET_TYPE_IOHS</targetType>
  <description>
    Indicates the bitrate for the link.
  </description>
  <valueType>uint16</valueType>
  <enum>
    25G  = 25,
    32G  = 32,
    50G  = 50
  </enum>
  <platInit/>
  <default>
    25G
  </default>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_X_ATTACHED_CHIP_CNFG</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    For each fabric X link on this chip, specifies whether or not the chip at the
    receiving end of the link is present and configured
  </description>
  <valueType>uint8</valueType>
  <array>8</array>
  <enum>
    FALSE     = 0x0,
    TRUE      = 0x1,
    EVEN_ONLY = 0x2,
    ODD_ONLY  = 0x3
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_X_LINKS_CNFG</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Contains the total number of active X links on this chip
  </description>
  <valueType>uint8</valueType>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_A_ATTACHED_CHIP_CNFG</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    For each fabric A link on this chip, specifies whether or not the chip at the
    receiving end of the link is present and configured
  </description>
  <valueType>uint8</valueType>
  <array>8</array>
  <enum>
    FALSE     = 0x0,
    TRUE      = 0x1,
    EVEN_ONLY = 0x2,
    ODD_ONLY  = 0x3
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_A_LINKS_CNFG</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Contains the total number of active A links on this chip
  </description>
  <valueType>uint8</valueType>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_X_ATTACHED_CHIP_ID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    For each fabric X link on this chip, specifies the fabric topology ID chip
    bits of the chip at the receiving end of the link. Should be considered valid
    only if corresponding ATTR_PROC_FABRIC_X_ATTACHED_CHIP_CNFG index is true.
  </description>
  <valueType>uint8</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_X_ATTACHED_TOPOLOGY_ID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    For each fabric X link on this chip, specifies the 5-bit fabric topology ID
    of the chip at the receiving end of the link. Should be considered valid
    only if corresponding ATTR_PROC_FABRIC_X_ATTACHED_CHIP_CNFG index is true.
  </description>
  <valueType>uint8</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_X_ATTACHED_LINK_ID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    For each fabric X link on this chip, specifies the link ID of the chip at the
    receiving end of the link. Should be considered valid only if corresponding
    ATTR_PROC_FABRIC_X_ATTACHED_CHIP_CNFG index is true.
  </description>
  <valueType>uint8</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_A_ATTACHED_CHIP_ID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    For each fabric A link on this chip, specifies the fabric topology ID chip
    bits of the chip at the receiving end of the link. Should be considered valid
    only if corresponding ATTR_PROC_FABRIC_A_ATTACHED_CHIP_CNFG index is true.
  </description>
  <valueType>uint8</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_A_ATTACHED_TOPOLOGY_ID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    For each fabric A link on this chip, specifies the 5-bit fabric topology ID
    of the chip at the receiving end of the link. Should be considered valid
    only if corresponding ATTR_PROC_FABRIC_A_ATTACHED_CHIP_CNFG index is true.
  </description>
  <valueType>uint8</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_A_ATTACHED_LINK_ID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    For each fabric A link on this chip, specifies the link ID of the chip at the
    receiving end of the link. Should be considered valid only if corresponding
    ATTR_PROC_FABRIC_A_ATTACHED_CHIP_CNFG index is true.
  </description>
  <valueType>uint8</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_X_AGGREGATE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Indicates if X links on this chip should be configured in aggregate mode.
  </description>
  <valueType>uint8</valueType>
  <enum>
    OFF = 0x0,
    ON = 0x1
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_X_ADDR_DIS</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Indicates if link should be used to carry data only (in aggregate configurations).
    Should be considered valid only if corresponding ATTR_PROC_FABRIC_X_ATTACHED_CHIP_CNFG
    index is true.
  </description>
  <valueType>uint8</valueType>
  <array>8</array>
  <enum>
    OFF = 0x0,
    ON = 0x1
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_X_LINK_DELAY</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Average of local/remote end link delay counter values.
    Used to designate coherent link in aggregate configurations.
    Should be considered valid only if corresponding ATTR_PROC_FABRIC_X_ATTACHED_CHIP_CNFG
    index is true.
  </description>
  <valueType>uint32</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_A_AGGREGATE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Indicates if A links on this chip should be configured in aggregate mode.
  </description>
  <valueType>uint8</valueType>
  <enum>
    OFF = 0x0,
    ON = 0x1
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_A_ADDR_DIS</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Indicates if link should be used to carry data only (in aggregate configurations).
    Should be considered valid only if corresponding ATTR_PROC_FABRIC_A_ATTACHED_CHIP_CNFG
    index is true.
  </description>
  <valueType>uint8</valueType>
  <array>8</array>
  <enum>
    OFF = 0x0,
    ON = 0x1
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_A_INDIRECT</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Set indirect data routing on A links
  </description>
  <valueType>uint8</valueType>
  <enum>
    OFF = 0x0,
    ON = 0x1
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_A_LINK_DELAY</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Average of local/remote end link delay counter values.
    Used to designate coherent link in aggregate configurations.
    Should be considered valid only if corresponding ATTR_PROC_FABRIC_A_ATTACHED_CHIP_CNFG
    index is true.
  </description>
  <valueType>uint32</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_LINK_TOPOLOGY_ID_TABLE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Fabric topology ID table configuration for smp links.
    Used to represent the corresponding ID for each topology ID table entry.
    Each topology ID table entry is programmed with the A/X link ID that
    routes this chip to the target chip identified by the topology ID table index.
  </description>
  <valueType>uint8</valueType>
  <enum>INVALID = 0xff</enum>
  <array>32</array>
  <default>
    INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,
    INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,
    INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,
    INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID,INVALID
  </default>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_ASYNC_MODE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Configuration for fabric asynchronous boundary crossings that exist
    between the fabric and the MC/PAU/IOHS units.
  </description>
  <valueType>uint8</valueType>
  <enum>
    PERF_MODE = 0x0,
    SAFE_MODE = 0x1
  </enum>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_DLR_PSAVE_MODE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Fabric dynamic lane reduction psave mode.
    Disabled     => psave disabled, same as forcing full width.
    Quarter      => force quarter-width links.
    Half         => force half-width links.
    Full/quarter => start full width, can drop into quarter-width mode.
    Full/half    => start full width, can drop into half-wdith mode.
  </description>
  <valueType>uint8</valueType>
  <enum>
    DISABLED     = 0x00,
    QUARTER      = 0x02,
    HALF         = 0x04,
    FULL_QUARTER = 0x0A,
    FULL_HALF    = 0x0C
  </enum>
  <platInit/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_FABRIC_CORE_FREQ_RATIO</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Processor core floor/ceiling frequency ratio used for epsilon calculations.
  </description>
  <valueType>uint8</valueType>
  <enum>
    RATIO_16_16 = 0x0,
    RATIO_15_16 = 0x1,
    RATIO_14_16 = 0x2,
    RATIO_13_16 = 0x3,
    RATIO_12_16 = 0x4,
    RATIO_11_16 = 0x5,
    RATIO_10_16 = 0x6,
    RATIO_09_16 = 0x7,
    RATIO_08_16 = 0x8
  </enum>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_EPS_GB_PERCENTAGE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Guardband percentage to apply to baseline epsilon calculations.
    A positive value can be provided to add additional guardband, or a
    negative value can be provided to reduce the guardband.

    Note that base epsilon table values have a 20% guardband by default,
    therefore, setting this attribute to -16 (for -16% guardband) will
    provide epsilon values with approximately 0% guardband.
  </description>
  <valueType>int8</valueType>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_EPS_TABLE_TYPE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Processor epsilon table type.
    Used to calculate the processor nest epsilon register values.
    Provided by the MRW.
  </description>
  <valueType>uint8</valueType>
  <enum>
    EPS_TYPE_LE = 0x01,
    EPS_TYPE_MR = 0x02,
    EPS_TYPE_HE = 0x03
  </enum>
  <platInit>mrw</platInit>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_EPS_READ_CYCLES_T0</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Calculated read tier0 epsilon protection count.
  </description>
  <valueType>uint32</valueType>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_EPS_READ_CYCLES_T1</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Calculated read tier1 epsilon protection count.
  </description>
  <valueType>uint32</valueType>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_EPS_READ_CYCLES_T2</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Calculated read tier2 epsilon protection count.
  </description>
  <valueType>uint32</valueType>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_EPS_WRITE_CYCLES_T1</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Calculated write tier1 epsilon protection count.
  </description>
  <valueType>uint32</valueType>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_EPS_WRITE_CYCLES_T2</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Calculated write tier2 epsilon protection count.
  </description>
  <valueType>uint32</valueType>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_MRW_L2_INCREASE_JITTER</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Increase the L2 re-request jitter for larger systems
  </description>
  <valueType>uint8</valueType>
  <enum>
    FALSE = 0,
    TRUE = 1
  </enum>
  <platInit/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_MRW_CONVERT_DCBZ_TO_RWITM</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Convert dcbz operations into read within to modify transactions in L2
  </description>
  <valueType>uint8</valueType>
  <enum>
    FALSE = 0,
    TRUE = 1
  </enum>
  <platInit/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_LCO_TARGETS_COUNT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Number of eligible L3 LCO targets.
  </description>
  <valueType>uint8</valueType>
  <array>3</array>
  <enum>
    CHIP = 0,
    WEST = 1,
    EAST = 2
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_LCO_TARGETS_VECTOR</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Bit vector of eligible L3 LCO targets.
    Bit 0 = EC0
    Bit 1 = EC1
    ...
    Bit 30 = EC30
    Bit 31 = EC31
  </description>
  <valueType>uint32</valueType>
  <array>3</array>
  <enum>
    CHIP = 0,
    WEST = 1,
    EAST = 2
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_LCO_TARGETS_MIN</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Minimum number of eligible L3 LCO targets.
  </description>
  <valueType>uint8</valueType>
  <array>3</array>
  <enum>
    CHIP = 0,
    WEST = 1,
    EAST = 2,
    NUM_DOMAINS = 3
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_IOHS_PHY_TO_PAU_MAPPING</id>
  <targetType>TARGET_TYPE_IOHS</targetType>
  <description>
    Effective physical link to PAU mapping (given as unit ID).
    Should be considered valid only if ATTR_IOHS_CONFIG_MODE for
    the given link is configured as OCAPI.
  </description>
  <valueType>uint8</valueType>
  <enum>INVALID = 0xff</enum>
  <writeable/>
  <default>INVALID</default>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_L2_HASH_DISABLE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Disables the L2's address hashing
  </description>
  <valueType>uint8</valueType>
  <enum>
    OFF = 0x0,
    ON = 0x1
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_L3_HASH_DISABLE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Disables the L3's address hashing
  </description>
  <valueType>uint8</valueType>
  <enum>
    OFF = 0x0,
    ON = 0x1
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_SBE_MCS_SETUP_REG_STATES</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Stores the state of registers affected by p10_sbe_mcs_setup
    To be restored in p10_revert_sbe_mcs_setup.
    Set by p10_sbe_mcs_setup.
  </description>
  <valueType>uint64</valueType>
  <array>9</array>
  <enum>
    MCFGP0 =    0,
    MCMODE0 =   1,
    MCMODE1 =   2,
    MCMODE2 =   3,
    MCPERF1 =   4,
    MCFIRMASK = 5,
    MCFIRACT0 = 6,
    MCFIRACT1 = 7,
    MCTO =      8
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_MEMORY_ENCRYPTION_ENABLED</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Attribute Indicating if Memory Encryption is enabled and what type
  </description>
  <valueType>uint8</valueType>
  <enum>
    DISABLED = 0,
    XTS = 1,
    CTR = 2
  </enum>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_SBE_MCS_SETUP_SELECTED_MC</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Store unit position of MC written to by p10_sbe_mcs_setup.
    To be used in p10_revert_sbe_setup.
  </description>
  <valueType>uint8</valueType>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_HW543384_WAR_MODE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Select workaround type to be applied if HW543384 is present
  </description>
  <valueType>uint8</valueType>
  <enum>
    NONE = 0,
    TIE_NEST_TO_PAU = 1,
    FBC_FLOW_CONTROL = 2,
    BOTH = 3
  </enum>
  <platInit/>
  <initToZero/>
</attribute>
<!-- ******************************************************************** -->
</attributes>
