+==============================+==============================+=========================================================================================================================================================================================================================================+
| Launch Setup Clock           | Launch Hold Clock            | Pin                                                                                                                                                                                                                                     |
+==============================+==============================+=========================================================================================================================================================================================================================================+
| vga_clk_design_1_clk_wiz_0_0 | vga_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/delayed_bram_addr_reg[0]/D                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB  |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB  |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB  |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][5]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][6]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][4]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][15]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][20]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][18]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][17]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][0]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][1]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][2]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[0][8]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[0][9]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][3]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[4]/R                                                                                                                                                                            |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[7]/R                                                                                                                                                                            |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[6]/R                                                                                                                                                                            |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[5]/R                                                                                                                                                                            |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/argb_reg[6]/R                                                                                                                                                                                   |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[11]/R                                                                                                                                                                           |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[8]/R                                                                                                                                                                            |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[9]/R                                                                                                                                                                            |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[10]/R                                                                                                                                                                           |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][14]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][19]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][13]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][14]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][16]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][19]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][4]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][17]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][18]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][2]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][6]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][7]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][7]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][8]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[0][7]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[0][0]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[0][6]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/argb_reg[7]/R                                                                                                                                                                                   |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[16]/R                                                                                                                                                                           |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[0][3]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[1][1]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[1][2]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[1][5]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][8]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][9]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][9]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[1][8]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[1][9]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[14]/R                                                                                                                                                                           |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[15]/R                                                                                                                                                                           |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[13]/R                                                                                                                                                                           |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[12]/R                                                                                                                                                                           |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][13]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][15]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][16]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][1]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][5]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][0]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[0][20]/R                                                                                                                                                                     |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[1][0]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[1][3]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[1][4]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[1][6]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[1][7]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[0][10]/R                                                                                                                                                               |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[0][11]/R                                                                                                                                                               |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[1][10]/R                                                                                                                                                               |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[1][11]/R                                                                                                                                                               |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/argb_reg[8]/R                                                                                                                                                                                   |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/argb_reg[4]/R                                                                                                                                                                                   |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[0][1]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/double_flop_pxl_color/ff_chain_reg[0][2]/R                                                                                                                                                                |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/vga/delay_pxl_count/ff_chain_reg[1][3]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/delayed_bram_addr_reg[0]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/argb_reg[3]/R                                                                                                                                                                                   |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/argb_reg[11]/R                                                                                                                                                                                  |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/argb_reg[5]/R                                                                                                                                                                                   |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/delayed_bram_addr_reg[1]/R                                                                                                                                                                      |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/argb_reg[0]/R                                                                                                                                                                                   |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[3]/R                                                                                                                                                                            |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[1]/R                                                                                                                                                                            |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[0]/R                                                                                                                                                                            |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[2]/R                                                                                                                                                                            |
| cpu_clk_design_1_clk_wiz_0_0 | cpu_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/argb_reg[2]/R                                                                                                                                                                                   |
| vga_clk_design_1_clk_wiz_0_0 | vga_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[16]/D                                                                                                                                                                           |
| vga_clk_design_1_clk_wiz_0_0 | vga_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[14]/D                                                                                                                                                                           |
| vga_clk_design_1_clk_wiz_0_0 | vga_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[15]/D                                                                                                                                                                           |
| vga_clk_design_1_clk_wiz_0_0 | vga_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[12]/D                                                                                                                                                                           |
| vga_clk_design_1_clk_wiz_0_0 | vga_clk_design_1_clk_wiz_0_0 | design_1_i/gpu/gpu_0/inst/color_palette/pixel_index_reg[13]/D                                                                                                                                                                           |
+------------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
