
Pandora.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c950  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  0800cbe8  0800cbe8  0001cbe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800cc74  0800cc74  0001cc74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800cc7c  0800cc7c  0001cc7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800cc80  0800cc80  0001cc80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000014  24000000  0800cc84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000014  0800cc98  00020014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  24000074  0800ccf8  00020074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f8  240000d4  0800cd58  000200d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240008cc  0800cd58  000208cc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020102  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002df52  00000000  00000000  00020145  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004ece  00000000  00000000  0004e097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ed8  00000000  00000000  00052f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001826  00000000  00000000  00054e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003e77c  00000000  00000000  00056666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002dd0f  00000000  00000000  00094de2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0018a77d  00000000  00000000  000c2af1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008428  00000000  00000000  0024d270  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  00255698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d4 	.word	0x240000d4
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800cbd0 	.word	0x0800cbd0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d8 	.word	0x240000d8
 80002d4:	0800cbd0 	.word	0x0800cbd0

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b970 	b.w	80005d0 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9e08      	ldr	r6, [sp, #32]
 800030e:	460d      	mov	r5, r1
 8000310:	4604      	mov	r4, r0
 8000312:	460f      	mov	r7, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4694      	mov	ip, r2
 800031c:	d965      	bls.n	80003ea <__udivmoddi4+0xe2>
 800031e:	fab2 f382 	clz	r3, r2
 8000322:	b143      	cbz	r3, 8000336 <__udivmoddi4+0x2e>
 8000324:	fa02 fc03 	lsl.w	ip, r2, r3
 8000328:	f1c3 0220 	rsb	r2, r3, #32
 800032c:	409f      	lsls	r7, r3
 800032e:	fa20 f202 	lsr.w	r2, r0, r2
 8000332:	4317      	orrs	r7, r2
 8000334:	409c      	lsls	r4, r3
 8000336:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800033a:	fa1f f58c 	uxth.w	r5, ip
 800033e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000342:	0c22      	lsrs	r2, r4, #16
 8000344:	fb0e 7711 	mls	r7, lr, r1, r7
 8000348:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800034c:	fb01 f005 	mul.w	r0, r1, r5
 8000350:	4290      	cmp	r0, r2
 8000352:	d90a      	bls.n	800036a <__udivmoddi4+0x62>
 8000354:	eb1c 0202 	adds.w	r2, ip, r2
 8000358:	f101 37ff 	add.w	r7, r1, #4294967295
 800035c:	f080 811c 	bcs.w	8000598 <__udivmoddi4+0x290>
 8000360:	4290      	cmp	r0, r2
 8000362:	f240 8119 	bls.w	8000598 <__udivmoddi4+0x290>
 8000366:	3902      	subs	r1, #2
 8000368:	4462      	add	r2, ip
 800036a:	1a12      	subs	r2, r2, r0
 800036c:	b2a4      	uxth	r4, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037a:	fb00 f505 	mul.w	r5, r0, r5
 800037e:	42a5      	cmp	r5, r4
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x90>
 8000382:	eb1c 0404 	adds.w	r4, ip, r4
 8000386:	f100 32ff 	add.w	r2, r0, #4294967295
 800038a:	f080 8107 	bcs.w	800059c <__udivmoddi4+0x294>
 800038e:	42a5      	cmp	r5, r4
 8000390:	f240 8104 	bls.w	800059c <__udivmoddi4+0x294>
 8000394:	4464      	add	r4, ip
 8000396:	3802      	subs	r0, #2
 8000398:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039c:	1b64      	subs	r4, r4, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	b11e      	cbz	r6, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40dc      	lsrs	r4, r3
 80003a4:	2300      	movs	r3, #0
 80003a6:	e9c6 4300 	strd	r4, r3, [r6]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0xbc>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	f000 80ed 	beq.w	8000592 <__udivmoddi4+0x28a>
 80003b8:	2100      	movs	r1, #0
 80003ba:	e9c6 0500 	strd	r0, r5, [r6]
 80003be:	4608      	mov	r0, r1
 80003c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c4:	fab3 f183 	clz	r1, r3
 80003c8:	2900      	cmp	r1, #0
 80003ca:	d149      	bne.n	8000460 <__udivmoddi4+0x158>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	d302      	bcc.n	80003d6 <__udivmoddi4+0xce>
 80003d0:	4282      	cmp	r2, r0
 80003d2:	f200 80f8 	bhi.w	80005c6 <__udivmoddi4+0x2be>
 80003d6:	1a84      	subs	r4, r0, r2
 80003d8:	eb65 0203 	sbc.w	r2, r5, r3
 80003dc:	2001      	movs	r0, #1
 80003de:	4617      	mov	r7, r2
 80003e0:	2e00      	cmp	r6, #0
 80003e2:	d0e2      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	e9c6 4700 	strd	r4, r7, [r6]
 80003e8:	e7df      	b.n	80003aa <__udivmoddi4+0xa2>
 80003ea:	b902      	cbnz	r2, 80003ee <__udivmoddi4+0xe6>
 80003ec:	deff      	udf	#255	; 0xff
 80003ee:	fab2 f382 	clz	r3, r2
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	f040 8090 	bne.w	8000518 <__udivmoddi4+0x210>
 80003f8:	1a8a      	subs	r2, r1, r2
 80003fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003fe:	fa1f fe8c 	uxth.w	lr, ip
 8000402:	2101      	movs	r1, #1
 8000404:	fbb2 f5f7 	udiv	r5, r2, r7
 8000408:	fb07 2015 	mls	r0, r7, r5, r2
 800040c:	0c22      	lsrs	r2, r4, #16
 800040e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000412:	fb0e f005 	mul.w	r0, lr, r5
 8000416:	4290      	cmp	r0, r2
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x124>
 800041a:	eb1c 0202 	adds.w	r2, ip, r2
 800041e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x122>
 8000424:	4290      	cmp	r0, r2
 8000426:	f200 80cb 	bhi.w	80005c0 <__udivmoddi4+0x2b8>
 800042a:	4645      	mov	r5, r8
 800042c:	1a12      	subs	r2, r2, r0
 800042e:	b2a4      	uxth	r4, r4
 8000430:	fbb2 f0f7 	udiv	r0, r2, r7
 8000434:	fb07 2210 	mls	r2, r7, r0, r2
 8000438:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800043c:	fb0e fe00 	mul.w	lr, lr, r0
 8000440:	45a6      	cmp	lr, r4
 8000442:	d908      	bls.n	8000456 <__udivmoddi4+0x14e>
 8000444:	eb1c 0404 	adds.w	r4, ip, r4
 8000448:	f100 32ff 	add.w	r2, r0, #4294967295
 800044c:	d202      	bcs.n	8000454 <__udivmoddi4+0x14c>
 800044e:	45a6      	cmp	lr, r4
 8000450:	f200 80bb 	bhi.w	80005ca <__udivmoddi4+0x2c2>
 8000454:	4610      	mov	r0, r2
 8000456:	eba4 040e 	sub.w	r4, r4, lr
 800045a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800045e:	e79f      	b.n	80003a0 <__udivmoddi4+0x98>
 8000460:	f1c1 0720 	rsb	r7, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 fc07 	lsr.w	ip, r2, r7
 800046a:	ea4c 0c03 	orr.w	ip, ip, r3
 800046e:	fa05 f401 	lsl.w	r4, r5, r1
 8000472:	fa20 f307 	lsr.w	r3, r0, r7
 8000476:	40fd      	lsrs	r5, r7
 8000478:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800047c:	4323      	orrs	r3, r4
 800047e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000482:	fa1f fe8c 	uxth.w	lr, ip
 8000486:	fb09 5518 	mls	r5, r9, r8, r5
 800048a:	0c1c      	lsrs	r4, r3, #16
 800048c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000490:	fb08 f50e 	mul.w	r5, r8, lr
 8000494:	42a5      	cmp	r5, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	fa00 f001 	lsl.w	r0, r0, r1
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b0>
 80004a0:	eb1c 0404 	adds.w	r4, ip, r4
 80004a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004a8:	f080 8088 	bcs.w	80005bc <__udivmoddi4+0x2b4>
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	f240 8085 	bls.w	80005bc <__udivmoddi4+0x2b4>
 80004b2:	f1a8 0802 	sub.w	r8, r8, #2
 80004b6:	4464      	add	r4, ip
 80004b8:	1b64      	subs	r4, r4, r5
 80004ba:	b29d      	uxth	r5, r3
 80004bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c0:	fb09 4413 	mls	r4, r9, r3, r4
 80004c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80004cc:	45a6      	cmp	lr, r4
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1da>
 80004d0:	eb1c 0404 	adds.w	r4, ip, r4
 80004d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80004d8:	d26c      	bcs.n	80005b4 <__udivmoddi4+0x2ac>
 80004da:	45a6      	cmp	lr, r4
 80004dc:	d96a      	bls.n	80005b4 <__udivmoddi4+0x2ac>
 80004de:	3b02      	subs	r3, #2
 80004e0:	4464      	add	r4, ip
 80004e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004e6:	fba3 9502 	umull	r9, r5, r3, r2
 80004ea:	eba4 040e 	sub.w	r4, r4, lr
 80004ee:	42ac      	cmp	r4, r5
 80004f0:	46c8      	mov	r8, r9
 80004f2:	46ae      	mov	lr, r5
 80004f4:	d356      	bcc.n	80005a4 <__udivmoddi4+0x29c>
 80004f6:	d053      	beq.n	80005a0 <__udivmoddi4+0x298>
 80004f8:	b156      	cbz	r6, 8000510 <__udivmoddi4+0x208>
 80004fa:	ebb0 0208 	subs.w	r2, r0, r8
 80004fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000502:	fa04 f707 	lsl.w	r7, r4, r7
 8000506:	40ca      	lsrs	r2, r1
 8000508:	40cc      	lsrs	r4, r1
 800050a:	4317      	orrs	r7, r2
 800050c:	e9c6 7400 	strd	r7, r4, [r6]
 8000510:	4618      	mov	r0, r3
 8000512:	2100      	movs	r1, #0
 8000514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000518:	f1c3 0120 	rsb	r1, r3, #32
 800051c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000520:	fa20 f201 	lsr.w	r2, r0, r1
 8000524:	fa25 f101 	lsr.w	r1, r5, r1
 8000528:	409d      	lsls	r5, r3
 800052a:	432a      	orrs	r2, r5
 800052c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000530:	fa1f fe8c 	uxth.w	lr, ip
 8000534:	fbb1 f0f7 	udiv	r0, r1, r7
 8000538:	fb07 1510 	mls	r5, r7, r0, r1
 800053c:	0c11      	lsrs	r1, r2, #16
 800053e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000542:	fb00 f50e 	mul.w	r5, r0, lr
 8000546:	428d      	cmp	r5, r1
 8000548:	fa04 f403 	lsl.w	r4, r4, r3
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x258>
 800054e:	eb1c 0101 	adds.w	r1, ip, r1
 8000552:	f100 38ff 	add.w	r8, r0, #4294967295
 8000556:	d22f      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 8000558:	428d      	cmp	r5, r1
 800055a:	d92d      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800055c:	3802      	subs	r0, #2
 800055e:	4461      	add	r1, ip
 8000560:	1b49      	subs	r1, r1, r5
 8000562:	b292      	uxth	r2, r2
 8000564:	fbb1 f5f7 	udiv	r5, r1, r7
 8000568:	fb07 1115 	mls	r1, r7, r5, r1
 800056c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000570:	fb05 f10e 	mul.w	r1, r5, lr
 8000574:	4291      	cmp	r1, r2
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x282>
 8000578:	eb1c 0202 	adds.w	r2, ip, r2
 800057c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000580:	d216      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 8000582:	4291      	cmp	r1, r2
 8000584:	d914      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000586:	3d02      	subs	r5, #2
 8000588:	4462      	add	r2, ip
 800058a:	1a52      	subs	r2, r2, r1
 800058c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000590:	e738      	b.n	8000404 <__udivmoddi4+0xfc>
 8000592:	4631      	mov	r1, r6
 8000594:	4630      	mov	r0, r6
 8000596:	e708      	b.n	80003aa <__udivmoddi4+0xa2>
 8000598:	4639      	mov	r1, r7
 800059a:	e6e6      	b.n	800036a <__udivmoddi4+0x62>
 800059c:	4610      	mov	r0, r2
 800059e:	e6fb      	b.n	8000398 <__udivmoddi4+0x90>
 80005a0:	4548      	cmp	r0, r9
 80005a2:	d2a9      	bcs.n	80004f8 <__udivmoddi4+0x1f0>
 80005a4:	ebb9 0802 	subs.w	r8, r9, r2
 80005a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005ac:	3b01      	subs	r3, #1
 80005ae:	e7a3      	b.n	80004f8 <__udivmoddi4+0x1f0>
 80005b0:	4645      	mov	r5, r8
 80005b2:	e7ea      	b.n	800058a <__udivmoddi4+0x282>
 80005b4:	462b      	mov	r3, r5
 80005b6:	e794      	b.n	80004e2 <__udivmoddi4+0x1da>
 80005b8:	4640      	mov	r0, r8
 80005ba:	e7d1      	b.n	8000560 <__udivmoddi4+0x258>
 80005bc:	46d0      	mov	r8, sl
 80005be:	e77b      	b.n	80004b8 <__udivmoddi4+0x1b0>
 80005c0:	3d02      	subs	r5, #2
 80005c2:	4462      	add	r2, ip
 80005c4:	e732      	b.n	800042c <__udivmoddi4+0x124>
 80005c6:	4608      	mov	r0, r1
 80005c8:	e70a      	b.n	80003e0 <__udivmoddi4+0xd8>
 80005ca:	4464      	add	r4, ip
 80005cc:	3802      	subs	r0, #2
 80005ce:	e742      	b.n	8000456 <__udivmoddi4+0x14e>

080005d0 <__aeabi_idiv0>:
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b08a      	sub	sp, #40	; 0x28
 80005d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005da:	f107 031c 	add.w	r3, r7, #28
 80005de:	2200      	movs	r2, #0
 80005e0:	601a      	str	r2, [r3, #0]
 80005e2:	605a      	str	r2, [r3, #4]
 80005e4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005e6:	463b      	mov	r3, r7
 80005e8:	2200      	movs	r2, #0
 80005ea:	601a      	str	r2, [r3, #0]
 80005ec:	605a      	str	r2, [r3, #4]
 80005ee:	609a      	str	r2, [r3, #8]
 80005f0:	60da      	str	r2, [r3, #12]
 80005f2:	611a      	str	r2, [r3, #16]
 80005f4:	615a      	str	r2, [r3, #20]
 80005f6:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80005f8:	4b2f      	ldr	r3, [pc, #188]	; (80006b8 <MX_ADC1_Init+0xe4>)
 80005fa:	4a30      	ldr	r2, [pc, #192]	; (80006bc <MX_ADC1_Init+0xe8>)
 80005fc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80005fe:	4b2e      	ldr	r3, [pc, #184]	; (80006b8 <MX_ADC1_Init+0xe4>)
 8000600:	2200      	movs	r2, #0
 8000602:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000604:	4b2c      	ldr	r3, [pc, #176]	; (80006b8 <MX_ADC1_Init+0xe4>)
 8000606:	2200      	movs	r2, #0
 8000608:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800060a:	4b2b      	ldr	r3, [pc, #172]	; (80006b8 <MX_ADC1_Init+0xe4>)
 800060c:	2200      	movs	r2, #0
 800060e:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000610:	4b29      	ldr	r3, [pc, #164]	; (80006b8 <MX_ADC1_Init+0xe4>)
 8000612:	2204      	movs	r2, #4
 8000614:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000616:	4b28      	ldr	r3, [pc, #160]	; (80006b8 <MX_ADC1_Init+0xe4>)
 8000618:	2200      	movs	r2, #0
 800061a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800061c:	4b26      	ldr	r3, [pc, #152]	; (80006b8 <MX_ADC1_Init+0xe4>)
 800061e:	2201      	movs	r2, #1
 8000620:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000622:	4b25      	ldr	r3, [pc, #148]	; (80006b8 <MX_ADC1_Init+0xe4>)
 8000624:	2201      	movs	r2, #1
 8000626:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000628:	4b23      	ldr	r3, [pc, #140]	; (80006b8 <MX_ADC1_Init+0xe4>)
 800062a:	2200      	movs	r2, #0
 800062c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800062e:	4b22      	ldr	r3, [pc, #136]	; (80006b8 <MX_ADC1_Init+0xe4>)
 8000630:	2200      	movs	r2, #0
 8000632:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000634:	4b20      	ldr	r3, [pc, #128]	; (80006b8 <MX_ADC1_Init+0xe4>)
 8000636:	2200      	movs	r2, #0
 8000638:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800063a:	4b1f      	ldr	r3, [pc, #124]	; (80006b8 <MX_ADC1_Init+0xe4>)
 800063c:	2200      	movs	r2, #0
 800063e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000640:	4b1d      	ldr	r3, [pc, #116]	; (80006b8 <MX_ADC1_Init+0xe4>)
 8000642:	2200      	movs	r2, #0
 8000644:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000646:	4b1c      	ldr	r3, [pc, #112]	; (80006b8 <MX_ADC1_Init+0xe4>)
 8000648:	2200      	movs	r2, #0
 800064a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800064c:	4b1a      	ldr	r3, [pc, #104]	; (80006b8 <MX_ADC1_Init+0xe4>)
 800064e:	2200      	movs	r2, #0
 8000650:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000654:	4818      	ldr	r0, [pc, #96]	; (80006b8 <MX_ADC1_Init+0xe4>)
 8000656:	f002 fb1f 	bl	8002c98 <HAL_ADC_Init>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000660:	f001 fa2e 	bl	8001ac0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000664:	2300      	movs	r3, #0
 8000666:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000668:	f107 031c 	add.w	r3, r7, #28
 800066c:	4619      	mov	r1, r3
 800066e:	4812      	ldr	r0, [pc, #72]	; (80006b8 <MX_ADC1_Init+0xe4>)
 8000670:	f003 fb42 	bl	8003cf8 <HAL_ADCEx_MultiModeConfigChannel>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800067a:	f001 fa21 	bl	8001ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800067e:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <MX_ADC1_Init+0xec>)
 8000680:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000682:	2306      	movs	r3, #6
 8000684:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000686:	2300      	movs	r3, #0
 8000688:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800068a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800068e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000690:	2304      	movs	r3, #4
 8000692:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000698:	2300      	movs	r3, #0
 800069a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800069c:	463b      	mov	r3, r7
 800069e:	4619      	mov	r1, r3
 80006a0:	4805      	ldr	r0, [pc, #20]	; (80006b8 <MX_ADC1_Init+0xe4>)
 80006a2:	f002 fd7d 	bl	80031a0 <HAL_ADC_ConfigChannel>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 80006ac:	f001 fa08 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006b0:	bf00      	nop
 80006b2:	3728      	adds	r7, #40	; 0x28
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	240000f0 	.word	0x240000f0
 80006bc:	40022000 	.word	0x40022000
 80006c0:	08600004 	.word	0x08600004

080006c4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b088      	sub	sp, #32
 80006c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006ca:	1d3b      	adds	r3, r7, #4
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
 80006d0:	605a      	str	r2, [r3, #4]
 80006d2:	609a      	str	r2, [r3, #8]
 80006d4:	60da      	str	r2, [r3, #12]
 80006d6:	611a      	str	r2, [r3, #16]
 80006d8:	615a      	str	r2, [r3, #20]
 80006da:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80006dc:	4b29      	ldr	r3, [pc, #164]	; (8000784 <MX_ADC2_Init+0xc0>)
 80006de:	4a2a      	ldr	r2, [pc, #168]	; (8000788 <MX_ADC2_Init+0xc4>)
 80006e0:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006e2:	4b28      	ldr	r3, [pc, #160]	; (8000784 <MX_ADC2_Init+0xc0>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 80006e8:	4b26      	ldr	r3, [pc, #152]	; (8000784 <MX_ADC2_Init+0xc0>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006ee:	4b25      	ldr	r3, [pc, #148]	; (8000784 <MX_ADC2_Init+0xc0>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006f4:	4b23      	ldr	r3, [pc, #140]	; (8000784 <MX_ADC2_Init+0xc0>)
 80006f6:	2204      	movs	r2, #4
 80006f8:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80006fa:	4b22      	ldr	r3, [pc, #136]	; (8000784 <MX_ADC2_Init+0xc0>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000700:	4b20      	ldr	r3, [pc, #128]	; (8000784 <MX_ADC2_Init+0xc0>)
 8000702:	2201      	movs	r2, #1
 8000704:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8000706:	4b1f      	ldr	r3, [pc, #124]	; (8000784 <MX_ADC2_Init+0xc0>)
 8000708:	2201      	movs	r2, #1
 800070a:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800070c:	4b1d      	ldr	r3, [pc, #116]	; (8000784 <MX_ADC2_Init+0xc0>)
 800070e:	2200      	movs	r2, #0
 8000710:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000712:	4b1c      	ldr	r3, [pc, #112]	; (8000784 <MX_ADC2_Init+0xc0>)
 8000714:	2200      	movs	r2, #0
 8000716:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000718:	4b1a      	ldr	r3, [pc, #104]	; (8000784 <MX_ADC2_Init+0xc0>)
 800071a:	2200      	movs	r2, #0
 800071c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800071e:	4b19      	ldr	r3, [pc, #100]	; (8000784 <MX_ADC2_Init+0xc0>)
 8000720:	2200      	movs	r2, #0
 8000722:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000724:	4b17      	ldr	r3, [pc, #92]	; (8000784 <MX_ADC2_Init+0xc0>)
 8000726:	2200      	movs	r2, #0
 8000728:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800072a:	4b16      	ldr	r3, [pc, #88]	; (8000784 <MX_ADC2_Init+0xc0>)
 800072c:	2200      	movs	r2, #0
 800072e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000730:	4b14      	ldr	r3, [pc, #80]	; (8000784 <MX_ADC2_Init+0xc0>)
 8000732:	2200      	movs	r2, #0
 8000734:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000738:	4812      	ldr	r0, [pc, #72]	; (8000784 <MX_ADC2_Init+0xc0>)
 800073a:	f002 faad 	bl	8002c98 <HAL_ADC_Init>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 8000744:	f001 f9bc 	bl	8001ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000748:	4b10      	ldr	r3, [pc, #64]	; (800078c <MX_ADC2_Init+0xc8>)
 800074a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800074c:	2306      	movs	r3, #6
 800074e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000750:	2300      	movs	r3, #0
 8000752:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000754:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000758:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800075a:	2304      	movs	r3, #4
 800075c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800075e:	2300      	movs	r3, #0
 8000760:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000762:	2300      	movs	r3, #0
 8000764:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000766:	1d3b      	adds	r3, r7, #4
 8000768:	4619      	mov	r1, r3
 800076a:	4806      	ldr	r0, [pc, #24]	; (8000784 <MX_ADC2_Init+0xc0>)
 800076c:	f002 fd18 	bl	80031a0 <HAL_ADC_ConfigChannel>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000776:	f001 f9a3 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800077a:	bf00      	nop
 800077c:	3720      	adds	r7, #32
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	24000154 	.word	0x24000154
 8000788:	40022100 	.word	0x40022100
 800078c:	08600004 	.word	0x08600004

08000790 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b088      	sub	sp, #32
 8000794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
 800079c:	605a      	str	r2, [r3, #4]
 800079e:	609a      	str	r2, [r3, #8]
 80007a0:	60da      	str	r2, [r3, #12]
 80007a2:	611a      	str	r2, [r3, #16]
 80007a4:	615a      	str	r2, [r3, #20]
 80007a6:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80007a8:	4b29      	ldr	r3, [pc, #164]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007aa:	4a2a      	ldr	r2, [pc, #168]	; (8000854 <MX_ADC3_Init+0xc4>)
 80007ac:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80007ae:	4b28      	ldr	r3, [pc, #160]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 80007b4:	4b26      	ldr	r3, [pc, #152]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007ba:	4b25      	ldr	r3, [pc, #148]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007bc:	2200      	movs	r2, #0
 80007be:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007c0:	4b23      	ldr	r3, [pc, #140]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007c2:	2204      	movs	r2, #4
 80007c4:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80007c6:	4b22      	ldr	r3, [pc, #136]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80007cc:	4b20      	ldr	r3, [pc, #128]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007ce:	2201      	movs	r2, #1
 80007d0:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 80007d2:	4b1f      	ldr	r3, [pc, #124]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80007d8:	4b1d      	ldr	r3, [pc, #116]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007da:	2200      	movs	r2, #0
 80007dc:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007de:	4b1c      	ldr	r3, [pc, #112]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007e4:	4b1a      	ldr	r3, [pc, #104]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80007ea:	4b19      	ldr	r3, [pc, #100]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007f0:	4b17      	ldr	r3, [pc, #92]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80007f6:	4b16      	ldr	r3, [pc, #88]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80007fc:	4b14      	ldr	r3, [pc, #80]	; (8000850 <MX_ADC3_Init+0xc0>)
 80007fe:	2200      	movs	r2, #0
 8000800:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000804:	4812      	ldr	r0, [pc, #72]	; (8000850 <MX_ADC3_Init+0xc0>)
 8000806:	f002 fa47 	bl	8002c98 <HAL_ADC_Init>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 8000810:	f001 f956 	bl	8001ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000814:	4b10      	ldr	r3, [pc, #64]	; (8000858 <MX_ADC3_Init+0xc8>)
 8000816:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000818:	2306      	movs	r3, #6
 800081a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800081c:	2300      	movs	r3, #0
 800081e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000820:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000824:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000826:	2304      	movs	r3, #4
 8000828:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800082e:	2300      	movs	r3, #0
 8000830:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000832:	1d3b      	adds	r3, r7, #4
 8000834:	4619      	mov	r1, r3
 8000836:	4806      	ldr	r0, [pc, #24]	; (8000850 <MX_ADC3_Init+0xc0>)
 8000838:	f002 fcb2 	bl	80031a0 <HAL_ADC_ConfigChannel>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_ADC3_Init+0xb6>
  {
    Error_Handler();
 8000842:	f001 f93d 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000846:	bf00      	nop
 8000848:	3720      	adds	r7, #32
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	240001b8 	.word	0x240001b8
 8000854:	58026000 	.word	0x58026000
 8000858:	21800100 	.word	0x21800100

0800085c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08e      	sub	sp, #56	; 0x38
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000864:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
 8000872:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a99      	ldr	r2, [pc, #612]	; (8000ae0 <HAL_ADC_MspInit+0x284>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d164      	bne.n	8000948 <HAL_ADC_MspInit+0xec>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800087e:	4b99      	ldr	r3, [pc, #612]	; (8000ae4 <HAL_ADC_MspInit+0x288>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	3301      	adds	r3, #1
 8000884:	4a97      	ldr	r2, [pc, #604]	; (8000ae4 <HAL_ADC_MspInit+0x288>)
 8000886:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000888:	4b96      	ldr	r3, [pc, #600]	; (8000ae4 <HAL_ADC_MspInit+0x288>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d10e      	bne.n	80008ae <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000890:	4b95      	ldr	r3, [pc, #596]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 8000892:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000896:	4a94      	ldr	r2, [pc, #592]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 8000898:	f043 0320 	orr.w	r3, r3, #32
 800089c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80008a0:	4b91      	ldr	r3, [pc, #580]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 80008a2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80008a6:	f003 0320 	and.w	r3, r3, #32
 80008aa:	623b      	str	r3, [r7, #32]
 80008ac:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ae:	4b8e      	ldr	r3, [pc, #568]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 80008b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008b4:	4a8c      	ldr	r2, [pc, #560]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 80008b6:	f043 0320 	orr.w	r3, r3, #32
 80008ba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80008be:	4b8a      	ldr	r3, [pc, #552]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 80008c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008c4:	f003 0320 	and.w	r3, r3, #32
 80008c8:	61fb      	str	r3, [r7, #28]
 80008ca:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PF11     ------> ADC1_INP2
    PF12     ------> ADC1_INP6
    */
    GPIO_InitStruct.Pin = EOS_CURRENT_Pin|KKU_CURRENT_Pin;
 80008cc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80008d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008d2:	2303      	movs	r3, #3
 80008d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d6:	2300      	movs	r3, #0
 80008d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008de:	4619      	mov	r1, r3
 80008e0:	4882      	ldr	r0, [pc, #520]	; (8000aec <HAL_ADC_MspInit+0x290>)
 80008e2:	f006 fc67 	bl	80071b4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 80008e6:	4b82      	ldr	r3, [pc, #520]	; (8000af0 <HAL_ADC_MspInit+0x294>)
 80008e8:	4a82      	ldr	r2, [pc, #520]	; (8000af4 <HAL_ADC_MspInit+0x298>)
 80008ea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80008ec:	4b80      	ldr	r3, [pc, #512]	; (8000af0 <HAL_ADC_MspInit+0x294>)
 80008ee:	2209      	movs	r2, #9
 80008f0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008f2:	4b7f      	ldr	r3, [pc, #508]	; (8000af0 <HAL_ADC_MspInit+0x294>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80008f8:	4b7d      	ldr	r3, [pc, #500]	; (8000af0 <HAL_ADC_MspInit+0x294>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80008fe:	4b7c      	ldr	r3, [pc, #496]	; (8000af0 <HAL_ADC_MspInit+0x294>)
 8000900:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000904:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000906:	4b7a      	ldr	r3, [pc, #488]	; (8000af0 <HAL_ADC_MspInit+0x294>)
 8000908:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800090c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800090e:	4b78      	ldr	r3, [pc, #480]	; (8000af0 <HAL_ADC_MspInit+0x294>)
 8000910:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000914:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000916:	4b76      	ldr	r3, [pc, #472]	; (8000af0 <HAL_ADC_MspInit+0x294>)
 8000918:	f44f 7280 	mov.w	r2, #256	; 0x100
 800091c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800091e:	4b74      	ldr	r3, [pc, #464]	; (8000af0 <HAL_ADC_MspInit+0x294>)
 8000920:	2200      	movs	r2, #0
 8000922:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000924:	4b72      	ldr	r3, [pc, #456]	; (8000af0 <HAL_ADC_MspInit+0x294>)
 8000926:	2200      	movs	r2, #0
 8000928:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800092a:	4871      	ldr	r0, [pc, #452]	; (8000af0 <HAL_ADC_MspInit+0x294>)
 800092c:	f003 fbd2 	bl	80040d4 <HAL_DMA_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <HAL_ADC_MspInit+0xde>
    {
      Error_Handler();
 8000936:	f001 f8c3 	bl	8001ac0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	4a6c      	ldr	r2, [pc, #432]	; (8000af0 <HAL_ADC_MspInit+0x294>)
 800093e:	64da      	str	r2, [r3, #76]	; 0x4c
 8000940:	4a6b      	ldr	r2, [pc, #428]	; (8000af0 <HAL_ADC_MspInit+0x294>)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000946:	e0c6      	b.n	8000ad6 <HAL_ADC_MspInit+0x27a>
  else if(adcHandle->Instance==ADC2)
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a6a      	ldr	r2, [pc, #424]	; (8000af8 <HAL_ADC_MspInit+0x29c>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d164      	bne.n	8000a1c <HAL_ADC_MspInit+0x1c0>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000952:	4b64      	ldr	r3, [pc, #400]	; (8000ae4 <HAL_ADC_MspInit+0x288>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	3301      	adds	r3, #1
 8000958:	4a62      	ldr	r2, [pc, #392]	; (8000ae4 <HAL_ADC_MspInit+0x288>)
 800095a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800095c:	4b61      	ldr	r3, [pc, #388]	; (8000ae4 <HAL_ADC_MspInit+0x288>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	2b01      	cmp	r3, #1
 8000962:	d10e      	bne.n	8000982 <HAL_ADC_MspInit+0x126>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000964:	4b60      	ldr	r3, [pc, #384]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 8000966:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800096a:	4a5f      	ldr	r2, [pc, #380]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 800096c:	f043 0320 	orr.w	r3, r3, #32
 8000970:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000974:	4b5c      	ldr	r3, [pc, #368]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 8000976:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800097a:	f003 0320 	and.w	r3, r3, #32
 800097e:	61bb      	str	r3, [r7, #24]
 8000980:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000982:	4b59      	ldr	r3, [pc, #356]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 8000984:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000988:	4a57      	ldr	r2, [pc, #348]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 800098a:	f043 0320 	orr.w	r3, r3, #32
 800098e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000992:	4b55      	ldr	r3, [pc, #340]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 8000994:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000998:	f003 0320 	and.w	r3, r3, #32
 800099c:	617b      	str	r3, [r7, #20]
 800099e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = AKB_CURRENT_Pin|SERVO_CURRENT_Pin;
 80009a0:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80009a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009a6:	2303      	movs	r3, #3
 80009a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	2300      	movs	r3, #0
 80009ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80009ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009b2:	4619      	mov	r1, r3
 80009b4:	484d      	ldr	r0, [pc, #308]	; (8000aec <HAL_ADC_MspInit+0x290>)
 80009b6:	f006 fbfd 	bl	80071b4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Stream1;
 80009ba:	4b50      	ldr	r3, [pc, #320]	; (8000afc <HAL_ADC_MspInit+0x2a0>)
 80009bc:	4a50      	ldr	r2, [pc, #320]	; (8000b00 <HAL_ADC_MspInit+0x2a4>)
 80009be:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80009c0:	4b4e      	ldr	r3, [pc, #312]	; (8000afc <HAL_ADC_MspInit+0x2a0>)
 80009c2:	220a      	movs	r2, #10
 80009c4:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009c6:	4b4d      	ldr	r3, [pc, #308]	; (8000afc <HAL_ADC_MspInit+0x2a0>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80009cc:	4b4b      	ldr	r3, [pc, #300]	; (8000afc <HAL_ADC_MspInit+0x2a0>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80009d2:	4b4a      	ldr	r3, [pc, #296]	; (8000afc <HAL_ADC_MspInit+0x2a0>)
 80009d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80009d8:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80009da:	4b48      	ldr	r3, [pc, #288]	; (8000afc <HAL_ADC_MspInit+0x2a0>)
 80009dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80009e0:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80009e2:	4b46      	ldr	r3, [pc, #280]	; (8000afc <HAL_ADC_MspInit+0x2a0>)
 80009e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009e8:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80009ea:	4b44      	ldr	r3, [pc, #272]	; (8000afc <HAL_ADC_MspInit+0x2a0>)
 80009ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009f0:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80009f2:	4b42      	ldr	r3, [pc, #264]	; (8000afc <HAL_ADC_MspInit+0x2a0>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80009f8:	4b40      	ldr	r3, [pc, #256]	; (8000afc <HAL_ADC_MspInit+0x2a0>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80009fe:	483f      	ldr	r0, [pc, #252]	; (8000afc <HAL_ADC_MspInit+0x2a0>)
 8000a00:	f003 fb68 	bl	80040d4 <HAL_DMA_Init>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <HAL_ADC_MspInit+0x1b2>
      Error_Handler();
 8000a0a:	f001 f859 	bl	8001ac0 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	4a3a      	ldr	r2, [pc, #232]	; (8000afc <HAL_ADC_MspInit+0x2a0>)
 8000a12:	64da      	str	r2, [r3, #76]	; 0x4c
 8000a14:	4a39      	ldr	r2, [pc, #228]	; (8000afc <HAL_ADC_MspInit+0x2a0>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000a1a:	e05c      	b.n	8000ad6 <HAL_ADC_MspInit+0x27a>
  else if(adcHandle->Instance==ADC3)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a38      	ldr	r2, [pc, #224]	; (8000b04 <HAL_ADC_MspInit+0x2a8>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d157      	bne.n	8000ad6 <HAL_ADC_MspInit+0x27a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000a26:	4b30      	ldr	r3, [pc, #192]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 8000a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a2c:	4a2e      	ldr	r2, [pc, #184]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 8000a2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a32:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a36:	4b2c      	ldr	r3, [pc, #176]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 8000a38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000a40:	613b      	str	r3, [r7, #16]
 8000a42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a44:	4b28      	ldr	r3, [pc, #160]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 8000a46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a4a:	4a27      	ldr	r2, [pc, #156]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 8000a4c:	f043 0320 	orr.w	r3, r3, #32
 8000a50:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a54:	4b24      	ldr	r3, [pc, #144]	; (8000ae8 <HAL_ADC_MspInit+0x28c>)
 8000a56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a5a:	f003 0320 	and.w	r3, r3, #32
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MAIN_POWER_VOLTAGE_Pin|MAIN_POWER_CURRENT_Pin|SOLENOID_CURRENT_Pin|COCKING_HANDLE_CURRENT_Pin;
 8000a62:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000a66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a68:	2303      	movs	r3, #3
 8000a6a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a74:	4619      	mov	r1, r3
 8000a76:	481d      	ldr	r0, [pc, #116]	; (8000aec <HAL_ADC_MspInit+0x290>)
 8000a78:	f006 fb9c 	bl	80071b4 <HAL_GPIO_Init>
    hdma_adc3.Instance = BDMA_Channel0;
 8000a7c:	4b22      	ldr	r3, [pc, #136]	; (8000b08 <HAL_ADC_MspInit+0x2ac>)
 8000a7e:	4a23      	ldr	r2, [pc, #140]	; (8000b0c <HAL_ADC_MspInit+0x2b0>)
 8000a80:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = BDMA_REQUEST_ADC3;
 8000a82:	4b21      	ldr	r3, [pc, #132]	; (8000b08 <HAL_ADC_MspInit+0x2ac>)
 8000a84:	2211      	movs	r2, #17
 8000a86:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a88:	4b1f      	ldr	r3, [pc, #124]	; (8000b08 <HAL_ADC_MspInit+0x2ac>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a8e:	4b1e      	ldr	r3, [pc, #120]	; (8000b08 <HAL_ADC_MspInit+0x2ac>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000a94:	4b1c      	ldr	r3, [pc, #112]	; (8000b08 <HAL_ADC_MspInit+0x2ac>)
 8000a96:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a9a:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a9c:	4b1a      	ldr	r3, [pc, #104]	; (8000b08 <HAL_ADC_MspInit+0x2ac>)
 8000a9e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000aa2:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000aa4:	4b18      	ldr	r3, [pc, #96]	; (8000b08 <HAL_ADC_MspInit+0x2ac>)
 8000aa6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000aaa:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8000aac:	4b16      	ldr	r3, [pc, #88]	; (8000b08 <HAL_ADC_MspInit+0x2ac>)
 8000aae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ab2:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000ab4:	4b14      	ldr	r3, [pc, #80]	; (8000b08 <HAL_ADC_MspInit+0x2ac>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000aba:	4813      	ldr	r0, [pc, #76]	; (8000b08 <HAL_ADC_MspInit+0x2ac>)
 8000abc:	f003 fb0a 	bl	80040d4 <HAL_DMA_Init>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <HAL_ADC_MspInit+0x26e>
      Error_Handler();
 8000ac6:	f000 fffb 	bl	8001ac0 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4a0e      	ldr	r2, [pc, #56]	; (8000b08 <HAL_ADC_MspInit+0x2ac>)
 8000ace:	64da      	str	r2, [r3, #76]	; 0x4c
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	; (8000b08 <HAL_ADC_MspInit+0x2ac>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000ad6:	bf00      	nop
 8000ad8:	3738      	adds	r7, #56	; 0x38
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	40022000 	.word	0x40022000
 8000ae4:	24000384 	.word	0x24000384
 8000ae8:	58024400 	.word	0x58024400
 8000aec:	58021400 	.word	0x58021400
 8000af0:	2400021c 	.word	0x2400021c
 8000af4:	40020010 	.word	0x40020010
 8000af8:	40022100 	.word	0x40022100
 8000afc:	24000294 	.word	0x24000294
 8000b00:	40020028 	.word	0x40020028
 8000b04:	58026000 	.word	0x58026000
 8000b08:	2400030c 	.word	0x2400030c
 8000b0c:	58025408 	.word	0x58025408

08000b10 <MX_BDMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_BDMA_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 8000b16:	4b0d      	ldr	r3, [pc, #52]	; (8000b4c <MX_BDMA_Init+0x3c>)
 8000b18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b1c:	4a0b      	ldr	r2, [pc, #44]	; (8000b4c <MX_BDMA_Init+0x3c>)
 8000b1e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b26:	4b09      	ldr	r3, [pc, #36]	; (8000b4c <MX_BDMA_Init+0x3c>)
 8000b28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b30:	607b      	str	r3, [r7, #4]
 8000b32:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* BDMA_Channel0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 0, 0);
 8000b34:	2200      	movs	r2, #0
 8000b36:	2100      	movs	r1, #0
 8000b38:	2081      	movs	r0, #129	; 0x81
 8000b3a:	f003 fa96 	bl	800406a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 8000b3e:	2081      	movs	r0, #129	; 0x81
 8000b40:	f003 faad 	bl	800409e <HAL_NVIC_EnableIRQ>

}
 8000b44:	bf00      	nop
 8000b46:	3708      	adds	r7, #8
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	58024400 	.word	0x58024400

08000b50 <maingunEncoderRead>:
	else
		return false;
}

void maingunEncoderRead(TIM_HandleTypeDef *htim)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b085      	sub	sp, #20
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
	int32_t currentCount = __HAL_TIM_GET_COUNTER(htim);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b5e:	60fb      	str	r3, [r7, #12]
	int32_t difference = currentCount - lastCount;
 8000b60:	4b16      	ldr	r3, [pc, #88]	; (8000bbc <maingunEncoderRead+0x6c>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	68fa      	ldr	r2, [r7, #12]
 8000b66:	1ad3      	subs	r3, r2, r3
 8000b68:	60bb      	str	r3, [r7, #8]

	if(pandora.switches.switches_cocking_handle_home)
 8000b6a:	4b15      	ldr	r3, [pc, #84]	; (8000bc0 <maingunEncoderRead+0x70>)
 8000b6c:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <maingunEncoderRead+0x28>
	{
		currentCount = 0;
 8000b74:	2300      	movs	r3, #0
 8000b76:	60fb      	str	r3, [r7, #12]
	}

	if(difference > 0)
 8000b78:	68bb      	ldr	r3, [r7, #8]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	dd09      	ble.n	8000b92 <maingunEncoderRead+0x42>
	{
		pandora.gun.cockingHandle.encoderRotation = FORWARD;
 8000b7e:	4b10      	ldr	r3, [pc, #64]	; (8000bc0 <maingunEncoderRead+0x70>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	731a      	strb	r2, [r3, #12]
		pandora.gun.cockingHandle.encoderCounter += difference;
 8000b84:	4b0e      	ldr	r3, [pc, #56]	; (8000bc0 <maingunEncoderRead+0x70>)
 8000b86:	689a      	ldr	r2, [r3, #8]
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	4413      	add	r3, r2
 8000b8c:	4a0c      	ldr	r2, [pc, #48]	; (8000bc0 <maingunEncoderRead+0x70>)
 8000b8e:	6093      	str	r3, [r2, #8]
 8000b90:	e00b      	b.n	8000baa <maingunEncoderRead+0x5a>
	}

	else if (difference < 0)
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	da08      	bge.n	8000baa <maingunEncoderRead+0x5a>
	{
		pandora.gun.cockingHandle.encoderRotation = BACKWARD;
 8000b98:	4b09      	ldr	r3, [pc, #36]	; (8000bc0 <maingunEncoderRead+0x70>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	731a      	strb	r2, [r3, #12]
		pandora.gun.cockingHandle.encoderCounter += difference;
 8000b9e:	4b08      	ldr	r3, [pc, #32]	; (8000bc0 <maingunEncoderRead+0x70>)
 8000ba0:	689a      	ldr	r2, [r3, #8]
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	4a06      	ldr	r2, [pc, #24]	; (8000bc0 <maingunEncoderRead+0x70>)
 8000ba8:	6093      	str	r3, [r2, #8]

	}

	lastCount = currentCount;
 8000baa:	4a04      	ldr	r2, [pc, #16]	; (8000bbc <maingunEncoderRead+0x6c>)
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	6013      	str	r3, [r2, #0]
}
 8000bb0:	bf00      	nop
 8000bb2:	3714      	adds	r7, #20
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr
 8000bbc:	24000388 	.word	0x24000388
 8000bc0:	24000570 	.word	0x24000570

08000bc4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bca:	4b11      	ldr	r3, [pc, #68]	; (8000c10 <MX_DMA_Init+0x4c>)
 8000bcc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000bd0:	4a0f      	ldr	r2, [pc, #60]	; (8000c10 <MX_DMA_Init+0x4c>)
 8000bd2:	f043 0301 	orr.w	r3, r3, #1
 8000bd6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000bda:	4b0d      	ldr	r3, [pc, #52]	; (8000c10 <MX_DMA_Init+0x4c>)
 8000bdc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000be0:	f003 0301 	and.w	r3, r3, #1
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000be8:	2200      	movs	r2, #0
 8000bea:	2100      	movs	r1, #0
 8000bec:	200b      	movs	r0, #11
 8000bee:	f003 fa3c 	bl	800406a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000bf2:	200b      	movs	r0, #11
 8000bf4:	f003 fa53 	bl	800409e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	200c      	movs	r0, #12
 8000bfe:	f003 fa34 	bl	800406a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000c02:	200c      	movs	r0, #12
 8000c04:	f003 fa4b 	bl	800409e <HAL_NVIC_EnableIRQ>

}
 8000c08:	bf00      	nop
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	58024400 	.word	0x58024400

08000c14 <function_errorCheck>:
#include "definitions.h"

extern pandoraStructer pandora;

void function_errorCheck (void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
	/************************SOLENOID_BEGIN**************************/
	if(pandora.powerManagement.solenoidCurrent > AMPER_5)
 8000c18:	4b3a      	ldr	r3, [pc, #232]	; (8000d04 <function_errorCheck+0xf0>)
 8000c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000c1e:	2b05      	cmp	r3, #5
 8000c20:	d904      	bls.n	8000c2c <function_errorCheck+0x18>
	{
		pandora.error.solenoidCurrentHigh = true;
 8000c22:	4b38      	ldr	r3, [pc, #224]	; (8000d04 <function_errorCheck+0xf0>)
 8000c24:	2201      	movs	r2, #1
 8000c26:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8000c2a:	e003      	b.n	8000c34 <function_errorCheck+0x20>
	}
	else
	{
		pandora.error.solenoidCurrentHigh = false;
 8000c2c:	4b35      	ldr	r3, [pc, #212]	; (8000d04 <function_errorCheck+0xf0>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}
	/************************SOLENOID_END****************************/

	/*********************COCKING_HANDLE_BEGIN***********************/
	if(pandora.powerManagement.cockingHandleCurrent > AMPER_5)
 8000c34:	4b33      	ldr	r3, [pc, #204]	; (8000d04 <function_errorCheck+0xf0>)
 8000c36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c3a:	2b05      	cmp	r3, #5
 8000c3c:	d904      	bls.n	8000c48 <function_errorCheck+0x34>
	{
		pandora.error.cockingHandleCurrentHigh = true;
 8000c3e:	4b31      	ldr	r3, [pc, #196]	; (8000d04 <function_errorCheck+0xf0>)
 8000c40:	2201      	movs	r2, #1
 8000c42:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8000c46:	e003      	b.n	8000c50 <function_errorCheck+0x3c>
	}
	else
	{
		pandora.error.cockingHandleCurrentHigh = false;
 8000c48:	4b2e      	ldr	r3, [pc, #184]	; (8000d04 <function_errorCheck+0xf0>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	}
	/*********************COCKING_HANDLE_END*************************/

	/************************HERCULE_BEGIN***************************/
	if(pandora.powerManagement.servoCurrent > AMPER_5)
 8000c50:	4b2c      	ldr	r3, [pc, #176]	; (8000d04 <function_errorCheck+0xf0>)
 8000c52:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000c56:	2b05      	cmp	r3, #5
 8000c58:	d904      	bls.n	8000c64 <function_errorCheck+0x50>
	{
		pandora.error.herculeCurrentHigh = true;
 8000c5a:	4b2a      	ldr	r3, [pc, #168]	; (8000d04 <function_errorCheck+0xf0>)
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8000c62:	e003      	b.n	8000c6c <function_errorCheck+0x58>
	}
	else
	{
		pandora.error.herculeCurrentHigh = false;
 8000c64:	4b27      	ldr	r3, [pc, #156]	; (8000d04 <function_errorCheck+0xf0>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	}
	/************************HERCULE_END*****************************/

	/**************************KKU_BEGIN*****************************/
	if(pandora.powerManagement.KKUCurrent > AMPER_5)
 8000c6c:	4b25      	ldr	r3, [pc, #148]	; (8000d04 <function_errorCheck+0xf0>)
 8000c6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8000c72:	2b05      	cmp	r3, #5
 8000c74:	d904      	bls.n	8000c80 <function_errorCheck+0x6c>
	{
		pandora.error.kkuCurrentHigh = true;
 8000c76:	4b23      	ldr	r3, [pc, #140]	; (8000d04 <function_errorCheck+0xf0>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8000c7e:	e003      	b.n	8000c88 <function_errorCheck+0x74>
	}
	else
	{
		pandora.error.kkuCurrentHigh = false;
 8000c80:	4b20      	ldr	r3, [pc, #128]	; (8000d04 <function_errorCheck+0xf0>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	}
	/**************************KKU_END*******************************/

	/**************************AKB_BEGIN*****************************/
	if(pandora.powerManagement.AKBCurrent > AMPER_5)
 8000c88:	4b1e      	ldr	r3, [pc, #120]	; (8000d04 <function_errorCheck+0xf0>)
 8000c8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8000c8e:	2b05      	cmp	r3, #5
 8000c90:	d904      	bls.n	8000c9c <function_errorCheck+0x88>
	{
		pandora.error.akbCurrentHigh = true;
 8000c92:	4b1c      	ldr	r3, [pc, #112]	; (8000d04 <function_errorCheck+0xf0>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 8000c9a:	e003      	b.n	8000ca4 <function_errorCheck+0x90>
	}
	else
	{
		pandora.error.akbCurrentHigh = false;
 8000c9c:	4b19      	ldr	r3, [pc, #100]	; (8000d04 <function_errorCheck+0xf0>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}
	/**************************AKB_END*******************************/

	/**************************GDB_BEGIN*****************************/
	if(pandora.powerManagement.GDBCurrent > AMPER_5)
 8000ca4:	4b17      	ldr	r3, [pc, #92]	; (8000d04 <function_errorCheck+0xf0>)
 8000ca6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8000caa:	2b05      	cmp	r3, #5
 8000cac:	d904      	bls.n	8000cb8 <function_errorCheck+0xa4>
	{
		pandora.error.gdbCurrentHigh = true;
 8000cae:	4b15      	ldr	r3, [pc, #84]	; (8000d04 <function_errorCheck+0xf0>)
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8000cb6:	e003      	b.n	8000cc0 <function_errorCheck+0xac>
	}
	else
	{
		pandora.error.gdbCurrentHigh = false;
 8000cb8:	4b12      	ldr	r3, [pc, #72]	; (8000d04 <function_errorCheck+0xf0>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	}
	/**************************GDB_END*******************************/

	/**************************EOS_BEGIN*****************************/
	if(pandora.powerManagement.EOSCurrent > AMPER_5)
 8000cc0:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <function_errorCheck+0xf0>)
 8000cc2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000cc6:	2b05      	cmp	r3, #5
 8000cc8:	d904      	bls.n	8000cd4 <function_errorCheck+0xc0>
	{
		pandora.error.eosCurrentHigh = true;
 8000cca:	4b0e      	ldr	r3, [pc, #56]	; (8000d04 <function_errorCheck+0xf0>)
 8000ccc:	2201      	movs	r2, #1
 8000cce:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8000cd2:	e003      	b.n	8000cdc <function_errorCheck+0xc8>
	}
	else
	{
		pandora.error.eosCurrentHigh = false;
 8000cd4:	4b0b      	ldr	r3, [pc, #44]	; (8000d04 <function_errorCheck+0xf0>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	}
	/**************************EOS_END*******************************/

	/************************BATTERY_BEGIN***************************/
	if(pandora.powerManagement.batteryVoltage < VOLTAGE_22)
 8000cdc:	4b09      	ldr	r3, [pc, #36]	; (8000d04 <function_errorCheck+0xf0>)
 8000cde:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8000ce2:	2b15      	cmp	r3, #21
 8000ce4:	d804      	bhi.n	8000cf0 <function_errorCheck+0xdc>
	{
		pandora.error.gdbVoltageLow = true;
 8000ce6:	4b07      	ldr	r3, [pc, #28]	; (8000d04 <function_errorCheck+0xf0>)
 8000ce8:	2201      	movs	r2, #1
 8000cea:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	else
	{
		pandora.error.gdbVoltageLow = false;
	}
	/************************BATTERY_END***************************/
}
 8000cee:	e003      	b.n	8000cf8 <function_errorCheck+0xe4>
		pandora.error.gdbVoltageLow = false;
 8000cf0:	4b04      	ldr	r3, [pc, #16]	; (8000d04 <function_errorCheck+0xf0>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	24000570 	.word	0x24000570

08000d08 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000d0c:	4b1e      	ldr	r3, [pc, #120]	; (8000d88 <MX_ETH_Init+0x80>)
 8000d0e:	4a1f      	ldr	r2, [pc, #124]	; (8000d8c <MX_ETH_Init+0x84>)
 8000d10:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000d12:	4b1f      	ldr	r3, [pc, #124]	; (8000d90 <MX_ETH_Init+0x88>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000d18:	4b1d      	ldr	r3, [pc, #116]	; (8000d90 <MX_ETH_Init+0x88>)
 8000d1a:	2280      	movs	r2, #128	; 0x80
 8000d1c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000d1e:	4b1c      	ldr	r3, [pc, #112]	; (8000d90 <MX_ETH_Init+0x88>)
 8000d20:	22e1      	movs	r2, #225	; 0xe1
 8000d22:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000d24:	4b1a      	ldr	r3, [pc, #104]	; (8000d90 <MX_ETH_Init+0x88>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000d2a:	4b19      	ldr	r3, [pc, #100]	; (8000d90 <MX_ETH_Init+0x88>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000d30:	4b17      	ldr	r3, [pc, #92]	; (8000d90 <MX_ETH_Init+0x88>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000d36:	4b14      	ldr	r3, [pc, #80]	; (8000d88 <MX_ETH_Init+0x80>)
 8000d38:	4a15      	ldr	r2, [pc, #84]	; (8000d90 <MX_ETH_Init+0x88>)
 8000d3a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000d3c:	4b12      	ldr	r3, [pc, #72]	; (8000d88 <MX_ETH_Init+0x80>)
 8000d3e:	2201      	movs	r2, #1
 8000d40:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000d42:	4b11      	ldr	r3, [pc, #68]	; (8000d88 <MX_ETH_Init+0x80>)
 8000d44:	4a13      	ldr	r2, [pc, #76]	; (8000d94 <MX_ETH_Init+0x8c>)
 8000d46:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000d48:	4b0f      	ldr	r3, [pc, #60]	; (8000d88 <MX_ETH_Init+0x80>)
 8000d4a:	4a13      	ldr	r2, [pc, #76]	; (8000d98 <MX_ETH_Init+0x90>)
 8000d4c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000d4e:	4b0e      	ldr	r3, [pc, #56]	; (8000d88 <MX_ETH_Init+0x80>)
 8000d50:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000d54:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000d56:	480c      	ldr	r0, [pc, #48]	; (8000d88 <MX_ETH_Init+0x80>)
 8000d58:	f005 fa94 	bl	8006284 <HAL_ETH_Init>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8000d62:	f000 fead 	bl	8001ac0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000d66:	2238      	movs	r2, #56	; 0x38
 8000d68:	2100      	movs	r1, #0
 8000d6a:	480c      	ldr	r0, [pc, #48]	; (8000d9c <MX_ETH_Init+0x94>)
 8000d6c:	f00b fef6 	bl	800cb5c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000d70:	4b0a      	ldr	r3, [pc, #40]	; (8000d9c <MX_ETH_Init+0x94>)
 8000d72:	2221      	movs	r2, #33	; 0x21
 8000d74:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000d76:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <MX_ETH_Init+0x94>)
 8000d78:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000d7c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000d7e:	4b07      	ldr	r3, [pc, #28]	; (8000d9c <MX_ETH_Init+0x94>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000d84:	bf00      	nop
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	240003c4 	.word	0x240003c4
 8000d8c:	40028000 	.word	0x40028000
 8000d90:	24000474 	.word	0x24000474
 8000d94:	24000074 	.word	0x24000074
 8000d98:	24000014 	.word	0x24000014
 8000d9c:	2400038c 	.word	0x2400038c

08000da0 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b08e      	sub	sp, #56	; 0x38
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
 8000db6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a49      	ldr	r2, [pc, #292]	; (8000ee4 <HAL_ETH_MspInit+0x144>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	f040 808b 	bne.w	8000eda <HAL_ETH_MspInit+0x13a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000dc4:	4b48      	ldr	r3, [pc, #288]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000dc6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000dca:	4a47      	ldr	r2, [pc, #284]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000dcc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000dd0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000dd4:	4b44      	ldr	r3, [pc, #272]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000dd6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000dda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000dde:	623b      	str	r3, [r7, #32]
 8000de0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000de2:	4b41      	ldr	r3, [pc, #260]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000de4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000de8:	4a3f      	ldr	r2, [pc, #252]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000dea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dee:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000df2:	4b3d      	ldr	r3, [pc, #244]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000df4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000df8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dfc:	61fb      	str	r3, [r7, #28]
 8000dfe:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000e00:	4b39      	ldr	r3, [pc, #228]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000e02:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e06:	4a38      	ldr	r2, [pc, #224]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000e08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e0c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e10:	4b35      	ldr	r3, [pc, #212]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000e12:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e1a:	61bb      	str	r3, [r7, #24]
 8000e1c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e1e:	4b32      	ldr	r3, [pc, #200]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000e20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e24:	4a30      	ldr	r2, [pc, #192]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000e26:	f043 0304 	orr.w	r3, r3, #4
 8000e2a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e2e:	4b2e      	ldr	r3, [pc, #184]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e34:	f003 0304 	and.w	r3, r3, #4
 8000e38:	617b      	str	r3, [r7, #20]
 8000e3a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3c:	4b2a      	ldr	r3, [pc, #168]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000e3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e42:	4a29      	ldr	r2, [pc, #164]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e4c:	4b26      	ldr	r3, [pc, #152]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000e4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e52:	f003 0301 	and.w	r3, r3, #1
 8000e56:	613b      	str	r3, [r7, #16]
 8000e58:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e5a:	4b23      	ldr	r3, [pc, #140]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000e5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e60:	4a21      	ldr	r2, [pc, #132]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000e62:	f043 0302 	orr.w	r3, r3, #2
 8000e66:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e6a:	4b1f      	ldr	r3, [pc, #124]	; (8000ee8 <HAL_ETH_MspInit+0x148>)
 8000e6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e70:	f003 0302 	and.w	r3, r3, #2
 8000e74:	60fb      	str	r3, [r7, #12]
 8000e76:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000e78:	2332      	movs	r3, #50	; 0x32
 8000e7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e80:	2300      	movs	r3, #0
 8000e82:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e84:	2300      	movs	r3, #0
 8000e86:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e88:	230b      	movs	r3, #11
 8000e8a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e90:	4619      	mov	r1, r3
 8000e92:	4816      	ldr	r0, [pc, #88]	; (8000eec <HAL_ETH_MspInit+0x14c>)
 8000e94:	f006 f98e 	bl	80071b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000e98:	2386      	movs	r3, #134	; 0x86
 8000e9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ea8:	230b      	movs	r3, #11
 8000eaa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	480f      	ldr	r0, [pc, #60]	; (8000ef0 <HAL_ETH_MspInit+0x150>)
 8000eb4:	f006 f97e 	bl	80071b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000eb8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000ebc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000eca:	230b      	movs	r3, #11
 8000ecc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ece:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4807      	ldr	r0, [pc, #28]	; (8000ef4 <HAL_ETH_MspInit+0x154>)
 8000ed6:	f006 f96d 	bl	80071b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8000eda:	bf00      	nop
 8000edc:	3738      	adds	r7, #56	; 0x38
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40028000 	.word	0x40028000
 8000ee8:	58024400 	.word	0x58024400
 8000eec:	58020800 	.word	0x58020800
 8000ef0:	58020000 	.word	0x58020000
 8000ef4:	58020400 	.word	0x58020400

08000ef8 <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000efc:	4b2e      	ldr	r3, [pc, #184]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000efe:	4a2f      	ldr	r2, [pc, #188]	; (8000fbc <MX_FDCAN2_Init+0xc4>)
 8000f00:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000f02:	4b2d      	ldr	r3, [pc, #180]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000f08:	4b2b      	ldr	r3, [pc, #172]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000f0e:	4b2a      	ldr	r3, [pc, #168]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000f14:	4b28      	ldr	r3, [pc, #160]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000f1a:	4b27      	ldr	r3, [pc, #156]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8000f20:	4b25      	ldr	r3, [pc, #148]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f22:	2210      	movs	r2, #16
 8000f24:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000f26:	4b24      	ldr	r3, [pc, #144]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8000f2c:	4b22      	ldr	r3, [pc, #136]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f2e:	2202      	movs	r2, #2
 8000f30:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8000f32:	4b21      	ldr	r3, [pc, #132]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f34:	2202      	movs	r2, #2
 8000f36:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000f38:	4b1f      	ldr	r3, [pc, #124]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000f3e:	4b1e      	ldr	r3, [pc, #120]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f40:	2201      	movs	r2, #1
 8000f42:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000f44:	4b1c      	ldr	r3, [pc, #112]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8000f4a:	4b1b      	ldr	r3, [pc, #108]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000f50:	4b19      	ldr	r3, [pc, #100]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 8000f56:	4b18      	ldr	r3, [pc, #96]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 8000f5c:	4b16      	ldr	r3, [pc, #88]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 8000f62:	4b15      	ldr	r3, [pc, #84]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000f68:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8000f6e:	4b12      	ldr	r3, [pc, #72]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000f74:	4b10      	ldr	r3, [pc, #64]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f76:	2204      	movs	r2, #4
 8000f78:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8000f7a:	4b0f      	ldr	r3, [pc, #60]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000f80:	4b0d      	ldr	r3, [pc, #52]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f82:	2204      	movs	r2, #4
 8000f84:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8000f86:	4b0c      	ldr	r3, [pc, #48]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8000f8c:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 8000f92:	4b09      	ldr	r3, [pc, #36]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000f98:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000f9e:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000fa0:	2204      	movs	r2, #4
 8000fa2:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000fa4:	4804      	ldr	r0, [pc, #16]	; (8000fb8 <MX_FDCAN2_Init+0xc0>)
 8000fa6:	f005 fda1 	bl	8006aec <HAL_FDCAN_Init>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8000fb0:	f000 fd86 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	2400047c 	.word	0x2400047c
 8000fbc:	4000a400 	.word	0x4000a400

08000fc0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b0ba      	sub	sp, #232	; 0xe8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fd8:	f107 0310 	add.w	r3, r7, #16
 8000fdc:	22c0      	movs	r2, #192	; 0xc0
 8000fde:	2100      	movs	r1, #0
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f00b fdbb 	bl	800cb5c <memset>
  if(fdcanHandle->Instance==FDCAN2)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a27      	ldr	r2, [pc, #156]	; (8001088 <HAL_FDCAN_MspInit+0xc8>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d146      	bne.n	800107e <HAL_FDCAN_MspInit+0xbe>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000ff0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000ff4:	f04f 0300 	mov.w	r3, #0
 8000ff8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000ffc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001000:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001004:	f107 0310 	add.w	r3, r7, #16
 8001008:	4618      	mov	r0, r3
 800100a:	f007 fbf1 	bl	80087f0 <HAL_RCCEx_PeriphCLKConfig>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001014:	f000 fd54 	bl	8001ac0 <Error_Handler>
    }

    /* FDCAN2 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001018:	4b1c      	ldr	r3, [pc, #112]	; (800108c <HAL_FDCAN_MspInit+0xcc>)
 800101a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800101e:	4a1b      	ldr	r2, [pc, #108]	; (800108c <HAL_FDCAN_MspInit+0xcc>)
 8001020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001024:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8001028:	4b18      	ldr	r3, [pc, #96]	; (800108c <HAL_FDCAN_MspInit+0xcc>)
 800102a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800102e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001036:	4b15      	ldr	r3, [pc, #84]	; (800108c <HAL_FDCAN_MspInit+0xcc>)
 8001038:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800103c:	4a13      	ldr	r2, [pc, #76]	; (800108c <HAL_FDCAN_MspInit+0xcc>)
 800103e:	f043 0302 	orr.w	r3, r3, #2
 8001042:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001046:	4b11      	ldr	r3, [pc, #68]	; (800108c <HAL_FDCAN_MspInit+0xcc>)
 8001048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800104c:	f003 0302 	and.w	r3, r3, #2
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB5     ------> FDCAN2_RX
    PB6     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001054:	2360      	movs	r3, #96	; 0x60
 8001056:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105a:	2302      	movs	r3, #2
 800105c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001066:	2300      	movs	r3, #0
 8001068:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800106c:	2309      	movs	r3, #9
 800106e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001072:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001076:	4619      	mov	r1, r3
 8001078:	4805      	ldr	r0, [pc, #20]	; (8001090 <HAL_FDCAN_MspInit+0xd0>)
 800107a:	f006 f89b 	bl	80071b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 800107e:	bf00      	nop
 8001080:	37e8      	adds	r7, #232	; 0xe8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	4000a400 	.word	0x4000a400
 800108c:	58024400 	.word	0x58024400
 8001090:	58020400 	.word	0x58020400

08001094 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08e      	sub	sp, #56	; 0x38
 8001098:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]
 80010a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010aa:	4b6b      	ldr	r3, [pc, #428]	; (8001258 <MX_GPIO_Init+0x1c4>)
 80010ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010b0:	4a69      	ldr	r2, [pc, #420]	; (8001258 <MX_GPIO_Init+0x1c4>)
 80010b2:	f043 0320 	orr.w	r3, r3, #32
 80010b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010ba:	4b67      	ldr	r3, [pc, #412]	; (8001258 <MX_GPIO_Init+0x1c4>)
 80010bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010c0:	f003 0320 	and.w	r3, r3, #32
 80010c4:	623b      	str	r3, [r7, #32]
 80010c6:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010c8:	4b63      	ldr	r3, [pc, #396]	; (8001258 <MX_GPIO_Init+0x1c4>)
 80010ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010ce:	4a62      	ldr	r2, [pc, #392]	; (8001258 <MX_GPIO_Init+0x1c4>)
 80010d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010d8:	4b5f      	ldr	r3, [pc, #380]	; (8001258 <MX_GPIO_Init+0x1c4>)
 80010da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010e2:	61fb      	str	r3, [r7, #28]
 80010e4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e6:	4b5c      	ldr	r3, [pc, #368]	; (8001258 <MX_GPIO_Init+0x1c4>)
 80010e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010ec:	4a5a      	ldr	r2, [pc, #360]	; (8001258 <MX_GPIO_Init+0x1c4>)
 80010ee:	f043 0304 	orr.w	r3, r3, #4
 80010f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010f6:	4b58      	ldr	r3, [pc, #352]	; (8001258 <MX_GPIO_Init+0x1c4>)
 80010f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010fc:	f003 0304 	and.w	r3, r3, #4
 8001100:	61bb      	str	r3, [r7, #24]
 8001102:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001104:	4b54      	ldr	r3, [pc, #336]	; (8001258 <MX_GPIO_Init+0x1c4>)
 8001106:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800110a:	4a53      	ldr	r2, [pc, #332]	; (8001258 <MX_GPIO_Init+0x1c4>)
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001114:	4b50      	ldr	r3, [pc, #320]	; (8001258 <MX_GPIO_Init+0x1c4>)
 8001116:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001122:	4b4d      	ldr	r3, [pc, #308]	; (8001258 <MX_GPIO_Init+0x1c4>)
 8001124:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001128:	4a4b      	ldr	r2, [pc, #300]	; (8001258 <MX_GPIO_Init+0x1c4>)
 800112a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800112e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001132:	4b49      	ldr	r3, [pc, #292]	; (8001258 <MX_GPIO_Init+0x1c4>)
 8001134:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001138:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800113c:	613b      	str	r3, [r7, #16]
 800113e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001140:	4b45      	ldr	r3, [pc, #276]	; (8001258 <MX_GPIO_Init+0x1c4>)
 8001142:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001146:	4a44      	ldr	r2, [pc, #272]	; (8001258 <MX_GPIO_Init+0x1c4>)
 8001148:	f043 0310 	orr.w	r3, r3, #16
 800114c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001150:	4b41      	ldr	r3, [pc, #260]	; (8001258 <MX_GPIO_Init+0x1c4>)
 8001152:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001156:	f003 0310 	and.w	r3, r3, #16
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800115e:	4b3e      	ldr	r3, [pc, #248]	; (8001258 <MX_GPIO_Init+0x1c4>)
 8001160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001164:	4a3c      	ldr	r2, [pc, #240]	; (8001258 <MX_GPIO_Init+0x1c4>)
 8001166:	f043 0302 	orr.w	r3, r3, #2
 800116a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800116e:	4b3a      	ldr	r3, [pc, #232]	; (8001258 <MX_GPIO_Init+0x1c4>)
 8001170:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	60bb      	str	r3, [r7, #8]
 800117a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800117c:	4b36      	ldr	r3, [pc, #216]	; (8001258 <MX_GPIO_Init+0x1c4>)
 800117e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001182:	4a35      	ldr	r2, [pc, #212]	; (8001258 <MX_GPIO_Init+0x1c4>)
 8001184:	f043 0308 	orr.w	r3, r3, #8
 8001188:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800118c:	4b32      	ldr	r3, [pc, #200]	; (8001258 <MX_GPIO_Init+0x1c4>)
 800118e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001192:	f003 0308 	and.w	r3, r3, #8
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, COCKING_HANDLE_DRV_H_BACKWARD_Pin|COCKING_HANDLE_DRV_H_FORWARD_Pin|COCKING_HANDLE_POWER_Pin|SOLENOID_POWER_Pin
 800119a:	2200      	movs	r2, #0
 800119c:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 80011a0:	482e      	ldr	r0, [pc, #184]	; (800125c <MX_GPIO_Init+0x1c8>)
 80011a2:	f006 f9b7 	bl	8007514 <HAL_GPIO_WritePin>
                          |SOLENOID_DRV_2_Pin|SOLENOID_DRV_1_Pin|SOLENOID_DRV_H_REVERSE_Pin|SOLENOID_DRV_H_FORWARD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CASE_LED_GPIO_Port, CASE_LED_Pin, GPIO_PIN_RESET);
 80011a6:	2200      	movs	r2, #0
 80011a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011ac:	482c      	ldr	r0, [pc, #176]	; (8001260 <MX_GPIO_Init+0x1cc>)
 80011ae:	f006 f9b1 	bl	8007514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, EOS_POWER_Pin|SERVO_POWER_Pin|AKB_POWER_Pin|KKU_POWER_Pin
 80011b2:	2200      	movs	r2, #0
 80011b4:	f64d 6121 	movw	r1, #56865	; 0xde21
 80011b8:	482a      	ldr	r0, [pc, #168]	; (8001264 <MX_GPIO_Init+0x1d0>)
 80011ba:	f006 f9ab 	bl	8007514 <HAL_GPIO_WritePin>
                          |BRAKE_DRV_12V_Pin|BRAKE_DRV_28V_Pin|EMERGENCY_STOP_RESET_Pin|SYSTEM_ON_OFFD5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = COCKING_HANDLE_DRV_H_BACKWARD_Pin|COCKING_HANDLE_DRV_H_FORWARD_Pin|COCKING_HANDLE_POWER_Pin|SOLENOID_POWER_Pin
 80011be:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 80011c2:	627b      	str	r3, [r7, #36]	; 0x24
                          |SOLENOID_DRV_2_Pin|SOLENOID_DRV_1_Pin|SOLENOID_DRV_H_REVERSE_Pin|SOLENOID_DRV_H_FORWARD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c4:	2301      	movs	r3, #1
 80011c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011cc:	2300      	movs	r3, #0
 80011ce:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011d4:	4619      	mov	r1, r3
 80011d6:	4821      	ldr	r0, [pc, #132]	; (800125c <MX_GPIO_Init+0x1c8>)
 80011d8:	f005 ffec 	bl	80071b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CASE_LED_Pin;
 80011dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80011e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e2:	2301      	movs	r3, #1
 80011e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ea:	2300      	movs	r3, #0
 80011ec:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CASE_LED_GPIO_Port, &GPIO_InitStruct);
 80011ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011f2:	4619      	mov	r1, r3
 80011f4:	481a      	ldr	r0, [pc, #104]	; (8001260 <MX_GPIO_Init+0x1cc>)
 80011f6:	f005 ffdd 	bl	80071b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = EOS_POWER_Pin|SERVO_POWER_Pin|AKB_POWER_Pin|KKU_POWER_Pin
 80011fa:	f64d 6321 	movw	r3, #56865	; 0xde21
 80011fe:	627b      	str	r3, [r7, #36]	; 0x24
                          |BRAKE_DRV_12V_Pin|BRAKE_DRV_28V_Pin|EMERGENCY_STOP_RESET_Pin|SYSTEM_ON_OFFD5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001200:	2301      	movs	r3, #1
 8001202:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001204:	2300      	movs	r3, #0
 8001206:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001208:	2300      	movs	r3, #0
 800120a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800120c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001210:	4619      	mov	r1, r3
 8001212:	4814      	ldr	r0, [pc, #80]	; (8001264 <MX_GPIO_Init+0x1d0>)
 8001214:	f005 ffce 	bl	80071b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = EMERGENCY_STOP_FEEDBACK_Pin|SYSTEM_ON_OFF_Pin|SWITCHES_FIRE_ORDER_Pin|SWITCHES_SAFETY_Pin
 8001218:	23de      	movs	r3, #222	; 0xde
 800121a:	627b      	str	r3, [r7, #36]	; 0x24
                          |SWITCHES_COCKING_HANDLE_ORDER_Pin|SWITCHES_MOVEMENT_ALLOWED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800121c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001220:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001226:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800122a:	4619      	mov	r1, r3
 800122c:	480d      	ldr	r0, [pc, #52]	; (8001264 <MX_GPIO_Init+0x1d0>)
 800122e:	f005 ffc1 	bl	80071b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin */
  GPIO_InitStruct.Pin = SWITCHES_SMGA_Pin|SWITCHES_SYSTEM_ON_OFF_Pin|SWITCHES_CREW_1_Pin|SWITCHES_CREW_2_Pin
 8001232:	f44f 5378 	mov.w	r3, #15872	; 0x3e00
 8001236:	627b      	str	r3, [r7, #36]	; 0x24
                          |SWITCHES_COCKING_HANDLE_HOME_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001238:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800123c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123e:	2300      	movs	r3, #0
 8001240:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001242:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001246:	4619      	mov	r1, r3
 8001248:	4804      	ldr	r0, [pc, #16]	; (800125c <MX_GPIO_Init+0x1c8>)
 800124a:	f005 ffb3 	bl	80071b4 <HAL_GPIO_Init>

}
 800124e:	bf00      	nop
 8001250:	3738      	adds	r7, #56	; 0x38
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	58024400 	.word	0x58024400
 800125c:	58021800 	.word	0x58021800
 8001260:	58021000 	.word	0x58021000
 8001264:	58020c00 	.word	0x58020c00

08001268 <gunControl_getShotInterval>:

// global structer
extern pandoraStructer pandora;

static uint32_t gunControl_getShotInterval(uint16_t rpm)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	80fb      	strh	r3, [r7, #6]
    return 60000 / rpm;
 8001272:	88fb      	ldrh	r3, [r7, #6]
 8001274:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001278:	fb92 f3f3 	sdiv	r3, r2, r3
}
 800127c:	4618      	mov	r0, r3
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <gunControl_Init>:

void gunControl_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
	SOLENOID(SOLENOID_DRV_1,OFF);
 800128c:	2200      	movs	r2, #0
 800128e:	2140      	movs	r1, #64	; 0x40
 8001290:	481d      	ldr	r0, [pc, #116]	; (8001308 <gunControl_Init+0x80>)
 8001292:	f006 f93f 	bl	8007514 <HAL_GPIO_WritePin>

	pandora.gun.configurations.fastRpm 				= pandora.eeprom.fastRpm;
 8001296:	4b1d      	ldr	r3, [pc, #116]	; (800130c <gunControl_Init+0x84>)
 8001298:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 800129c:	4b1b      	ldr	r3, [pc, #108]	; (800130c <gunControl_Init+0x84>)
 800129e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	pandora.gun.configurations.slowRpm 				= pandora.eeprom.slowRpm;
 80012a2:	4b1a      	ldr	r3, [pc, #104]	; (800130c <gunControl_Init+0x84>)
 80012a4:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 80012a8:	4b18      	ldr	r3, [pc, #96]	; (800130c <gunControl_Init+0x84>)
 80012aa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	pandora.gun.configurations.solenoidTime 		= pandora.eeprom.solenoidTime;
 80012ae:	4b17      	ldr	r3, [pc, #92]	; (800130c <gunControl_Init+0x84>)
 80012b0:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
 80012b4:	4b15      	ldr	r3, [pc, #84]	; (800130c <gunControl_Init+0x84>)
 80012b6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	pandora.gun.configurations.solenoidActiveTime  	= pandora.eeprom.solenoidActiveTime;
 80012ba:	4b14      	ldr	r3, [pc, #80]	; (800130c <gunControl_Init+0x84>)
 80012bc:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
 80012c0:	4b12      	ldr	r3, [pc, #72]	; (800130c <gunControl_Init+0x84>)
 80012c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	pandora.gun.configurations.solenoidPassiveTime 	= pandora.eeprom.solenoidPassiveTime;
 80012c6:	4b11      	ldr	r3, [pc, #68]	; (800130c <gunControl_Init+0x84>)
 80012c8:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 80012cc:	4b0f      	ldr	r3, [pc, #60]	; (800130c <gunControl_Init+0x84>)
 80012ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	pandora.gun.configurations.fireMode 			= pandora.eeprom.fireMode;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	; (800130c <gunControl_Init+0x84>)
 80012d4:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 80012d8:	4b0c      	ldr	r3, [pc, #48]	; (800130c <gunControl_Init+0x84>)
 80012da:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	pandora.states.solenoidActive 		= false;
 80012de:	4b0b      	ldr	r3, [pc, #44]	; (800130c <gunControl_Init+0x84>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	pandora.states.triggerHeld 			= false;
 80012e6:	4b09      	ldr	r3, [pc, #36]	; (800130c <gunControl_Init+0x84>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	pandora.states.changeTime 			= 0;
 80012ee:	4b07      	ldr	r3, [pc, #28]	; (800130c <gunControl_Init+0x84>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	645a      	str	r2, [r3, #68]	; 0x44
	pandora.states.burstCounter 		= 0;
 80012f4:	4b05      	ldr	r3, [pc, #20]	; (800130c <gunControl_Init+0x84>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	pandora.states.ammoCounter			= 0;
 80012fc:	4b03      	ldr	r3, [pc, #12]	; (800130c <gunControl_Init+0x84>)
 80012fe:	2200      	movs	r2, #0
 8001300:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	58021800 	.word	0x58021800
 800130c:	24000570 	.word	0x24000570

08001310 <gunControl_SetMode>:

void gunControl_SetMode(FireMode_t mode)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	71fb      	strb	r3, [r7, #7]
    pandora.gun.configurations.fireMode = mode;
 800131a:	4a05      	ldr	r2, [pc, #20]	; (8001330 <gunControl_SetMode+0x20>)
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
}
 8001322:	bf00      	nop
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	24000570 	.word	0x24000570

08001334 <gunControl_TriggerPressed>:

void gunControl_TriggerPressed(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
    pandora.states.triggerHeld = true;
 8001338:	4b18      	ldr	r3, [pc, #96]	; (800139c <gunControl_TriggerPressed+0x68>)
 800133a:	2201      	movs	r2, #1
 800133c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    pandora.states.burstCounter = 0;
 8001340:	4b16      	ldr	r3, [pc, #88]	; (800139c <gunControl_TriggerPressed+0x68>)
 8001342:	2200      	movs	r2, #0
 8001344:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pandora.states.changeTime = HAL_GetTick();
 8001348:	f001 fa6e 	bl	8002828 <HAL_GetTick>
 800134c:	4603      	mov	r3, r0
 800134e:	4a13      	ldr	r2, [pc, #76]	; (800139c <gunControl_TriggerPressed+0x68>)
 8001350:	6453      	str	r3, [r2, #68]	; 0x44

    if (pandora.gun.configurations.fireMode == FIRE_MODE_SINGLE)
 8001352:	4b12      	ldr	r3, [pc, #72]	; (800139c <gunControl_TriggerPressed+0x68>)
 8001354:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001358:	2b00      	cmp	r3, #0
 800135a:	d109      	bne.n	8001370 <gunControl_TriggerPressed+0x3c>
    {
        SOLENOID(SOLENOID_DRV_1,ON);
 800135c:	2201      	movs	r2, #1
 800135e:	2140      	movs	r1, #64	; 0x40
 8001360:	480f      	ldr	r0, [pc, #60]	; (80013a0 <gunControl_TriggerPressed+0x6c>)
 8001362:	f006 f8d7 	bl	8007514 <HAL_GPIO_WritePin>
        pandora.states.solenoidActive = true;
 8001366:	4b0d      	ldr	r3, [pc, #52]	; (800139c <gunControl_TriggerPressed+0x68>)
 8001368:	2201      	movs	r2, #1
 800136a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    else if (pandora.gun.configurations.fireMode == FIRE_MODE_FAST_BURST_3 || pandora.gun.configurations.fireMode == FIRE_MODE_FAST_BURST_5)
    {
        pandora.states.solenoidActive = true;
        SOLENOID(SOLENOID_DRV_1,ON);
    }
}
 800136e:	e012      	b.n	8001396 <gunControl_TriggerPressed+0x62>
    else if (pandora.gun.configurations.fireMode == FIRE_MODE_FAST_BURST_3 || pandora.gun.configurations.fireMode == FIRE_MODE_FAST_BURST_5)
 8001370:	4b0a      	ldr	r3, [pc, #40]	; (800139c <gunControl_TriggerPressed+0x68>)
 8001372:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001376:	2b02      	cmp	r3, #2
 8001378:	d004      	beq.n	8001384 <gunControl_TriggerPressed+0x50>
 800137a:	4b08      	ldr	r3, [pc, #32]	; (800139c <gunControl_TriggerPressed+0x68>)
 800137c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001380:	2b03      	cmp	r3, #3
 8001382:	d108      	bne.n	8001396 <gunControl_TriggerPressed+0x62>
        pandora.states.solenoidActive = true;
 8001384:	4b05      	ldr	r3, [pc, #20]	; (800139c <gunControl_TriggerPressed+0x68>)
 8001386:	2201      	movs	r2, #1
 8001388:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        SOLENOID(SOLENOID_DRV_1,ON);
 800138c:	2201      	movs	r2, #1
 800138e:	2140      	movs	r1, #64	; 0x40
 8001390:	4803      	ldr	r0, [pc, #12]	; (80013a0 <gunControl_TriggerPressed+0x6c>)
 8001392:	f006 f8bf 	bl	8007514 <HAL_GPIO_WritePin>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	24000570 	.word	0x24000570
 80013a0:	58021800 	.word	0x58021800

080013a4 <gunControl_TriggerReleased>:

void gunControl_TriggerReleased(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
    pandora.states.triggerHeld = false;
 80013a8:	4b09      	ldr	r3, [pc, #36]	; (80013d0 <gunControl_TriggerReleased+0x2c>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    pandora.states.solenoidActive = false;
 80013b0:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <gunControl_TriggerReleased+0x2c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    pandora.states.burstCounter = 0;
 80013b8:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <gunControl_TriggerReleased+0x2c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    SOLENOID(SOLENOID_DRV_1,OFF);
 80013c0:	2200      	movs	r2, #0
 80013c2:	2140      	movs	r1, #64	; 0x40
 80013c4:	4803      	ldr	r0, [pc, #12]	; (80013d4 <gunControl_TriggerReleased+0x30>)
 80013c6:	f006 f8a5 	bl	8007514 <HAL_GPIO_WritePin>
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	24000570 	.word	0x24000570
 80013d4:	58021800 	.word	0x58021800

080013d8 <gunControl_Process>:

void gunControl_Process(uint32_t now)
{
 80013d8:	b590      	push	{r4, r7, lr}
 80013da:	b085      	sub	sp, #20
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
    if (!pandora.states.triggerHeld && pandora.gun.configurations.fireMode != FIRE_MODE_SINGLE) return;
 80013e0:	4bac      	ldr	r3, [pc, #688]	; (8001694 <gunControl_Process+0x2bc>)
 80013e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013e6:	f083 0301 	eor.w	r3, r3, #1
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d005      	beq.n	80013fc <gunControl_Process+0x24>
 80013f0:	4ba8      	ldr	r3, [pc, #672]	; (8001694 <gunControl_Process+0x2bc>)
 80013f2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	f040 8149 	bne.w	800168e <gunControl_Process+0x2b6>

    switch (pandora.gun.configurations.fireMode)
 80013fc:	4ba5      	ldr	r3, [pc, #660]	; (8001694 <gunControl_Process+0x2bc>)
 80013fe:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001402:	2b06      	cmp	r3, #6
 8001404:	f200 814a 	bhi.w	800169c <gunControl_Process+0x2c4>
 8001408:	a201      	add	r2, pc, #4	; (adr r2, 8001410 <gunControl_Process+0x38>)
 800140a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800140e:	bf00      	nop
 8001410:	0800142d 	.word	0x0800142d
 8001414:	0800146b 	.word	0x0800146b
 8001418:	080014eb 	.word	0x080014eb
 800141c:	080014eb 	.word	0x080014eb
 8001420:	08001551 	.word	0x08001551
 8001424:	080015d9 	.word	0x080015d9
 8001428:	080015d9 	.word	0x080015d9
    {
        case FIRE_MODE_SINGLE:
            if (pandora.states.solenoidActive && now - pandora.states.changeTime >= pandora.gun.configurations.solenoidTime)
 800142c:	4b99      	ldr	r3, [pc, #612]	; (8001694 <gunControl_Process+0x2bc>)
 800142e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001432:	2b00      	cmp	r3, #0
 8001434:	f000 8134 	beq.w	80016a0 <gunControl_Process+0x2c8>
 8001438:	4b96      	ldr	r3, [pc, #600]	; (8001694 <gunControl_Process+0x2bc>)
 800143a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	4a94      	ldr	r2, [pc, #592]	; (8001694 <gunControl_Process+0x2bc>)
 8001442:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8001446:	4293      	cmp	r3, r2
 8001448:	f0c0 812a 	bcc.w	80016a0 <gunControl_Process+0x2c8>
            {
            	SOLENOID(SOLENOID_DRV_1,OFF);
 800144c:	2200      	movs	r2, #0
 800144e:	2140      	movs	r1, #64	; 0x40
 8001450:	4891      	ldr	r0, [pc, #580]	; (8001698 <gunControl_Process+0x2c0>)
 8001452:	f006 f85f 	bl	8007514 <HAL_GPIO_WritePin>
                pandora.states.solenoidActive = false;
 8001456:	4b8f      	ldr	r3, [pc, #572]	; (8001694 <gunControl_Process+0x2bc>)
 8001458:	2200      	movs	r2, #0
 800145a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                pandora.states.ammoCounter++;
 800145e:	4b8d      	ldr	r3, [pc, #564]	; (8001694 <gunControl_Process+0x2bc>)
 8001460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001462:	3301      	adds	r3, #1
 8001464:	4a8b      	ldr	r2, [pc, #556]	; (8001694 <gunControl_Process+0x2bc>)
 8001466:	64d3      	str	r3, [r2, #76]	; 0x4c
            }
            break;
 8001468:	e11a      	b.n	80016a0 <gunControl_Process+0x2c8>

        case FIRE_MODE_FAST_AUTO:
            if (pandora.states.solenoidActive && now - pandora.states.changeTime >= pandora.gun.configurations.solenoidActiveTime)
 800146a:	4b8a      	ldr	r3, [pc, #552]	; (8001694 <gunControl_Process+0x2bc>)
 800146c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001470:	2b00      	cmp	r3, #0
 8001472:	d01a      	beq.n	80014aa <gunControl_Process+0xd2>
 8001474:	4b87      	ldr	r3, [pc, #540]	; (8001694 <gunControl_Process+0x2bc>)
 8001476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	4a85      	ldr	r2, [pc, #532]	; (8001694 <gunControl_Process+0x2bc>)
 800147e:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8001482:	4293      	cmp	r3, r2
 8001484:	d311      	bcc.n	80014aa <gunControl_Process+0xd2>
            {
            	SOLENOID(SOLENOID_DRV_1,OFF);
 8001486:	2200      	movs	r2, #0
 8001488:	2140      	movs	r1, #64	; 0x40
 800148a:	4883      	ldr	r0, [pc, #524]	; (8001698 <gunControl_Process+0x2c0>)
 800148c:	f006 f842 	bl	8007514 <HAL_GPIO_WritePin>
                pandora.states.solenoidActive = false;
 8001490:	4b80      	ldr	r3, [pc, #512]	; (8001694 <gunControl_Process+0x2bc>)
 8001492:	2200      	movs	r2, #0
 8001494:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                pandora.states.ammoCounter++;
 8001498:	4b7e      	ldr	r3, [pc, #504]	; (8001694 <gunControl_Process+0x2bc>)
 800149a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149c:	3301      	adds	r3, #1
 800149e:	4a7d      	ldr	r2, [pc, #500]	; (8001694 <gunControl_Process+0x2bc>)
 80014a0:	64d3      	str	r3, [r2, #76]	; 0x4c
                pandora.states.changeTime = now;
 80014a2:	4a7c      	ldr	r2, [pc, #496]	; (8001694 <gunControl_Process+0x2bc>)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6453      	str	r3, [r2, #68]	; 0x44
            {
            	SOLENOID(SOLENOID_DRV_1,ON);
                pandora.states.solenoidActive = true;
                pandora.states.changeTime = now;
            }
            break;
 80014a8:	e0fc      	b.n	80016a4 <gunControl_Process+0x2cc>
            else if (!pandora.states.solenoidActive && now - pandora.states.changeTime >= pandora.gun.configurations.solenoidPassiveTime)
 80014aa:	4b7a      	ldr	r3, [pc, #488]	; (8001694 <gunControl_Process+0x2bc>)
 80014ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80014b0:	f083 0301 	eor.w	r3, r3, #1
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	f000 80f4 	beq.w	80016a4 <gunControl_Process+0x2cc>
 80014bc:	4b75      	ldr	r3, [pc, #468]	; (8001694 <gunControl_Process+0x2bc>)
 80014be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	4a73      	ldr	r2, [pc, #460]	; (8001694 <gunControl_Process+0x2bc>)
 80014c6:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 80014ca:	4293      	cmp	r3, r2
 80014cc:	f0c0 80ea 	bcc.w	80016a4 <gunControl_Process+0x2cc>
            	SOLENOID(SOLENOID_DRV_1,ON);
 80014d0:	2201      	movs	r2, #1
 80014d2:	2140      	movs	r1, #64	; 0x40
 80014d4:	4870      	ldr	r0, [pc, #448]	; (8001698 <gunControl_Process+0x2c0>)
 80014d6:	f006 f81d 	bl	8007514 <HAL_GPIO_WritePin>
                pandora.states.solenoidActive = true;
 80014da:	4b6e      	ldr	r3, [pc, #440]	; (8001694 <gunControl_Process+0x2bc>)
 80014dc:	2201      	movs	r2, #1
 80014de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                pandora.states.changeTime = now;
 80014e2:	4a6c      	ldr	r2, [pc, #432]	; (8001694 <gunControl_Process+0x2bc>)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6453      	str	r3, [r2, #68]	; 0x44
            break;
 80014e8:	e0dc      	b.n	80016a4 <gunControl_Process+0x2cc>

        case FIRE_MODE_FAST_BURST_3:
        case FIRE_MODE_FAST_BURST_5:
        {
            uint8_t target = (pandora.gun.configurations.fireMode == FIRE_MODE_FAST_BURST_3) ? 3 : 5;
 80014ea:	4b6a      	ldr	r3, [pc, #424]	; (8001694 <gunControl_Process+0x2bc>)
 80014ec:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	d101      	bne.n	80014f8 <gunControl_Process+0x120>
 80014f4:	2303      	movs	r3, #3
 80014f6:	e000      	b.n	80014fa <gunControl_Process+0x122>
 80014f8:	2305      	movs	r3, #5
 80014fa:	73bb      	strb	r3, [r7, #14]
            uint32_t burst_duration = gunControl_getShotInterval(pandora.gun.configurations.fastRpm) * target;
 80014fc:	4b65      	ldr	r3, [pc, #404]	; (8001694 <gunControl_Process+0x2bc>)
 80014fe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001502:	b29b      	uxth	r3, r3
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff feaf 	bl	8001268 <gunControl_getShotInterval>
 800150a:	4602      	mov	r2, r0
 800150c:	7bbb      	ldrb	r3, [r7, #14]
 800150e:	fb02 f303 	mul.w	r3, r2, r3
 8001512:	60bb      	str	r3, [r7, #8]

            if (pandora.states.solenoidActive && now - pandora.states.changeTime >= burst_duration)
 8001514:	4b5f      	ldr	r3, [pc, #380]	; (8001694 <gunControl_Process+0x2bc>)
 8001516:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800151a:	2b00      	cmp	r3, #0
 800151c:	f000 80c4 	beq.w	80016a8 <gunControl_Process+0x2d0>
 8001520:	4b5c      	ldr	r3, [pc, #368]	; (8001694 <gunControl_Process+0x2bc>)
 8001522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	68ba      	ldr	r2, [r7, #8]
 800152a:	429a      	cmp	r2, r3
 800152c:	f200 80bc 	bhi.w	80016a8 <gunControl_Process+0x2d0>
            {
            	SOLENOID(SOLENOID_DRV_1,OFF);
 8001530:	2200      	movs	r2, #0
 8001532:	2140      	movs	r1, #64	; 0x40
 8001534:	4858      	ldr	r0, [pc, #352]	; (8001698 <gunControl_Process+0x2c0>)
 8001536:	f005 ffed 	bl	8007514 <HAL_GPIO_WritePin>
                pandora.states.solenoidActive = false;
 800153a:	4b56      	ldr	r3, [pc, #344]	; (8001694 <gunControl_Process+0x2bc>)
 800153c:	2200      	movs	r2, #0
 800153e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                pandora.states.ammoCounter += target;
 8001542:	4b54      	ldr	r3, [pc, #336]	; (8001694 <gunControl_Process+0x2bc>)
 8001544:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001546:	7bbb      	ldrb	r3, [r7, #14]
 8001548:	4413      	add	r3, r2
 800154a:	4a52      	ldr	r2, [pc, #328]	; (8001694 <gunControl_Process+0x2bc>)
 800154c:	64d3      	str	r3, [r2, #76]	; 0x4c
            }
            break;
 800154e:	e0ab      	b.n	80016a8 <gunControl_Process+0x2d0>
        }

        case FIRE_MODE_SLOW_AUTO:
            if (!pandora.states.solenoidActive && now - pandora.states.changeTime >= gunControl_getShotInterval(pandora.gun.configurations.slowRpm))
 8001550:	4b50      	ldr	r3, [pc, #320]	; (8001694 <gunControl_Process+0x2bc>)
 8001552:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001556:	f083 0301 	eor.w	r3, r3, #1
 800155a:	b2db      	uxtb	r3, r3
 800155c:	2b00      	cmp	r3, #0
 800155e:	d01a      	beq.n	8001596 <gunControl_Process+0x1be>
 8001560:	4b4c      	ldr	r3, [pc, #304]	; (8001694 <gunControl_Process+0x2bc>)
 8001562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	1ad4      	subs	r4, r2, r3
 8001568:	4b4a      	ldr	r3, [pc, #296]	; (8001694 <gunControl_Process+0x2bc>)
 800156a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800156e:	b29b      	uxth	r3, r3
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fe79 	bl	8001268 <gunControl_getShotInterval>
 8001576:	4603      	mov	r3, r0
 8001578:	429c      	cmp	r4, r3
 800157a:	d30c      	bcc.n	8001596 <gunControl_Process+0x1be>
            {
            	SOLENOID(SOLENOID_DRV_1,ON);
 800157c:	2201      	movs	r2, #1
 800157e:	2140      	movs	r1, #64	; 0x40
 8001580:	4845      	ldr	r0, [pc, #276]	; (8001698 <gunControl_Process+0x2c0>)
 8001582:	f005 ffc7 	bl	8007514 <HAL_GPIO_WritePin>
                pandora.states.solenoidActive = true;
 8001586:	4b43      	ldr	r3, [pc, #268]	; (8001694 <gunControl_Process+0x2bc>)
 8001588:	2201      	movs	r2, #1
 800158a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                pandora.states.changeTime = now;
 800158e:	4a41      	ldr	r2, [pc, #260]	; (8001694 <gunControl_Process+0x2bc>)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6453      	str	r3, [r2, #68]	; 0x44
            	SOLENOID(SOLENOID_DRV_1,OFF);
                pandora.states.solenoidActive = false;
                pandora.states.ammoCounter++;
                pandora.states.changeTime = now;
            }
            break;
 8001594:	e08a      	b.n	80016ac <gunControl_Process+0x2d4>
            else if (pandora.states.solenoidActive && now - pandora.states.changeTime >= pandora.gun.configurations.solenoidTime)
 8001596:	4b3f      	ldr	r3, [pc, #252]	; (8001694 <gunControl_Process+0x2bc>)
 8001598:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800159c:	2b00      	cmp	r3, #0
 800159e:	f000 8085 	beq.w	80016ac <gunControl_Process+0x2d4>
 80015a2:	4b3c      	ldr	r3, [pc, #240]	; (8001694 <gunControl_Process+0x2bc>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	4a3a      	ldr	r2, [pc, #232]	; (8001694 <gunControl_Process+0x2bc>)
 80015ac:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d37b      	bcc.n	80016ac <gunControl_Process+0x2d4>
            	SOLENOID(SOLENOID_DRV_1,OFF);
 80015b4:	2200      	movs	r2, #0
 80015b6:	2140      	movs	r1, #64	; 0x40
 80015b8:	4837      	ldr	r0, [pc, #220]	; (8001698 <gunControl_Process+0x2c0>)
 80015ba:	f005 ffab 	bl	8007514 <HAL_GPIO_WritePin>
                pandora.states.solenoidActive = false;
 80015be:	4b35      	ldr	r3, [pc, #212]	; (8001694 <gunControl_Process+0x2bc>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                pandora.states.ammoCounter++;
 80015c6:	4b33      	ldr	r3, [pc, #204]	; (8001694 <gunControl_Process+0x2bc>)
 80015c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ca:	3301      	adds	r3, #1
 80015cc:	4a31      	ldr	r2, [pc, #196]	; (8001694 <gunControl_Process+0x2bc>)
 80015ce:	64d3      	str	r3, [r2, #76]	; 0x4c
                pandora.states.changeTime = now;
 80015d0:	4a30      	ldr	r2, [pc, #192]	; (8001694 <gunControl_Process+0x2bc>)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6453      	str	r3, [r2, #68]	; 0x44
            break;
 80015d6:	e069      	b.n	80016ac <gunControl_Process+0x2d4>

        case FIRE_MODE_SLOW_BURST_3:
        case FIRE_MODE_SLOW_BURST_5:
        {
            uint8_t target = (pandora.gun.configurations.fireMode == FIRE_MODE_SLOW_BURST_3) ? 3 : 5;
 80015d8:	4b2e      	ldr	r3, [pc, #184]	; (8001694 <gunControl_Process+0x2bc>)
 80015da:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80015de:	2b05      	cmp	r3, #5
 80015e0:	d101      	bne.n	80015e6 <gunControl_Process+0x20e>
 80015e2:	2303      	movs	r3, #3
 80015e4:	e000      	b.n	80015e8 <gunControl_Process+0x210>
 80015e6:	2305      	movs	r3, #5
 80015e8:	73fb      	strb	r3, [r7, #15]
            if (pandora.states.burstCounter >= target) break;
 80015ea:	4b2a      	ldr	r3, [pc, #168]	; (8001694 <gunControl_Process+0x2bc>)
 80015ec:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80015f0:	7bfb      	ldrb	r3, [r7, #15]
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d25b      	bcs.n	80016b0 <gunControl_Process+0x2d8>

            if (!pandora.states.solenoidActive && now - pandora.states.changeTime >= gunControl_getShotInterval(pandora.gun.configurations.slowRpm))
 80015f8:	4b26      	ldr	r3, [pc, #152]	; (8001694 <gunControl_Process+0x2bc>)
 80015fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80015fe:	f083 0301 	eor.w	r3, r3, #1
 8001602:	b2db      	uxtb	r3, r3
 8001604:	2b00      	cmp	r3, #0
 8001606:	d01a      	beq.n	800163e <gunControl_Process+0x266>
 8001608:	4b22      	ldr	r3, [pc, #136]	; (8001694 <gunControl_Process+0x2bc>)
 800160a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	1ad4      	subs	r4, r2, r3
 8001610:	4b20      	ldr	r3, [pc, #128]	; (8001694 <gunControl_Process+0x2bc>)
 8001612:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001616:	b29b      	uxth	r3, r3
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff fe25 	bl	8001268 <gunControl_getShotInterval>
 800161e:	4603      	mov	r3, r0
 8001620:	429c      	cmp	r4, r3
 8001622:	d30c      	bcc.n	800163e <gunControl_Process+0x266>
            {
            	SOLENOID(SOLENOID_DRV_1,ON);
 8001624:	2201      	movs	r2, #1
 8001626:	2140      	movs	r1, #64	; 0x40
 8001628:	481b      	ldr	r0, [pc, #108]	; (8001698 <gunControl_Process+0x2c0>)
 800162a:	f005 ff73 	bl	8007514 <HAL_GPIO_WritePin>
                pandora.states.solenoidActive = true;
 800162e:	4b19      	ldr	r3, [pc, #100]	; (8001694 <gunControl_Process+0x2bc>)
 8001630:	2201      	movs	r2, #1
 8001632:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                pandora.states.changeTime = now;
 8001636:	4a17      	ldr	r2, [pc, #92]	; (8001694 <gunControl_Process+0x2bc>)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6453      	str	r3, [r2, #68]	; 0x44
                pandora.states.solenoidActive = false;
                pandora.states.ammoCounter++;
                pandora.states.burstCounter++;
                pandora.states.changeTime = now;
            }
            break;
 800163c:	e03a      	b.n	80016b4 <gunControl_Process+0x2dc>
            else if (pandora.states.solenoidActive && now - pandora.states.changeTime >= pandora.gun.configurations.solenoidTime)
 800163e:	4b15      	ldr	r3, [pc, #84]	; (8001694 <gunControl_Process+0x2bc>)
 8001640:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001644:	2b00      	cmp	r3, #0
 8001646:	d035      	beq.n	80016b4 <gunControl_Process+0x2dc>
 8001648:	4b12      	ldr	r3, [pc, #72]	; (8001694 <gunControl_Process+0x2bc>)
 800164a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	4a10      	ldr	r2, [pc, #64]	; (8001694 <gunControl_Process+0x2bc>)
 8001652:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8001656:	4293      	cmp	r3, r2
 8001658:	d32c      	bcc.n	80016b4 <gunControl_Process+0x2dc>
            	SOLENOID(SOLENOID_DRV_1,OFF);
 800165a:	2200      	movs	r2, #0
 800165c:	2140      	movs	r1, #64	; 0x40
 800165e:	480e      	ldr	r0, [pc, #56]	; (8001698 <gunControl_Process+0x2c0>)
 8001660:	f005 ff58 	bl	8007514 <HAL_GPIO_WritePin>
                pandora.states.solenoidActive = false;
 8001664:	4b0b      	ldr	r3, [pc, #44]	; (8001694 <gunControl_Process+0x2bc>)
 8001666:	2200      	movs	r2, #0
 8001668:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                pandora.states.ammoCounter++;
 800166c:	4b09      	ldr	r3, [pc, #36]	; (8001694 <gunControl_Process+0x2bc>)
 800166e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001670:	3301      	adds	r3, #1
 8001672:	4a08      	ldr	r2, [pc, #32]	; (8001694 <gunControl_Process+0x2bc>)
 8001674:	64d3      	str	r3, [r2, #76]	; 0x4c
                pandora.states.burstCounter++;
 8001676:	4b07      	ldr	r3, [pc, #28]	; (8001694 <gunControl_Process+0x2bc>)
 8001678:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800167c:	3301      	adds	r3, #1
 800167e:	b29a      	uxth	r2, r3
 8001680:	4b04      	ldr	r3, [pc, #16]	; (8001694 <gunControl_Process+0x2bc>)
 8001682:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                pandora.states.changeTime = now;
 8001686:	4a03      	ldr	r2, [pc, #12]	; (8001694 <gunControl_Process+0x2bc>)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6453      	str	r3, [r2, #68]	; 0x44
            break;
 800168c:	e012      	b.n	80016b4 <gunControl_Process+0x2dc>
    if (!pandora.states.triggerHeld && pandora.gun.configurations.fireMode != FIRE_MODE_SINGLE) return;
 800168e:	bf00      	nop
 8001690:	e011      	b.n	80016b6 <gunControl_Process+0x2de>
 8001692:	bf00      	nop
 8001694:	24000570 	.word	0x24000570
 8001698:	58021800 	.word	0x58021800
        }

        default:
            break;
 800169c:	bf00      	nop
 800169e:	e00a      	b.n	80016b6 <gunControl_Process+0x2de>
            break;
 80016a0:	bf00      	nop
 80016a2:	e008      	b.n	80016b6 <gunControl_Process+0x2de>
            break;
 80016a4:	bf00      	nop
 80016a6:	e006      	b.n	80016b6 <gunControl_Process+0x2de>
            break;
 80016a8:	bf00      	nop
 80016aa:	e004      	b.n	80016b6 <gunControl_Process+0x2de>
            break;
 80016ac:	bf00      	nop
 80016ae:	e002      	b.n	80016b6 <gunControl_Process+0x2de>
            if (pandora.states.burstCounter >= target) break;
 80016b0:	bf00      	nop
 80016b2:	e000      	b.n	80016b6 <gunControl_Process+0x2de>
            break;
 80016b4:	bf00      	nop
    }
}
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd90      	pop	{r4, r7, pc}

080016bc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016c0:	4b1b      	ldr	r3, [pc, #108]	; (8001730 <MX_I2C1_Init+0x74>)
 80016c2:	4a1c      	ldr	r2, [pc, #112]	; (8001734 <MX_I2C1_Init+0x78>)
 80016c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80016c6:	4b1a      	ldr	r3, [pc, #104]	; (8001730 <MX_I2C1_Init+0x74>)
 80016c8:	4a1b      	ldr	r2, [pc, #108]	; (8001738 <MX_I2C1_Init+0x7c>)
 80016ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016cc:	4b18      	ldr	r3, [pc, #96]	; (8001730 <MX_I2C1_Init+0x74>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016d2:	4b17      	ldr	r3, [pc, #92]	; (8001730 <MX_I2C1_Init+0x74>)
 80016d4:	2201      	movs	r2, #1
 80016d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016d8:	4b15      	ldr	r3, [pc, #84]	; (8001730 <MX_I2C1_Init+0x74>)
 80016da:	2200      	movs	r2, #0
 80016dc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016de:	4b14      	ldr	r3, [pc, #80]	; (8001730 <MX_I2C1_Init+0x74>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016e4:	4b12      	ldr	r3, [pc, #72]	; (8001730 <MX_I2C1_Init+0x74>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016ea:	4b11      	ldr	r3, [pc, #68]	; (8001730 <MX_I2C1_Init+0x74>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016f0:	4b0f      	ldr	r3, [pc, #60]	; (8001730 <MX_I2C1_Init+0x74>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016f6:	480e      	ldr	r0, [pc, #56]	; (8001730 <MX_I2C1_Init+0x74>)
 80016f8:	f005 ff26 	bl	8007548 <HAL_I2C_Init>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001702:	f000 f9dd 	bl	8001ac0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001706:	2100      	movs	r1, #0
 8001708:	4809      	ldr	r0, [pc, #36]	; (8001730 <MX_I2C1_Init+0x74>)
 800170a:	f005 ffb9 	bl	8007680 <HAL_I2CEx_ConfigAnalogFilter>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001714:	f000 f9d4 	bl	8001ac0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001718:	2100      	movs	r1, #0
 800171a:	4805      	ldr	r0, [pc, #20]	; (8001730 <MX_I2C1_Init+0x74>)
 800171c:	f005 fffb 	bl	8007716 <HAL_I2CEx_ConfigDigitalFilter>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001726:	f000 f9cb 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	2400051c 	.word	0x2400051c
 8001734:	40005400 	.word	0x40005400
 8001738:	307075b1 	.word	0x307075b1

0800173c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b0ba      	sub	sp, #232	; 0xe8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001744:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001754:	f107 0310 	add.w	r3, r7, #16
 8001758:	22c0      	movs	r2, #192	; 0xc0
 800175a:	2100      	movs	r1, #0
 800175c:	4618      	mov	r0, r3
 800175e:	f00b f9fd 	bl	800cb5c <memset>
  if(i2cHandle->Instance==I2C1)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a27      	ldr	r2, [pc, #156]	; (8001804 <HAL_I2C_MspInit+0xc8>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d146      	bne.n	80017fa <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800176c:	f04f 0208 	mov.w	r2, #8
 8001770:	f04f 0300 	mov.w	r3, #0
 8001774:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001778:	2300      	movs	r3, #0
 800177a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800177e:	f107 0310 	add.w	r3, r7, #16
 8001782:	4618      	mov	r0, r3
 8001784:	f007 f834 	bl	80087f0 <HAL_RCCEx_PeriphCLKConfig>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800178e:	f000 f997 	bl	8001ac0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001792:	4b1d      	ldr	r3, [pc, #116]	; (8001808 <HAL_I2C_MspInit+0xcc>)
 8001794:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001798:	4a1b      	ldr	r2, [pc, #108]	; (8001808 <HAL_I2C_MspInit+0xcc>)
 800179a:	f043 0302 	orr.w	r3, r3, #2
 800179e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017a2:	4b19      	ldr	r3, [pc, #100]	; (8001808 <HAL_I2C_MspInit+0xcc>)
 80017a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017a8:	f003 0302 	and.w	r3, r3, #2
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = RTC_I2C_SDA_Pin|RTC_I2C_SCL_Pin;
 80017b0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80017b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017b8:	2312      	movs	r3, #18
 80017ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	2300      	movs	r3, #0
 80017c0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c4:	2300      	movs	r3, #0
 80017c6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017ca:	2304      	movs	r3, #4
 80017cc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80017d4:	4619      	mov	r1, r3
 80017d6:	480d      	ldr	r0, [pc, #52]	; (800180c <HAL_I2C_MspInit+0xd0>)
 80017d8:	f005 fcec 	bl	80071b4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017dc:	4b0a      	ldr	r3, [pc, #40]	; (8001808 <HAL_I2C_MspInit+0xcc>)
 80017de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80017e2:	4a09      	ldr	r2, [pc, #36]	; (8001808 <HAL_I2C_MspInit+0xcc>)
 80017e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017e8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80017ec:	4b06      	ldr	r3, [pc, #24]	; (8001808 <HAL_I2C_MspInit+0xcc>)
 80017ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80017f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80017fa:	bf00      	nop
 80017fc:	37e8      	adds	r7, #232	; 0xe8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40005400 	.word	0x40005400
 8001808:	58024400 	.word	0x58024400
 800180c:	58020400 	.word	0x58020400

08001810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001814:	f000 ff82 	bl	800271c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001818:	f000 f874 	bl	8001904 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800181c:	f000 f920 	bl	8001a60 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001820:	f7ff fc38 	bl	8001094 <MX_GPIO_Init>
  MX_DMA_Init();
 8001824:	f7ff f9ce 	bl	8000bc4 <MX_DMA_Init>
  MX_BDMA_Init();
 8001828:	f7ff f972 	bl	8000b10 <MX_BDMA_Init>
  MX_TIM1_Init();
 800182c:	f000 fa76 	bl	8001d1c <MX_TIM1_Init>
  MX_ADC2_Init();
 8001830:	f7fe ff48 	bl	80006c4 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001834:	f7fe ffac 	bl	8000790 <MX_ADC3_Init>
  MX_ETH_Init();
 8001838:	f7ff fa66 	bl	8000d08 <MX_ETH_Init>
  MX_FDCAN2_Init();
 800183c:	f7ff fb5c 	bl	8000ef8 <MX_FDCAN2_Init>
  MX_I2C1_Init();
 8001840:	f7ff ff3c 	bl	80016bc <MX_I2C1_Init>
  MX_UART4_Init();
 8001844:	f000 fd54 	bl	80022f0 <MX_UART4_Init>
  MX_UART7_Init();
 8001848:	f000 fd9e 	bl	8002388 <MX_UART7_Init>
  MX_ADC1_Init();
 800184c:	f7fe fec2 	bl	80005d4 <MX_ADC1_Init>
  MX_UART8_Init();
 8001850:	f000 fde6 	bl	8002420 <MX_UART8_Init>
  MX_TIM3_Init();
 8001854:	f000 fabc 	bl	8001dd0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, pandora.analogDigitalConverter.hadc1Buffer, 1);
 8001858:	2201      	movs	r2, #1
 800185a:	4921      	ldr	r1, [pc, #132]	; (80018e0 <main+0xd0>)
 800185c:	4821      	ldr	r0, [pc, #132]	; (80018e4 <main+0xd4>)
 800185e:	f001 fbbd 	bl	8002fdc <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, pandora.analogDigitalConverter.hadc2Buffer, 1);
 8001862:	2201      	movs	r2, #1
 8001864:	4920      	ldr	r1, [pc, #128]	; (80018e8 <main+0xd8>)
 8001866:	4821      	ldr	r0, [pc, #132]	; (80018ec <main+0xdc>)
 8001868:	f001 fbb8 	bl	8002fdc <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc3, pandora.analogDigitalConverter.hadc3Buffer, 1);
 800186c:	2201      	movs	r2, #1
 800186e:	4920      	ldr	r1, [pc, #128]	; (80018f0 <main+0xe0>)
 8001870:	4820      	ldr	r0, [pc, #128]	; (80018f4 <main+0xe4>)
 8001872:	f001 fbb3 	bl	8002fdc <HAL_ADC_Start_DMA>

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001876:	213c      	movs	r1, #60	; 0x3c
 8001878:	481f      	ldr	r0, [pc, #124]	; (80018f8 <main+0xe8>)
 800187a:	f009 fd5d 	bl	800b338 <HAL_TIM_Encoder_Start>
  __HAL_TIM_SET_COUNTER(&htim3,0);
 800187e:	4b1e      	ldr	r3, [pc, #120]	; (80018f8 <main+0xe8>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	2200      	movs	r2, #0
 8001884:	625a      	str	r2, [r3, #36]	; 0x24

  gunControl_Init();
 8001886:	f7ff fcff 	bl	8001288 <gunControl_Init>
  gunControl_SetMode(FIRE_MODE_SINGLE);
 800188a:	2000      	movs	r0, #0
 800188c:	f7ff fd40 	bl	8001310 <gunControl_SetMode>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  startTimeScanFlags();
 8001890:	f000 fc60 	bl	8002154 <startTimeScanFlags>

	  if(pandora.gun.cockingHandle.motorState != IDLE)
 8001894:	4b19      	ldr	r3, [pc, #100]	; (80018fc <main+0xec>)
 8001896:	7b5b      	ldrb	r3, [r3, #13]
 8001898:	2b02      	cmp	r3, #2
 800189a:	d002      	beq.n	80018a2 <main+0x92>
	  {
		  maingunEncoderRead(&htim3);
 800189c:	4816      	ldr	r0, [pc, #88]	; (80018f8 <main+0xe8>)
 800189e:	f7ff f957 	bl	8000b50 <maingunEncoderRead>
	  }

	  if(_100msFlag)
 80018a2:	4b17      	ldr	r3, [pc, #92]	; (8001900 <main+0xf0>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d003      	beq.n	80018b2 <main+0xa2>
	  {
		  functionMeasure();
 80018aa:	f000 f90f 	bl	8001acc <functionMeasure>
		  function_errorCheck();
 80018ae:	f7ff f9b1 	bl	8000c14 <function_errorCheck>
	  }


	  gunControl_Process(HAL_GetTick());
 80018b2:	f000 ffb9 	bl	8002828 <HAL_GetTick>
 80018b6:	4603      	mov	r3, r0
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff fd8d 	bl	80013d8 <gunControl_Process>

	  if(pandora.switches.switches_fire_order)
 80018be:	4b0f      	ldr	r3, [pc, #60]	; (80018fc <main+0xec>)
 80018c0:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d002      	beq.n	80018ce <main+0xbe>
	  {
		  gunControl_TriggerPressed();
 80018c8:	f7ff fd34 	bl	8001334 <gunControl_TriggerPressed>
 80018cc:	e001      	b.n	80018d2 <main+0xc2>
	  }
	  else
	  {
		  gunControl_TriggerReleased();
 80018ce:	f7ff fd69 	bl	80013a4 <gunControl_TriggerReleased>
	  //pandora.maingunEncoder.maingunEncoderCounter = __HAL_TIM_GET_COUNTER(&htim3);
	  //pandora.maingun.encoderCounter = __HAL_TIM_GET_COUNTER(&htim3);
	  //pandora.maingun.cockingHandle.encoderRotation = false;

	  //FDCAN_SendMessage(&hfdcan1, 0x100,(uint8_t *)&(pandora.canMessages.maingunCockingHandle), 8);
	  HAL_Delay(10);
 80018d2:	200a      	movs	r0, #10
 80018d4:	f000 ffb4 	bl	8002840 <HAL_Delay>
	  clearTimeScanFlags();
 80018d8:	f000 fcd0 	bl	800227c <clearTimeScanFlags>
	  startTimeScanFlags();
 80018dc:	e7d8      	b.n	8001890 <main+0x80>
 80018de:	bf00      	nop
 80018e0:	24000628 	.word	0x24000628
 80018e4:	240000f0 	.word	0x240000f0
 80018e8:	24000630 	.word	0x24000630
 80018ec:	24000154 	.word	0x24000154
 80018f0:	24000638 	.word	0x24000638
 80018f4:	240001b8 	.word	0x240001b8
 80018f8:	2400069c 	.word	0x2400069c
 80018fc:	24000570 	.word	0x24000570
 8001900:	24000705 	.word	0x24000705

08001904 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b09e      	sub	sp, #120	; 0x78
 8001908:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800190a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800190e:	224c      	movs	r2, #76	; 0x4c
 8001910:	2100      	movs	r1, #0
 8001912:	4618      	mov	r0, r3
 8001914:	f00b f922 	bl	800cb5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001918:	f107 030c 	add.w	r3, r7, #12
 800191c:	2220      	movs	r2, #32
 800191e:	2100      	movs	r1, #0
 8001920:	4618      	mov	r0, r3
 8001922:	f00b f91b 	bl	800cb5c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001926:	2002      	movs	r0, #2
 8001928:	f005 ff42 	bl	80077b0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800192c:	2300      	movs	r3, #0
 800192e:	60bb      	str	r3, [r7, #8]
 8001930:	4b48      	ldr	r3, [pc, #288]	; (8001a54 <SystemClock_Config+0x150>)
 8001932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001934:	4a47      	ldr	r2, [pc, #284]	; (8001a54 <SystemClock_Config+0x150>)
 8001936:	f023 0301 	bic.w	r3, r3, #1
 800193a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800193c:	4b45      	ldr	r3, [pc, #276]	; (8001a54 <SystemClock_Config+0x150>)
 800193e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	4b44      	ldr	r3, [pc, #272]	; (8001a58 <SystemClock_Config+0x154>)
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	4a43      	ldr	r2, [pc, #268]	; (8001a58 <SystemClock_Config+0x154>)
 800194c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001950:	6193      	str	r3, [r2, #24]
 8001952:	4b41      	ldr	r3, [pc, #260]	; (8001a58 <SystemClock_Config+0x154>)
 8001954:	699b      	ldr	r3, [r3, #24]
 8001956:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800195e:	bf00      	nop
 8001960:	4b3d      	ldr	r3, [pc, #244]	; (8001a58 <SystemClock_Config+0x154>)
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001968:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800196c:	d1f8      	bne.n	8001960 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196e:	4b3b      	ldr	r3, [pc, #236]	; (8001a5c <SystemClock_Config+0x158>)
 8001970:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001974:	4a39      	ldr	r2, [pc, #228]	; (8001a5c <SystemClock_Config+0x158>)
 8001976:	f043 0302 	orr.w	r3, r3, #2
 800197a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800197e:	4b37      	ldr	r3, [pc, #220]	; (8001a5c <SystemClock_Config+0x158>)
 8001980:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001984:	f003 0302 	and.w	r3, r3, #2
 8001988:	607b      	str	r3, [r7, #4]
 800198a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800198c:	2300      	movs	r3, #0
 800198e:	603b      	str	r3, [r7, #0]
 8001990:	4b31      	ldr	r3, [pc, #196]	; (8001a58 <SystemClock_Config+0x154>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	4a30      	ldr	r2, [pc, #192]	; (8001a58 <SystemClock_Config+0x154>)
 8001996:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800199a:	6193      	str	r3, [r2, #24]
 800199c:	4b2e      	ldr	r3, [pc, #184]	; (8001a58 <SystemClock_Config+0x154>)
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019a4:	603b      	str	r3, [r7, #0]
 80019a6:	4b2b      	ldr	r3, [pc, #172]	; (8001a54 <SystemClock_Config+0x150>)
 80019a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019aa:	4a2a      	ldr	r2, [pc, #168]	; (8001a54 <SystemClock_Config+0x150>)
 80019ac:	f043 0301 	orr.w	r3, r3, #1
 80019b0:	62d3      	str	r3, [r2, #44]	; 0x2c
 80019b2:	4b28      	ldr	r3, [pc, #160]	; (8001a54 <SystemClock_Config+0x150>)
 80019b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	603b      	str	r3, [r7, #0]
 80019bc:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80019be:	bf00      	nop
 80019c0:	4b25      	ldr	r3, [pc, #148]	; (8001a58 <SystemClock_Config+0x154>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80019c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80019cc:	d1f8      	bne.n	80019c0 <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019ce:	2301      	movs	r3, #1
 80019d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019d8:	2302      	movs	r3, #2
 80019da:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019dc:	2302      	movs	r3, #2
 80019de:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 2;
 80019e0:	2302      	movs	r3, #2
 80019e2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 80019e4:	2350      	movs	r3, #80	; 0x50
 80019e6:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 80019e8:	2302      	movs	r3, #2
 80019ea:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80019ec:	2308      	movs	r3, #8
 80019ee:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 80019f0:	2302      	movs	r3, #2
 80019f2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80019f4:	230c      	movs	r3, #12
 80019f6:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80019f8:	2300      	movs	r3, #0
 80019fa:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80019fc:	2300      	movs	r3, #0
 80019fe:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a04:	4618      	mov	r0, r3
 8001a06:	f005 ff0d 	bl	8007824 <HAL_RCC_OscConfig>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <SystemClock_Config+0x110>
  {
    Error_Handler();
 8001a10:	f000 f856 	bl	8001ac0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a14:	233f      	movs	r3, #63	; 0x3f
 8001a16:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001a20:	2308      	movs	r3, #8
 8001a22:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001a24:	2340      	movs	r3, #64	; 0x40
 8001a26:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001a28:	2340      	movs	r3, #64	; 0x40
 8001a2a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001a2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a30:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001a32:	2340      	movs	r3, #64	; 0x40
 8001a34:	62bb      	str	r3, [r7, #40]	; 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a36:	f107 030c 	add.w	r3, r7, #12
 8001a3a:	2104      	movs	r1, #4
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f006 fb4b 	bl	80080d8 <HAL_RCC_ClockConfig>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <SystemClock_Config+0x148>
  {
    Error_Handler();
 8001a48:	f000 f83a 	bl	8001ac0 <Error_Handler>
  }
}
 8001a4c:	bf00      	nop
 8001a4e:	3778      	adds	r7, #120	; 0x78
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	58000400 	.word	0x58000400
 8001a58:	58024800 	.word	0x58024800
 8001a5c:	58024400 	.word	0x58024400

08001a60 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b0b0      	sub	sp, #192	; 0xc0
 8001a64:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a66:	463b      	mov	r3, r7
 8001a68:	22c0      	movs	r2, #192	; 0xc0
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f00b f875 	bl	800cb5c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001a72:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001a76:	f04f 0300 	mov.w	r3, #0
 8001a7a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8001a82:	230c      	movs	r3, #12
 8001a84:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001a86:	2302      	movs	r3, #2
 8001a88:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001a92:	23c0      	movs	r3, #192	; 0xc0
 8001a94:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001a96:	2320      	movs	r3, #32
 8001a98:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 4096;
 8001a9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001aa6:	463b      	mov	r3, r7
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f006 fea1 	bl	80087f0 <HAL_RCCEx_PeriphCLKConfig>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8001ab4:	f000 f804 	bl	8001ac0 <Error_Handler>
  }
}
 8001ab8:	bf00      	nop
 8001aba:	37c0      	adds	r7, #192	; 0xc0
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac4:	b672      	cpsid	i
}
 8001ac6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ac8:	e7fe      	b.n	8001ac8 <Error_Handler+0x8>
	...

08001acc <functionMeasure>:
        }
    }
}

void functionMeasure(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
	pandora.powerManagement.solenoidCurrent 		= pandora.analogDigitalConverter.hadc3Buffer[2];
 8001ad0:	4b17      	ldr	r3, [pc, #92]	; (8001b30 <functionMeasure+0x64>)
 8001ad2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8001ad6:	4a16      	ldr	r2, [pc, #88]	; (8001b30 <functionMeasure+0x64>)
 8001ad8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	pandora.powerManagement.cockingHandleCurrent 	= pandora.analogDigitalConverter.hadc3Buffer[0];
 8001adc:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <functionMeasure+0x64>)
 8001ade:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001ae2:	4a13      	ldr	r2, [pc, #76]	; (8001b30 <functionMeasure+0x64>)
 8001ae4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	pandora.powerManagement.servoCurrent 			= pandora.analogDigitalConverter.hadc2Buffer[1];
 8001ae8:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <functionMeasure+0x64>)
 8001aea:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001aee:	4a10      	ldr	r2, [pc, #64]	; (8001b30 <functionMeasure+0x64>)
 8001af0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	pandora.powerManagement.AKBCurrent 				= pandora.analogDigitalConverter.hadc2Buffer[0];
 8001af4:	4b0e      	ldr	r3, [pc, #56]	; (8001b30 <functionMeasure+0x64>)
 8001af6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001afa:	4a0d      	ldr	r2, [pc, #52]	; (8001b30 <functionMeasure+0x64>)
 8001afc:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	pandora.powerManagement.EOSCurrent 				= pandora.analogDigitalConverter.hadc1Buffer[0];
 8001b00:	4b0b      	ldr	r3, [pc, #44]	; (8001b30 <functionMeasure+0x64>)
 8001b02:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8001b06:	4a0a      	ldr	r2, [pc, #40]	; (8001b30 <functionMeasure+0x64>)
 8001b08:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	pandora.powerManagement.GDBCurrent 				= pandora.analogDigitalConverter.hadc3Buffer[0];
 8001b0c:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <functionMeasure+0x64>)
 8001b0e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001b12:	4a07      	ldr	r2, [pc, #28]	; (8001b30 <functionMeasure+0x64>)
 8001b14:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
	pandora.powerManagement.KKUCurrent 				= pandora.analogDigitalConverter.hadc1Buffer[1];
 8001b18:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <functionMeasure+0x64>)
 8001b1a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001b1e:	4a04      	ldr	r2, [pc, #16]	; (8001b30 <functionMeasure+0x64>)
 8001b20:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	24000570 	.word	0x24000570

08001b34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b3a:	4b0a      	ldr	r3, [pc, #40]	; (8001b64 <HAL_MspInit+0x30>)
 8001b3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001b40:	4a08      	ldr	r2, [pc, #32]	; (8001b64 <HAL_MspInit+0x30>)
 8001b42:	f043 0302 	orr.w	r3, r3, #2
 8001b46:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001b4a:	4b06      	ldr	r3, [pc, #24]	; (8001b64 <HAL_MspInit+0x30>)
 8001b4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001b50:	f003 0302 	and.w	r3, r3, #2
 8001b54:	607b      	str	r3, [r7, #4]
 8001b56:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b58:	bf00      	nop
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	58024400 	.word	0x58024400

08001b68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b6c:	e7fe      	b.n	8001b6c <NMI_Handler+0x4>

08001b6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b72:	e7fe      	b.n	8001b72 <HardFault_Handler+0x4>

08001b74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b78:	e7fe      	b.n	8001b78 <MemManage_Handler+0x4>

08001b7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b7e:	e7fe      	b.n	8001b7e <BusFault_Handler+0x4>

08001b80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b84:	e7fe      	b.n	8001b84 <UsageFault_Handler+0x4>

08001b86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ba6:	bf00      	nop
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bb4:	f000 fe24 	bl	8002800 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001bc0:	4802      	ldr	r0, [pc, #8]	; (8001bcc <DMA1_Stream0_IRQHandler+0x10>)
 8001bc2:	f003 f84d 	bl	8004c60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	2400021c 	.word	0x2400021c

08001bd0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001bd4:	4802      	ldr	r0, [pc, #8]	; (8001be0 <DMA1_Stream1_IRQHandler+0x10>)
 8001bd6:	f003 f843 	bl	8004c60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	24000294 	.word	0x24000294

08001be4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001be8:	4802      	ldr	r0, [pc, #8]	; (8001bf4 <TIM3_IRQHandler+0x10>)
 8001bea:	f009 fc33 	bl	800b454 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	2400069c 	.word	0x2400069c

08001bf8 <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001bfc:	4802      	ldr	r0, [pc, #8]	; (8001c08 <BDMA_Channel0_IRQHandler+0x10>)
 8001bfe:	f003 f82f 	bl	8004c60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	2400030c 	.word	0x2400030c

08001c0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c10:	4b37      	ldr	r3, [pc, #220]	; (8001cf0 <SystemInit+0xe4>)
 8001c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c16:	4a36      	ldr	r2, [pc, #216]	; (8001cf0 <SystemInit+0xe4>)
 8001c18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001c20:	4b34      	ldr	r3, [pc, #208]	; (8001cf4 <SystemInit+0xe8>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 030f 	and.w	r3, r3, #15
 8001c28:	2b06      	cmp	r3, #6
 8001c2a:	d807      	bhi.n	8001c3c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001c2c:	4b31      	ldr	r3, [pc, #196]	; (8001cf4 <SystemInit+0xe8>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f023 030f 	bic.w	r3, r3, #15
 8001c34:	4a2f      	ldr	r2, [pc, #188]	; (8001cf4 <SystemInit+0xe8>)
 8001c36:	f043 0307 	orr.w	r3, r3, #7
 8001c3a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001c3c:	4b2e      	ldr	r3, [pc, #184]	; (8001cf8 <SystemInit+0xec>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a2d      	ldr	r2, [pc, #180]	; (8001cf8 <SystemInit+0xec>)
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001c48:	4b2b      	ldr	r3, [pc, #172]	; (8001cf8 <SystemInit+0xec>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001c4e:	4b2a      	ldr	r3, [pc, #168]	; (8001cf8 <SystemInit+0xec>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	4929      	ldr	r1, [pc, #164]	; (8001cf8 <SystemInit+0xec>)
 8001c54:	4b29      	ldr	r3, [pc, #164]	; (8001cfc <SystemInit+0xf0>)
 8001c56:	4013      	ands	r3, r2
 8001c58:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001c5a:	4b26      	ldr	r3, [pc, #152]	; (8001cf4 <SystemInit+0xe8>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0308 	and.w	r3, r3, #8
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d007      	beq.n	8001c76 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001c66:	4b23      	ldr	r3, [pc, #140]	; (8001cf4 <SystemInit+0xe8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f023 030f 	bic.w	r3, r3, #15
 8001c6e:	4a21      	ldr	r2, [pc, #132]	; (8001cf4 <SystemInit+0xe8>)
 8001c70:	f043 0307 	orr.w	r3, r3, #7
 8001c74:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001c76:	4b20      	ldr	r3, [pc, #128]	; (8001cf8 <SystemInit+0xec>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001c7c:	4b1e      	ldr	r3, [pc, #120]	; (8001cf8 <SystemInit+0xec>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001c82:	4b1d      	ldr	r3, [pc, #116]	; (8001cf8 <SystemInit+0xec>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001c88:	4b1b      	ldr	r3, [pc, #108]	; (8001cf8 <SystemInit+0xec>)
 8001c8a:	4a1d      	ldr	r2, [pc, #116]	; (8001d00 <SystemInit+0xf4>)
 8001c8c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001c8e:	4b1a      	ldr	r3, [pc, #104]	; (8001cf8 <SystemInit+0xec>)
 8001c90:	4a1c      	ldr	r2, [pc, #112]	; (8001d04 <SystemInit+0xf8>)
 8001c92:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001c94:	4b18      	ldr	r3, [pc, #96]	; (8001cf8 <SystemInit+0xec>)
 8001c96:	4a1c      	ldr	r2, [pc, #112]	; (8001d08 <SystemInit+0xfc>)
 8001c98:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001c9a:	4b17      	ldr	r3, [pc, #92]	; (8001cf8 <SystemInit+0xec>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001ca0:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <SystemInit+0xec>)
 8001ca2:	4a19      	ldr	r2, [pc, #100]	; (8001d08 <SystemInit+0xfc>)
 8001ca4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001ca6:	4b14      	ldr	r3, [pc, #80]	; (8001cf8 <SystemInit+0xec>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001cac:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <SystemInit+0xec>)
 8001cae:	4a16      	ldr	r2, [pc, #88]	; (8001d08 <SystemInit+0xfc>)
 8001cb0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001cb2:	4b11      	ldr	r3, [pc, #68]	; (8001cf8 <SystemInit+0xec>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <SystemInit+0xec>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a0e      	ldr	r2, [pc, #56]	; (8001cf8 <SystemInit+0xec>)
 8001cbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cc2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001cc4:	4b0c      	ldr	r3, [pc, #48]	; (8001cf8 <SystemInit+0xec>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001cca:	4b10      	ldr	r3, [pc, #64]	; (8001d0c <SystemInit+0x100>)
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	4b10      	ldr	r3, [pc, #64]	; (8001d10 <SystemInit+0x104>)
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001cd6:	d202      	bcs.n	8001cde <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001cd8:	4b0e      	ldr	r3, [pc, #56]	; (8001d14 <SystemInit+0x108>)
 8001cda:	2201      	movs	r2, #1
 8001cdc:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001cde:	4b0e      	ldr	r3, [pc, #56]	; (8001d18 <SystemInit+0x10c>)
 8001ce0:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001ce4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001ce6:	bf00      	nop
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr
 8001cf0:	e000ed00 	.word	0xe000ed00
 8001cf4:	52002000 	.word	0x52002000
 8001cf8:	58024400 	.word	0x58024400
 8001cfc:	eaf6ed7f 	.word	0xeaf6ed7f
 8001d00:	02020200 	.word	0x02020200
 8001d04:	01ff0000 	.word	0x01ff0000
 8001d08:	01010280 	.word	0x01010280
 8001d0c:	5c001000 	.word	0x5c001000
 8001d10:	ffff0000 	.word	0xffff0000
 8001d14:	51008108 	.word	0x51008108
 8001d18:	52004000 	.word	0x52004000

08001d1c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08c      	sub	sp, #48	; 0x30
 8001d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d22:	f107 030c 	add.w	r3, r7, #12
 8001d26:	2224      	movs	r2, #36	; 0x24
 8001d28:	2100      	movs	r1, #0
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f00a ff16 	bl	800cb5c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d30:	463b      	mov	r3, r7
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d3a:	4b23      	ldr	r3, [pc, #140]	; (8001dc8 <MX_TIM1_Init+0xac>)
 8001d3c:	4a23      	ldr	r2, [pc, #140]	; (8001dcc <MX_TIM1_Init+0xb0>)
 8001d3e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001d40:	4b21      	ldr	r3, [pc, #132]	; (8001dc8 <MX_TIM1_Init+0xac>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d46:	4b20      	ldr	r3, [pc, #128]	; (8001dc8 <MX_TIM1_Init+0xac>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001d4c:	4b1e      	ldr	r3, [pc, #120]	; (8001dc8 <MX_TIM1_Init+0xac>)
 8001d4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d52:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d54:	4b1c      	ldr	r3, [pc, #112]	; (8001dc8 <MX_TIM1_Init+0xac>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d5a:	4b1b      	ldr	r3, [pc, #108]	; (8001dc8 <MX_TIM1_Init+0xac>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d60:	4b19      	ldr	r3, [pc, #100]	; (8001dc8 <MX_TIM1_Init+0xac>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001d66:	2301      	movs	r3, #1
 8001d68:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d82:	2300      	movs	r3, #0
 8001d84:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001d8a:	f107 030c 	add.w	r3, r7, #12
 8001d8e:	4619      	mov	r1, r3
 8001d90:	480d      	ldr	r0, [pc, #52]	; (8001dc8 <MX_TIM1_Init+0xac>)
 8001d92:	f009 fa2b 	bl	800b1ec <HAL_TIM_Encoder_Init>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001d9c:	f7ff fe90 	bl	8001ac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001da0:	2300      	movs	r3, #0
 8001da2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001da4:	2300      	movs	r3, #0
 8001da6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001da8:	2300      	movs	r3, #0
 8001daa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001dac:	463b      	mov	r3, r7
 8001dae:	4619      	mov	r1, r3
 8001db0:	4805      	ldr	r0, [pc, #20]	; (8001dc8 <MX_TIM1_Init+0xac>)
 8001db2:	f009 fd4b 	bl	800b84c <HAL_TIMEx_MasterConfigSynchronization>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001dbc:	f7ff fe80 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001dc0:	bf00      	nop
 8001dc2:	3730      	adds	r7, #48	; 0x30
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	24000650 	.word	0x24000650
 8001dcc:	40010000 	.word	0x40010000

08001dd0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08c      	sub	sp, #48	; 0x30
 8001dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001dd6:	f107 030c 	add.w	r3, r7, #12
 8001dda:	2224      	movs	r2, #36	; 0x24
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4618      	mov	r0, r3
 8001de0:	f00a febc 	bl	800cb5c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de4:	463b      	mov	r3, r7
 8001de6:	2200      	movs	r2, #0
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	605a      	str	r2, [r3, #4]
 8001dec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001dee:	4b21      	ldr	r3, [pc, #132]	; (8001e74 <MX_TIM3_Init+0xa4>)
 8001df0:	4a21      	ldr	r2, [pc, #132]	; (8001e78 <MX_TIM3_Init+0xa8>)
 8001df2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001df4:	4b1f      	ldr	r3, [pc, #124]	; (8001e74 <MX_TIM3_Init+0xa4>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dfa:	4b1e      	ldr	r3, [pc, #120]	; (8001e74 <MX_TIM3_Init+0xa4>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001e00:	4b1c      	ldr	r3, [pc, #112]	; (8001e74 <MX_TIM3_Init+0xa4>)
 8001e02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e06:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e08:	4b1a      	ldr	r3, [pc, #104]	; (8001e74 <MX_TIM3_Init+0xa4>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e0e:	4b19      	ldr	r3, [pc, #100]	; (8001e74 <MX_TIM3_Init+0xa4>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001e14:	2301      	movs	r3, #1
 8001e16:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e20:	2300      	movs	r3, #0
 8001e22:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e30:	2300      	movs	r3, #0
 8001e32:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001e34:	2300      	movs	r3, #0
 8001e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001e38:	f107 030c 	add.w	r3, r7, #12
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	480d      	ldr	r0, [pc, #52]	; (8001e74 <MX_TIM3_Init+0xa4>)
 8001e40:	f009 f9d4 	bl	800b1ec <HAL_TIM_Encoder_Init>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001e4a:	f7ff fe39 	bl	8001ac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e52:	2300      	movs	r3, #0
 8001e54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e56:	463b      	mov	r3, r7
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4806      	ldr	r0, [pc, #24]	; (8001e74 <MX_TIM3_Init+0xa4>)
 8001e5c:	f009 fcf6 	bl	800b84c <HAL_TIMEx_MasterConfigSynchronization>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001e66:	f7ff fe2b 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e6a:	bf00      	nop
 8001e6c:	3730      	adds	r7, #48	; 0x30
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	2400069c 	.word	0x2400069c
 8001e78:	40000400 	.word	0x40000400

08001e7c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b08c      	sub	sp, #48	; 0x30
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e84:	f107 031c 	add.w	r3, r7, #28
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	605a      	str	r2, [r3, #4]
 8001e8e:	609a      	str	r2, [r3, #8]
 8001e90:	60da      	str	r2, [r3, #12]
 8001e92:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a38      	ldr	r2, [pc, #224]	; (8001f7c <HAL_TIM_Encoder_MspInit+0x100>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d12f      	bne.n	8001efe <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e9e:	4b38      	ldr	r3, [pc, #224]	; (8001f80 <HAL_TIM_Encoder_MspInit+0x104>)
 8001ea0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001ea4:	4a36      	ldr	r2, [pc, #216]	; (8001f80 <HAL_TIM_Encoder_MspInit+0x104>)
 8001ea6:	f043 0301 	orr.w	r3, r3, #1
 8001eaa:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001eae:	4b34      	ldr	r3, [pc, #208]	; (8001f80 <HAL_TIM_Encoder_MspInit+0x104>)
 8001eb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001eb4:	f003 0301 	and.w	r3, r3, #1
 8001eb8:	61bb      	str	r3, [r7, #24]
 8001eba:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ebc:	4b30      	ldr	r3, [pc, #192]	; (8001f80 <HAL_TIM_Encoder_MspInit+0x104>)
 8001ebe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ec2:	4a2f      	ldr	r2, [pc, #188]	; (8001f80 <HAL_TIM_Encoder_MspInit+0x104>)
 8001ec4:	f043 0301 	orr.w	r3, r3, #1
 8001ec8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ecc:	4b2c      	ldr	r3, [pc, #176]	; (8001f80 <HAL_TIM_Encoder_MspInit+0x104>)
 8001ece:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	617b      	str	r3, [r7, #20]
 8001ed8:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_2_PHASE_A_Pin|ENCODER_2_PHASE_B_Pin;
 8001eda:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ede:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001eec:	2301      	movs	r3, #1
 8001eee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef0:	f107 031c 	add.w	r3, r7, #28
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	4823      	ldr	r0, [pc, #140]	; (8001f84 <HAL_TIM_Encoder_MspInit+0x108>)
 8001ef8:	f005 f95c 	bl	80071b4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001efc:	e03a      	b.n	8001f74 <HAL_TIM_Encoder_MspInit+0xf8>
  else if(tim_encoderHandle->Instance==TIM3)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a21      	ldr	r2, [pc, #132]	; (8001f88 <HAL_TIM_Encoder_MspInit+0x10c>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d135      	bne.n	8001f74 <HAL_TIM_Encoder_MspInit+0xf8>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f08:	4b1d      	ldr	r3, [pc, #116]	; (8001f80 <HAL_TIM_Encoder_MspInit+0x104>)
 8001f0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f0e:	4a1c      	ldr	r2, [pc, #112]	; (8001f80 <HAL_TIM_Encoder_MspInit+0x104>)
 8001f10:	f043 0302 	orr.w	r3, r3, #2
 8001f14:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001f18:	4b19      	ldr	r3, [pc, #100]	; (8001f80 <HAL_TIM_Encoder_MspInit+0x104>)
 8001f1a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	613b      	str	r3, [r7, #16]
 8001f24:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f26:	4b16      	ldr	r3, [pc, #88]	; (8001f80 <HAL_TIM_Encoder_MspInit+0x104>)
 8001f28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f2c:	4a14      	ldr	r2, [pc, #80]	; (8001f80 <HAL_TIM_Encoder_MspInit+0x104>)
 8001f2e:	f043 0304 	orr.w	r3, r3, #4
 8001f32:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001f36:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <HAL_TIM_Encoder_MspInit+0x104>)
 8001f38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	60fb      	str	r3, [r7, #12]
 8001f42:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER_1_PHASE_A_Pin|ENCODER_1_PHASE_B_Pin;
 8001f44:	23c0      	movs	r3, #192	; 0xc0
 8001f46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f48:	2302      	movs	r3, #2
 8001f4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f50:	2300      	movs	r3, #0
 8001f52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f54:	2302      	movs	r3, #2
 8001f56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f58:	f107 031c 	add.w	r3, r7, #28
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	480b      	ldr	r0, [pc, #44]	; (8001f8c <HAL_TIM_Encoder_MspInit+0x110>)
 8001f60:	f005 f928 	bl	80071b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001f64:	2200      	movs	r2, #0
 8001f66:	2100      	movs	r1, #0
 8001f68:	201d      	movs	r0, #29
 8001f6a:	f002 f87e 	bl	800406a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f6e:	201d      	movs	r0, #29
 8001f70:	f002 f895 	bl	800409e <HAL_NVIC_EnableIRQ>
}
 8001f74:	bf00      	nop
 8001f76:	3730      	adds	r7, #48	; 0x30
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40010000 	.word	0x40010000
 8001f80:	58024400 	.word	0x58024400
 8001f84:	58020000 	.word	0x58020000
 8001f88:	40000400 	.word	0x40000400
 8001f8c:	58020800 	.word	0x58020800

08001f90 <HAL_TIM_PeriodElapsedCallback>:
bool _500msFlag		 		= false;
bool _1sFlag				= false;
bool _10sFlag				= false;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)   // uan 50ms 1msye  ayarla
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a57      	ldr	r2, [pc, #348]	; (80020fc <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	f040 80a6 	bne.w	80020f0 <HAL_TIM_PeriodElapsedCallback+0x160>
    {
    	_configurableCounter++;
 8001fa4:	4b56      	ldr	r3, [pc, #344]	; (8002100 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	b2da      	uxtb	r2, r3
 8001fac:	4b54      	ldr	r3, [pc, #336]	; (8002100 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001fae:	701a      	strb	r2, [r3, #0]
    	if(_configurableCounter>configurableTime)
 8001fb0:	4b53      	ldr	r3, [pc, #332]	; (8002100 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001fb2:	781a      	ldrb	r2, [r3, #0]
 8001fb4:	4b53      	ldr	r3, [pc, #332]	; (8002104 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d905      	bls.n	8001fc8 <HAL_TIM_PeriodElapsedCallback+0x38>
    	{
    		_configurableFlagScanStart = true;
 8001fbc:	4b52      	ldr	r3, [pc, #328]	; (8002108 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	701a      	strb	r2, [r3, #0]
    		_configurableCounter = 0;
 8001fc2:	4b4f      	ldr	r3, [pc, #316]	; (8002100 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	701a      	strb	r2, [r3, #0]
    	}

    	_1msCounter++;
 8001fc8:	4b50      	ldr	r3, [pc, #320]	; (800210c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	4b4e      	ldr	r3, [pc, #312]	; (800210c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001fd2:	701a      	strb	r2, [r3, #0]
    	if(_1msCounter>0)
 8001fd4:	4b4d      	ldr	r3, [pc, #308]	; (800210c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d005      	beq.n	8001fe8 <HAL_TIM_PeriodElapsedCallback+0x58>
    	{
    		_1msFlagScanStart = true;
 8001fdc:	4b4c      	ldr	r3, [pc, #304]	; (8002110 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001fde:	2201      	movs	r2, #1
 8001fe0:	701a      	strb	r2, [r3, #0]
    		_1msCounter = 0;
 8001fe2:	4b4a      	ldr	r3, [pc, #296]	; (800210c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	701a      	strb	r2, [r3, #0]
    	}


    	_10msCounter++;
 8001fe8:	4b4a      	ldr	r3, [pc, #296]	; (8002114 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	3301      	adds	r3, #1
 8001fee:	b2da      	uxtb	r2, r3
 8001ff0:	4b48      	ldr	r3, [pc, #288]	; (8002114 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001ff2:	701a      	strb	r2, [r3, #0]
    	if(_10msCounter>9)
 8001ff4:	4b47      	ldr	r3, [pc, #284]	; (8002114 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2b09      	cmp	r3, #9
 8001ffa:	d905      	bls.n	8002008 <HAL_TIM_PeriodElapsedCallback+0x78>
    	{
    		_10msFlagScanStart = true;
 8001ffc:	4b46      	ldr	r3, [pc, #280]	; (8002118 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001ffe:	2201      	movs	r2, #1
 8002000:	701a      	strb	r2, [r3, #0]
    		_10msCounter = 0;
 8002002:	4b44      	ldr	r3, [pc, #272]	; (8002114 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8002004:	2200      	movs	r2, #0
 8002006:	701a      	strb	r2, [r3, #0]
    	}

    	_25msCounter++;
 8002008:	4b44      	ldr	r3, [pc, #272]	; (800211c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	3301      	adds	r3, #1
 800200e:	b2da      	uxtb	r2, r3
 8002010:	4b42      	ldr	r3, [pc, #264]	; (800211c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8002012:	701a      	strb	r2, [r3, #0]
    	if(_25msCounter>24)
 8002014:	4b41      	ldr	r3, [pc, #260]	; (800211c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b18      	cmp	r3, #24
 800201a:	d905      	bls.n	8002028 <HAL_TIM_PeriodElapsedCallback+0x98>
    	{
    		_25msFlagScanStart = true;
 800201c:	4b40      	ldr	r3, [pc, #256]	; (8002120 <HAL_TIM_PeriodElapsedCallback+0x190>)
 800201e:	2201      	movs	r2, #1
 8002020:	701a      	strb	r2, [r3, #0]
    		_25msCounter = 0;
 8002022:	4b3e      	ldr	r3, [pc, #248]	; (800211c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8002024:	2200      	movs	r2, #0
 8002026:	701a      	strb	r2, [r3, #0]
    	}

    	_50msCounter++;
 8002028:	4b3e      	ldr	r3, [pc, #248]	; (8002124 <HAL_TIM_PeriodElapsedCallback+0x194>)
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	3301      	adds	r3, #1
 800202e:	b2da      	uxtb	r2, r3
 8002030:	4b3c      	ldr	r3, [pc, #240]	; (8002124 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002032:	701a      	strb	r2, [r3, #0]
    	if(_50msCounter>49)
 8002034:	4b3b      	ldr	r3, [pc, #236]	; (8002124 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	2b31      	cmp	r3, #49	; 0x31
 800203a:	d905      	bls.n	8002048 <HAL_TIM_PeriodElapsedCallback+0xb8>
    	{
    		_50msFlagScanStart = true;
 800203c:	4b3a      	ldr	r3, [pc, #232]	; (8002128 <HAL_TIM_PeriodElapsedCallback+0x198>)
 800203e:	2201      	movs	r2, #1
 8002040:	701a      	strb	r2, [r3, #0]
    		_50msCounter = 0;
 8002042:	4b38      	ldr	r3, [pc, #224]	; (8002124 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002044:	2200      	movs	r2, #0
 8002046:	701a      	strb	r2, [r3, #0]
    	}

    	_100msCounter++;
 8002048:	4b38      	ldr	r3, [pc, #224]	; (800212c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	3301      	adds	r3, #1
 800204e:	b2da      	uxtb	r2, r3
 8002050:	4b36      	ldr	r3, [pc, #216]	; (800212c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002052:	701a      	strb	r2, [r3, #0]
    	if(_100msCounter>99)
 8002054:	4b35      	ldr	r3, [pc, #212]	; (800212c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	2b63      	cmp	r3, #99	; 0x63
 800205a:	d905      	bls.n	8002068 <HAL_TIM_PeriodElapsedCallback+0xd8>
    	{
    		_100msFlagScanStart = true;
 800205c:	4b34      	ldr	r3, [pc, #208]	; (8002130 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 800205e:	2201      	movs	r2, #1
 8002060:	701a      	strb	r2, [r3, #0]
    		_100msCounter = 0;
 8002062:	4b32      	ldr	r3, [pc, #200]	; (800212c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002064:	2200      	movs	r2, #0
 8002066:	701a      	strb	r2, [r3, #0]

    	}

    	_250msCounter++;
 8002068:	4b32      	ldr	r3, [pc, #200]	; (8002134 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	3301      	adds	r3, #1
 800206e:	b2da      	uxtb	r2, r3
 8002070:	4b30      	ldr	r3, [pc, #192]	; (8002134 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002072:	701a      	strb	r2, [r3, #0]
    	if(_250msCounter>249)
 8002074:	4b2f      	ldr	r3, [pc, #188]	; (8002134 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	2bf9      	cmp	r3, #249	; 0xf9
 800207a:	d905      	bls.n	8002088 <HAL_TIM_PeriodElapsedCallback+0xf8>
    	{
    		_250msFlagScanStart = true;
 800207c:	4b2e      	ldr	r3, [pc, #184]	; (8002138 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 800207e:	2201      	movs	r2, #1
 8002080:	701a      	strb	r2, [r3, #0]
    		_250msCounter = 0;
 8002082:	4b2c      	ldr	r3, [pc, #176]	; (8002134 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002084:	2200      	movs	r2, #0
 8002086:	701a      	strb	r2, [r3, #0]
    	}

    	_500msCounter++;
 8002088:	4b2c      	ldr	r3, [pc, #176]	; (800213c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	3301      	adds	r3, #1
 800208e:	b29a      	uxth	r2, r3
 8002090:	4b2a      	ldr	r3, [pc, #168]	; (800213c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8002092:	801a      	strh	r2, [r3, #0]
    	if(_500msCounter>499)
 8002094:	4b29      	ldr	r3, [pc, #164]	; (800213c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8002096:	881b      	ldrh	r3, [r3, #0]
 8002098:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800209c:	d305      	bcc.n	80020aa <HAL_TIM_PeriodElapsedCallback+0x11a>
    	{
    		_500msFlagScanStart = true;
 800209e:	4b28      	ldr	r3, [pc, #160]	; (8002140 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80020a0:	2201      	movs	r2, #1
 80020a2:	701a      	strb	r2, [r3, #0]
    		_500msCounter = 0;
 80020a4:	4b25      	ldr	r3, [pc, #148]	; (800213c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	801a      	strh	r2, [r3, #0]
    	}

    	_1sCounter++;
 80020aa:	4b26      	ldr	r3, [pc, #152]	; (8002144 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80020ac:	881b      	ldrh	r3, [r3, #0]
 80020ae:	3301      	adds	r3, #1
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	4b24      	ldr	r3, [pc, #144]	; (8002144 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80020b4:	801a      	strh	r2, [r3, #0]
    	if(_1sCounter>999)
 80020b6:	4b23      	ldr	r3, [pc, #140]	; (8002144 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80020b8:	881b      	ldrh	r3, [r3, #0]
 80020ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020be:	d305      	bcc.n	80020cc <HAL_TIM_PeriodElapsedCallback+0x13c>
    	{
    		_1sFlagScanStart = true;
 80020c0:	4b21      	ldr	r3, [pc, #132]	; (8002148 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80020c2:	2201      	movs	r2, #1
 80020c4:	701a      	strb	r2, [r3, #0]
    		_1sCounter = 0;
 80020c6:	4b1f      	ldr	r3, [pc, #124]	; (8002144 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	801a      	strh	r2, [r3, #0]
    	}

    	_10sCounter++;
 80020cc:	4b1f      	ldr	r3, [pc, #124]	; (800214c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80020ce:	881b      	ldrh	r3, [r3, #0]
 80020d0:	3301      	adds	r3, #1
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	4b1d      	ldr	r3, [pc, #116]	; (800214c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80020d6:	801a      	strh	r2, [r3, #0]
    	if(_10sCounter>9999)
 80020d8:	4b1c      	ldr	r3, [pc, #112]	; (800214c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80020da:	881b      	ldrh	r3, [r3, #0]
 80020dc:	f242 720f 	movw	r2, #9999	; 0x270f
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d905      	bls.n	80020f0 <HAL_TIM_PeriodElapsedCallback+0x160>
    	{
    		_10sFlagScanStart = true;
 80020e4:	4b1a      	ldr	r3, [pc, #104]	; (8002150 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 80020e6:	2201      	movs	r2, #1
 80020e8:	701a      	strb	r2, [r3, #0]
    		_10sCounter = 0;
 80020ea:	4b18      	ldr	r3, [pc, #96]	; (800214c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	801a      	strh	r2, [r3, #0]
    	}
    }
}
 80020f0:	bf00      	nop
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	40000400 	.word	0x40000400
 8002100:	240006e8 	.word	0x240006e8
 8002104:	24000008 	.word	0x24000008
 8002108:	240006f6 	.word	0x240006f6
 800210c:	240006e9 	.word	0x240006e9
 8002110:	240006f7 	.word	0x240006f7
 8002114:	240006ea 	.word	0x240006ea
 8002118:	240006f8 	.word	0x240006f8
 800211c:	240006eb 	.word	0x240006eb
 8002120:	240006f9 	.word	0x240006f9
 8002124:	240006ec 	.word	0x240006ec
 8002128:	240006fa 	.word	0x240006fa
 800212c:	240006ed 	.word	0x240006ed
 8002130:	240006fb 	.word	0x240006fb
 8002134:	240006ee 	.word	0x240006ee
 8002138:	240006fc 	.word	0x240006fc
 800213c:	240006f0 	.word	0x240006f0
 8002140:	240006fd 	.word	0x240006fd
 8002144:	240006f2 	.word	0x240006f2
 8002148:	240006fe 	.word	0x240006fe
 800214c:	240006f4 	.word	0x240006f4
 8002150:	240006ff 	.word	0x240006ff

08002154 <startTimeScanFlags>:

void startTimeScanFlags(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
	if(_configurableFlagScanStart)
 8002158:	4b34      	ldr	r3, [pc, #208]	; (800222c <startTimeScanFlags+0xd8>)
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d005      	beq.n	800216c <startTimeScanFlags+0x18>
	{
		_configurableFlag = true;
 8002160:	4b33      	ldr	r3, [pc, #204]	; (8002230 <startTimeScanFlags+0xdc>)
 8002162:	2201      	movs	r2, #1
 8002164:	701a      	strb	r2, [r3, #0]
		_configurableFlagScanStart = false;
 8002166:	4b31      	ldr	r3, [pc, #196]	; (800222c <startTimeScanFlags+0xd8>)
 8002168:	2200      	movs	r2, #0
 800216a:	701a      	strb	r2, [r3, #0]
	}
	if(_1msFlagScanStart)
 800216c:	4b31      	ldr	r3, [pc, #196]	; (8002234 <startTimeScanFlags+0xe0>)
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d005      	beq.n	8002180 <startTimeScanFlags+0x2c>
	{
		_1msFlag = true;
 8002174:	4b30      	ldr	r3, [pc, #192]	; (8002238 <startTimeScanFlags+0xe4>)
 8002176:	2201      	movs	r2, #1
 8002178:	701a      	strb	r2, [r3, #0]
		_1msFlagScanStart = false;
 800217a:	4b2e      	ldr	r3, [pc, #184]	; (8002234 <startTimeScanFlags+0xe0>)
 800217c:	2200      	movs	r2, #0
 800217e:	701a      	strb	r2, [r3, #0]
	}
	if(_10msFlagScanStart)
 8002180:	4b2e      	ldr	r3, [pc, #184]	; (800223c <startTimeScanFlags+0xe8>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d005      	beq.n	8002194 <startTimeScanFlags+0x40>
	{
		_10msFlag = true;
 8002188:	4b2d      	ldr	r3, [pc, #180]	; (8002240 <startTimeScanFlags+0xec>)
 800218a:	2201      	movs	r2, #1
 800218c:	701a      	strb	r2, [r3, #0]
		_10msFlagScanStart = false;
 800218e:	4b2b      	ldr	r3, [pc, #172]	; (800223c <startTimeScanFlags+0xe8>)
 8002190:	2200      	movs	r2, #0
 8002192:	701a      	strb	r2, [r3, #0]
	}
	if(_25msFlagScanStart)
 8002194:	4b2b      	ldr	r3, [pc, #172]	; (8002244 <startTimeScanFlags+0xf0>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d005      	beq.n	80021a8 <startTimeScanFlags+0x54>
	{
		_25msFlag = true;
 800219c:	4b2a      	ldr	r3, [pc, #168]	; (8002248 <startTimeScanFlags+0xf4>)
 800219e:	2201      	movs	r2, #1
 80021a0:	701a      	strb	r2, [r3, #0]
		_25msFlagScanStart = false;
 80021a2:	4b28      	ldr	r3, [pc, #160]	; (8002244 <startTimeScanFlags+0xf0>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
	}
	if(_50msFlagScanStart)
 80021a8:	4b28      	ldr	r3, [pc, #160]	; (800224c <startTimeScanFlags+0xf8>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d005      	beq.n	80021bc <startTimeScanFlags+0x68>
	{
		_50msFlag = true;
 80021b0:	4b27      	ldr	r3, [pc, #156]	; (8002250 <startTimeScanFlags+0xfc>)
 80021b2:	2201      	movs	r2, #1
 80021b4:	701a      	strb	r2, [r3, #0]
		_50msFlagScanStart = false;
 80021b6:	4b25      	ldr	r3, [pc, #148]	; (800224c <startTimeScanFlags+0xf8>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	701a      	strb	r2, [r3, #0]
	}
	if(_100msFlagScanStart)
 80021bc:	4b25      	ldr	r3, [pc, #148]	; (8002254 <startTimeScanFlags+0x100>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d005      	beq.n	80021d0 <startTimeScanFlags+0x7c>
	{
		_100msFlag = true;
 80021c4:	4b24      	ldr	r3, [pc, #144]	; (8002258 <startTimeScanFlags+0x104>)
 80021c6:	2201      	movs	r2, #1
 80021c8:	701a      	strb	r2, [r3, #0]
		_100msFlagScanStart = false;
 80021ca:	4b22      	ldr	r3, [pc, #136]	; (8002254 <startTimeScanFlags+0x100>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	701a      	strb	r2, [r3, #0]
	}
	if(_250msFlagScanStart)
 80021d0:	4b22      	ldr	r3, [pc, #136]	; (800225c <startTimeScanFlags+0x108>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d005      	beq.n	80021e4 <startTimeScanFlags+0x90>
	{
		_250msFlag = true;
 80021d8:	4b21      	ldr	r3, [pc, #132]	; (8002260 <startTimeScanFlags+0x10c>)
 80021da:	2201      	movs	r2, #1
 80021dc:	701a      	strb	r2, [r3, #0]
		_250msFlagScanStart = false;
 80021de:	4b1f      	ldr	r3, [pc, #124]	; (800225c <startTimeScanFlags+0x108>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	701a      	strb	r2, [r3, #0]
	}
	if(_500msFlagScanStart)
 80021e4:	4b1f      	ldr	r3, [pc, #124]	; (8002264 <startTimeScanFlags+0x110>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d005      	beq.n	80021f8 <startTimeScanFlags+0xa4>
	{
		_500msFlag = true;
 80021ec:	4b1e      	ldr	r3, [pc, #120]	; (8002268 <startTimeScanFlags+0x114>)
 80021ee:	2201      	movs	r2, #1
 80021f0:	701a      	strb	r2, [r3, #0]
		_500msFlagScanStart = false;
 80021f2:	4b1c      	ldr	r3, [pc, #112]	; (8002264 <startTimeScanFlags+0x110>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	701a      	strb	r2, [r3, #0]
	}
	if(_1sFlagScanStart)
 80021f8:	4b1c      	ldr	r3, [pc, #112]	; (800226c <startTimeScanFlags+0x118>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d005      	beq.n	800220c <startTimeScanFlags+0xb8>
	{
		_1sFlag = true;
 8002200:	4b1b      	ldr	r3, [pc, #108]	; (8002270 <startTimeScanFlags+0x11c>)
 8002202:	2201      	movs	r2, #1
 8002204:	701a      	strb	r2, [r3, #0]
		_1sFlagScanStart = false;
 8002206:	4b19      	ldr	r3, [pc, #100]	; (800226c <startTimeScanFlags+0x118>)
 8002208:	2200      	movs	r2, #0
 800220a:	701a      	strb	r2, [r3, #0]
	}
	if(_10sFlagScanStart)
 800220c:	4b19      	ldr	r3, [pc, #100]	; (8002274 <startTimeScanFlags+0x120>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d005      	beq.n	8002220 <startTimeScanFlags+0xcc>
	{
		_10sFlag = true;
 8002214:	4b18      	ldr	r3, [pc, #96]	; (8002278 <startTimeScanFlags+0x124>)
 8002216:	2201      	movs	r2, #1
 8002218:	701a      	strb	r2, [r3, #0]
		_10sFlagScanStart = false;
 800221a:	4b16      	ldr	r3, [pc, #88]	; (8002274 <startTimeScanFlags+0x120>)
 800221c:	2200      	movs	r2, #0
 800221e:	701a      	strb	r2, [r3, #0]
	}
}
 8002220:	bf00      	nop
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	240006f6 	.word	0x240006f6
 8002230:	24000700 	.word	0x24000700
 8002234:	240006f7 	.word	0x240006f7
 8002238:	24000701 	.word	0x24000701
 800223c:	240006f8 	.word	0x240006f8
 8002240:	24000702 	.word	0x24000702
 8002244:	240006f9 	.word	0x240006f9
 8002248:	24000703 	.word	0x24000703
 800224c:	240006fa 	.word	0x240006fa
 8002250:	24000704 	.word	0x24000704
 8002254:	240006fb 	.word	0x240006fb
 8002258:	24000705 	.word	0x24000705
 800225c:	240006fc 	.word	0x240006fc
 8002260:	24000706 	.word	0x24000706
 8002264:	240006fd 	.word	0x240006fd
 8002268:	24000707 	.word	0x24000707
 800226c:	240006fe 	.word	0x240006fe
 8002270:	24000708 	.word	0x24000708
 8002274:	240006ff 	.word	0x240006ff
 8002278:	24000709 	.word	0x24000709

0800227c <clearTimeScanFlags>:

void clearTimeScanFlags(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
	_configurableFlag 	= false;
 8002280:	4b11      	ldr	r3, [pc, #68]	; (80022c8 <clearTimeScanFlags+0x4c>)
 8002282:	2200      	movs	r2, #0
 8002284:	701a      	strb	r2, [r3, #0]
	_1msFlag 	= false;
 8002286:	4b11      	ldr	r3, [pc, #68]	; (80022cc <clearTimeScanFlags+0x50>)
 8002288:	2200      	movs	r2, #0
 800228a:	701a      	strb	r2, [r3, #0]
	_10msFlag 	= false;
 800228c:	4b10      	ldr	r3, [pc, #64]	; (80022d0 <clearTimeScanFlags+0x54>)
 800228e:	2200      	movs	r2, #0
 8002290:	701a      	strb	r2, [r3, #0]
	_25msFlag 	= false;
 8002292:	4b10      	ldr	r3, [pc, #64]	; (80022d4 <clearTimeScanFlags+0x58>)
 8002294:	2200      	movs	r2, #0
 8002296:	701a      	strb	r2, [r3, #0]
	_50msFlag 	= false;
 8002298:	4b0f      	ldr	r3, [pc, #60]	; (80022d8 <clearTimeScanFlags+0x5c>)
 800229a:	2200      	movs	r2, #0
 800229c:	701a      	strb	r2, [r3, #0]
	_100msFlag 	= false;
 800229e:	4b0f      	ldr	r3, [pc, #60]	; (80022dc <clearTimeScanFlags+0x60>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	701a      	strb	r2, [r3, #0]
	_250msFlag 	= false;
 80022a4:	4b0e      	ldr	r3, [pc, #56]	; (80022e0 <clearTimeScanFlags+0x64>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	701a      	strb	r2, [r3, #0]
	_500msFlag 	= false;
 80022aa:	4b0e      	ldr	r3, [pc, #56]	; (80022e4 <clearTimeScanFlags+0x68>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	701a      	strb	r2, [r3, #0]
	_1sFlag 	= false;
 80022b0:	4b0d      	ldr	r3, [pc, #52]	; (80022e8 <clearTimeScanFlags+0x6c>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	701a      	strb	r2, [r3, #0]
	_10sFlag 	= false;
 80022b6:	4b0d      	ldr	r3, [pc, #52]	; (80022ec <clearTimeScanFlags+0x70>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	701a      	strb	r2, [r3, #0]
}
 80022bc:	bf00      	nop
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	24000700 	.word	0x24000700
 80022cc:	24000701 	.word	0x24000701
 80022d0:	24000702 	.word	0x24000702
 80022d4:	24000703 	.word	0x24000703
 80022d8:	24000704 	.word	0x24000704
 80022dc:	24000705 	.word	0x24000705
 80022e0:	24000706 	.word	0x24000706
 80022e4:	24000707 	.word	0x24000707
 80022e8:	24000708 	.word	0x24000708
 80022ec:	24000709 	.word	0x24000709

080022f0 <MX_UART4_Init>:
UART_HandleTypeDef huart7;
UART_HandleTypeDef huart8;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80022f4:	4b22      	ldr	r3, [pc, #136]	; (8002380 <MX_UART4_Init+0x90>)
 80022f6:	4a23      	ldr	r2, [pc, #140]	; (8002384 <MX_UART4_Init+0x94>)
 80022f8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80022fa:	4b21      	ldr	r3, [pc, #132]	; (8002380 <MX_UART4_Init+0x90>)
 80022fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002300:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002302:	4b1f      	ldr	r3, [pc, #124]	; (8002380 <MX_UART4_Init+0x90>)
 8002304:	2200      	movs	r2, #0
 8002306:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002308:	4b1d      	ldr	r3, [pc, #116]	; (8002380 <MX_UART4_Init+0x90>)
 800230a:	2200      	movs	r2, #0
 800230c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800230e:	4b1c      	ldr	r3, [pc, #112]	; (8002380 <MX_UART4_Init+0x90>)
 8002310:	2200      	movs	r2, #0
 8002312:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002314:	4b1a      	ldr	r3, [pc, #104]	; (8002380 <MX_UART4_Init+0x90>)
 8002316:	220c      	movs	r2, #12
 8002318:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800231a:	4b19      	ldr	r3, [pc, #100]	; (8002380 <MX_UART4_Init+0x90>)
 800231c:	2200      	movs	r2, #0
 800231e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002320:	4b17      	ldr	r3, [pc, #92]	; (8002380 <MX_UART4_Init+0x90>)
 8002322:	2200      	movs	r2, #0
 8002324:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002326:	4b16      	ldr	r3, [pc, #88]	; (8002380 <MX_UART4_Init+0x90>)
 8002328:	2200      	movs	r2, #0
 800232a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800232c:	4b14      	ldr	r3, [pc, #80]	; (8002380 <MX_UART4_Init+0x90>)
 800232e:	2200      	movs	r2, #0
 8002330:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002332:	4b13      	ldr	r3, [pc, #76]	; (8002380 <MX_UART4_Init+0x90>)
 8002334:	2200      	movs	r2, #0
 8002336:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002338:	4811      	ldr	r0, [pc, #68]	; (8002380 <MX_UART4_Init+0x90>)
 800233a:	f009 fb33 	bl	800b9a4 <HAL_UART_Init>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002344:	f7ff fbbc 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002348:	2100      	movs	r1, #0
 800234a:	480d      	ldr	r0, [pc, #52]	; (8002380 <MX_UART4_Init+0x90>)
 800234c:	f00a fb3b 	bl	800c9c6 <HAL_UARTEx_SetTxFifoThreshold>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002356:	f7ff fbb3 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800235a:	2100      	movs	r1, #0
 800235c:	4808      	ldr	r0, [pc, #32]	; (8002380 <MX_UART4_Init+0x90>)
 800235e:	f00a fb70 	bl	800ca42 <HAL_UARTEx_SetRxFifoThreshold>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002368:	f7ff fbaa 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 800236c:	4804      	ldr	r0, [pc, #16]	; (8002380 <MX_UART4_Init+0x90>)
 800236e:	f00a faf1 	bl	800c954 <HAL_UARTEx_DisableFifoMode>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002378:	f7ff fba2 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800237c:	bf00      	nop
 800237e:	bd80      	pop	{r7, pc}
 8002380:	2400070c 	.word	0x2400070c
 8002384:	40004c00 	.word	0x40004c00

08002388 <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 800238c:	4b22      	ldr	r3, [pc, #136]	; (8002418 <MX_UART7_Init+0x90>)
 800238e:	4a23      	ldr	r2, [pc, #140]	; (800241c <MX_UART7_Init+0x94>)
 8002390:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8002392:	4b21      	ldr	r3, [pc, #132]	; (8002418 <MX_UART7_Init+0x90>)
 8002394:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002398:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800239a:	4b1f      	ldr	r3, [pc, #124]	; (8002418 <MX_UART7_Init+0x90>)
 800239c:	2200      	movs	r2, #0
 800239e:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80023a0:	4b1d      	ldr	r3, [pc, #116]	; (8002418 <MX_UART7_Init+0x90>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80023a6:	4b1c      	ldr	r3, [pc, #112]	; (8002418 <MX_UART7_Init+0x90>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80023ac:	4b1a      	ldr	r3, [pc, #104]	; (8002418 <MX_UART7_Init+0x90>)
 80023ae:	220c      	movs	r2, #12
 80023b0:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023b2:	4b19      	ldr	r3, [pc, #100]	; (8002418 <MX_UART7_Init+0x90>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80023b8:	4b17      	ldr	r3, [pc, #92]	; (8002418 <MX_UART7_Init+0x90>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023be:	4b16      	ldr	r3, [pc, #88]	; (8002418 <MX_UART7_Init+0x90>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80023c4:	4b14      	ldr	r3, [pc, #80]	; (8002418 <MX_UART7_Init+0x90>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	625a      	str	r2, [r3, #36]	; 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023ca:	4b13      	ldr	r3, [pc, #76]	; (8002418 <MX_UART7_Init+0x90>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80023d0:	4811      	ldr	r0, [pc, #68]	; (8002418 <MX_UART7_Init+0x90>)
 80023d2:	f009 fae7 	bl	800b9a4 <HAL_UART_Init>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <MX_UART7_Init+0x58>
  {
    Error_Handler();
 80023dc:	f7ff fb70 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023e0:	2100      	movs	r1, #0
 80023e2:	480d      	ldr	r0, [pc, #52]	; (8002418 <MX_UART7_Init+0x90>)
 80023e4:	f00a faef 	bl	800c9c6 <HAL_UARTEx_SetTxFifoThreshold>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 80023ee:	f7ff fb67 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023f2:	2100      	movs	r1, #0
 80023f4:	4808      	ldr	r0, [pc, #32]	; (8002418 <MX_UART7_Init+0x90>)
 80023f6:	f00a fb24 	bl	800ca42 <HAL_UARTEx_SetRxFifoThreshold>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 8002400:	f7ff fb5e 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8002404:	4804      	ldr	r0, [pc, #16]	; (8002418 <MX_UART7_Init+0x90>)
 8002406:	f00a faa5 	bl	800c954 <HAL_UARTEx_DisableFifoMode>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d001      	beq.n	8002414 <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 8002410:	f7ff fb56 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8002414:	bf00      	nop
 8002416:	bd80      	pop	{r7, pc}
 8002418:	240007a0 	.word	0x240007a0
 800241c:	40007800 	.word	0x40007800

08002420 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8002424:	4b22      	ldr	r3, [pc, #136]	; (80024b0 <MX_UART8_Init+0x90>)
 8002426:	4a23      	ldr	r2, [pc, #140]	; (80024b4 <MX_UART8_Init+0x94>)
 8002428:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 800242a:	4b21      	ldr	r3, [pc, #132]	; (80024b0 <MX_UART8_Init+0x90>)
 800242c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002430:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8002432:	4b1f      	ldr	r3, [pc, #124]	; (80024b0 <MX_UART8_Init+0x90>)
 8002434:	2200      	movs	r2, #0
 8002436:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8002438:	4b1d      	ldr	r3, [pc, #116]	; (80024b0 <MX_UART8_Init+0x90>)
 800243a:	2200      	movs	r2, #0
 800243c:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 800243e:	4b1c      	ldr	r3, [pc, #112]	; (80024b0 <MX_UART8_Init+0x90>)
 8002440:	2200      	movs	r2, #0
 8002442:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8002444:	4b1a      	ldr	r3, [pc, #104]	; (80024b0 <MX_UART8_Init+0x90>)
 8002446:	220c      	movs	r2, #12
 8002448:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800244a:	4b19      	ldr	r3, [pc, #100]	; (80024b0 <MX_UART8_Init+0x90>)
 800244c:	2200      	movs	r2, #0
 800244e:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8002450:	4b17      	ldr	r3, [pc, #92]	; (80024b0 <MX_UART8_Init+0x90>)
 8002452:	2200      	movs	r2, #0
 8002454:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002456:	4b16      	ldr	r3, [pc, #88]	; (80024b0 <MX_UART8_Init+0x90>)
 8002458:	2200      	movs	r2, #0
 800245a:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800245c:	4b14      	ldr	r3, [pc, #80]	; (80024b0 <MX_UART8_Init+0x90>)
 800245e:	2200      	movs	r2, #0
 8002460:	625a      	str	r2, [r3, #36]	; 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002462:	4b13      	ldr	r3, [pc, #76]	; (80024b0 <MX_UART8_Init+0x90>)
 8002464:	2200      	movs	r2, #0
 8002466:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8002468:	4811      	ldr	r0, [pc, #68]	; (80024b0 <MX_UART8_Init+0x90>)
 800246a:	f009 fa9b 	bl	800b9a4 <HAL_UART_Init>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <MX_UART8_Init+0x58>
  {
    Error_Handler();
 8002474:	f7ff fb24 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002478:	2100      	movs	r1, #0
 800247a:	480d      	ldr	r0, [pc, #52]	; (80024b0 <MX_UART8_Init+0x90>)
 800247c:	f00a faa3 	bl	800c9c6 <HAL_UARTEx_SetTxFifoThreshold>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 8002486:	f7ff fb1b 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800248a:	2100      	movs	r1, #0
 800248c:	4808      	ldr	r0, [pc, #32]	; (80024b0 <MX_UART8_Init+0x90>)
 800248e:	f00a fad8 	bl	800ca42 <HAL_UARTEx_SetRxFifoThreshold>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 8002498:	f7ff fb12 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 800249c:	4804      	ldr	r0, [pc, #16]	; (80024b0 <MX_UART8_Init+0x90>)
 800249e:	f00a fa59 	bl	800c954 <HAL_UARTEx_DisableFifoMode>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 80024a8:	f7ff fb0a 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	24000834 	.word	0x24000834
 80024b4:	40007c00 	.word	0x40007c00

080024b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b0be      	sub	sp, #248	; 0xf8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	60da      	str	r2, [r3, #12]
 80024ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024d0:	f107 0320 	add.w	r3, r7, #32
 80024d4:	22c0      	movs	r2, #192	; 0xc0
 80024d6:	2100      	movs	r1, #0
 80024d8:	4618      	mov	r0, r3
 80024da:	f00a fb3f 	bl	800cb5c <memset>
  if(uartHandle->Instance==UART4)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a73      	ldr	r2, [pc, #460]	; (80026b0 <HAL_UART_MspInit+0x1f8>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d147      	bne.n	8002578 <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80024e8:	f04f 0202 	mov.w	r2, #2
 80024ec:	f04f 0300 	mov.w	r3, #0
 80024f0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80024f4:	2300      	movs	r3, #0
 80024f6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024fa:	f107 0320 	add.w	r3, r7, #32
 80024fe:	4618      	mov	r0, r3
 8002500:	f006 f976 	bl	80087f0 <HAL_RCCEx_PeriphCLKConfig>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800250a:	f7ff fad9 	bl	8001ac0 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800250e:	4b69      	ldr	r3, [pc, #420]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 8002510:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002514:	4a67      	ldr	r2, [pc, #412]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 8002516:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800251a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800251e:	4b65      	ldr	r3, [pc, #404]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 8002520:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002524:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002528:	61fb      	str	r3, [r7, #28]
 800252a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800252c:	4b61      	ldr	r3, [pc, #388]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 800252e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002532:	4a60      	ldr	r2, [pc, #384]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 8002534:	f043 0304 	orr.w	r3, r3, #4
 8002538:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800253c:	4b5d      	ldr	r3, [pc, #372]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 800253e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002542:	f003 0304 	and.w	r3, r3, #4
 8002546:	61bb      	str	r3, [r7, #24]
 8002548:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = RS422_TX_1_Pin|RS422_RX_1_Pin;
 800254a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800254e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002552:	2302      	movs	r3, #2
 8002554:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002558:	2300      	movs	r3, #0
 800255a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800255e:	2300      	movs	r3, #0
 8002560:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002564:	2308      	movs	r3, #8
 8002566:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800256a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800256e:	4619      	mov	r1, r3
 8002570:	4851      	ldr	r0, [pc, #324]	; (80026b8 <HAL_UART_MspInit+0x200>)
 8002572:	f004 fe1f 	bl	80071b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART8_MspInit 1 */

  /* USER CODE END UART8_MspInit 1 */
  }
}
 8002576:	e097      	b.n	80026a8 <HAL_UART_MspInit+0x1f0>
  else if(uartHandle->Instance==UART7)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a4f      	ldr	r2, [pc, #316]	; (80026bc <HAL_UART_MspInit+0x204>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d147      	bne.n	8002612 <HAL_UART_MspInit+0x15a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8002582:	f04f 0202 	mov.w	r2, #2
 8002586:	f04f 0300 	mov.w	r3, #0
 800258a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800258e:	2300      	movs	r3, #0
 8002590:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002594:	f107 0320 	add.w	r3, r7, #32
 8002598:	4618      	mov	r0, r3
 800259a:	f006 f929 	bl	80087f0 <HAL_RCCEx_PeriphCLKConfig>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 80025a4:	f7ff fa8c 	bl	8001ac0 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 80025a8:	4b42      	ldr	r3, [pc, #264]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 80025aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80025ae:	4a41      	ldr	r2, [pc, #260]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 80025b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80025b4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80025b8:	4b3e      	ldr	r3, [pc, #248]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 80025ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80025be:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80025c2:	617b      	str	r3, [r7, #20]
 80025c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025c6:	4b3b      	ldr	r3, [pc, #236]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 80025c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80025cc:	4a39      	ldr	r2, [pc, #228]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 80025ce:	f043 0310 	orr.w	r3, r3, #16
 80025d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80025d6:	4b37      	ldr	r3, [pc, #220]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 80025d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80025dc:	f003 0310 	and.w	r3, r3, #16
 80025e0:	613b      	str	r3, [r7, #16]
 80025e2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = RS422_RX_2_Pin|RS422_TX_2_Pin;
 80025e4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80025e8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ec:	2302      	movs	r3, #2
 80025ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f8:	2300      	movs	r3, #0
 80025fa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 80025fe:	2307      	movs	r3, #7
 8002600:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002604:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002608:	4619      	mov	r1, r3
 800260a:	482d      	ldr	r0, [pc, #180]	; (80026c0 <HAL_UART_MspInit+0x208>)
 800260c:	f004 fdd2 	bl	80071b4 <HAL_GPIO_Init>
}
 8002610:	e04a      	b.n	80026a8 <HAL_UART_MspInit+0x1f0>
  else if(uartHandle->Instance==UART8)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a2b      	ldr	r2, [pc, #172]	; (80026c4 <HAL_UART_MspInit+0x20c>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d145      	bne.n	80026a8 <HAL_UART_MspInit+0x1f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 800261c:	f04f 0202 	mov.w	r2, #2
 8002620:	f04f 0300 	mov.w	r3, #0
 8002624:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002628:	2300      	movs	r3, #0
 800262a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800262e:	f107 0320 	add.w	r3, r7, #32
 8002632:	4618      	mov	r0, r3
 8002634:	f006 f8dc 	bl	80087f0 <HAL_RCCEx_PeriphCLKConfig>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <HAL_UART_MspInit+0x18a>
      Error_Handler();
 800263e:	f7ff fa3f 	bl	8001ac0 <Error_Handler>
    __HAL_RCC_UART8_CLK_ENABLE();
 8002642:	4b1c      	ldr	r3, [pc, #112]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 8002644:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002648:	4a1a      	ldr	r2, [pc, #104]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 800264a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800264e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002652:	4b18      	ldr	r3, [pc, #96]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 8002654:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002658:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800265c:	60fb      	str	r3, [r7, #12]
 800265e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002660:	4b14      	ldr	r3, [pc, #80]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 8002662:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002666:	4a13      	ldr	r2, [pc, #76]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 8002668:	f043 0310 	orr.w	r3, r3, #16
 800266c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002670:	4b10      	ldr	r3, [pc, #64]	; (80026b4 <HAL_UART_MspInit+0x1fc>)
 8002672:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002676:	f003 0310 	and.w	r3, r3, #16
 800267a:	60bb      	str	r3, [r7, #8]
 800267c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS485_RX_Pin|RS485_TX_Pin;
 800267e:	2303      	movs	r3, #3
 8002680:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002684:	2302      	movs	r3, #2
 8002686:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268a:	2300      	movs	r3, #0
 800268c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002690:	2300      	movs	r3, #0
 8002692:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002696:	2308      	movs	r3, #8
 8002698:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800269c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80026a0:	4619      	mov	r1, r3
 80026a2:	4807      	ldr	r0, [pc, #28]	; (80026c0 <HAL_UART_MspInit+0x208>)
 80026a4:	f004 fd86 	bl	80071b4 <HAL_GPIO_Init>
}
 80026a8:	bf00      	nop
 80026aa:	37f8      	adds	r7, #248	; 0xf8
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40004c00 	.word	0x40004c00
 80026b4:	58024400 	.word	0x58024400
 80026b8:	58020800 	.word	0x58020800
 80026bc:	40007800 	.word	0x40007800
 80026c0:	58021000 	.word	0x58021000
 80026c4:	40007c00 	.word	0x40007c00

080026c8 <Reset_Handler>:
 80026c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002700 <LoopFillZerobss+0xe>
 80026cc:	f7ff fa9e 	bl	8001c0c <SystemInit>
 80026d0:	480c      	ldr	r0, [pc, #48]	; (8002704 <LoopFillZerobss+0x12>)
 80026d2:	490d      	ldr	r1, [pc, #52]	; (8002708 <LoopFillZerobss+0x16>)
 80026d4:	4a0d      	ldr	r2, [pc, #52]	; (800270c <LoopFillZerobss+0x1a>)
 80026d6:	2300      	movs	r3, #0
 80026d8:	e002      	b.n	80026e0 <LoopCopyDataInit>

080026da <CopyDataInit>:
 80026da:	58d4      	ldr	r4, [r2, r3]
 80026dc:	50c4      	str	r4, [r0, r3]
 80026de:	3304      	adds	r3, #4

080026e0 <LoopCopyDataInit>:
 80026e0:	18c4      	adds	r4, r0, r3
 80026e2:	428c      	cmp	r4, r1
 80026e4:	d3f9      	bcc.n	80026da <CopyDataInit>
 80026e6:	4a0a      	ldr	r2, [pc, #40]	; (8002710 <LoopFillZerobss+0x1e>)
 80026e8:	4c0a      	ldr	r4, [pc, #40]	; (8002714 <LoopFillZerobss+0x22>)
 80026ea:	2300      	movs	r3, #0
 80026ec:	e001      	b.n	80026f2 <LoopFillZerobss>

080026ee <FillZerobss>:
 80026ee:	6013      	str	r3, [r2, #0]
 80026f0:	3204      	adds	r2, #4

080026f2 <LoopFillZerobss>:
 80026f2:	42a2      	cmp	r2, r4
 80026f4:	d3fb      	bcc.n	80026ee <FillZerobss>
 80026f6:	f00a fa39 	bl	800cb6c <__libc_init_array>
 80026fa:	f7ff f889 	bl	8001810 <main>
 80026fe:	4770      	bx	lr
 8002700:	24080000 	.word	0x24080000
 8002704:	24000000 	.word	0x24000000
 8002708:	24000014 	.word	0x24000014
 800270c:	0800cc84 	.word	0x0800cc84
 8002710:	240000d4 	.word	0x240000d4
 8002714:	240008cc 	.word	0x240008cc

08002718 <ADC3_IRQHandler>:
 8002718:	e7fe      	b.n	8002718 <ADC3_IRQHandler>
	...

0800271c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002722:	2003      	movs	r0, #3
 8002724:	f001 fc96 	bl	8004054 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002728:	f005 fe8c 	bl	8008444 <HAL_RCC_GetSysClockFreq>
 800272c:	4602      	mov	r2, r0
 800272e:	4b15      	ldr	r3, [pc, #84]	; (8002784 <HAL_Init+0x68>)
 8002730:	699b      	ldr	r3, [r3, #24]
 8002732:	0a1b      	lsrs	r3, r3, #8
 8002734:	f003 030f 	and.w	r3, r3, #15
 8002738:	4913      	ldr	r1, [pc, #76]	; (8002788 <HAL_Init+0x6c>)
 800273a:	5ccb      	ldrb	r3, [r1, r3]
 800273c:	f003 031f 	and.w	r3, r3, #31
 8002740:	fa22 f303 	lsr.w	r3, r2, r3
 8002744:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002746:	4b0f      	ldr	r3, [pc, #60]	; (8002784 <HAL_Init+0x68>)
 8002748:	699b      	ldr	r3, [r3, #24]
 800274a:	f003 030f 	and.w	r3, r3, #15
 800274e:	4a0e      	ldr	r2, [pc, #56]	; (8002788 <HAL_Init+0x6c>)
 8002750:	5cd3      	ldrb	r3, [r2, r3]
 8002752:	f003 031f 	and.w	r3, r3, #31
 8002756:	687a      	ldr	r2, [r7, #4]
 8002758:	fa22 f303 	lsr.w	r3, r2, r3
 800275c:	4a0b      	ldr	r2, [pc, #44]	; (800278c <HAL_Init+0x70>)
 800275e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002760:	4a0b      	ldr	r2, [pc, #44]	; (8002790 <HAL_Init+0x74>)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002766:	200f      	movs	r0, #15
 8002768:	f000 f814 	bl	8002794 <HAL_InitTick>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e002      	b.n	800277c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002776:	f7ff f9dd 	bl	8001b34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	58024400 	.word	0x58024400
 8002788:	0800cc34 	.word	0x0800cc34
 800278c:	24000004 	.word	0x24000004
 8002790:	24000000 	.word	0x24000000

08002794 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800279c:	4b15      	ldr	r3, [pc, #84]	; (80027f4 <HAL_InitTick+0x60>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e021      	b.n	80027ec <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80027a8:	4b13      	ldr	r3, [pc, #76]	; (80027f8 <HAL_InitTick+0x64>)
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	4b11      	ldr	r3, [pc, #68]	; (80027f4 <HAL_InitTick+0x60>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	4619      	mov	r1, r3
 80027b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80027ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80027be:	4618      	mov	r0, r3
 80027c0:	f001 fc7b 	bl	80040ba <HAL_SYSTICK_Config>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e00e      	b.n	80027ec <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2b0f      	cmp	r3, #15
 80027d2:	d80a      	bhi.n	80027ea <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027d4:	2200      	movs	r2, #0
 80027d6:	6879      	ldr	r1, [r7, #4]
 80027d8:	f04f 30ff 	mov.w	r0, #4294967295
 80027dc:	f001 fc45 	bl	800406a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027e0:	4a06      	ldr	r2, [pc, #24]	; (80027fc <HAL_InitTick+0x68>)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027e6:	2300      	movs	r3, #0
 80027e8:	e000      	b.n	80027ec <HAL_InitTick+0x58>
    return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	24000010 	.word	0x24000010
 80027f8:	24000000 	.word	0x24000000
 80027fc:	2400000c 	.word	0x2400000c

08002800 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002804:	4b06      	ldr	r3, [pc, #24]	; (8002820 <HAL_IncTick+0x20>)
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	461a      	mov	r2, r3
 800280a:	4b06      	ldr	r3, [pc, #24]	; (8002824 <HAL_IncTick+0x24>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4413      	add	r3, r2
 8002810:	4a04      	ldr	r2, [pc, #16]	; (8002824 <HAL_IncTick+0x24>)
 8002812:	6013      	str	r3, [r2, #0]
}
 8002814:	bf00      	nop
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	24000010 	.word	0x24000010
 8002824:	240008c8 	.word	0x240008c8

08002828 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0
  return uwTick;
 800282c:	4b03      	ldr	r3, [pc, #12]	; (800283c <HAL_GetTick+0x14>)
 800282e:	681b      	ldr	r3, [r3, #0]
}
 8002830:	4618      	mov	r0, r3
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	240008c8 	.word	0x240008c8

08002840 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002848:	f7ff ffee 	bl	8002828 <HAL_GetTick>
 800284c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002858:	d005      	beq.n	8002866 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800285a:	4b0a      	ldr	r3, [pc, #40]	; (8002884 <HAL_Delay+0x44>)
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	461a      	mov	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	4413      	add	r3, r2
 8002864:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002866:	bf00      	nop
 8002868:	f7ff ffde 	bl	8002828 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	429a      	cmp	r2, r3
 8002876:	d8f7      	bhi.n	8002868 <HAL_Delay+0x28>
  {
  }
}
 8002878:	bf00      	nop
 800287a:	bf00      	nop
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	24000010 	.word	0x24000010

08002888 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800288c:	4b03      	ldr	r3, [pc, #12]	; (800289c <HAL_GetREVID+0x14>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	0c1b      	lsrs	r3, r3, #16
}
 8002892:	4618      	mov	r0, r3
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	5c001000 	.word	0x5c001000

080028a0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80028a8:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80028b0:	4904      	ldr	r1, [pc, #16]	; (80028c4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	604b      	str	r3, [r1, #4]
}
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	58000400 	.word	0x58000400

080028c8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	431a      	orrs	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	609a      	str	r2, [r3, #8]
}
 80028e2:	bf00      	nop
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr

080028ee <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b083      	sub	sp, #12
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
 80028f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	609a      	str	r2, [r3, #8]
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002924:	4618      	mov	r0, r3
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002930:	b480      	push	{r7}
 8002932:	b087      	sub	sp, #28
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
 800293c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	3360      	adds	r3, #96	; 0x60
 8002942:	461a      	mov	r2, r3
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	4413      	add	r3, r2
 800294a:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	430b      	orrs	r3, r1
 800295e:	431a      	orrs	r2, r3
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002964:	bf00      	nop
 8002966:	371c      	adds	r7, #28
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	f003 031f 	and.w	r3, r3, #31
 800298a:	6879      	ldr	r1, [r7, #4]
 800298c:	fa01 f303 	lsl.w	r3, r1, r3
 8002990:	431a      	orrs	r2, r3
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	611a      	str	r2, [r3, #16]
}
 8002996:	bf00      	nop
 8002998:	3714      	adds	r7, #20
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr

080029a2 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80029a2:	b480      	push	{r7}
 80029a4:	b087      	sub	sp, #28
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	60f8      	str	r0, [r7, #12]
 80029aa:	60b9      	str	r1, [r7, #8]
 80029ac:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	3360      	adds	r3, #96	; 0x60
 80029b2:	461a      	mov	r2, r3
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	4413      	add	r3, r2
 80029ba:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	431a      	orrs	r2, r3
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	601a      	str	r2, [r3, #0]
  }
}
 80029cc:	bf00      	nop
 80029ce:	371c      	adds	r7, #28
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d101      	bne.n	80029f0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80029ec:	2301      	movs	r3, #1
 80029ee:	e000      	b.n	80029f2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	370c      	adds	r7, #12
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr

080029fe <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80029fe:	b480      	push	{r7}
 8002a00:	b087      	sub	sp, #28
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	60f8      	str	r0, [r7, #12]
 8002a06:	60b9      	str	r1, [r7, #8]
 8002a08:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	3330      	adds	r3, #48	; 0x30
 8002a0e:	461a      	mov	r2, r3
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	0a1b      	lsrs	r3, r3, #8
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	f003 030c 	and.w	r3, r3, #12
 8002a1a:	4413      	add	r3, r2
 8002a1c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	f003 031f 	and.w	r3, r3, #31
 8002a28:	211f      	movs	r1, #31
 8002a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2e:	43db      	mvns	r3, r3
 8002a30:	401a      	ands	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	0e9b      	lsrs	r3, r3, #26
 8002a36:	f003 011f 	and.w	r1, r3, #31
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	f003 031f 	and.w	r3, r3, #31
 8002a40:	fa01 f303 	lsl.w	r3, r1, r3
 8002a44:	431a      	orrs	r2, r3
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002a4a:	bf00      	nop
 8002a4c:	371c      	adds	r7, #28
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr

08002a56 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8002a56:	b480      	push	{r7}
 8002a58:	b083      	sub	sp, #12
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
 8002a5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	f023 0203 	bic.w	r2, r3, #3
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	60da      	str	r2, [r3, #12]
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b087      	sub	sp, #28
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	3314      	adds	r3, #20
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	0e5b      	lsrs	r3, r3, #25
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	f003 0304 	and.w	r3, r3, #4
 8002a98:	4413      	add	r3, r2
 8002a9a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	0d1b      	lsrs	r3, r3, #20
 8002aa4:	f003 031f 	and.w	r3, r3, #31
 8002aa8:	2107      	movs	r1, #7
 8002aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8002aae:	43db      	mvns	r3, r3
 8002ab0:	401a      	ands	r2, r3
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	0d1b      	lsrs	r3, r3, #20
 8002ab6:	f003 031f 	and.w	r3, r3, #31
 8002aba:	6879      	ldr	r1, [r7, #4]
 8002abc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac0:	431a      	orrs	r2, r3
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002ac6:	bf00      	nop
 8002ac8:	371c      	adds	r7, #28
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
	...

08002ad4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b085      	sub	sp, #20
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002aec:	43db      	mvns	r3, r3
 8002aee:	401a      	ands	r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f003 0318 	and.w	r3, r3, #24
 8002af6:	4908      	ldr	r1, [pc, #32]	; (8002b18 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002af8:	40d9      	lsrs	r1, r3
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	400b      	ands	r3, r1
 8002afe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b02:	431a      	orrs	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002b0a:	bf00      	nop
 8002b0c:	3714      	adds	r7, #20
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	000fffff 	.word	0x000fffff

08002b1c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	f003 031f 	and.w	r3, r3, #31
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689a      	ldr	r2, [r3, #8]
 8002b44:	4b04      	ldr	r3, [pc, #16]	; (8002b58 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002b46:	4013      	ands	r3, r2
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	6093      	str	r3, [r2, #8]
}
 8002b4c:	bf00      	nop
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr
 8002b58:	5fffffc0 	.word	0x5fffffc0

08002b5c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b70:	d101      	bne.n	8002b76 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002b72:	2301      	movs	r3, #1
 8002b74:	e000      	b.n	8002b78 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689a      	ldr	r2, [r3, #8]
 8002b90:	4b05      	ldr	r3, [pc, #20]	; (8002ba8 <LL_ADC_EnableInternalRegulator+0x24>)
 8002b92:	4013      	ands	r3, r2
 8002b94:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002b9c:	bf00      	nop
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr
 8002ba8:	6fffffc0 	.word	0x6fffffc0

08002bac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bbc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002bc0:	d101      	bne.n	8002bc6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e000      	b.n	8002bc8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002bc6:	2300      	movs	r3, #0
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	370c      	adds	r7, #12
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr

08002bd4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	4b05      	ldr	r3, [pc, #20]	; (8002bf8 <LL_ADC_Enable+0x24>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	f043 0201 	orr.w	r2, r3, #1
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002bec:	bf00      	nop
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr
 8002bf8:	7fffffc0 	.word	0x7fffffc0

08002bfc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f003 0301 	and.w	r3, r3, #1
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d101      	bne.n	8002c14 <LL_ADC_IsEnabled+0x18>
 8002c10:	2301      	movs	r3, #1
 8002c12:	e000      	b.n	8002c16 <LL_ADC_IsEnabled+0x1a>
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	370c      	adds	r7, #12
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
	...

08002c24 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	4b05      	ldr	r3, [pc, #20]	; (8002c48 <LL_ADC_REG_StartConversion+0x24>)
 8002c32:	4013      	ands	r3, r2
 8002c34:	f043 0204 	orr.w	r2, r3, #4
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002c3c:	bf00      	nop
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr
 8002c48:	7fffffc0 	.word	0x7fffffc0

08002c4c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f003 0304 	and.w	r3, r3, #4
 8002c5c:	2b04      	cmp	r3, #4
 8002c5e:	d101      	bne.n	8002c64 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c60:	2301      	movs	r3, #1
 8002c62:	e000      	b.n	8002c66 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr

08002c72 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002c72:	b480      	push	{r7}
 8002c74:	b083      	sub	sp, #12
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 0308 	and.w	r3, r3, #8
 8002c82:	2b08      	cmp	r3, #8
 8002c84:	d101      	bne.n	8002c8a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002c86:	2301      	movs	r3, #1
 8002c88:	e000      	b.n	8002c8c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr

08002c98 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c98:	b590      	push	{r4, r7, lr}
 8002c9a:	b089      	sub	sp, #36	; 0x24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e18f      	b.n	8002fd2 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d109      	bne.n	8002cd4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f7fd fdcb 	bl	800085c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff ff3f 	bl	8002b5c <LL_ADC_IsDeepPowerDownEnabled>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d004      	beq.n	8002cee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7ff ff25 	bl	8002b38 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f7ff ff5a 	bl	8002bac <LL_ADC_IsInternalRegulatorEnabled>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d114      	bne.n	8002d28 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff ff3e 	bl	8002b84 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d08:	4b87      	ldr	r3, [pc, #540]	; (8002f28 <HAL_ADC_Init+0x290>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	099b      	lsrs	r3, r3, #6
 8002d0e:	4a87      	ldr	r2, [pc, #540]	; (8002f2c <HAL_ADC_Init+0x294>)
 8002d10:	fba2 2303 	umull	r2, r3, r2, r3
 8002d14:	099b      	lsrs	r3, r3, #6
 8002d16:	3301      	adds	r3, #1
 8002d18:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d1a:	e002      	b.n	8002d22 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d1f9      	bne.n	8002d1c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7ff ff3d 	bl	8002bac <LL_ADC_IsInternalRegulatorEnabled>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10d      	bne.n	8002d54 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d3c:	f043 0210 	orr.w	r2, r3, #16
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d48:	f043 0201 	orr.w	r2, r3, #1
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff ff77 	bl	8002c4c <LL_ADC_REG_IsConversionOngoing>
 8002d5e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d64:	f003 0310 	and.w	r3, r3, #16
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f040 8129 	bne.w	8002fc0 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f040 8125 	bne.w	8002fc0 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d7a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002d7e:	f043 0202 	orr.w	r2, r3, #2
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7ff ff36 	bl	8002bfc <LL_ADC_IsEnabled>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d136      	bne.n	8002e04 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a65      	ldr	r2, [pc, #404]	; (8002f30 <HAL_ADC_Init+0x298>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d004      	beq.n	8002daa <HAL_ADC_Init+0x112>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a63      	ldr	r2, [pc, #396]	; (8002f34 <HAL_ADC_Init+0x29c>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d10e      	bne.n	8002dc8 <HAL_ADC_Init+0x130>
 8002daa:	4861      	ldr	r0, [pc, #388]	; (8002f30 <HAL_ADC_Init+0x298>)
 8002dac:	f7ff ff26 	bl	8002bfc <LL_ADC_IsEnabled>
 8002db0:	4604      	mov	r4, r0
 8002db2:	4860      	ldr	r0, [pc, #384]	; (8002f34 <HAL_ADC_Init+0x29c>)
 8002db4:	f7ff ff22 	bl	8002bfc <LL_ADC_IsEnabled>
 8002db8:	4603      	mov	r3, r0
 8002dba:	4323      	orrs	r3, r4
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	bf0c      	ite	eq
 8002dc0:	2301      	moveq	r3, #1
 8002dc2:	2300      	movne	r3, #0
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	e008      	b.n	8002dda <HAL_ADC_Init+0x142>
 8002dc8:	485b      	ldr	r0, [pc, #364]	; (8002f38 <HAL_ADC_Init+0x2a0>)
 8002dca:	f7ff ff17 	bl	8002bfc <LL_ADC_IsEnabled>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	bf0c      	ite	eq
 8002dd4:	2301      	moveq	r3, #1
 8002dd6:	2300      	movne	r3, #0
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d012      	beq.n	8002e04 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a53      	ldr	r2, [pc, #332]	; (8002f30 <HAL_ADC_Init+0x298>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d004      	beq.n	8002df2 <HAL_ADC_Init+0x15a>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a51      	ldr	r2, [pc, #324]	; (8002f34 <HAL_ADC_Init+0x29c>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d101      	bne.n	8002df6 <HAL_ADC_Init+0x15e>
 8002df2:	4a52      	ldr	r2, [pc, #328]	; (8002f3c <HAL_ADC_Init+0x2a4>)
 8002df4:	e000      	b.n	8002df8 <HAL_ADC_Init+0x160>
 8002df6:	4a52      	ldr	r2, [pc, #328]	; (8002f40 <HAL_ADC_Init+0x2a8>)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4610      	mov	r0, r2
 8002e00:	f7ff fd62 	bl	80028c8 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002e04:	f7ff fd40 	bl	8002888 <HAL_GetREVID>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	f241 0203 	movw	r2, #4099	; 0x1003
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d914      	bls.n	8002e3c <HAL_ADC_Init+0x1a4>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	2b10      	cmp	r3, #16
 8002e18:	d110      	bne.n	8002e3c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	7d5b      	ldrb	r3, [r3, #21]
 8002e1e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002e24:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002e2a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	7f1b      	ldrb	r3, [r3, #28]
 8002e30:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002e32:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002e34:	f043 030c 	orr.w	r3, r3, #12
 8002e38:	61bb      	str	r3, [r7, #24]
 8002e3a:	e00d      	b.n	8002e58 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	7d5b      	ldrb	r3, [r3, #21]
 8002e40:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002e46:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002e4c:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	7f1b      	ldrb	r3, [r3, #28]
 8002e52:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002e54:	4313      	orrs	r3, r2
 8002e56:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	7f1b      	ldrb	r3, [r3, #28]
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d106      	bne.n	8002e6e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a1b      	ldr	r3, [r3, #32]
 8002e64:	3b01      	subs	r3, #1
 8002e66:	045b      	lsls	r3, r3, #17
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d009      	beq.n	8002e8a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7a:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e82:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68da      	ldr	r2, [r3, #12]
 8002e90:	4b2c      	ldr	r3, [pc, #176]	; (8002f44 <HAL_ADC_Init+0x2ac>)
 8002e92:	4013      	ands	r3, r2
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	6812      	ldr	r2, [r2, #0]
 8002e98:	69b9      	ldr	r1, [r7, #24]
 8002e9a:	430b      	orrs	r3, r1
 8002e9c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff fed2 	bl	8002c4c <LL_ADC_REG_IsConversionOngoing>
 8002ea8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff fedf 	bl	8002c72 <LL_ADC_INJ_IsConversionOngoing>
 8002eb4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d15f      	bne.n	8002f7c <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d15c      	bne.n	8002f7c <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	7d1b      	ldrb	r3, [r3, #20]
 8002ec6:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	68da      	ldr	r2, [r3, #12]
 8002ed6:	4b1c      	ldr	r3, [pc, #112]	; (8002f48 <HAL_ADC_Init+0x2b0>)
 8002ed8:	4013      	ands	r3, r2
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	6812      	ldr	r2, [r2, #0]
 8002ede:	69b9      	ldr	r1, [r7, #24]
 8002ee0:	430b      	orrs	r3, r1
 8002ee2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d130      	bne.n	8002f50 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef2:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	691a      	ldr	r2, [r3, #16]
 8002efa:	4b14      	ldr	r3, [pc, #80]	; (8002f4c <HAL_ADC_Init+0x2b4>)
 8002efc:	4013      	ands	r3, r2
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002f02:	3a01      	subs	r2, #1
 8002f04:	0411      	lsls	r1, r2, #16
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002f0a:	4311      	orrs	r1, r2
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002f10:	4311      	orrs	r1, r2
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002f16:	430a      	orrs	r2, r1
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f042 0201 	orr.w	r2, r2, #1
 8002f22:	611a      	str	r2, [r3, #16]
 8002f24:	e01c      	b.n	8002f60 <HAL_ADC_Init+0x2c8>
 8002f26:	bf00      	nop
 8002f28:	24000000 	.word	0x24000000
 8002f2c:	053e2d63 	.word	0x053e2d63
 8002f30:	40022000 	.word	0x40022000
 8002f34:	40022100 	.word	0x40022100
 8002f38:	58026000 	.word	0x58026000
 8002f3c:	40022300 	.word	0x40022300
 8002f40:	58026300 	.word	0x58026300
 8002f44:	fff0c003 	.word	0xfff0c003
 8002f48:	ffffbffc 	.word	0xffffbffc
 8002f4c:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	691a      	ldr	r2, [r3, #16]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 0201 	bic.w	r2, r2, #1
 8002f5e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	430a      	orrs	r2, r1
 8002f74:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 fd8c 	bl	8003a94 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d10c      	bne.n	8002f9e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8a:	f023 010f 	bic.w	r1, r3, #15
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	699b      	ldr	r3, [r3, #24]
 8002f92:	1e5a      	subs	r2, r3, #1
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	631a      	str	r2, [r3, #48]	; 0x30
 8002f9c:	e007      	b.n	8002fae <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 020f 	bic.w	r2, r2, #15
 8002fac:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb2:	f023 0303 	bic.w	r3, r3, #3
 8002fb6:	f043 0201 	orr.w	r2, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	655a      	str	r2, [r3, #84]	; 0x54
 8002fbe:	e007      	b.n	8002fd0 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc4:	f043 0210 	orr.w	r2, r3, #16
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002fd0:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3724      	adds	r7, #36	; 0x24
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd90      	pop	{r4, r7, pc}
 8002fda:	bf00      	nop

08002fdc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a55      	ldr	r2, [pc, #340]	; (8003144 <HAL_ADC_Start_DMA+0x168>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d004      	beq.n	8002ffc <HAL_ADC_Start_DMA+0x20>
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a54      	ldr	r2, [pc, #336]	; (8003148 <HAL_ADC_Start_DMA+0x16c>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d101      	bne.n	8003000 <HAL_ADC_Start_DMA+0x24>
 8002ffc:	4b53      	ldr	r3, [pc, #332]	; (800314c <HAL_ADC_Start_DMA+0x170>)
 8002ffe:	e000      	b.n	8003002 <HAL_ADC_Start_DMA+0x26>
 8003000:	4b53      	ldr	r3, [pc, #332]	; (8003150 <HAL_ADC_Start_DMA+0x174>)
 8003002:	4618      	mov	r0, r3
 8003004:	f7ff fd8a 	bl	8002b1c <LL_ADC_GetMultimode>
 8003008:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4618      	mov	r0, r3
 8003010:	f7ff fe1c 	bl	8002c4c <LL_ADC_REG_IsConversionOngoing>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	f040 808c 	bne.w	8003134 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003022:	2b01      	cmp	r3, #1
 8003024:	d101      	bne.n	800302a <HAL_ADC_Start_DMA+0x4e>
 8003026:	2302      	movs	r3, #2
 8003028:	e087      	b.n	800313a <HAL_ADC_Start_DMA+0x15e>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2201      	movs	r2, #1
 800302e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d005      	beq.n	8003044 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	2b05      	cmp	r3, #5
 800303c:	d002      	beq.n	8003044 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	2b09      	cmp	r3, #9
 8003042:	d170      	bne.n	8003126 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 fc07 	bl	8003858 <ADC_Enable>
 800304a:	4603      	mov	r3, r0
 800304c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800304e:	7dfb      	ldrb	r3, [r7, #23]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d163      	bne.n	800311c <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003058:	4b3e      	ldr	r3, [pc, #248]	; (8003154 <HAL_ADC_Start_DMA+0x178>)
 800305a:	4013      	ands	r3, r2
 800305c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a37      	ldr	r2, [pc, #220]	; (8003148 <HAL_ADC_Start_DMA+0x16c>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d002      	beq.n	8003074 <HAL_ADC_Start_DMA+0x98>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	e000      	b.n	8003076 <HAL_ADC_Start_DMA+0x9a>
 8003074:	4b33      	ldr	r3, [pc, #204]	; (8003144 <HAL_ADC_Start_DMA+0x168>)
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	6812      	ldr	r2, [r2, #0]
 800307a:	4293      	cmp	r3, r2
 800307c:	d002      	beq.n	8003084 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d105      	bne.n	8003090 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003088:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003094:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d006      	beq.n	80030aa <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030a0:	f023 0206 	bic.w	r2, r3, #6
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	659a      	str	r2, [r3, #88]	; 0x58
 80030a8:	e002      	b.n	80030b0 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2200      	movs	r2, #0
 80030ae:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030b4:	4a28      	ldr	r2, [pc, #160]	; (8003158 <HAL_ADC_Start_DMA+0x17c>)
 80030b6:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030bc:	4a27      	ldr	r2, [pc, #156]	; (800315c <HAL_ADC_Start_DMA+0x180>)
 80030be:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030c4:	4a26      	ldr	r2, [pc, #152]	; (8003160 <HAL_ADC_Start_DMA+0x184>)
 80030c6:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	221c      	movs	r2, #28
 80030ce:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f042 0210 	orr.w	r2, r2, #16
 80030e6:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f0:	4619      	mov	r1, r3
 80030f2:	4610      	mov	r0, r2
 80030f4:	f7ff fcaf 	bl	8002a56 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	3340      	adds	r3, #64	; 0x40
 8003102:	4619      	mov	r1, r3
 8003104:	68ba      	ldr	r2, [r7, #8]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f001 fb40 	bl	800478c <HAL_DMA_Start_IT>
 800310c:	4603      	mov	r3, r0
 800310e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4618      	mov	r0, r3
 8003116:	f7ff fd85 	bl	8002c24 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800311a:	e00d      	b.n	8003138 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8003124:	e008      	b.n	8003138 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003132:	e001      	b.n	8003138 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003134:	2302      	movs	r3, #2
 8003136:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003138:	7dfb      	ldrb	r3, [r7, #23]
}
 800313a:	4618      	mov	r0, r3
 800313c:	3718      	adds	r7, #24
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	40022000 	.word	0x40022000
 8003148:	40022100 	.word	0x40022100
 800314c:	40022300 	.word	0x40022300
 8003150:	58026300 	.word	0x58026300
 8003154:	fffff0fe 	.word	0xfffff0fe
 8003158:	0800396d 	.word	0x0800396d
 800315c:	08003a45 	.word	0x08003a45
 8003160:	08003a61 	.word	0x08003a61

08003164 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003194:	bf00      	nop
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80031a0:	b590      	push	{r4, r7, lr}
 80031a2:	b0a1      	sub	sp, #132	; 0x84
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031aa:	2300      	movs	r3, #0
 80031ac:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80031b0:	2300      	movs	r3, #0
 80031b2:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	4a65      	ldr	r2, [pc, #404]	; (8003350 <HAL_ADC_ConfigChannel+0x1b0>)
 80031ba:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d101      	bne.n	80031ca <HAL_ADC_ConfigChannel+0x2a>
 80031c6:	2302      	movs	r3, #2
 80031c8:	e32e      	b.n	8003828 <HAL_ADC_ConfigChannel+0x688>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2201      	movs	r2, #1
 80031ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7ff fd38 	bl	8002c4c <LL_ADC_REG_IsConversionOngoing>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f040 8313 	bne.w	800380a <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	db2c      	blt.n	8003246 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d108      	bne.n	800320a <HAL_ADC_ConfigChannel+0x6a>
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	0e9b      	lsrs	r3, r3, #26
 80031fe:	f003 031f 	and.w	r3, r3, #31
 8003202:	2201      	movs	r2, #1
 8003204:	fa02 f303 	lsl.w	r3, r2, r3
 8003208:	e016      	b.n	8003238 <HAL_ADC_ConfigChannel+0x98>
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003210:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003212:	fa93 f3a3 	rbit	r3, r3
 8003216:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003218:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800321a:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800321c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 8003222:	2320      	movs	r3, #32
 8003224:	e003      	b.n	800322e <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 8003226:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003228:	fab3 f383 	clz	r3, r3
 800322c:	b2db      	uxtb	r3, r3
 800322e:	f003 031f 	and.w	r3, r3, #31
 8003232:	2201      	movs	r2, #1
 8003234:	fa02 f303 	lsl.w	r3, r2, r3
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	6812      	ldr	r2, [r2, #0]
 800323c:	69d1      	ldr	r1, [r2, #28]
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	6812      	ldr	r2, [r2, #0]
 8003242:	430b      	orrs	r3, r1
 8003244:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6818      	ldr	r0, [r3, #0]
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	6859      	ldr	r1, [r3, #4]
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	461a      	mov	r2, r3
 8003254:	f7ff fbd3 	bl	80029fe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff fcf5 	bl	8002c4c <LL_ADC_REG_IsConversionOngoing>
 8003262:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4618      	mov	r0, r3
 800326a:	f7ff fd02 	bl	8002c72 <LL_ADC_INJ_IsConversionOngoing>
 800326e:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003270:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003272:	2b00      	cmp	r3, #0
 8003274:	f040 80b8 	bne.w	80033e8 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003278:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800327a:	2b00      	cmp	r3, #0
 800327c:	f040 80b4 	bne.w	80033e8 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6818      	ldr	r0, [r3, #0]
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	6819      	ldr	r1, [r3, #0]
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	461a      	mov	r2, r3
 800328e:	f7ff fbf5 	bl	8002a7c <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003292:	4b30      	ldr	r3, [pc, #192]	; (8003354 <HAL_ADC_ConfigChannel+0x1b4>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800329a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800329e:	d10b      	bne.n	80032b8 <HAL_ADC_ConfigChannel+0x118>
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	695a      	ldr	r2, [r3, #20]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	089b      	lsrs	r3, r3, #2
 80032ac:	f003 0307 	and.w	r3, r3, #7
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	fa02 f303 	lsl.w	r3, r2, r3
 80032b6:	e01d      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x154>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	f003 0310 	and.w	r3, r3, #16
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10b      	bne.n	80032de <HAL_ADC_ConfigChannel+0x13e>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	695a      	ldr	r2, [r3, #20]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	089b      	lsrs	r3, r3, #2
 80032d2:	f003 0307 	and.w	r3, r3, #7
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	fa02 f303 	lsl.w	r3, r2, r3
 80032dc:	e00a      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x154>
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	695a      	ldr	r2, [r3, #20]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	089b      	lsrs	r3, r3, #2
 80032ea:	f003 0304 	and.w	r3, r3, #4
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	fa02 f303 	lsl.w	r3, r2, r3
 80032f4:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d02c      	beq.n	8003358 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6818      	ldr	r0, [r3, #0]
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	6919      	ldr	r1, [r3, #16]
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800330c:	f7ff fb10 	bl	8002930 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6818      	ldr	r0, [r3, #0]
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	6919      	ldr	r1, [r3, #16]
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	7e5b      	ldrb	r3, [r3, #25]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d102      	bne.n	8003326 <HAL_ADC_ConfigChannel+0x186>
 8003320:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003324:	e000      	b.n	8003328 <HAL_ADC_ConfigChannel+0x188>
 8003326:	2300      	movs	r3, #0
 8003328:	461a      	mov	r2, r3
 800332a:	f7ff fb3a 	bl	80029a2 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6818      	ldr	r0, [r3, #0]
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	6919      	ldr	r1, [r3, #16]
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	7e1b      	ldrb	r3, [r3, #24]
 800333a:	2b01      	cmp	r3, #1
 800333c:	d102      	bne.n	8003344 <HAL_ADC_ConfigChannel+0x1a4>
 800333e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003342:	e000      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1a6>
 8003344:	2300      	movs	r3, #0
 8003346:	461a      	mov	r2, r3
 8003348:	f7ff fb12 	bl	8002970 <LL_ADC_SetDataRightShift>
 800334c:	e04c      	b.n	80033e8 <HAL_ADC_ConfigChannel+0x248>
 800334e:	bf00      	nop
 8003350:	47ff0000 	.word	0x47ff0000
 8003354:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800335e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	069b      	lsls	r3, r3, #26
 8003368:	429a      	cmp	r2, r3
 800336a:	d107      	bne.n	800337c <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800337a:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003382:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	069b      	lsls	r3, r3, #26
 800338c:	429a      	cmp	r2, r3
 800338e:	d107      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800339e:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80033a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	069b      	lsls	r3, r3, #26
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d107      	bne.n	80033c4 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80033c2:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033ca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	069b      	lsls	r3, r3, #26
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d107      	bne.n	80033e8 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80033e6:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7ff fc05 	bl	8002bfc <LL_ADC_IsEnabled>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f040 8211 	bne.w	800381c <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6818      	ldr	r0, [r3, #0]
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	6819      	ldr	r1, [r3, #0]
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	461a      	mov	r2, r3
 8003408:	f7ff fb64 	bl	8002ad4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	4aa1      	ldr	r2, [pc, #644]	; (8003698 <HAL_ADC_ConfigChannel+0x4f8>)
 8003412:	4293      	cmp	r3, r2
 8003414:	f040 812e 	bne.w	8003674 <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10b      	bne.n	8003440 <HAL_ADC_ConfigChannel+0x2a0>
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	0e9b      	lsrs	r3, r3, #26
 800342e:	3301      	adds	r3, #1
 8003430:	f003 031f 	and.w	r3, r3, #31
 8003434:	2b09      	cmp	r3, #9
 8003436:	bf94      	ite	ls
 8003438:	2301      	movls	r3, #1
 800343a:	2300      	movhi	r3, #0
 800343c:	b2db      	uxtb	r3, r3
 800343e:	e019      	b.n	8003474 <HAL_ADC_ConfigChannel+0x2d4>
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003446:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003448:	fa93 f3a3 	rbit	r3, r3
 800344c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800344e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003450:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8003452:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003454:	2b00      	cmp	r3, #0
 8003456:	d101      	bne.n	800345c <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 8003458:	2320      	movs	r3, #32
 800345a:	e003      	b.n	8003464 <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 800345c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800345e:	fab3 f383 	clz	r3, r3
 8003462:	b2db      	uxtb	r3, r3
 8003464:	3301      	adds	r3, #1
 8003466:	f003 031f 	and.w	r3, r3, #31
 800346a:	2b09      	cmp	r3, #9
 800346c:	bf94      	ite	ls
 800346e:	2301      	movls	r3, #1
 8003470:	2300      	movhi	r3, #0
 8003472:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003474:	2b00      	cmp	r3, #0
 8003476:	d079      	beq.n	800356c <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003480:	2b00      	cmp	r3, #0
 8003482:	d107      	bne.n	8003494 <HAL_ADC_ConfigChannel+0x2f4>
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	0e9b      	lsrs	r3, r3, #26
 800348a:	3301      	adds	r3, #1
 800348c:	069b      	lsls	r3, r3, #26
 800348e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003492:	e015      	b.n	80034c0 <HAL_ADC_ConfigChannel+0x320>
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800349c:	fa93 f3a3 	rbit	r3, r3
 80034a0:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80034a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034a4:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80034a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d101      	bne.n	80034b0 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 80034ac:	2320      	movs	r3, #32
 80034ae:	e003      	b.n	80034b8 <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 80034b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034b2:	fab3 f383 	clz	r3, r3
 80034b6:	b2db      	uxtb	r3, r3
 80034b8:	3301      	adds	r3, #1
 80034ba:	069b      	lsls	r3, r3, #26
 80034bc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d109      	bne.n	80034e0 <HAL_ADC_ConfigChannel+0x340>
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	0e9b      	lsrs	r3, r3, #26
 80034d2:	3301      	adds	r3, #1
 80034d4:	f003 031f 	and.w	r3, r3, #31
 80034d8:	2101      	movs	r1, #1
 80034da:	fa01 f303 	lsl.w	r3, r1, r3
 80034de:	e017      	b.n	8003510 <HAL_ADC_ConfigChannel+0x370>
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034e8:	fa93 f3a3 	rbit	r3, r3
 80034ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80034ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034f0:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80034f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d101      	bne.n	80034fc <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 80034f8:	2320      	movs	r3, #32
 80034fa:	e003      	b.n	8003504 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 80034fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034fe:	fab3 f383 	clz	r3, r3
 8003502:	b2db      	uxtb	r3, r3
 8003504:	3301      	adds	r3, #1
 8003506:	f003 031f 	and.w	r3, r3, #31
 800350a:	2101      	movs	r1, #1
 800350c:	fa01 f303 	lsl.w	r3, r1, r3
 8003510:	ea42 0103 	orr.w	r1, r2, r3
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800351c:	2b00      	cmp	r3, #0
 800351e:	d10a      	bne.n	8003536 <HAL_ADC_ConfigChannel+0x396>
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	0e9b      	lsrs	r3, r3, #26
 8003526:	3301      	adds	r3, #1
 8003528:	f003 021f 	and.w	r2, r3, #31
 800352c:	4613      	mov	r3, r2
 800352e:	005b      	lsls	r3, r3, #1
 8003530:	4413      	add	r3, r2
 8003532:	051b      	lsls	r3, r3, #20
 8003534:	e018      	b.n	8003568 <HAL_ADC_ConfigChannel+0x3c8>
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800353c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800353e:	fa93 f3a3 	rbit	r3, r3
 8003542:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003546:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 800354e:	2320      	movs	r3, #32
 8003550:	e003      	b.n	800355a <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8003552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003554:	fab3 f383 	clz	r3, r3
 8003558:	b2db      	uxtb	r3, r3
 800355a:	3301      	adds	r3, #1
 800355c:	f003 021f 	and.w	r2, r3, #31
 8003560:	4613      	mov	r3, r2
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	4413      	add	r3, r2
 8003566:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003568:	430b      	orrs	r3, r1
 800356a:	e07e      	b.n	800366a <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003574:	2b00      	cmp	r3, #0
 8003576:	d107      	bne.n	8003588 <HAL_ADC_ConfigChannel+0x3e8>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	0e9b      	lsrs	r3, r3, #26
 800357e:	3301      	adds	r3, #1
 8003580:	069b      	lsls	r3, r3, #26
 8003582:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003586:	e015      	b.n	80035b4 <HAL_ADC_ConfigChannel+0x414>
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003590:	fa93 f3a3 	rbit	r3, r3
 8003594:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800359a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800359c:	2b00      	cmp	r3, #0
 800359e:	d101      	bne.n	80035a4 <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 80035a0:	2320      	movs	r3, #32
 80035a2:	e003      	b.n	80035ac <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 80035a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035a6:	fab3 f383 	clz	r3, r3
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	3301      	adds	r3, #1
 80035ae:	069b      	lsls	r3, r3, #26
 80035b0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d109      	bne.n	80035d4 <HAL_ADC_ConfigChannel+0x434>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	0e9b      	lsrs	r3, r3, #26
 80035c6:	3301      	adds	r3, #1
 80035c8:	f003 031f 	and.w	r3, r3, #31
 80035cc:	2101      	movs	r1, #1
 80035ce:	fa01 f303 	lsl.w	r3, r1, r3
 80035d2:	e017      	b.n	8003604 <HAL_ADC_ConfigChannel+0x464>
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	fa93 f3a3 	rbit	r3, r3
 80035e0:	61bb      	str	r3, [r7, #24]
  return result;
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80035e6:	6a3b      	ldr	r3, [r7, #32]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 80035ec:	2320      	movs	r3, #32
 80035ee:	e003      	b.n	80035f8 <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 80035f0:	6a3b      	ldr	r3, [r7, #32]
 80035f2:	fab3 f383 	clz	r3, r3
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	3301      	adds	r3, #1
 80035fa:	f003 031f 	and.w	r3, r3, #31
 80035fe:	2101      	movs	r1, #1
 8003600:	fa01 f303 	lsl.w	r3, r1, r3
 8003604:	ea42 0103 	orr.w	r1, r2, r3
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10d      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x490>
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	0e9b      	lsrs	r3, r3, #26
 800361a:	3301      	adds	r3, #1
 800361c:	f003 021f 	and.w	r2, r3, #31
 8003620:	4613      	mov	r3, r2
 8003622:	005b      	lsls	r3, r3, #1
 8003624:	4413      	add	r3, r2
 8003626:	3b1e      	subs	r3, #30
 8003628:	051b      	lsls	r3, r3, #20
 800362a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800362e:	e01b      	b.n	8003668 <HAL_ADC_ConfigChannel+0x4c8>
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	fa93 f3a3 	rbit	r3, r3
 800363c:	60fb      	str	r3, [r7, #12]
  return result;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d101      	bne.n	800364c <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 8003648:	2320      	movs	r3, #32
 800364a:	e003      	b.n	8003654 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	fab3 f383 	clz	r3, r3
 8003652:	b2db      	uxtb	r3, r3
 8003654:	3301      	adds	r3, #1
 8003656:	f003 021f 	and.w	r2, r3, #31
 800365a:	4613      	mov	r3, r2
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	4413      	add	r3, r2
 8003660:	3b1e      	subs	r3, #30
 8003662:	051b      	lsls	r3, r3, #20
 8003664:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003668:	430b      	orrs	r3, r1
 800366a:	683a      	ldr	r2, [r7, #0]
 800366c:	6892      	ldr	r2, [r2, #8]
 800366e:	4619      	mov	r1, r3
 8003670:	f7ff fa04 	bl	8002a7c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2b00      	cmp	r3, #0
 800367a:	f280 80cf 	bge.w	800381c <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a06      	ldr	r2, [pc, #24]	; (800369c <HAL_ADC_ConfigChannel+0x4fc>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d004      	beq.n	8003692 <HAL_ADC_ConfigChannel+0x4f2>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a04      	ldr	r2, [pc, #16]	; (80036a0 <HAL_ADC_ConfigChannel+0x500>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d10a      	bne.n	80036a8 <HAL_ADC_ConfigChannel+0x508>
 8003692:	4b04      	ldr	r3, [pc, #16]	; (80036a4 <HAL_ADC_ConfigChannel+0x504>)
 8003694:	e009      	b.n	80036aa <HAL_ADC_ConfigChannel+0x50a>
 8003696:	bf00      	nop
 8003698:	47ff0000 	.word	0x47ff0000
 800369c:	40022000 	.word	0x40022000
 80036a0:	40022100 	.word	0x40022100
 80036a4:	40022300 	.word	0x40022300
 80036a8:	4b61      	ldr	r3, [pc, #388]	; (8003830 <HAL_ADC_ConfigChannel+0x690>)
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff f932 	bl	8002914 <LL_ADC_GetCommonPathInternalCh>
 80036b0:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a5f      	ldr	r2, [pc, #380]	; (8003834 <HAL_ADC_ConfigChannel+0x694>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d004      	beq.n	80036c6 <HAL_ADC_ConfigChannel+0x526>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a5d      	ldr	r2, [pc, #372]	; (8003838 <HAL_ADC_ConfigChannel+0x698>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d10e      	bne.n	80036e4 <HAL_ADC_ConfigChannel+0x544>
 80036c6:	485b      	ldr	r0, [pc, #364]	; (8003834 <HAL_ADC_ConfigChannel+0x694>)
 80036c8:	f7ff fa98 	bl	8002bfc <LL_ADC_IsEnabled>
 80036cc:	4604      	mov	r4, r0
 80036ce:	485a      	ldr	r0, [pc, #360]	; (8003838 <HAL_ADC_ConfigChannel+0x698>)
 80036d0:	f7ff fa94 	bl	8002bfc <LL_ADC_IsEnabled>
 80036d4:	4603      	mov	r3, r0
 80036d6:	4323      	orrs	r3, r4
 80036d8:	2b00      	cmp	r3, #0
 80036da:	bf0c      	ite	eq
 80036dc:	2301      	moveq	r3, #1
 80036de:	2300      	movne	r3, #0
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	e008      	b.n	80036f6 <HAL_ADC_ConfigChannel+0x556>
 80036e4:	4855      	ldr	r0, [pc, #340]	; (800383c <HAL_ADC_ConfigChannel+0x69c>)
 80036e6:	f7ff fa89 	bl	8002bfc <LL_ADC_IsEnabled>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	bf0c      	ite	eq
 80036f0:	2301      	moveq	r3, #1
 80036f2:	2300      	movne	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d07d      	beq.n	80037f6 <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a50      	ldr	r2, [pc, #320]	; (8003840 <HAL_ADC_ConfigChannel+0x6a0>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d130      	bne.n	8003766 <HAL_ADC_ConfigChannel+0x5c6>
 8003704:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003706:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d12b      	bne.n	8003766 <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a4a      	ldr	r2, [pc, #296]	; (800383c <HAL_ADC_ConfigChannel+0x69c>)
 8003714:	4293      	cmp	r3, r2
 8003716:	f040 8081 	bne.w	800381c <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a45      	ldr	r2, [pc, #276]	; (8003834 <HAL_ADC_ConfigChannel+0x694>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d004      	beq.n	800372e <HAL_ADC_ConfigChannel+0x58e>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a43      	ldr	r2, [pc, #268]	; (8003838 <HAL_ADC_ConfigChannel+0x698>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d101      	bne.n	8003732 <HAL_ADC_ConfigChannel+0x592>
 800372e:	4a45      	ldr	r2, [pc, #276]	; (8003844 <HAL_ADC_ConfigChannel+0x6a4>)
 8003730:	e000      	b.n	8003734 <HAL_ADC_ConfigChannel+0x594>
 8003732:	4a3f      	ldr	r2, [pc, #252]	; (8003830 <HAL_ADC_ConfigChannel+0x690>)
 8003734:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003736:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800373a:	4619      	mov	r1, r3
 800373c:	4610      	mov	r0, r2
 800373e:	f7ff f8d6 	bl	80028ee <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003742:	4b41      	ldr	r3, [pc, #260]	; (8003848 <HAL_ADC_ConfigChannel+0x6a8>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	099b      	lsrs	r3, r3, #6
 8003748:	4a40      	ldr	r2, [pc, #256]	; (800384c <HAL_ADC_ConfigChannel+0x6ac>)
 800374a:	fba2 2303 	umull	r2, r3, r2, r3
 800374e:	099b      	lsrs	r3, r3, #6
 8003750:	3301      	adds	r3, #1
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003756:	e002      	b.n	800375e <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	3b01      	subs	r3, #1
 800375c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d1f9      	bne.n	8003758 <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003764:	e05a      	b.n	800381c <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a39      	ldr	r2, [pc, #228]	; (8003850 <HAL_ADC_ConfigChannel+0x6b0>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d11e      	bne.n	80037ae <HAL_ADC_ConfigChannel+0x60e>
 8003770:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003772:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d119      	bne.n	80037ae <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a2f      	ldr	r2, [pc, #188]	; (800383c <HAL_ADC_ConfigChannel+0x69c>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d14b      	bne.n	800381c <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a2a      	ldr	r2, [pc, #168]	; (8003834 <HAL_ADC_ConfigChannel+0x694>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d004      	beq.n	8003798 <HAL_ADC_ConfigChannel+0x5f8>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a29      	ldr	r2, [pc, #164]	; (8003838 <HAL_ADC_ConfigChannel+0x698>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d101      	bne.n	800379c <HAL_ADC_ConfigChannel+0x5fc>
 8003798:	4a2a      	ldr	r2, [pc, #168]	; (8003844 <HAL_ADC_ConfigChannel+0x6a4>)
 800379a:	e000      	b.n	800379e <HAL_ADC_ConfigChannel+0x5fe>
 800379c:	4a24      	ldr	r2, [pc, #144]	; (8003830 <HAL_ADC_ConfigChannel+0x690>)
 800379e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037a4:	4619      	mov	r1, r3
 80037a6:	4610      	mov	r0, r2
 80037a8:	f7ff f8a1 	bl	80028ee <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037ac:	e036      	b.n	800381c <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a28      	ldr	r2, [pc, #160]	; (8003854 <HAL_ADC_ConfigChannel+0x6b4>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d131      	bne.n	800381c <HAL_ADC_ConfigChannel+0x67c>
 80037b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d12c      	bne.n	800381c <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a1d      	ldr	r2, [pc, #116]	; (800383c <HAL_ADC_ConfigChannel+0x69c>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d127      	bne.n	800381c <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a18      	ldr	r2, [pc, #96]	; (8003834 <HAL_ADC_ConfigChannel+0x694>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d004      	beq.n	80037e0 <HAL_ADC_ConfigChannel+0x640>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a17      	ldr	r2, [pc, #92]	; (8003838 <HAL_ADC_ConfigChannel+0x698>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d101      	bne.n	80037e4 <HAL_ADC_ConfigChannel+0x644>
 80037e0:	4a18      	ldr	r2, [pc, #96]	; (8003844 <HAL_ADC_ConfigChannel+0x6a4>)
 80037e2:	e000      	b.n	80037e6 <HAL_ADC_ConfigChannel+0x646>
 80037e4:	4a12      	ldr	r2, [pc, #72]	; (8003830 <HAL_ADC_ConfigChannel+0x690>)
 80037e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80037ec:	4619      	mov	r1, r3
 80037ee:	4610      	mov	r0, r2
 80037f0:	f7ff f87d 	bl	80028ee <LL_ADC_SetCommonPathInternalCh>
 80037f4:	e012      	b.n	800381c <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037fa:	f043 0220 	orr.w	r2, r3, #32
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003808:	e008      	b.n	800381c <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800380e:	f043 0220 	orr.w	r2, r3, #32
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003824:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003828:	4618      	mov	r0, r3
 800382a:	3784      	adds	r7, #132	; 0x84
 800382c:	46bd      	mov	sp, r7
 800382e:	bd90      	pop	{r4, r7, pc}
 8003830:	58026300 	.word	0x58026300
 8003834:	40022000 	.word	0x40022000
 8003838:	40022100 	.word	0x40022100
 800383c:	58026000 	.word	0x58026000
 8003840:	cb840000 	.word	0xcb840000
 8003844:	40022300 	.word	0x40022300
 8003848:	24000000 	.word	0x24000000
 800384c:	053e2d63 	.word	0x053e2d63
 8003850:	c7520000 	.word	0xc7520000
 8003854:	cfb80000 	.word	0xcfb80000

08003858 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4618      	mov	r0, r3
 8003866:	f7ff f9c9 	bl	8002bfc <LL_ADC_IsEnabled>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d16e      	bne.n	800394e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689a      	ldr	r2, [r3, #8]
 8003876:	4b38      	ldr	r3, [pc, #224]	; (8003958 <ADC_Enable+0x100>)
 8003878:	4013      	ands	r3, r2
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00d      	beq.n	800389a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003882:	f043 0210 	orr.w	r2, r3, #16
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800388e:	f043 0201 	orr.w	r2, r3, #1
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e05a      	b.n	8003950 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff f998 	bl	8002bd4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80038a4:	f7fe ffc0 	bl	8002828 <HAL_GetTick>
 80038a8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a2b      	ldr	r2, [pc, #172]	; (800395c <ADC_Enable+0x104>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d004      	beq.n	80038be <ADC_Enable+0x66>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a29      	ldr	r2, [pc, #164]	; (8003960 <ADC_Enable+0x108>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d101      	bne.n	80038c2 <ADC_Enable+0x6a>
 80038be:	4b29      	ldr	r3, [pc, #164]	; (8003964 <ADC_Enable+0x10c>)
 80038c0:	e000      	b.n	80038c4 <ADC_Enable+0x6c>
 80038c2:	4b29      	ldr	r3, [pc, #164]	; (8003968 <ADC_Enable+0x110>)
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7ff f929 	bl	8002b1c <LL_ADC_GetMultimode>
 80038ca:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a23      	ldr	r2, [pc, #140]	; (8003960 <ADC_Enable+0x108>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d002      	beq.n	80038dc <ADC_Enable+0x84>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	e000      	b.n	80038de <ADC_Enable+0x86>
 80038dc:	4b1f      	ldr	r3, [pc, #124]	; (800395c <ADC_Enable+0x104>)
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	6812      	ldr	r2, [r2, #0]
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d02c      	beq.n	8003940 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d130      	bne.n	800394e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038ec:	e028      	b.n	8003940 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7ff f982 	bl	8002bfc <LL_ADC_IsEnabled>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d104      	bne.n	8003908 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4618      	mov	r0, r3
 8003904:	f7ff f966 	bl	8002bd4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003908:	f7fe ff8e 	bl	8002828 <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b02      	cmp	r3, #2
 8003914:	d914      	bls.n	8003940 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0301 	and.w	r3, r3, #1
 8003920:	2b01      	cmp	r3, #1
 8003922:	d00d      	beq.n	8003940 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003928:	f043 0210 	orr.w	r2, r3, #16
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003934:	f043 0201 	orr.w	r2, r3, #1
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e007      	b.n	8003950 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	2b01      	cmp	r3, #1
 800394c:	d1cf      	bne.n	80038ee <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800394e:	2300      	movs	r3, #0
}
 8003950:	4618      	mov	r0, r3
 8003952:	3710      	adds	r7, #16
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	8000003f 	.word	0x8000003f
 800395c:	40022000 	.word	0x40022000
 8003960:	40022100 	.word	0x40022100
 8003964:	40022300 	.word	0x40022300
 8003968:	58026300 	.word	0x58026300

0800396c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003978:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800397e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003982:	2b00      	cmp	r3, #0
 8003984:	d14b      	bne.n	8003a1e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800398a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0308 	and.w	r3, r3, #8
 800399c:	2b00      	cmp	r3, #0
 800399e:	d021      	beq.n	80039e4 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7ff f817 	bl	80029d8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d032      	beq.n	8003a16 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d12b      	bne.n	8003a16 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d11f      	bne.n	8003a16 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039da:	f043 0201 	orr.w	r2, r3, #1
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	655a      	str	r2, [r3, #84]	; 0x54
 80039e2:	e018      	b.n	8003a16 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	f003 0303 	and.w	r3, r3, #3
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d111      	bne.n	8003a16 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d105      	bne.n	8003a16 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a0e:	f043 0201 	orr.w	r2, r3, #1
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a16:	68f8      	ldr	r0, [r7, #12]
 8003a18:	f7ff fba4 	bl	8003164 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003a1c:	e00e      	b.n	8003a3c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a22:	f003 0310 	and.w	r3, r3, #16
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f7ff fbae 	bl	800318c <HAL_ADC_ErrorCallback>
}
 8003a30:	e004      	b.n	8003a3c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	4798      	blx	r3
}
 8003a3c:	bf00      	nop
 8003a3e:	3710      	adds	r7, #16
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a50:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f7ff fb90 	bl	8003178 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a58:	bf00      	nop
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a7e:	f043 0204 	orr.w	r2, r3, #4
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f7ff fb80 	bl	800318c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a8c:	bf00      	nop
 8003a8e:	3710      	adds	r7, #16
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a7a      	ldr	r2, [pc, #488]	; (8003c8c <ADC_ConfigureBoostMode+0x1f8>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d004      	beq.n	8003ab0 <ADC_ConfigureBoostMode+0x1c>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a79      	ldr	r2, [pc, #484]	; (8003c90 <ADC_ConfigureBoostMode+0x1fc>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d109      	bne.n	8003ac4 <ADC_ConfigureBoostMode+0x30>
 8003ab0:	4b78      	ldr	r3, [pc, #480]	; (8003c94 <ADC_ConfigureBoostMode+0x200>)
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	bf14      	ite	ne
 8003abc:	2301      	movne	r3, #1
 8003abe:	2300      	moveq	r3, #0
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	e008      	b.n	8003ad6 <ADC_ConfigureBoostMode+0x42>
 8003ac4:	4b74      	ldr	r3, [pc, #464]	; (8003c98 <ADC_ConfigureBoostMode+0x204>)
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	bf14      	ite	ne
 8003ad0:	2301      	movne	r3, #1
 8003ad2:	2300      	moveq	r3, #0
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d01c      	beq.n	8003b14 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003ada:	f004 fe2d 	bl	8008738 <HAL_RCC_GetHCLKFreq>
 8003ade:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003ae8:	d010      	beq.n	8003b0c <ADC_ConfigureBoostMode+0x78>
 8003aea:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003aee:	d873      	bhi.n	8003bd8 <ADC_ConfigureBoostMode+0x144>
 8003af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003af4:	d002      	beq.n	8003afc <ADC_ConfigureBoostMode+0x68>
 8003af6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003afa:	d16d      	bne.n	8003bd8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	0c1b      	lsrs	r3, r3, #16
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b08:	60fb      	str	r3, [r7, #12]
        break;
 8003b0a:	e068      	b.n	8003bde <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	089b      	lsrs	r3, r3, #2
 8003b10:	60fb      	str	r3, [r7, #12]
        break;
 8003b12:	e064      	b.n	8003bde <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003b14:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003b18:	f04f 0100 	mov.w	r1, #0
 8003b1c:	f006 f872 	bl	8009c04 <HAL_RCCEx_GetPeriphCLKFreq>
 8003b20:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003b2a:	d051      	beq.n	8003bd0 <ADC_ConfigureBoostMode+0x13c>
 8003b2c:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003b30:	d854      	bhi.n	8003bdc <ADC_ConfigureBoostMode+0x148>
 8003b32:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003b36:	d047      	beq.n	8003bc8 <ADC_ConfigureBoostMode+0x134>
 8003b38:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003b3c:	d84e      	bhi.n	8003bdc <ADC_ConfigureBoostMode+0x148>
 8003b3e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003b42:	d03d      	beq.n	8003bc0 <ADC_ConfigureBoostMode+0x12c>
 8003b44:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003b48:	d848      	bhi.n	8003bdc <ADC_ConfigureBoostMode+0x148>
 8003b4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b4e:	d033      	beq.n	8003bb8 <ADC_ConfigureBoostMode+0x124>
 8003b50:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b54:	d842      	bhi.n	8003bdc <ADC_ConfigureBoostMode+0x148>
 8003b56:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8003b5a:	d029      	beq.n	8003bb0 <ADC_ConfigureBoostMode+0x11c>
 8003b5c:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8003b60:	d83c      	bhi.n	8003bdc <ADC_ConfigureBoostMode+0x148>
 8003b62:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003b66:	d01a      	beq.n	8003b9e <ADC_ConfigureBoostMode+0x10a>
 8003b68:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003b6c:	d836      	bhi.n	8003bdc <ADC_ConfigureBoostMode+0x148>
 8003b6e:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8003b72:	d014      	beq.n	8003b9e <ADC_ConfigureBoostMode+0x10a>
 8003b74:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8003b78:	d830      	bhi.n	8003bdc <ADC_ConfigureBoostMode+0x148>
 8003b7a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b7e:	d00e      	beq.n	8003b9e <ADC_ConfigureBoostMode+0x10a>
 8003b80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b84:	d82a      	bhi.n	8003bdc <ADC_ConfigureBoostMode+0x148>
 8003b86:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003b8a:	d008      	beq.n	8003b9e <ADC_ConfigureBoostMode+0x10a>
 8003b8c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003b90:	d824      	bhi.n	8003bdc <ADC_ConfigureBoostMode+0x148>
 8003b92:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b96:	d002      	beq.n	8003b9e <ADC_ConfigureBoostMode+0x10a>
 8003b98:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003b9c:	d11e      	bne.n	8003bdc <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	0c9b      	lsrs	r3, r3, #18
 8003ba4:	005b      	lsls	r3, r3, #1
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bac:	60fb      	str	r3, [r7, #12]
        break;
 8003bae:	e016      	b.n	8003bde <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	091b      	lsrs	r3, r3, #4
 8003bb4:	60fb      	str	r3, [r7, #12]
        break;
 8003bb6:	e012      	b.n	8003bde <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	095b      	lsrs	r3, r3, #5
 8003bbc:	60fb      	str	r3, [r7, #12]
        break;
 8003bbe:	e00e      	b.n	8003bde <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	099b      	lsrs	r3, r3, #6
 8003bc4:	60fb      	str	r3, [r7, #12]
        break;
 8003bc6:	e00a      	b.n	8003bde <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	09db      	lsrs	r3, r3, #7
 8003bcc:	60fb      	str	r3, [r7, #12]
        break;
 8003bce:	e006      	b.n	8003bde <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	0a1b      	lsrs	r3, r3, #8
 8003bd4:	60fb      	str	r3, [r7, #12]
        break;
 8003bd6:	e002      	b.n	8003bde <ADC_ConfigureBoostMode+0x14a>
        break;
 8003bd8:	bf00      	nop
 8003bda:	e000      	b.n	8003bde <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003bdc:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003bde:	f7fe fe53 	bl	8002888 <HAL_GetREVID>
 8003be2:	4603      	mov	r3, r0
 8003be4:	f241 0203 	movw	r2, #4099	; 0x1003
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d815      	bhi.n	8003c18 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	4a2b      	ldr	r2, [pc, #172]	; (8003c9c <ADC_ConfigureBoostMode+0x208>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d908      	bls.n	8003c06 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	689a      	ldr	r2, [r3, #8]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c02:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003c04:	e03e      	b.n	8003c84 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	689a      	ldr	r2, [r3, #8]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c14:	609a      	str	r2, [r3, #8]
}
 8003c16:	e035      	b.n	8003c84 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	085b      	lsrs	r3, r3, #1
 8003c1c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	4a1f      	ldr	r2, [pc, #124]	; (8003ca0 <ADC_ConfigureBoostMode+0x20c>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d808      	bhi.n	8003c38 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	689a      	ldr	r2, [r3, #8]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003c34:	609a      	str	r2, [r3, #8]
}
 8003c36:	e025      	b.n	8003c84 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	4a1a      	ldr	r2, [pc, #104]	; (8003ca4 <ADC_ConfigureBoostMode+0x210>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d80a      	bhi.n	8003c56 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c52:	609a      	str	r2, [r3, #8]
}
 8003c54:	e016      	b.n	8003c84 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	4a13      	ldr	r2, [pc, #76]	; (8003ca8 <ADC_ConfigureBoostMode+0x214>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d80a      	bhi.n	8003c74 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c70:	609a      	str	r2, [r3, #8]
}
 8003c72:	e007      	b.n	8003c84 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	689a      	ldr	r2, [r3, #8]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003c82:	609a      	str	r2, [r3, #8]
}
 8003c84:	bf00      	nop
 8003c86:	3710      	adds	r7, #16
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	40022000 	.word	0x40022000
 8003c90:	40022100 	.word	0x40022100
 8003c94:	40022300 	.word	0x40022300
 8003c98:	58026300 	.word	0x58026300
 8003c9c:	01312d00 	.word	0x01312d00
 8003ca0:	005f5e10 	.word	0x005f5e10
 8003ca4:	00bebc20 	.word	0x00bebc20
 8003ca8:	017d7840 	.word	0x017d7840

08003cac <LL_ADC_IsEnabled>:
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	f003 0301 	and.w	r3, r3, #1
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d101      	bne.n	8003cc4 <LL_ADC_IsEnabled+0x18>
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e000      	b.n	8003cc6 <LL_ADC_IsEnabled+0x1a>
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr

08003cd2 <LL_ADC_REG_IsConversionOngoing>:
{
 8003cd2:	b480      	push	{r7}
 8003cd4:	b083      	sub	sp, #12
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f003 0304 	and.w	r3, r3, #4
 8003ce2:	2b04      	cmp	r3, #4
 8003ce4:	d101      	bne.n	8003cea <LL_ADC_REG_IsConversionOngoing+0x18>
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e000      	b.n	8003cec <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003cea:	2300      	movs	r3, #0
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003cf8:	b590      	push	{r4, r7, lr}
 8003cfa:	b09f      	sub	sp, #124	; 0x7c
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d02:	2300      	movs	r3, #0
 8003d04:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d101      	bne.n	8003d16 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003d12:	2302      	movs	r3, #2
 8003d14:	e0be      	b.n	8003e94 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003d22:	2300      	movs	r3, #0
 8003d24:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a5c      	ldr	r2, [pc, #368]	; (8003e9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d102      	bne.n	8003d36 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003d30:	4b5b      	ldr	r3, [pc, #364]	; (8003ea0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003d32:	60bb      	str	r3, [r7, #8]
 8003d34:	e001      	b.n	8003d3a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003d36:	2300      	movs	r3, #0
 8003d38:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d10b      	bne.n	8003d58 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d44:	f043 0220 	orr.w	r2, r3, #32
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e09d      	b.n	8003e94 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7ff ffb9 	bl	8003cd2 <LL_ADC_REG_IsConversionOngoing>
 8003d60:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7ff ffb3 	bl	8003cd2 <LL_ADC_REG_IsConversionOngoing>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d17f      	bne.n	8003e72 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003d72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d17c      	bne.n	8003e72 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a47      	ldr	r2, [pc, #284]	; (8003e9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d004      	beq.n	8003d8c <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a46      	ldr	r2, [pc, #280]	; (8003ea0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d101      	bne.n	8003d90 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003d8c:	4b45      	ldr	r3, [pc, #276]	; (8003ea4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003d8e:	e000      	b.n	8003d92 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003d90:	4b45      	ldr	r3, [pc, #276]	; (8003ea8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003d92:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d039      	beq.n	8003e10 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003d9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	431a      	orrs	r2, r3
 8003daa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003dac:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a3a      	ldr	r2, [pc, #232]	; (8003e9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d004      	beq.n	8003dc2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a38      	ldr	r2, [pc, #224]	; (8003ea0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d10e      	bne.n	8003de0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003dc2:	4836      	ldr	r0, [pc, #216]	; (8003e9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003dc4:	f7ff ff72 	bl	8003cac <LL_ADC_IsEnabled>
 8003dc8:	4604      	mov	r4, r0
 8003dca:	4835      	ldr	r0, [pc, #212]	; (8003ea0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003dcc:	f7ff ff6e 	bl	8003cac <LL_ADC_IsEnabled>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	4323      	orrs	r3, r4
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	bf0c      	ite	eq
 8003dd8:	2301      	moveq	r3, #1
 8003dda:	2300      	movne	r3, #0
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	e008      	b.n	8003df2 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003de0:	4832      	ldr	r0, [pc, #200]	; (8003eac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003de2:	f7ff ff63 	bl	8003cac <LL_ADC_IsEnabled>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	bf0c      	ite	eq
 8003dec:	2301      	moveq	r3, #1
 8003dee:	2300      	movne	r3, #0
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d047      	beq.n	8003e86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003df6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003df8:	689a      	ldr	r2, [r3, #8]
 8003dfa:	4b2d      	ldr	r3, [pc, #180]	; (8003eb0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	683a      	ldr	r2, [r7, #0]
 8003e00:	6811      	ldr	r1, [r2, #0]
 8003e02:	683a      	ldr	r2, [r7, #0]
 8003e04:	6892      	ldr	r2, [r2, #8]
 8003e06:	430a      	orrs	r2, r1
 8003e08:	431a      	orrs	r2, r3
 8003e0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e0c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e0e:	e03a      	b.n	8003e86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003e10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003e18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e1a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a1e      	ldr	r2, [pc, #120]	; (8003e9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d004      	beq.n	8003e30 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a1d      	ldr	r2, [pc, #116]	; (8003ea0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d10e      	bne.n	8003e4e <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003e30:	481a      	ldr	r0, [pc, #104]	; (8003e9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003e32:	f7ff ff3b 	bl	8003cac <LL_ADC_IsEnabled>
 8003e36:	4604      	mov	r4, r0
 8003e38:	4819      	ldr	r0, [pc, #100]	; (8003ea0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003e3a:	f7ff ff37 	bl	8003cac <LL_ADC_IsEnabled>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	4323      	orrs	r3, r4
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	bf0c      	ite	eq
 8003e46:	2301      	moveq	r3, #1
 8003e48:	2300      	movne	r3, #0
 8003e4a:	b2db      	uxtb	r3, r3
 8003e4c:	e008      	b.n	8003e60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003e4e:	4817      	ldr	r0, [pc, #92]	; (8003eac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003e50:	f7ff ff2c 	bl	8003cac <LL_ADC_IsEnabled>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	bf0c      	ite	eq
 8003e5a:	2301      	moveq	r3, #1
 8003e5c:	2300      	movne	r3, #0
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d010      	beq.n	8003e86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003e64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	4b11      	ldr	r3, [pc, #68]	; (8003eb0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003e6e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e70:	e009      	b.n	8003e86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e76:	f043 0220 	orr.w	r2, r3, #32
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003e84:	e000      	b.n	8003e88 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e86:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003e90:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	377c      	adds	r7, #124	; 0x7c
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd90      	pop	{r4, r7, pc}
 8003e9c:	40022000 	.word	0x40022000
 8003ea0:	40022100 	.word	0x40022100
 8003ea4:	40022300 	.word	0x40022300
 8003ea8:	58026300 	.word	0x58026300
 8003eac:	58026000 	.word	0x58026000
 8003eb0:	fffff0e0 	.word	0xfffff0e0

08003eb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f003 0307 	and.w	r3, r3, #7
 8003ec2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ec4:	4b0b      	ldr	r3, [pc, #44]	; (8003ef4 <__NVIC_SetPriorityGrouping+0x40>)
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003eca:	68ba      	ldr	r2, [r7, #8]
 8003ecc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003edc:	4b06      	ldr	r3, [pc, #24]	; (8003ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ee2:	4a04      	ldr	r2, [pc, #16]	; (8003ef4 <__NVIC_SetPriorityGrouping+0x40>)
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	60d3      	str	r3, [r2, #12]
}
 8003ee8:	bf00      	nop
 8003eea:	3714      	adds	r7, #20
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr
 8003ef4:	e000ed00 	.word	0xe000ed00
 8003ef8:	05fa0000 	.word	0x05fa0000

08003efc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f00:	4b04      	ldr	r3, [pc, #16]	; (8003f14 <__NVIC_GetPriorityGrouping+0x18>)
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	0a1b      	lsrs	r3, r3, #8
 8003f06:	f003 0307 	and.w	r3, r3, #7
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr
 8003f14:	e000ed00 	.word	0xe000ed00

08003f18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	4603      	mov	r3, r0
 8003f20:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003f22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	db0b      	blt.n	8003f42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f2a:	88fb      	ldrh	r3, [r7, #6]
 8003f2c:	f003 021f 	and.w	r2, r3, #31
 8003f30:	4907      	ldr	r1, [pc, #28]	; (8003f50 <__NVIC_EnableIRQ+0x38>)
 8003f32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f36:	095b      	lsrs	r3, r3, #5
 8003f38:	2001      	movs	r0, #1
 8003f3a:	fa00 f202 	lsl.w	r2, r0, r2
 8003f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f42:	bf00      	nop
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	e000e100 	.word	0xe000e100

08003f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	6039      	str	r1, [r7, #0]
 8003f5e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003f60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	db0a      	blt.n	8003f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	b2da      	uxtb	r2, r3
 8003f6c:	490c      	ldr	r1, [pc, #48]	; (8003fa0 <__NVIC_SetPriority+0x4c>)
 8003f6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f72:	0112      	lsls	r2, r2, #4
 8003f74:	b2d2      	uxtb	r2, r2
 8003f76:	440b      	add	r3, r1
 8003f78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f7c:	e00a      	b.n	8003f94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	b2da      	uxtb	r2, r3
 8003f82:	4908      	ldr	r1, [pc, #32]	; (8003fa4 <__NVIC_SetPriority+0x50>)
 8003f84:	88fb      	ldrh	r3, [r7, #6]
 8003f86:	f003 030f 	and.w	r3, r3, #15
 8003f8a:	3b04      	subs	r3, #4
 8003f8c:	0112      	lsls	r2, r2, #4
 8003f8e:	b2d2      	uxtb	r2, r2
 8003f90:	440b      	add	r3, r1
 8003f92:	761a      	strb	r2, [r3, #24]
}
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr
 8003fa0:	e000e100 	.word	0xe000e100
 8003fa4:	e000ed00 	.word	0xe000ed00

08003fa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b089      	sub	sp, #36	; 0x24
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	60f8      	str	r0, [r7, #12]
 8003fb0:	60b9      	str	r1, [r7, #8]
 8003fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f003 0307 	and.w	r3, r3, #7
 8003fba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	f1c3 0307 	rsb	r3, r3, #7
 8003fc2:	2b04      	cmp	r3, #4
 8003fc4:	bf28      	it	cs
 8003fc6:	2304      	movcs	r3, #4
 8003fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	3304      	adds	r3, #4
 8003fce:	2b06      	cmp	r3, #6
 8003fd0:	d902      	bls.n	8003fd8 <NVIC_EncodePriority+0x30>
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	3b03      	subs	r3, #3
 8003fd6:	e000      	b.n	8003fda <NVIC_EncodePriority+0x32>
 8003fd8:	2300      	movs	r3, #0
 8003fda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe6:	43da      	mvns	r2, r3
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	401a      	ands	r2, r3
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ff0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8003ffa:	43d9      	mvns	r1, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004000:	4313      	orrs	r3, r2
         );
}
 8004002:	4618      	mov	r0, r3
 8004004:	3724      	adds	r7, #36	; 0x24
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
	...

08004010 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	3b01      	subs	r3, #1
 800401c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004020:	d301      	bcc.n	8004026 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004022:	2301      	movs	r3, #1
 8004024:	e00f      	b.n	8004046 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004026:	4a0a      	ldr	r2, [pc, #40]	; (8004050 <SysTick_Config+0x40>)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	3b01      	subs	r3, #1
 800402c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800402e:	210f      	movs	r1, #15
 8004030:	f04f 30ff 	mov.w	r0, #4294967295
 8004034:	f7ff ff8e 	bl	8003f54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004038:	4b05      	ldr	r3, [pc, #20]	; (8004050 <SysTick_Config+0x40>)
 800403a:	2200      	movs	r2, #0
 800403c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800403e:	4b04      	ldr	r3, [pc, #16]	; (8004050 <SysTick_Config+0x40>)
 8004040:	2207      	movs	r2, #7
 8004042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3708      	adds	r7, #8
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	e000e010 	.word	0xe000e010

08004054 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f7ff ff29 	bl	8003eb4 <__NVIC_SetPriorityGrouping>
}
 8004062:	bf00      	nop
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b086      	sub	sp, #24
 800406e:	af00      	add	r7, sp, #0
 8004070:	4603      	mov	r3, r0
 8004072:	60b9      	str	r1, [r7, #8]
 8004074:	607a      	str	r2, [r7, #4]
 8004076:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004078:	f7ff ff40 	bl	8003efc <__NVIC_GetPriorityGrouping>
 800407c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	68b9      	ldr	r1, [r7, #8]
 8004082:	6978      	ldr	r0, [r7, #20]
 8004084:	f7ff ff90 	bl	8003fa8 <NVIC_EncodePriority>
 8004088:	4602      	mov	r2, r0
 800408a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800408e:	4611      	mov	r1, r2
 8004090:	4618      	mov	r0, r3
 8004092:	f7ff ff5f 	bl	8003f54 <__NVIC_SetPriority>
}
 8004096:	bf00      	nop
 8004098:	3718      	adds	r7, #24
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}

0800409e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800409e:	b580      	push	{r7, lr}
 80040a0:	b082      	sub	sp, #8
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	4603      	mov	r3, r0
 80040a6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7ff ff33 	bl	8003f18 <__NVIC_EnableIRQ>
}
 80040b2:	bf00      	nop
 80040b4:	3708      	adds	r7, #8
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b082      	sub	sp, #8
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f7ff ffa4 	bl	8004010 <SysTick_Config>
 80040c8:	4603      	mov	r3, r0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3708      	adds	r7, #8
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
	...

080040d4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80040dc:	f7fe fba4 	bl	8002828 <HAL_GetTick>
 80040e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d101      	bne.n	80040ec <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e316      	b.n	800471a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a66      	ldr	r2, [pc, #408]	; (800428c <HAL_DMA_Init+0x1b8>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d04a      	beq.n	800418c <HAL_DMA_Init+0xb8>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a65      	ldr	r2, [pc, #404]	; (8004290 <HAL_DMA_Init+0x1bc>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d045      	beq.n	800418c <HAL_DMA_Init+0xb8>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a63      	ldr	r2, [pc, #396]	; (8004294 <HAL_DMA_Init+0x1c0>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d040      	beq.n	800418c <HAL_DMA_Init+0xb8>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a62      	ldr	r2, [pc, #392]	; (8004298 <HAL_DMA_Init+0x1c4>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d03b      	beq.n	800418c <HAL_DMA_Init+0xb8>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a60      	ldr	r2, [pc, #384]	; (800429c <HAL_DMA_Init+0x1c8>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d036      	beq.n	800418c <HAL_DMA_Init+0xb8>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a5f      	ldr	r2, [pc, #380]	; (80042a0 <HAL_DMA_Init+0x1cc>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d031      	beq.n	800418c <HAL_DMA_Init+0xb8>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a5d      	ldr	r2, [pc, #372]	; (80042a4 <HAL_DMA_Init+0x1d0>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d02c      	beq.n	800418c <HAL_DMA_Init+0xb8>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a5c      	ldr	r2, [pc, #368]	; (80042a8 <HAL_DMA_Init+0x1d4>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d027      	beq.n	800418c <HAL_DMA_Init+0xb8>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a5a      	ldr	r2, [pc, #360]	; (80042ac <HAL_DMA_Init+0x1d8>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d022      	beq.n	800418c <HAL_DMA_Init+0xb8>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a59      	ldr	r2, [pc, #356]	; (80042b0 <HAL_DMA_Init+0x1dc>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d01d      	beq.n	800418c <HAL_DMA_Init+0xb8>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a57      	ldr	r2, [pc, #348]	; (80042b4 <HAL_DMA_Init+0x1e0>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d018      	beq.n	800418c <HAL_DMA_Init+0xb8>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a56      	ldr	r2, [pc, #344]	; (80042b8 <HAL_DMA_Init+0x1e4>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d013      	beq.n	800418c <HAL_DMA_Init+0xb8>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a54      	ldr	r2, [pc, #336]	; (80042bc <HAL_DMA_Init+0x1e8>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d00e      	beq.n	800418c <HAL_DMA_Init+0xb8>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a53      	ldr	r2, [pc, #332]	; (80042c0 <HAL_DMA_Init+0x1ec>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d009      	beq.n	800418c <HAL_DMA_Init+0xb8>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a51      	ldr	r2, [pc, #324]	; (80042c4 <HAL_DMA_Init+0x1f0>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d004      	beq.n	800418c <HAL_DMA_Init+0xb8>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a50      	ldr	r2, [pc, #320]	; (80042c8 <HAL_DMA_Init+0x1f4>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d101      	bne.n	8004190 <HAL_DMA_Init+0xbc>
 800418c:	2301      	movs	r3, #1
 800418e:	e000      	b.n	8004192 <HAL_DMA_Init+0xbe>
 8004190:	2300      	movs	r3, #0
 8004192:	2b00      	cmp	r3, #0
 8004194:	f000 813b 	beq.w	800440e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2202      	movs	r2, #2
 800419c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a37      	ldr	r2, [pc, #220]	; (800428c <HAL_DMA_Init+0x1b8>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d04a      	beq.n	8004248 <HAL_DMA_Init+0x174>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a36      	ldr	r2, [pc, #216]	; (8004290 <HAL_DMA_Init+0x1bc>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d045      	beq.n	8004248 <HAL_DMA_Init+0x174>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a34      	ldr	r2, [pc, #208]	; (8004294 <HAL_DMA_Init+0x1c0>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d040      	beq.n	8004248 <HAL_DMA_Init+0x174>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a33      	ldr	r2, [pc, #204]	; (8004298 <HAL_DMA_Init+0x1c4>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d03b      	beq.n	8004248 <HAL_DMA_Init+0x174>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a31      	ldr	r2, [pc, #196]	; (800429c <HAL_DMA_Init+0x1c8>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d036      	beq.n	8004248 <HAL_DMA_Init+0x174>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a30      	ldr	r2, [pc, #192]	; (80042a0 <HAL_DMA_Init+0x1cc>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d031      	beq.n	8004248 <HAL_DMA_Init+0x174>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a2e      	ldr	r2, [pc, #184]	; (80042a4 <HAL_DMA_Init+0x1d0>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d02c      	beq.n	8004248 <HAL_DMA_Init+0x174>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a2d      	ldr	r2, [pc, #180]	; (80042a8 <HAL_DMA_Init+0x1d4>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d027      	beq.n	8004248 <HAL_DMA_Init+0x174>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a2b      	ldr	r2, [pc, #172]	; (80042ac <HAL_DMA_Init+0x1d8>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d022      	beq.n	8004248 <HAL_DMA_Init+0x174>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a2a      	ldr	r2, [pc, #168]	; (80042b0 <HAL_DMA_Init+0x1dc>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d01d      	beq.n	8004248 <HAL_DMA_Init+0x174>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a28      	ldr	r2, [pc, #160]	; (80042b4 <HAL_DMA_Init+0x1e0>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d018      	beq.n	8004248 <HAL_DMA_Init+0x174>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a27      	ldr	r2, [pc, #156]	; (80042b8 <HAL_DMA_Init+0x1e4>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d013      	beq.n	8004248 <HAL_DMA_Init+0x174>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a25      	ldr	r2, [pc, #148]	; (80042bc <HAL_DMA_Init+0x1e8>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d00e      	beq.n	8004248 <HAL_DMA_Init+0x174>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a24      	ldr	r2, [pc, #144]	; (80042c0 <HAL_DMA_Init+0x1ec>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d009      	beq.n	8004248 <HAL_DMA_Init+0x174>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a22      	ldr	r2, [pc, #136]	; (80042c4 <HAL_DMA_Init+0x1f0>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d004      	beq.n	8004248 <HAL_DMA_Init+0x174>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a21      	ldr	r2, [pc, #132]	; (80042c8 <HAL_DMA_Init+0x1f4>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d108      	bne.n	800425a <HAL_DMA_Init+0x186>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f022 0201 	bic.w	r2, r2, #1
 8004256:	601a      	str	r2, [r3, #0]
 8004258:	e007      	b.n	800426a <HAL_DMA_Init+0x196>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f022 0201 	bic.w	r2, r2, #1
 8004268:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800426a:	e02f      	b.n	80042cc <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800426c:	f7fe fadc 	bl	8002828 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b05      	cmp	r3, #5
 8004278:	d928      	bls.n	80042cc <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2220      	movs	r2, #32
 800427e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2203      	movs	r2, #3
 8004284:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e246      	b.n	800471a <HAL_DMA_Init+0x646>
 800428c:	40020010 	.word	0x40020010
 8004290:	40020028 	.word	0x40020028
 8004294:	40020040 	.word	0x40020040
 8004298:	40020058 	.word	0x40020058
 800429c:	40020070 	.word	0x40020070
 80042a0:	40020088 	.word	0x40020088
 80042a4:	400200a0 	.word	0x400200a0
 80042a8:	400200b8 	.word	0x400200b8
 80042ac:	40020410 	.word	0x40020410
 80042b0:	40020428 	.word	0x40020428
 80042b4:	40020440 	.word	0x40020440
 80042b8:	40020458 	.word	0x40020458
 80042bc:	40020470 	.word	0x40020470
 80042c0:	40020488 	.word	0x40020488
 80042c4:	400204a0 	.word	0x400204a0
 80042c8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1c8      	bne.n	800426c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	4b83      	ldr	r3, [pc, #524]	; (80044f4 <HAL_DMA_Init+0x420>)
 80042e6:	4013      	ands	r3, r2
 80042e8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80042f2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	691b      	ldr	r3, [r3, #16]
 80042f8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042fe:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800430a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	4313      	orrs	r3, r2
 8004316:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431c:	2b04      	cmp	r3, #4
 800431e:	d107      	bne.n	8004330 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004328:	4313      	orrs	r3, r2
 800432a:	697a      	ldr	r2, [r7, #20]
 800432c:	4313      	orrs	r3, r2
 800432e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004330:	4b71      	ldr	r3, [pc, #452]	; (80044f8 <HAL_DMA_Init+0x424>)
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	4b71      	ldr	r3, [pc, #452]	; (80044fc <HAL_DMA_Init+0x428>)
 8004336:	4013      	ands	r3, r2
 8004338:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800433c:	d328      	bcc.n	8004390 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	2b28      	cmp	r3, #40	; 0x28
 8004344:	d903      	bls.n	800434e <HAL_DMA_Init+0x27a>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	2b2e      	cmp	r3, #46	; 0x2e
 800434c:	d917      	bls.n	800437e <HAL_DMA_Init+0x2aa>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	2b3e      	cmp	r3, #62	; 0x3e
 8004354:	d903      	bls.n	800435e <HAL_DMA_Init+0x28a>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	2b42      	cmp	r3, #66	; 0x42
 800435c:	d90f      	bls.n	800437e <HAL_DMA_Init+0x2aa>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	2b46      	cmp	r3, #70	; 0x46
 8004364:	d903      	bls.n	800436e <HAL_DMA_Init+0x29a>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	2b48      	cmp	r3, #72	; 0x48
 800436c:	d907      	bls.n	800437e <HAL_DMA_Init+0x2aa>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2b4e      	cmp	r3, #78	; 0x4e
 8004374:	d905      	bls.n	8004382 <HAL_DMA_Init+0x2ae>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	2b52      	cmp	r3, #82	; 0x52
 800437c:	d801      	bhi.n	8004382 <HAL_DMA_Init+0x2ae>
 800437e:	2301      	movs	r3, #1
 8004380:	e000      	b.n	8004384 <HAL_DMA_Init+0x2b0>
 8004382:	2300      	movs	r3, #0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d003      	beq.n	8004390 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800438e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	697a      	ldr	r2, [r7, #20]
 8004396:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	f023 0307 	bic.w	r3, r3, #7
 80043a6:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ac:	697a      	ldr	r2, [r7, #20]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b6:	2b04      	cmp	r3, #4
 80043b8:	d117      	bne.n	80043ea <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043be:	697a      	ldr	r2, [r7, #20]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00e      	beq.n	80043ea <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f001 fdcf 	bl	8005f70 <DMA_CheckFifoParam>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d008      	beq.n	80043ea <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2240      	movs	r2, #64	; 0x40
 80043dc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2201      	movs	r2, #1
 80043e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e197      	b.n	800471a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	697a      	ldr	r2, [r7, #20]
 80043f0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f001 fd0a 	bl	8005e0c <DMA_CalcBaseAndBitshift>
 80043f8:	4603      	mov	r3, r0
 80043fa:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004400:	f003 031f 	and.w	r3, r3, #31
 8004404:	223f      	movs	r2, #63	; 0x3f
 8004406:	409a      	lsls	r2, r3
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	609a      	str	r2, [r3, #8]
 800440c:	e0cd      	b.n	80045aa <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a3b      	ldr	r2, [pc, #236]	; (8004500 <HAL_DMA_Init+0x42c>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d022      	beq.n	800445e <HAL_DMA_Init+0x38a>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a39      	ldr	r2, [pc, #228]	; (8004504 <HAL_DMA_Init+0x430>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d01d      	beq.n	800445e <HAL_DMA_Init+0x38a>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a38      	ldr	r2, [pc, #224]	; (8004508 <HAL_DMA_Init+0x434>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d018      	beq.n	800445e <HAL_DMA_Init+0x38a>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a36      	ldr	r2, [pc, #216]	; (800450c <HAL_DMA_Init+0x438>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d013      	beq.n	800445e <HAL_DMA_Init+0x38a>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a35      	ldr	r2, [pc, #212]	; (8004510 <HAL_DMA_Init+0x43c>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d00e      	beq.n	800445e <HAL_DMA_Init+0x38a>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a33      	ldr	r2, [pc, #204]	; (8004514 <HAL_DMA_Init+0x440>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d009      	beq.n	800445e <HAL_DMA_Init+0x38a>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a32      	ldr	r2, [pc, #200]	; (8004518 <HAL_DMA_Init+0x444>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d004      	beq.n	800445e <HAL_DMA_Init+0x38a>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a30      	ldr	r2, [pc, #192]	; (800451c <HAL_DMA_Init+0x448>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d101      	bne.n	8004462 <HAL_DMA_Init+0x38e>
 800445e:	2301      	movs	r3, #1
 8004460:	e000      	b.n	8004464 <HAL_DMA_Init+0x390>
 8004462:	2300      	movs	r3, #0
 8004464:	2b00      	cmp	r3, #0
 8004466:	f000 8097 	beq.w	8004598 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a24      	ldr	r2, [pc, #144]	; (8004500 <HAL_DMA_Init+0x42c>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d021      	beq.n	80044b8 <HAL_DMA_Init+0x3e4>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a22      	ldr	r2, [pc, #136]	; (8004504 <HAL_DMA_Init+0x430>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d01c      	beq.n	80044b8 <HAL_DMA_Init+0x3e4>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a21      	ldr	r2, [pc, #132]	; (8004508 <HAL_DMA_Init+0x434>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d017      	beq.n	80044b8 <HAL_DMA_Init+0x3e4>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a1f      	ldr	r2, [pc, #124]	; (800450c <HAL_DMA_Init+0x438>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d012      	beq.n	80044b8 <HAL_DMA_Init+0x3e4>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a1e      	ldr	r2, [pc, #120]	; (8004510 <HAL_DMA_Init+0x43c>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d00d      	beq.n	80044b8 <HAL_DMA_Init+0x3e4>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a1c      	ldr	r2, [pc, #112]	; (8004514 <HAL_DMA_Init+0x440>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d008      	beq.n	80044b8 <HAL_DMA_Init+0x3e4>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a1b      	ldr	r2, [pc, #108]	; (8004518 <HAL_DMA_Init+0x444>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d003      	beq.n	80044b8 <HAL_DMA_Init+0x3e4>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a19      	ldr	r2, [pc, #100]	; (800451c <HAL_DMA_Init+0x448>)
 80044b6:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2202      	movs	r2, #2
 80044bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80044d0:	697a      	ldr	r2, [r7, #20]
 80044d2:	4b13      	ldr	r3, [pc, #76]	; (8004520 <HAL_DMA_Init+0x44c>)
 80044d4:	4013      	ands	r3, r2
 80044d6:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	2b40      	cmp	r3, #64	; 0x40
 80044de:	d021      	beq.n	8004524 <HAL_DMA_Init+0x450>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	2b80      	cmp	r3, #128	; 0x80
 80044e6:	d102      	bne.n	80044ee <HAL_DMA_Init+0x41a>
 80044e8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80044ec:	e01b      	b.n	8004526 <HAL_DMA_Init+0x452>
 80044ee:	2300      	movs	r3, #0
 80044f0:	e019      	b.n	8004526 <HAL_DMA_Init+0x452>
 80044f2:	bf00      	nop
 80044f4:	fe10803f 	.word	0xfe10803f
 80044f8:	5c001000 	.word	0x5c001000
 80044fc:	ffff0000 	.word	0xffff0000
 8004500:	58025408 	.word	0x58025408
 8004504:	5802541c 	.word	0x5802541c
 8004508:	58025430 	.word	0x58025430
 800450c:	58025444 	.word	0x58025444
 8004510:	58025458 	.word	0x58025458
 8004514:	5802546c 	.word	0x5802546c
 8004518:	58025480 	.word	0x58025480
 800451c:	58025494 	.word	0x58025494
 8004520:	fffe000f 	.word	0xfffe000f
 8004524:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	68d2      	ldr	r2, [r2, #12]
 800452a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800452c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004534:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	695b      	ldr	r3, [r3, #20]
 800453a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800453c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004544:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	69db      	ldr	r3, [r3, #28]
 800454a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800454c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004554:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	4313      	orrs	r3, r2
 800455a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	697a      	ldr	r2, [r7, #20]
 8004562:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	461a      	mov	r2, r3
 800456a:	4b6e      	ldr	r3, [pc, #440]	; (8004724 <HAL_DMA_Init+0x650>)
 800456c:	4413      	add	r3, r2
 800456e:	4a6e      	ldr	r2, [pc, #440]	; (8004728 <HAL_DMA_Init+0x654>)
 8004570:	fba2 2303 	umull	r2, r3, r2, r3
 8004574:	091b      	lsrs	r3, r3, #4
 8004576:	009a      	lsls	r2, r3, #2
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f001 fc45 	bl	8005e0c <DMA_CalcBaseAndBitshift>
 8004582:	4603      	mov	r3, r0
 8004584:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800458a:	f003 031f 	and.w	r3, r3, #31
 800458e:	2201      	movs	r2, #1
 8004590:	409a      	lsls	r2, r3
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	605a      	str	r2, [r3, #4]
 8004596:	e008      	b.n	80045aa <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2240      	movs	r2, #64	; 0x40
 800459c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2203      	movs	r2, #3
 80045a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e0b7      	b.n	800471a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a5f      	ldr	r2, [pc, #380]	; (800472c <HAL_DMA_Init+0x658>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d072      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a5d      	ldr	r2, [pc, #372]	; (8004730 <HAL_DMA_Init+0x65c>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d06d      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a5c      	ldr	r2, [pc, #368]	; (8004734 <HAL_DMA_Init+0x660>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d068      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a5a      	ldr	r2, [pc, #360]	; (8004738 <HAL_DMA_Init+0x664>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d063      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a59      	ldr	r2, [pc, #356]	; (800473c <HAL_DMA_Init+0x668>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d05e      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a57      	ldr	r2, [pc, #348]	; (8004740 <HAL_DMA_Init+0x66c>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d059      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a56      	ldr	r2, [pc, #344]	; (8004744 <HAL_DMA_Init+0x670>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d054      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a54      	ldr	r2, [pc, #336]	; (8004748 <HAL_DMA_Init+0x674>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d04f      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a53      	ldr	r2, [pc, #332]	; (800474c <HAL_DMA_Init+0x678>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d04a      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a51      	ldr	r2, [pc, #324]	; (8004750 <HAL_DMA_Init+0x67c>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d045      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a50      	ldr	r2, [pc, #320]	; (8004754 <HAL_DMA_Init+0x680>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d040      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a4e      	ldr	r2, [pc, #312]	; (8004758 <HAL_DMA_Init+0x684>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d03b      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a4d      	ldr	r2, [pc, #308]	; (800475c <HAL_DMA_Init+0x688>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d036      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a4b      	ldr	r2, [pc, #300]	; (8004760 <HAL_DMA_Init+0x68c>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d031      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a4a      	ldr	r2, [pc, #296]	; (8004764 <HAL_DMA_Init+0x690>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d02c      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a48      	ldr	r2, [pc, #288]	; (8004768 <HAL_DMA_Init+0x694>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d027      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a47      	ldr	r2, [pc, #284]	; (800476c <HAL_DMA_Init+0x698>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d022      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a45      	ldr	r2, [pc, #276]	; (8004770 <HAL_DMA_Init+0x69c>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d01d      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a44      	ldr	r2, [pc, #272]	; (8004774 <HAL_DMA_Init+0x6a0>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d018      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a42      	ldr	r2, [pc, #264]	; (8004778 <HAL_DMA_Init+0x6a4>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d013      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a41      	ldr	r2, [pc, #260]	; (800477c <HAL_DMA_Init+0x6a8>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d00e      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a3f      	ldr	r2, [pc, #252]	; (8004780 <HAL_DMA_Init+0x6ac>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d009      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a3e      	ldr	r2, [pc, #248]	; (8004784 <HAL_DMA_Init+0x6b0>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d004      	beq.n	800469a <HAL_DMA_Init+0x5c6>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a3c      	ldr	r2, [pc, #240]	; (8004788 <HAL_DMA_Init+0x6b4>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d101      	bne.n	800469e <HAL_DMA_Init+0x5ca>
 800469a:	2301      	movs	r3, #1
 800469c:	e000      	b.n	80046a0 <HAL_DMA_Init+0x5cc>
 800469e:	2300      	movs	r3, #0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d032      	beq.n	800470a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f001 fcdf 	bl	8006068 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	2b80      	cmp	r3, #128	; 0x80
 80046b0:	d102      	bne.n	80046b8 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685a      	ldr	r2, [r3, #4]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046c0:	b2d2      	uxtb	r2, r2
 80046c2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80046cc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d010      	beq.n	80046f8 <HAL_DMA_Init+0x624>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	2b08      	cmp	r3, #8
 80046dc:	d80c      	bhi.n	80046f8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f001 fd5c 	bl	800619c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046e8:	2200      	movs	r2, #0
 80046ea:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80046f4:	605a      	str	r2, [r3, #4]
 80046f6:	e008      	b.n	800470a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	4618      	mov	r0, r3
 800471c:	3718      	adds	r7, #24
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	a7fdabf8 	.word	0xa7fdabf8
 8004728:	cccccccd 	.word	0xcccccccd
 800472c:	40020010 	.word	0x40020010
 8004730:	40020028 	.word	0x40020028
 8004734:	40020040 	.word	0x40020040
 8004738:	40020058 	.word	0x40020058
 800473c:	40020070 	.word	0x40020070
 8004740:	40020088 	.word	0x40020088
 8004744:	400200a0 	.word	0x400200a0
 8004748:	400200b8 	.word	0x400200b8
 800474c:	40020410 	.word	0x40020410
 8004750:	40020428 	.word	0x40020428
 8004754:	40020440 	.word	0x40020440
 8004758:	40020458 	.word	0x40020458
 800475c:	40020470 	.word	0x40020470
 8004760:	40020488 	.word	0x40020488
 8004764:	400204a0 	.word	0x400204a0
 8004768:	400204b8 	.word	0x400204b8
 800476c:	58025408 	.word	0x58025408
 8004770:	5802541c 	.word	0x5802541c
 8004774:	58025430 	.word	0x58025430
 8004778:	58025444 	.word	0x58025444
 800477c:	58025458 	.word	0x58025458
 8004780:	5802546c 	.word	0x5802546c
 8004784:	58025480 	.word	0x58025480
 8004788:	58025494 	.word	0x58025494

0800478c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af00      	add	r7, sp, #0
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	607a      	str	r2, [r7, #4]
 8004798:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800479a:	2300      	movs	r3, #0
 800479c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d101      	bne.n	80047a8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e226      	b.n	8004bf6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d101      	bne.n	80047b6 <HAL_DMA_Start_IT+0x2a>
 80047b2:	2302      	movs	r3, #2
 80047b4:	e21f      	b.n	8004bf6 <HAL_DMA_Start_IT+0x46a>
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2201      	movs	r2, #1
 80047ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	f040 820a 	bne.w	8004be0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2202      	movs	r2, #2
 80047d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2200      	movs	r2, #0
 80047d8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a68      	ldr	r2, [pc, #416]	; (8004980 <HAL_DMA_Start_IT+0x1f4>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d04a      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a66      	ldr	r2, [pc, #408]	; (8004984 <HAL_DMA_Start_IT+0x1f8>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d045      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a65      	ldr	r2, [pc, #404]	; (8004988 <HAL_DMA_Start_IT+0x1fc>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d040      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a63      	ldr	r2, [pc, #396]	; (800498c <HAL_DMA_Start_IT+0x200>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d03b      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a62      	ldr	r2, [pc, #392]	; (8004990 <HAL_DMA_Start_IT+0x204>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d036      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a60      	ldr	r2, [pc, #384]	; (8004994 <HAL_DMA_Start_IT+0x208>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d031      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a5f      	ldr	r2, [pc, #380]	; (8004998 <HAL_DMA_Start_IT+0x20c>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d02c      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a5d      	ldr	r2, [pc, #372]	; (800499c <HAL_DMA_Start_IT+0x210>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d027      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a5c      	ldr	r2, [pc, #368]	; (80049a0 <HAL_DMA_Start_IT+0x214>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d022      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a5a      	ldr	r2, [pc, #360]	; (80049a4 <HAL_DMA_Start_IT+0x218>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d01d      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a59      	ldr	r2, [pc, #356]	; (80049a8 <HAL_DMA_Start_IT+0x21c>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d018      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a57      	ldr	r2, [pc, #348]	; (80049ac <HAL_DMA_Start_IT+0x220>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d013      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a56      	ldr	r2, [pc, #344]	; (80049b0 <HAL_DMA_Start_IT+0x224>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d00e      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a54      	ldr	r2, [pc, #336]	; (80049b4 <HAL_DMA_Start_IT+0x228>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d009      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a53      	ldr	r2, [pc, #332]	; (80049b8 <HAL_DMA_Start_IT+0x22c>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d004      	beq.n	800487a <HAL_DMA_Start_IT+0xee>
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a51      	ldr	r2, [pc, #324]	; (80049bc <HAL_DMA_Start_IT+0x230>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d108      	bne.n	800488c <HAL_DMA_Start_IT+0x100>
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f022 0201 	bic.w	r2, r2, #1
 8004888:	601a      	str	r2, [r3, #0]
 800488a:	e007      	b.n	800489c <HAL_DMA_Start_IT+0x110>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f022 0201 	bic.w	r2, r2, #1
 800489a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	68b9      	ldr	r1, [r7, #8]
 80048a2:	68f8      	ldr	r0, [r7, #12]
 80048a4:	f001 f906 	bl	8005ab4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a34      	ldr	r2, [pc, #208]	; (8004980 <HAL_DMA_Start_IT+0x1f4>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d04a      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a33      	ldr	r2, [pc, #204]	; (8004984 <HAL_DMA_Start_IT+0x1f8>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d045      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a31      	ldr	r2, [pc, #196]	; (8004988 <HAL_DMA_Start_IT+0x1fc>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d040      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a30      	ldr	r2, [pc, #192]	; (800498c <HAL_DMA_Start_IT+0x200>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d03b      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a2e      	ldr	r2, [pc, #184]	; (8004990 <HAL_DMA_Start_IT+0x204>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d036      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a2d      	ldr	r2, [pc, #180]	; (8004994 <HAL_DMA_Start_IT+0x208>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d031      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a2b      	ldr	r2, [pc, #172]	; (8004998 <HAL_DMA_Start_IT+0x20c>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d02c      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a2a      	ldr	r2, [pc, #168]	; (800499c <HAL_DMA_Start_IT+0x210>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d027      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a28      	ldr	r2, [pc, #160]	; (80049a0 <HAL_DMA_Start_IT+0x214>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d022      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a27      	ldr	r2, [pc, #156]	; (80049a4 <HAL_DMA_Start_IT+0x218>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d01d      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a25      	ldr	r2, [pc, #148]	; (80049a8 <HAL_DMA_Start_IT+0x21c>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d018      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a24      	ldr	r2, [pc, #144]	; (80049ac <HAL_DMA_Start_IT+0x220>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d013      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a22      	ldr	r2, [pc, #136]	; (80049b0 <HAL_DMA_Start_IT+0x224>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d00e      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a21      	ldr	r2, [pc, #132]	; (80049b4 <HAL_DMA_Start_IT+0x228>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d009      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a1f      	ldr	r2, [pc, #124]	; (80049b8 <HAL_DMA_Start_IT+0x22c>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d004      	beq.n	8004948 <HAL_DMA_Start_IT+0x1bc>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a1e      	ldr	r2, [pc, #120]	; (80049bc <HAL_DMA_Start_IT+0x230>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d101      	bne.n	800494c <HAL_DMA_Start_IT+0x1c0>
 8004948:	2301      	movs	r3, #1
 800494a:	e000      	b.n	800494e <HAL_DMA_Start_IT+0x1c2>
 800494c:	2300      	movs	r3, #0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d036      	beq.n	80049c0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f023 021e 	bic.w	r2, r3, #30
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f042 0216 	orr.w	r2, r2, #22
 8004964:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496a:	2b00      	cmp	r3, #0
 800496c:	d03e      	beq.n	80049ec <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f042 0208 	orr.w	r2, r2, #8
 800497c:	601a      	str	r2, [r3, #0]
 800497e:	e035      	b.n	80049ec <HAL_DMA_Start_IT+0x260>
 8004980:	40020010 	.word	0x40020010
 8004984:	40020028 	.word	0x40020028
 8004988:	40020040 	.word	0x40020040
 800498c:	40020058 	.word	0x40020058
 8004990:	40020070 	.word	0x40020070
 8004994:	40020088 	.word	0x40020088
 8004998:	400200a0 	.word	0x400200a0
 800499c:	400200b8 	.word	0x400200b8
 80049a0:	40020410 	.word	0x40020410
 80049a4:	40020428 	.word	0x40020428
 80049a8:	40020440 	.word	0x40020440
 80049ac:	40020458 	.word	0x40020458
 80049b0:	40020470 	.word	0x40020470
 80049b4:	40020488 	.word	0x40020488
 80049b8:	400204a0 	.word	0x400204a0
 80049bc:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f023 020e 	bic.w	r2, r3, #14
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f042 020a 	orr.w	r2, r2, #10
 80049d2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d007      	beq.n	80049ec <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f042 0204 	orr.w	r2, r2, #4
 80049ea:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a83      	ldr	r2, [pc, #524]	; (8004c00 <HAL_DMA_Start_IT+0x474>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d072      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a82      	ldr	r2, [pc, #520]	; (8004c04 <HAL_DMA_Start_IT+0x478>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d06d      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a80      	ldr	r2, [pc, #512]	; (8004c08 <HAL_DMA_Start_IT+0x47c>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d068      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a7f      	ldr	r2, [pc, #508]	; (8004c0c <HAL_DMA_Start_IT+0x480>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d063      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a7d      	ldr	r2, [pc, #500]	; (8004c10 <HAL_DMA_Start_IT+0x484>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d05e      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a7c      	ldr	r2, [pc, #496]	; (8004c14 <HAL_DMA_Start_IT+0x488>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d059      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a7a      	ldr	r2, [pc, #488]	; (8004c18 <HAL_DMA_Start_IT+0x48c>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d054      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a79      	ldr	r2, [pc, #484]	; (8004c1c <HAL_DMA_Start_IT+0x490>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d04f      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a77      	ldr	r2, [pc, #476]	; (8004c20 <HAL_DMA_Start_IT+0x494>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d04a      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a76      	ldr	r2, [pc, #472]	; (8004c24 <HAL_DMA_Start_IT+0x498>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d045      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a74      	ldr	r2, [pc, #464]	; (8004c28 <HAL_DMA_Start_IT+0x49c>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d040      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a73      	ldr	r2, [pc, #460]	; (8004c2c <HAL_DMA_Start_IT+0x4a0>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d03b      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a71      	ldr	r2, [pc, #452]	; (8004c30 <HAL_DMA_Start_IT+0x4a4>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d036      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a70      	ldr	r2, [pc, #448]	; (8004c34 <HAL_DMA_Start_IT+0x4a8>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d031      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a6e      	ldr	r2, [pc, #440]	; (8004c38 <HAL_DMA_Start_IT+0x4ac>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d02c      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a6d      	ldr	r2, [pc, #436]	; (8004c3c <HAL_DMA_Start_IT+0x4b0>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d027      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a6b      	ldr	r2, [pc, #428]	; (8004c40 <HAL_DMA_Start_IT+0x4b4>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d022      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a6a      	ldr	r2, [pc, #424]	; (8004c44 <HAL_DMA_Start_IT+0x4b8>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d01d      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a68      	ldr	r2, [pc, #416]	; (8004c48 <HAL_DMA_Start_IT+0x4bc>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d018      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a67      	ldr	r2, [pc, #412]	; (8004c4c <HAL_DMA_Start_IT+0x4c0>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d013      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a65      	ldr	r2, [pc, #404]	; (8004c50 <HAL_DMA_Start_IT+0x4c4>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d00e      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a64      	ldr	r2, [pc, #400]	; (8004c54 <HAL_DMA_Start_IT+0x4c8>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d009      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a62      	ldr	r2, [pc, #392]	; (8004c58 <HAL_DMA_Start_IT+0x4cc>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d004      	beq.n	8004adc <HAL_DMA_Start_IT+0x350>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a61      	ldr	r2, [pc, #388]	; (8004c5c <HAL_DMA_Start_IT+0x4d0>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d101      	bne.n	8004ae0 <HAL_DMA_Start_IT+0x354>
 8004adc:	2301      	movs	r3, #1
 8004ade:	e000      	b.n	8004ae2 <HAL_DMA_Start_IT+0x356>
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d01a      	beq.n	8004b1c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d007      	beq.n	8004b04 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004afe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b02:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d007      	beq.n	8004b1c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b1a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a37      	ldr	r2, [pc, #220]	; (8004c00 <HAL_DMA_Start_IT+0x474>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d04a      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a36      	ldr	r2, [pc, #216]	; (8004c04 <HAL_DMA_Start_IT+0x478>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d045      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a34      	ldr	r2, [pc, #208]	; (8004c08 <HAL_DMA_Start_IT+0x47c>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d040      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a33      	ldr	r2, [pc, #204]	; (8004c0c <HAL_DMA_Start_IT+0x480>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d03b      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a31      	ldr	r2, [pc, #196]	; (8004c10 <HAL_DMA_Start_IT+0x484>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d036      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a30      	ldr	r2, [pc, #192]	; (8004c14 <HAL_DMA_Start_IT+0x488>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d031      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a2e      	ldr	r2, [pc, #184]	; (8004c18 <HAL_DMA_Start_IT+0x48c>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d02c      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a2d      	ldr	r2, [pc, #180]	; (8004c1c <HAL_DMA_Start_IT+0x490>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d027      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a2b      	ldr	r2, [pc, #172]	; (8004c20 <HAL_DMA_Start_IT+0x494>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d022      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a2a      	ldr	r2, [pc, #168]	; (8004c24 <HAL_DMA_Start_IT+0x498>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d01d      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a28      	ldr	r2, [pc, #160]	; (8004c28 <HAL_DMA_Start_IT+0x49c>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d018      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a27      	ldr	r2, [pc, #156]	; (8004c2c <HAL_DMA_Start_IT+0x4a0>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d013      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a25      	ldr	r2, [pc, #148]	; (8004c30 <HAL_DMA_Start_IT+0x4a4>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d00e      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a24      	ldr	r2, [pc, #144]	; (8004c34 <HAL_DMA_Start_IT+0x4a8>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d009      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a22      	ldr	r2, [pc, #136]	; (8004c38 <HAL_DMA_Start_IT+0x4ac>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d004      	beq.n	8004bbc <HAL_DMA_Start_IT+0x430>
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a21      	ldr	r2, [pc, #132]	; (8004c3c <HAL_DMA_Start_IT+0x4b0>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d108      	bne.n	8004bce <HAL_DMA_Start_IT+0x442>
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f042 0201 	orr.w	r2, r2, #1
 8004bca:	601a      	str	r2, [r3, #0]
 8004bcc:	e012      	b.n	8004bf4 <HAL_DMA_Start_IT+0x468>
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f042 0201 	orr.w	r2, r2, #1
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	e009      	b.n	8004bf4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004be6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004bf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3718      	adds	r7, #24
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	40020010 	.word	0x40020010
 8004c04:	40020028 	.word	0x40020028
 8004c08:	40020040 	.word	0x40020040
 8004c0c:	40020058 	.word	0x40020058
 8004c10:	40020070 	.word	0x40020070
 8004c14:	40020088 	.word	0x40020088
 8004c18:	400200a0 	.word	0x400200a0
 8004c1c:	400200b8 	.word	0x400200b8
 8004c20:	40020410 	.word	0x40020410
 8004c24:	40020428 	.word	0x40020428
 8004c28:	40020440 	.word	0x40020440
 8004c2c:	40020458 	.word	0x40020458
 8004c30:	40020470 	.word	0x40020470
 8004c34:	40020488 	.word	0x40020488
 8004c38:	400204a0 	.word	0x400204a0
 8004c3c:	400204b8 	.word	0x400204b8
 8004c40:	58025408 	.word	0x58025408
 8004c44:	5802541c 	.word	0x5802541c
 8004c48:	58025430 	.word	0x58025430
 8004c4c:	58025444 	.word	0x58025444
 8004c50:	58025458 	.word	0x58025458
 8004c54:	5802546c 	.word	0x5802546c
 8004c58:	58025480 	.word	0x58025480
 8004c5c:	58025494 	.word	0x58025494

08004c60 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b08a      	sub	sp, #40	; 0x28
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004c6c:	4b67      	ldr	r3, [pc, #412]	; (8004e0c <HAL_DMA_IRQHandler+0x1ac>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a67      	ldr	r2, [pc, #412]	; (8004e10 <HAL_DMA_IRQHandler+0x1b0>)
 8004c72:	fba2 2303 	umull	r2, r3, r2, r3
 8004c76:	0a9b      	lsrs	r3, r3, #10
 8004c78:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c7e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c84:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004c86:	6a3b      	ldr	r3, [r7, #32]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a5f      	ldr	r2, [pc, #380]	; (8004e14 <HAL_DMA_IRQHandler+0x1b4>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d04a      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a5d      	ldr	r2, [pc, #372]	; (8004e18 <HAL_DMA_IRQHandler+0x1b8>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d045      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a5c      	ldr	r2, [pc, #368]	; (8004e1c <HAL_DMA_IRQHandler+0x1bc>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d040      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a5a      	ldr	r2, [pc, #360]	; (8004e20 <HAL_DMA_IRQHandler+0x1c0>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d03b      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a59      	ldr	r2, [pc, #356]	; (8004e24 <HAL_DMA_IRQHandler+0x1c4>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d036      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a57      	ldr	r2, [pc, #348]	; (8004e28 <HAL_DMA_IRQHandler+0x1c8>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d031      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a56      	ldr	r2, [pc, #344]	; (8004e2c <HAL_DMA_IRQHandler+0x1cc>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d02c      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a54      	ldr	r2, [pc, #336]	; (8004e30 <HAL_DMA_IRQHandler+0x1d0>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d027      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a53      	ldr	r2, [pc, #332]	; (8004e34 <HAL_DMA_IRQHandler+0x1d4>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d022      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a51      	ldr	r2, [pc, #324]	; (8004e38 <HAL_DMA_IRQHandler+0x1d8>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d01d      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a50      	ldr	r2, [pc, #320]	; (8004e3c <HAL_DMA_IRQHandler+0x1dc>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d018      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a4e      	ldr	r2, [pc, #312]	; (8004e40 <HAL_DMA_IRQHandler+0x1e0>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d013      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a4d      	ldr	r2, [pc, #308]	; (8004e44 <HAL_DMA_IRQHandler+0x1e4>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d00e      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a4b      	ldr	r2, [pc, #300]	; (8004e48 <HAL_DMA_IRQHandler+0x1e8>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d009      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a4a      	ldr	r2, [pc, #296]	; (8004e4c <HAL_DMA_IRQHandler+0x1ec>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d004      	beq.n	8004d32 <HAL_DMA_IRQHandler+0xd2>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a48      	ldr	r2, [pc, #288]	; (8004e50 <HAL_DMA_IRQHandler+0x1f0>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d101      	bne.n	8004d36 <HAL_DMA_IRQHandler+0xd6>
 8004d32:	2301      	movs	r3, #1
 8004d34:	e000      	b.n	8004d38 <HAL_DMA_IRQHandler+0xd8>
 8004d36:	2300      	movs	r3, #0
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	f000 842b 	beq.w	8005594 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d42:	f003 031f 	and.w	r3, r3, #31
 8004d46:	2208      	movs	r2, #8
 8004d48:	409a      	lsls	r2, r3
 8004d4a:	69bb      	ldr	r3, [r7, #24]
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	f000 80a2 	beq.w	8004e98 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a2e      	ldr	r2, [pc, #184]	; (8004e14 <HAL_DMA_IRQHandler+0x1b4>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d04a      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a2d      	ldr	r2, [pc, #180]	; (8004e18 <HAL_DMA_IRQHandler+0x1b8>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d045      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a2b      	ldr	r2, [pc, #172]	; (8004e1c <HAL_DMA_IRQHandler+0x1bc>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d040      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a2a      	ldr	r2, [pc, #168]	; (8004e20 <HAL_DMA_IRQHandler+0x1c0>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d03b      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a28      	ldr	r2, [pc, #160]	; (8004e24 <HAL_DMA_IRQHandler+0x1c4>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d036      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a27      	ldr	r2, [pc, #156]	; (8004e28 <HAL_DMA_IRQHandler+0x1c8>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d031      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a25      	ldr	r2, [pc, #148]	; (8004e2c <HAL_DMA_IRQHandler+0x1cc>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d02c      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a24      	ldr	r2, [pc, #144]	; (8004e30 <HAL_DMA_IRQHandler+0x1d0>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d027      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a22      	ldr	r2, [pc, #136]	; (8004e34 <HAL_DMA_IRQHandler+0x1d4>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d022      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a21      	ldr	r2, [pc, #132]	; (8004e38 <HAL_DMA_IRQHandler+0x1d8>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d01d      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a1f      	ldr	r2, [pc, #124]	; (8004e3c <HAL_DMA_IRQHandler+0x1dc>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d018      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a1e      	ldr	r2, [pc, #120]	; (8004e40 <HAL_DMA_IRQHandler+0x1e0>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d013      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a1c      	ldr	r2, [pc, #112]	; (8004e44 <HAL_DMA_IRQHandler+0x1e4>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d00e      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a1b      	ldr	r2, [pc, #108]	; (8004e48 <HAL_DMA_IRQHandler+0x1e8>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d009      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a19      	ldr	r2, [pc, #100]	; (8004e4c <HAL_DMA_IRQHandler+0x1ec>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d004      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x194>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a18      	ldr	r2, [pc, #96]	; (8004e50 <HAL_DMA_IRQHandler+0x1f0>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d12f      	bne.n	8004e54 <HAL_DMA_IRQHandler+0x1f4>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0304 	and.w	r3, r3, #4
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	bf14      	ite	ne
 8004e02:	2301      	movne	r3, #1
 8004e04:	2300      	moveq	r3, #0
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	e02e      	b.n	8004e68 <HAL_DMA_IRQHandler+0x208>
 8004e0a:	bf00      	nop
 8004e0c:	24000000 	.word	0x24000000
 8004e10:	1b4e81b5 	.word	0x1b4e81b5
 8004e14:	40020010 	.word	0x40020010
 8004e18:	40020028 	.word	0x40020028
 8004e1c:	40020040 	.word	0x40020040
 8004e20:	40020058 	.word	0x40020058
 8004e24:	40020070 	.word	0x40020070
 8004e28:	40020088 	.word	0x40020088
 8004e2c:	400200a0 	.word	0x400200a0
 8004e30:	400200b8 	.word	0x400200b8
 8004e34:	40020410 	.word	0x40020410
 8004e38:	40020428 	.word	0x40020428
 8004e3c:	40020440 	.word	0x40020440
 8004e40:	40020458 	.word	0x40020458
 8004e44:	40020470 	.word	0x40020470
 8004e48:	40020488 	.word	0x40020488
 8004e4c:	400204a0 	.word	0x400204a0
 8004e50:	400204b8 	.word	0x400204b8
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0308 	and.w	r3, r3, #8
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	bf14      	ite	ne
 8004e62:	2301      	movne	r3, #1
 8004e64:	2300      	moveq	r3, #0
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d015      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f022 0204 	bic.w	r2, r2, #4
 8004e7a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e80:	f003 031f 	and.w	r3, r3, #31
 8004e84:	2208      	movs	r2, #8
 8004e86:	409a      	lsls	r2, r3
 8004e88:	6a3b      	ldr	r3, [r7, #32]
 8004e8a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e90:	f043 0201 	orr.w	r2, r3, #1
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e9c:	f003 031f 	and.w	r3, r3, #31
 8004ea0:	69ba      	ldr	r2, [r7, #24]
 8004ea2:	fa22 f303 	lsr.w	r3, r2, r3
 8004ea6:	f003 0301 	and.w	r3, r3, #1
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d06e      	beq.n	8004f8c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a69      	ldr	r2, [pc, #420]	; (8005058 <HAL_DMA_IRQHandler+0x3f8>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d04a      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a67      	ldr	r2, [pc, #412]	; (800505c <HAL_DMA_IRQHandler+0x3fc>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d045      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a66      	ldr	r2, [pc, #408]	; (8005060 <HAL_DMA_IRQHandler+0x400>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d040      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a64      	ldr	r2, [pc, #400]	; (8005064 <HAL_DMA_IRQHandler+0x404>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d03b      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a63      	ldr	r2, [pc, #396]	; (8005068 <HAL_DMA_IRQHandler+0x408>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d036      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a61      	ldr	r2, [pc, #388]	; (800506c <HAL_DMA_IRQHandler+0x40c>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d031      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a60      	ldr	r2, [pc, #384]	; (8005070 <HAL_DMA_IRQHandler+0x410>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d02c      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a5e      	ldr	r2, [pc, #376]	; (8005074 <HAL_DMA_IRQHandler+0x414>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d027      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a5d      	ldr	r2, [pc, #372]	; (8005078 <HAL_DMA_IRQHandler+0x418>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d022      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a5b      	ldr	r2, [pc, #364]	; (800507c <HAL_DMA_IRQHandler+0x41c>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d01d      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a5a      	ldr	r2, [pc, #360]	; (8005080 <HAL_DMA_IRQHandler+0x420>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d018      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a58      	ldr	r2, [pc, #352]	; (8005084 <HAL_DMA_IRQHandler+0x424>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d013      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a57      	ldr	r2, [pc, #348]	; (8005088 <HAL_DMA_IRQHandler+0x428>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d00e      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a55      	ldr	r2, [pc, #340]	; (800508c <HAL_DMA_IRQHandler+0x42c>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d009      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a54      	ldr	r2, [pc, #336]	; (8005090 <HAL_DMA_IRQHandler+0x430>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d004      	beq.n	8004f4e <HAL_DMA_IRQHandler+0x2ee>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a52      	ldr	r2, [pc, #328]	; (8005094 <HAL_DMA_IRQHandler+0x434>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d10a      	bne.n	8004f64 <HAL_DMA_IRQHandler+0x304>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	695b      	ldr	r3, [r3, #20]
 8004f54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	bf14      	ite	ne
 8004f5c:	2301      	movne	r3, #1
 8004f5e:	2300      	moveq	r3, #0
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	e003      	b.n	8004f6c <HAL_DMA_IRQHandler+0x30c>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d00d      	beq.n	8004f8c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f74:	f003 031f 	and.w	r3, r3, #31
 8004f78:	2201      	movs	r2, #1
 8004f7a:	409a      	lsls	r2, r3
 8004f7c:	6a3b      	ldr	r3, [r7, #32]
 8004f7e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f84:	f043 0202 	orr.w	r2, r3, #2
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f90:	f003 031f 	and.w	r3, r3, #31
 8004f94:	2204      	movs	r2, #4
 8004f96:	409a      	lsls	r2, r3
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f000 808f 	beq.w	80050c0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a2c      	ldr	r2, [pc, #176]	; (8005058 <HAL_DMA_IRQHandler+0x3f8>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d04a      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a2a      	ldr	r2, [pc, #168]	; (800505c <HAL_DMA_IRQHandler+0x3fc>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d045      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a29      	ldr	r2, [pc, #164]	; (8005060 <HAL_DMA_IRQHandler+0x400>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d040      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a27      	ldr	r2, [pc, #156]	; (8005064 <HAL_DMA_IRQHandler+0x404>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d03b      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a26      	ldr	r2, [pc, #152]	; (8005068 <HAL_DMA_IRQHandler+0x408>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d036      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a24      	ldr	r2, [pc, #144]	; (800506c <HAL_DMA_IRQHandler+0x40c>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d031      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a23      	ldr	r2, [pc, #140]	; (8005070 <HAL_DMA_IRQHandler+0x410>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d02c      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a21      	ldr	r2, [pc, #132]	; (8005074 <HAL_DMA_IRQHandler+0x414>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d027      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a20      	ldr	r2, [pc, #128]	; (8005078 <HAL_DMA_IRQHandler+0x418>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d022      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a1e      	ldr	r2, [pc, #120]	; (800507c <HAL_DMA_IRQHandler+0x41c>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d01d      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a1d      	ldr	r2, [pc, #116]	; (8005080 <HAL_DMA_IRQHandler+0x420>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d018      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a1b      	ldr	r2, [pc, #108]	; (8005084 <HAL_DMA_IRQHandler+0x424>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d013      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a1a      	ldr	r2, [pc, #104]	; (8005088 <HAL_DMA_IRQHandler+0x428>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d00e      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a18      	ldr	r2, [pc, #96]	; (800508c <HAL_DMA_IRQHandler+0x42c>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d009      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a17      	ldr	r2, [pc, #92]	; (8005090 <HAL_DMA_IRQHandler+0x430>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d004      	beq.n	8005042 <HAL_DMA_IRQHandler+0x3e2>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a15      	ldr	r2, [pc, #84]	; (8005094 <HAL_DMA_IRQHandler+0x434>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d12a      	bne.n	8005098 <HAL_DMA_IRQHandler+0x438>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 0302 	and.w	r3, r3, #2
 800504c:	2b00      	cmp	r3, #0
 800504e:	bf14      	ite	ne
 8005050:	2301      	movne	r3, #1
 8005052:	2300      	moveq	r3, #0
 8005054:	b2db      	uxtb	r3, r3
 8005056:	e023      	b.n	80050a0 <HAL_DMA_IRQHandler+0x440>
 8005058:	40020010 	.word	0x40020010
 800505c:	40020028 	.word	0x40020028
 8005060:	40020040 	.word	0x40020040
 8005064:	40020058 	.word	0x40020058
 8005068:	40020070 	.word	0x40020070
 800506c:	40020088 	.word	0x40020088
 8005070:	400200a0 	.word	0x400200a0
 8005074:	400200b8 	.word	0x400200b8
 8005078:	40020410 	.word	0x40020410
 800507c:	40020428 	.word	0x40020428
 8005080:	40020440 	.word	0x40020440
 8005084:	40020458 	.word	0x40020458
 8005088:	40020470 	.word	0x40020470
 800508c:	40020488 	.word	0x40020488
 8005090:	400204a0 	.word	0x400204a0
 8005094:	400204b8 	.word	0x400204b8
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2300      	movs	r3, #0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00d      	beq.n	80050c0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050a8:	f003 031f 	and.w	r3, r3, #31
 80050ac:	2204      	movs	r2, #4
 80050ae:	409a      	lsls	r2, r3
 80050b0:	6a3b      	ldr	r3, [r7, #32]
 80050b2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050b8:	f043 0204 	orr.w	r2, r3, #4
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050c4:	f003 031f 	and.w	r3, r3, #31
 80050c8:	2210      	movs	r2, #16
 80050ca:	409a      	lsls	r2, r3
 80050cc:	69bb      	ldr	r3, [r7, #24]
 80050ce:	4013      	ands	r3, r2
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 80a6 	beq.w	8005222 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a85      	ldr	r2, [pc, #532]	; (80052f0 <HAL_DMA_IRQHandler+0x690>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d04a      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a83      	ldr	r2, [pc, #524]	; (80052f4 <HAL_DMA_IRQHandler+0x694>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d045      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a82      	ldr	r2, [pc, #520]	; (80052f8 <HAL_DMA_IRQHandler+0x698>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d040      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a80      	ldr	r2, [pc, #512]	; (80052fc <HAL_DMA_IRQHandler+0x69c>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d03b      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a7f      	ldr	r2, [pc, #508]	; (8005300 <HAL_DMA_IRQHandler+0x6a0>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d036      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a7d      	ldr	r2, [pc, #500]	; (8005304 <HAL_DMA_IRQHandler+0x6a4>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d031      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a7c      	ldr	r2, [pc, #496]	; (8005308 <HAL_DMA_IRQHandler+0x6a8>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d02c      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a7a      	ldr	r2, [pc, #488]	; (800530c <HAL_DMA_IRQHandler+0x6ac>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d027      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a79      	ldr	r2, [pc, #484]	; (8005310 <HAL_DMA_IRQHandler+0x6b0>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d022      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a77      	ldr	r2, [pc, #476]	; (8005314 <HAL_DMA_IRQHandler+0x6b4>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d01d      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a76      	ldr	r2, [pc, #472]	; (8005318 <HAL_DMA_IRQHandler+0x6b8>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d018      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a74      	ldr	r2, [pc, #464]	; (800531c <HAL_DMA_IRQHandler+0x6bc>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d013      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a73      	ldr	r2, [pc, #460]	; (8005320 <HAL_DMA_IRQHandler+0x6c0>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d00e      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a71      	ldr	r2, [pc, #452]	; (8005324 <HAL_DMA_IRQHandler+0x6c4>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d009      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a70      	ldr	r2, [pc, #448]	; (8005328 <HAL_DMA_IRQHandler+0x6c8>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d004      	beq.n	8005176 <HAL_DMA_IRQHandler+0x516>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a6e      	ldr	r2, [pc, #440]	; (800532c <HAL_DMA_IRQHandler+0x6cc>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d10a      	bne.n	800518c <HAL_DMA_IRQHandler+0x52c>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 0308 	and.w	r3, r3, #8
 8005180:	2b00      	cmp	r3, #0
 8005182:	bf14      	ite	ne
 8005184:	2301      	movne	r3, #1
 8005186:	2300      	moveq	r3, #0
 8005188:	b2db      	uxtb	r3, r3
 800518a:	e009      	b.n	80051a0 <HAL_DMA_IRQHandler+0x540>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 0304 	and.w	r3, r3, #4
 8005196:	2b00      	cmp	r3, #0
 8005198:	bf14      	ite	ne
 800519a:	2301      	movne	r3, #1
 800519c:	2300      	moveq	r3, #0
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d03e      	beq.n	8005222 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051a8:	f003 031f 	and.w	r3, r3, #31
 80051ac:	2210      	movs	r2, #16
 80051ae:	409a      	lsls	r2, r3
 80051b0:	6a3b      	ldr	r3, [r7, #32]
 80051b2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d018      	beq.n	80051f4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d108      	bne.n	80051e2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d024      	beq.n	8005222 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	4798      	blx	r3
 80051e0:	e01f      	b.n	8005222 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d01b      	beq.n	8005222 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	4798      	blx	r3
 80051f2:	e016      	b.n	8005222 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d107      	bne.n	8005212 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 0208 	bic.w	r2, r2, #8
 8005210:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005216:	2b00      	cmp	r3, #0
 8005218:	d003      	beq.n	8005222 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005226:	f003 031f 	and.w	r3, r3, #31
 800522a:	2220      	movs	r2, #32
 800522c:	409a      	lsls	r2, r3
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	4013      	ands	r3, r2
 8005232:	2b00      	cmp	r3, #0
 8005234:	f000 8110 	beq.w	8005458 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a2c      	ldr	r2, [pc, #176]	; (80052f0 <HAL_DMA_IRQHandler+0x690>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d04a      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a2b      	ldr	r2, [pc, #172]	; (80052f4 <HAL_DMA_IRQHandler+0x694>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d045      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a29      	ldr	r2, [pc, #164]	; (80052f8 <HAL_DMA_IRQHandler+0x698>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d040      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a28      	ldr	r2, [pc, #160]	; (80052fc <HAL_DMA_IRQHandler+0x69c>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d03b      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a26      	ldr	r2, [pc, #152]	; (8005300 <HAL_DMA_IRQHandler+0x6a0>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d036      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a25      	ldr	r2, [pc, #148]	; (8005304 <HAL_DMA_IRQHandler+0x6a4>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d031      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a23      	ldr	r2, [pc, #140]	; (8005308 <HAL_DMA_IRQHandler+0x6a8>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d02c      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a22      	ldr	r2, [pc, #136]	; (800530c <HAL_DMA_IRQHandler+0x6ac>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d027      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a20      	ldr	r2, [pc, #128]	; (8005310 <HAL_DMA_IRQHandler+0x6b0>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d022      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a1f      	ldr	r2, [pc, #124]	; (8005314 <HAL_DMA_IRQHandler+0x6b4>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d01d      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a1d      	ldr	r2, [pc, #116]	; (8005318 <HAL_DMA_IRQHandler+0x6b8>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d018      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a1c      	ldr	r2, [pc, #112]	; (800531c <HAL_DMA_IRQHandler+0x6bc>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d013      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a1a      	ldr	r2, [pc, #104]	; (8005320 <HAL_DMA_IRQHandler+0x6c0>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d00e      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a19      	ldr	r2, [pc, #100]	; (8005324 <HAL_DMA_IRQHandler+0x6c4>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d009      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a17      	ldr	r2, [pc, #92]	; (8005328 <HAL_DMA_IRQHandler+0x6c8>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d004      	beq.n	80052d8 <HAL_DMA_IRQHandler+0x678>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a16      	ldr	r2, [pc, #88]	; (800532c <HAL_DMA_IRQHandler+0x6cc>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d12b      	bne.n	8005330 <HAL_DMA_IRQHandler+0x6d0>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0310 	and.w	r3, r3, #16
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	bf14      	ite	ne
 80052e6:	2301      	movne	r3, #1
 80052e8:	2300      	moveq	r3, #0
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	e02a      	b.n	8005344 <HAL_DMA_IRQHandler+0x6e4>
 80052ee:	bf00      	nop
 80052f0:	40020010 	.word	0x40020010
 80052f4:	40020028 	.word	0x40020028
 80052f8:	40020040 	.word	0x40020040
 80052fc:	40020058 	.word	0x40020058
 8005300:	40020070 	.word	0x40020070
 8005304:	40020088 	.word	0x40020088
 8005308:	400200a0 	.word	0x400200a0
 800530c:	400200b8 	.word	0x400200b8
 8005310:	40020410 	.word	0x40020410
 8005314:	40020428 	.word	0x40020428
 8005318:	40020440 	.word	0x40020440
 800531c:	40020458 	.word	0x40020458
 8005320:	40020470 	.word	0x40020470
 8005324:	40020488 	.word	0x40020488
 8005328:	400204a0 	.word	0x400204a0
 800532c:	400204b8 	.word	0x400204b8
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	2b00      	cmp	r3, #0
 800533c:	bf14      	ite	ne
 800533e:	2301      	movne	r3, #1
 8005340:	2300      	moveq	r3, #0
 8005342:	b2db      	uxtb	r3, r3
 8005344:	2b00      	cmp	r3, #0
 8005346:	f000 8087 	beq.w	8005458 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800534e:	f003 031f 	and.w	r3, r3, #31
 8005352:	2220      	movs	r2, #32
 8005354:	409a      	lsls	r2, r3
 8005356:	6a3b      	ldr	r3, [r7, #32]
 8005358:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005360:	b2db      	uxtb	r3, r3
 8005362:	2b04      	cmp	r3, #4
 8005364:	d139      	bne.n	80053da <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f022 0216 	bic.w	r2, r2, #22
 8005374:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	695a      	ldr	r2, [r3, #20]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005384:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538a:	2b00      	cmp	r3, #0
 800538c:	d103      	bne.n	8005396 <HAL_DMA_IRQHandler+0x736>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005392:	2b00      	cmp	r3, #0
 8005394:	d007      	beq.n	80053a6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 0208 	bic.w	r2, r2, #8
 80053a4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053aa:	f003 031f 	and.w	r3, r3, #31
 80053ae:	223f      	movs	r2, #63	; 0x3f
 80053b0:	409a      	lsls	r2, r3
 80053b2:	6a3b      	ldr	r3, [r7, #32]
 80053b4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2201      	movs	r2, #1
 80053ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	f000 834a 	beq.w	8005a64 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	4798      	blx	r3
          }
          return;
 80053d8:	e344      	b.n	8005a64 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d018      	beq.n	800541a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d108      	bne.n	8005408 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d02c      	beq.n	8005458 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	4798      	blx	r3
 8005406:	e027      	b.n	8005458 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800540c:	2b00      	cmp	r3, #0
 800540e:	d023      	beq.n	8005458 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	4798      	blx	r3
 8005418:	e01e      	b.n	8005458 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005424:	2b00      	cmp	r3, #0
 8005426:	d10f      	bne.n	8005448 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f022 0210 	bic.w	r2, r2, #16
 8005436:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800544c:	2b00      	cmp	r3, #0
 800544e:	d003      	beq.n	8005458 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800545c:	2b00      	cmp	r3, #0
 800545e:	f000 8306 	beq.w	8005a6e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005466:	f003 0301 	and.w	r3, r3, #1
 800546a:	2b00      	cmp	r3, #0
 800546c:	f000 8088 	beq.w	8005580 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2204      	movs	r2, #4
 8005474:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a7a      	ldr	r2, [pc, #488]	; (8005668 <HAL_DMA_IRQHandler+0xa08>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d04a      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a79      	ldr	r2, [pc, #484]	; (800566c <HAL_DMA_IRQHandler+0xa0c>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d045      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a77      	ldr	r2, [pc, #476]	; (8005670 <HAL_DMA_IRQHandler+0xa10>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d040      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a76      	ldr	r2, [pc, #472]	; (8005674 <HAL_DMA_IRQHandler+0xa14>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d03b      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a74      	ldr	r2, [pc, #464]	; (8005678 <HAL_DMA_IRQHandler+0xa18>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d036      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a73      	ldr	r2, [pc, #460]	; (800567c <HAL_DMA_IRQHandler+0xa1c>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d031      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a71      	ldr	r2, [pc, #452]	; (8005680 <HAL_DMA_IRQHandler+0xa20>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d02c      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a70      	ldr	r2, [pc, #448]	; (8005684 <HAL_DMA_IRQHandler+0xa24>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d027      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a6e      	ldr	r2, [pc, #440]	; (8005688 <HAL_DMA_IRQHandler+0xa28>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d022      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a6d      	ldr	r2, [pc, #436]	; (800568c <HAL_DMA_IRQHandler+0xa2c>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d01d      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a6b      	ldr	r2, [pc, #428]	; (8005690 <HAL_DMA_IRQHandler+0xa30>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d018      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a6a      	ldr	r2, [pc, #424]	; (8005694 <HAL_DMA_IRQHandler+0xa34>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d013      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a68      	ldr	r2, [pc, #416]	; (8005698 <HAL_DMA_IRQHandler+0xa38>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d00e      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a67      	ldr	r2, [pc, #412]	; (800569c <HAL_DMA_IRQHandler+0xa3c>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d009      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a65      	ldr	r2, [pc, #404]	; (80056a0 <HAL_DMA_IRQHandler+0xa40>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d004      	beq.n	8005518 <HAL_DMA_IRQHandler+0x8b8>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a64      	ldr	r2, [pc, #400]	; (80056a4 <HAL_DMA_IRQHandler+0xa44>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d108      	bne.n	800552a <HAL_DMA_IRQHandler+0x8ca>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f022 0201 	bic.w	r2, r2, #1
 8005526:	601a      	str	r2, [r3, #0]
 8005528:	e007      	b.n	800553a <HAL_DMA_IRQHandler+0x8da>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f022 0201 	bic.w	r2, r2, #1
 8005538:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	3301      	adds	r3, #1
 800553e:	60fb      	str	r3, [r7, #12]
 8005540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005542:	429a      	cmp	r2, r3
 8005544:	d307      	bcc.n	8005556 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b00      	cmp	r3, #0
 8005552:	d1f2      	bne.n	800553a <HAL_DMA_IRQHandler+0x8da>
 8005554:	e000      	b.n	8005558 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005556:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d004      	beq.n	8005570 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2203      	movs	r2, #3
 800556a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800556e:	e003      	b.n	8005578 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2200      	movs	r2, #0
 800557c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005584:	2b00      	cmp	r3, #0
 8005586:	f000 8272 	beq.w	8005a6e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	4798      	blx	r3
 8005592:	e26c      	b.n	8005a6e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a43      	ldr	r2, [pc, #268]	; (80056a8 <HAL_DMA_IRQHandler+0xa48>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d022      	beq.n	80055e4 <HAL_DMA_IRQHandler+0x984>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a42      	ldr	r2, [pc, #264]	; (80056ac <HAL_DMA_IRQHandler+0xa4c>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d01d      	beq.n	80055e4 <HAL_DMA_IRQHandler+0x984>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a40      	ldr	r2, [pc, #256]	; (80056b0 <HAL_DMA_IRQHandler+0xa50>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d018      	beq.n	80055e4 <HAL_DMA_IRQHandler+0x984>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a3f      	ldr	r2, [pc, #252]	; (80056b4 <HAL_DMA_IRQHandler+0xa54>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d013      	beq.n	80055e4 <HAL_DMA_IRQHandler+0x984>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a3d      	ldr	r2, [pc, #244]	; (80056b8 <HAL_DMA_IRQHandler+0xa58>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d00e      	beq.n	80055e4 <HAL_DMA_IRQHandler+0x984>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a3c      	ldr	r2, [pc, #240]	; (80056bc <HAL_DMA_IRQHandler+0xa5c>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d009      	beq.n	80055e4 <HAL_DMA_IRQHandler+0x984>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a3a      	ldr	r2, [pc, #232]	; (80056c0 <HAL_DMA_IRQHandler+0xa60>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d004      	beq.n	80055e4 <HAL_DMA_IRQHandler+0x984>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a39      	ldr	r2, [pc, #228]	; (80056c4 <HAL_DMA_IRQHandler+0xa64>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d101      	bne.n	80055e8 <HAL_DMA_IRQHandler+0x988>
 80055e4:	2301      	movs	r3, #1
 80055e6:	e000      	b.n	80055ea <HAL_DMA_IRQHandler+0x98a>
 80055e8:	2300      	movs	r3, #0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f000 823f 	beq.w	8005a6e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055fc:	f003 031f 	and.w	r3, r3, #31
 8005600:	2204      	movs	r2, #4
 8005602:	409a      	lsls	r2, r3
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	4013      	ands	r3, r2
 8005608:	2b00      	cmp	r3, #0
 800560a:	f000 80cd 	beq.w	80057a8 <HAL_DMA_IRQHandler+0xb48>
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f003 0304 	and.w	r3, r3, #4
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 80c7 	beq.w	80057a8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800561e:	f003 031f 	and.w	r3, r3, #31
 8005622:	2204      	movs	r2, #4
 8005624:	409a      	lsls	r2, r3
 8005626:	69fb      	ldr	r3, [r7, #28]
 8005628:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d049      	beq.n	80056c8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d109      	bne.n	8005652 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005642:	2b00      	cmp	r3, #0
 8005644:	f000 8210 	beq.w	8005a68 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005650:	e20a      	b.n	8005a68 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005656:	2b00      	cmp	r3, #0
 8005658:	f000 8206 	beq.w	8005a68 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005664:	e200      	b.n	8005a68 <HAL_DMA_IRQHandler+0xe08>
 8005666:	bf00      	nop
 8005668:	40020010 	.word	0x40020010
 800566c:	40020028 	.word	0x40020028
 8005670:	40020040 	.word	0x40020040
 8005674:	40020058 	.word	0x40020058
 8005678:	40020070 	.word	0x40020070
 800567c:	40020088 	.word	0x40020088
 8005680:	400200a0 	.word	0x400200a0
 8005684:	400200b8 	.word	0x400200b8
 8005688:	40020410 	.word	0x40020410
 800568c:	40020428 	.word	0x40020428
 8005690:	40020440 	.word	0x40020440
 8005694:	40020458 	.word	0x40020458
 8005698:	40020470 	.word	0x40020470
 800569c:	40020488 	.word	0x40020488
 80056a0:	400204a0 	.word	0x400204a0
 80056a4:	400204b8 	.word	0x400204b8
 80056a8:	58025408 	.word	0x58025408
 80056ac:	5802541c 	.word	0x5802541c
 80056b0:	58025430 	.word	0x58025430
 80056b4:	58025444 	.word	0x58025444
 80056b8:	58025458 	.word	0x58025458
 80056bc:	5802546c 	.word	0x5802546c
 80056c0:	58025480 	.word	0x58025480
 80056c4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	f003 0320 	and.w	r3, r3, #32
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d160      	bne.n	8005794 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a7f      	ldr	r2, [pc, #508]	; (80058d4 <HAL_DMA_IRQHandler+0xc74>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d04a      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a7d      	ldr	r2, [pc, #500]	; (80058d8 <HAL_DMA_IRQHandler+0xc78>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d045      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a7c      	ldr	r2, [pc, #496]	; (80058dc <HAL_DMA_IRQHandler+0xc7c>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d040      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a7a      	ldr	r2, [pc, #488]	; (80058e0 <HAL_DMA_IRQHandler+0xc80>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d03b      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a79      	ldr	r2, [pc, #484]	; (80058e4 <HAL_DMA_IRQHandler+0xc84>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d036      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a77      	ldr	r2, [pc, #476]	; (80058e8 <HAL_DMA_IRQHandler+0xc88>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d031      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a76      	ldr	r2, [pc, #472]	; (80058ec <HAL_DMA_IRQHandler+0xc8c>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d02c      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a74      	ldr	r2, [pc, #464]	; (80058f0 <HAL_DMA_IRQHandler+0xc90>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d027      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a73      	ldr	r2, [pc, #460]	; (80058f4 <HAL_DMA_IRQHandler+0xc94>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d022      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a71      	ldr	r2, [pc, #452]	; (80058f8 <HAL_DMA_IRQHandler+0xc98>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d01d      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a70      	ldr	r2, [pc, #448]	; (80058fc <HAL_DMA_IRQHandler+0xc9c>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d018      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a6e      	ldr	r2, [pc, #440]	; (8005900 <HAL_DMA_IRQHandler+0xca0>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d013      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a6d      	ldr	r2, [pc, #436]	; (8005904 <HAL_DMA_IRQHandler+0xca4>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d00e      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a6b      	ldr	r2, [pc, #428]	; (8005908 <HAL_DMA_IRQHandler+0xca8>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d009      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a6a      	ldr	r2, [pc, #424]	; (800590c <HAL_DMA_IRQHandler+0xcac>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d004      	beq.n	8005772 <HAL_DMA_IRQHandler+0xb12>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a68      	ldr	r2, [pc, #416]	; (8005910 <HAL_DMA_IRQHandler+0xcb0>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d108      	bne.n	8005784 <HAL_DMA_IRQHandler+0xb24>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f022 0208 	bic.w	r2, r2, #8
 8005780:	601a      	str	r2, [r3, #0]
 8005782:	e007      	b.n	8005794 <HAL_DMA_IRQHandler+0xb34>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f022 0204 	bic.w	r2, r2, #4
 8005792:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005798:	2b00      	cmp	r3, #0
 800579a:	f000 8165 	beq.w	8005a68 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057a6:	e15f      	b.n	8005a68 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057ac:	f003 031f 	and.w	r3, r3, #31
 80057b0:	2202      	movs	r2, #2
 80057b2:	409a      	lsls	r2, r3
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	4013      	ands	r3, r2
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f000 80c5 	beq.w	8005948 <HAL_DMA_IRQHandler+0xce8>
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	f003 0302 	and.w	r3, r3, #2
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	f000 80bf 	beq.w	8005948 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057ce:	f003 031f 	and.w	r3, r3, #31
 80057d2:	2202      	movs	r2, #2
 80057d4:	409a      	lsls	r2, r3
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d018      	beq.n	8005816 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d109      	bne.n	8005802 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	f000 813a 	beq.w	8005a6c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005800:	e134      	b.n	8005a6c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 8130 	beq.w	8005a6c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005810:	6878      	ldr	r0, [r7, #4]
 8005812:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005814:	e12a      	b.n	8005a6c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	f003 0320 	and.w	r3, r3, #32
 800581c:	2b00      	cmp	r3, #0
 800581e:	f040 8089 	bne.w	8005934 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a2b      	ldr	r2, [pc, #172]	; (80058d4 <HAL_DMA_IRQHandler+0xc74>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d04a      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a29      	ldr	r2, [pc, #164]	; (80058d8 <HAL_DMA_IRQHandler+0xc78>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d045      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a28      	ldr	r2, [pc, #160]	; (80058dc <HAL_DMA_IRQHandler+0xc7c>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d040      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a26      	ldr	r2, [pc, #152]	; (80058e0 <HAL_DMA_IRQHandler+0xc80>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d03b      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a25      	ldr	r2, [pc, #148]	; (80058e4 <HAL_DMA_IRQHandler+0xc84>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d036      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a23      	ldr	r2, [pc, #140]	; (80058e8 <HAL_DMA_IRQHandler+0xc88>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d031      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a22      	ldr	r2, [pc, #136]	; (80058ec <HAL_DMA_IRQHandler+0xc8c>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d02c      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a20      	ldr	r2, [pc, #128]	; (80058f0 <HAL_DMA_IRQHandler+0xc90>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d027      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a1f      	ldr	r2, [pc, #124]	; (80058f4 <HAL_DMA_IRQHandler+0xc94>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d022      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a1d      	ldr	r2, [pc, #116]	; (80058f8 <HAL_DMA_IRQHandler+0xc98>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d01d      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a1c      	ldr	r2, [pc, #112]	; (80058fc <HAL_DMA_IRQHandler+0xc9c>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d018      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a1a      	ldr	r2, [pc, #104]	; (8005900 <HAL_DMA_IRQHandler+0xca0>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d013      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a19      	ldr	r2, [pc, #100]	; (8005904 <HAL_DMA_IRQHandler+0xca4>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d00e      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a17      	ldr	r2, [pc, #92]	; (8005908 <HAL_DMA_IRQHandler+0xca8>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d009      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a16      	ldr	r2, [pc, #88]	; (800590c <HAL_DMA_IRQHandler+0xcac>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d004      	beq.n	80058c2 <HAL_DMA_IRQHandler+0xc62>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a14      	ldr	r2, [pc, #80]	; (8005910 <HAL_DMA_IRQHandler+0xcb0>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d128      	bne.n	8005914 <HAL_DMA_IRQHandler+0xcb4>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f022 0214 	bic.w	r2, r2, #20
 80058d0:	601a      	str	r2, [r3, #0]
 80058d2:	e027      	b.n	8005924 <HAL_DMA_IRQHandler+0xcc4>
 80058d4:	40020010 	.word	0x40020010
 80058d8:	40020028 	.word	0x40020028
 80058dc:	40020040 	.word	0x40020040
 80058e0:	40020058 	.word	0x40020058
 80058e4:	40020070 	.word	0x40020070
 80058e8:	40020088 	.word	0x40020088
 80058ec:	400200a0 	.word	0x400200a0
 80058f0:	400200b8 	.word	0x400200b8
 80058f4:	40020410 	.word	0x40020410
 80058f8:	40020428 	.word	0x40020428
 80058fc:	40020440 	.word	0x40020440
 8005900:	40020458 	.word	0x40020458
 8005904:	40020470 	.word	0x40020470
 8005908:	40020488 	.word	0x40020488
 800590c:	400204a0 	.word	0x400204a0
 8005910:	400204b8 	.word	0x400204b8
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f022 020a 	bic.w	r2, r2, #10
 8005922:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005938:	2b00      	cmp	r3, #0
 800593a:	f000 8097 	beq.w	8005a6c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005946:	e091      	b.n	8005a6c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800594c:	f003 031f 	and.w	r3, r3, #31
 8005950:	2208      	movs	r2, #8
 8005952:	409a      	lsls	r2, r3
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	4013      	ands	r3, r2
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 8088 	beq.w	8005a6e <HAL_DMA_IRQHandler+0xe0e>
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	f003 0308 	and.w	r3, r3, #8
 8005964:	2b00      	cmp	r3, #0
 8005966:	f000 8082 	beq.w	8005a6e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a41      	ldr	r2, [pc, #260]	; (8005a74 <HAL_DMA_IRQHandler+0xe14>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d04a      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a3f      	ldr	r2, [pc, #252]	; (8005a78 <HAL_DMA_IRQHandler+0xe18>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d045      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a3e      	ldr	r2, [pc, #248]	; (8005a7c <HAL_DMA_IRQHandler+0xe1c>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d040      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a3c      	ldr	r2, [pc, #240]	; (8005a80 <HAL_DMA_IRQHandler+0xe20>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d03b      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a3b      	ldr	r2, [pc, #236]	; (8005a84 <HAL_DMA_IRQHandler+0xe24>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d036      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a39      	ldr	r2, [pc, #228]	; (8005a88 <HAL_DMA_IRQHandler+0xe28>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d031      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a38      	ldr	r2, [pc, #224]	; (8005a8c <HAL_DMA_IRQHandler+0xe2c>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d02c      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a36      	ldr	r2, [pc, #216]	; (8005a90 <HAL_DMA_IRQHandler+0xe30>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d027      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a35      	ldr	r2, [pc, #212]	; (8005a94 <HAL_DMA_IRQHandler+0xe34>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d022      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a33      	ldr	r2, [pc, #204]	; (8005a98 <HAL_DMA_IRQHandler+0xe38>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d01d      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a32      	ldr	r2, [pc, #200]	; (8005a9c <HAL_DMA_IRQHandler+0xe3c>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d018      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a30      	ldr	r2, [pc, #192]	; (8005aa0 <HAL_DMA_IRQHandler+0xe40>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d013      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a2f      	ldr	r2, [pc, #188]	; (8005aa4 <HAL_DMA_IRQHandler+0xe44>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d00e      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a2d      	ldr	r2, [pc, #180]	; (8005aa8 <HAL_DMA_IRQHandler+0xe48>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d009      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a2c      	ldr	r2, [pc, #176]	; (8005aac <HAL_DMA_IRQHandler+0xe4c>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d004      	beq.n	8005a0a <HAL_DMA_IRQHandler+0xdaa>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a2a      	ldr	r2, [pc, #168]	; (8005ab0 <HAL_DMA_IRQHandler+0xe50>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d108      	bne.n	8005a1c <HAL_DMA_IRQHandler+0xdbc>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 021c 	bic.w	r2, r2, #28
 8005a18:	601a      	str	r2, [r3, #0]
 8005a1a:	e007      	b.n	8005a2c <HAL_DMA_IRQHandler+0xdcc>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f022 020e 	bic.w	r2, r2, #14
 8005a2a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a30:	f003 031f 	and.w	r3, r3, #31
 8005a34:	2201      	movs	r2, #1
 8005a36:	409a      	lsls	r2, r3
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2201      	movs	r2, #1
 8005a46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d009      	beq.n	8005a6e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	4798      	blx	r3
 8005a62:	e004      	b.n	8005a6e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005a64:	bf00      	nop
 8005a66:	e002      	b.n	8005a6e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a68:	bf00      	nop
 8005a6a:	e000      	b.n	8005a6e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a6c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005a6e:	3728      	adds	r7, #40	; 0x28
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	40020010 	.word	0x40020010
 8005a78:	40020028 	.word	0x40020028
 8005a7c:	40020040 	.word	0x40020040
 8005a80:	40020058 	.word	0x40020058
 8005a84:	40020070 	.word	0x40020070
 8005a88:	40020088 	.word	0x40020088
 8005a8c:	400200a0 	.word	0x400200a0
 8005a90:	400200b8 	.word	0x400200b8
 8005a94:	40020410 	.word	0x40020410
 8005a98:	40020428 	.word	0x40020428
 8005a9c:	40020440 	.word	0x40020440
 8005aa0:	40020458 	.word	0x40020458
 8005aa4:	40020470 	.word	0x40020470
 8005aa8:	40020488 	.word	0x40020488
 8005aac:	400204a0 	.word	0x400204a0
 8005ab0:	400204b8 	.word	0x400204b8

08005ab4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b087      	sub	sp, #28
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]
 8005ac0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ac6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005acc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a7f      	ldr	r2, [pc, #508]	; (8005cd0 <DMA_SetConfig+0x21c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d072      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a7d      	ldr	r2, [pc, #500]	; (8005cd4 <DMA_SetConfig+0x220>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d06d      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a7c      	ldr	r2, [pc, #496]	; (8005cd8 <DMA_SetConfig+0x224>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d068      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a7a      	ldr	r2, [pc, #488]	; (8005cdc <DMA_SetConfig+0x228>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d063      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a79      	ldr	r2, [pc, #484]	; (8005ce0 <DMA_SetConfig+0x22c>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d05e      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a77      	ldr	r2, [pc, #476]	; (8005ce4 <DMA_SetConfig+0x230>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d059      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a76      	ldr	r2, [pc, #472]	; (8005ce8 <DMA_SetConfig+0x234>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d054      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a74      	ldr	r2, [pc, #464]	; (8005cec <DMA_SetConfig+0x238>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d04f      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a73      	ldr	r2, [pc, #460]	; (8005cf0 <DMA_SetConfig+0x23c>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d04a      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a71      	ldr	r2, [pc, #452]	; (8005cf4 <DMA_SetConfig+0x240>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d045      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a70      	ldr	r2, [pc, #448]	; (8005cf8 <DMA_SetConfig+0x244>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d040      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a6e      	ldr	r2, [pc, #440]	; (8005cfc <DMA_SetConfig+0x248>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d03b      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a6d      	ldr	r2, [pc, #436]	; (8005d00 <DMA_SetConfig+0x24c>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d036      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a6b      	ldr	r2, [pc, #428]	; (8005d04 <DMA_SetConfig+0x250>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d031      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a6a      	ldr	r2, [pc, #424]	; (8005d08 <DMA_SetConfig+0x254>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d02c      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a68      	ldr	r2, [pc, #416]	; (8005d0c <DMA_SetConfig+0x258>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d027      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a67      	ldr	r2, [pc, #412]	; (8005d10 <DMA_SetConfig+0x25c>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d022      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a65      	ldr	r2, [pc, #404]	; (8005d14 <DMA_SetConfig+0x260>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d01d      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a64      	ldr	r2, [pc, #400]	; (8005d18 <DMA_SetConfig+0x264>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d018      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a62      	ldr	r2, [pc, #392]	; (8005d1c <DMA_SetConfig+0x268>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d013      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a61      	ldr	r2, [pc, #388]	; (8005d20 <DMA_SetConfig+0x26c>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d00e      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a5f      	ldr	r2, [pc, #380]	; (8005d24 <DMA_SetConfig+0x270>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d009      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a5e      	ldr	r2, [pc, #376]	; (8005d28 <DMA_SetConfig+0x274>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d004      	beq.n	8005bbe <DMA_SetConfig+0x10a>
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a5c      	ldr	r2, [pc, #368]	; (8005d2c <DMA_SetConfig+0x278>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d101      	bne.n	8005bc2 <DMA_SetConfig+0x10e>
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e000      	b.n	8005bc4 <DMA_SetConfig+0x110>
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d00d      	beq.n	8005be4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005bd0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d004      	beq.n	8005be4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bde:	68fa      	ldr	r2, [r7, #12]
 8005be0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005be2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a39      	ldr	r2, [pc, #228]	; (8005cd0 <DMA_SetConfig+0x21c>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d04a      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a38      	ldr	r2, [pc, #224]	; (8005cd4 <DMA_SetConfig+0x220>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d045      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a36      	ldr	r2, [pc, #216]	; (8005cd8 <DMA_SetConfig+0x224>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d040      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a35      	ldr	r2, [pc, #212]	; (8005cdc <DMA_SetConfig+0x228>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d03b      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a33      	ldr	r2, [pc, #204]	; (8005ce0 <DMA_SetConfig+0x22c>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d036      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a32      	ldr	r2, [pc, #200]	; (8005ce4 <DMA_SetConfig+0x230>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d031      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a30      	ldr	r2, [pc, #192]	; (8005ce8 <DMA_SetConfig+0x234>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d02c      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a2f      	ldr	r2, [pc, #188]	; (8005cec <DMA_SetConfig+0x238>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d027      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a2d      	ldr	r2, [pc, #180]	; (8005cf0 <DMA_SetConfig+0x23c>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d022      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a2c      	ldr	r2, [pc, #176]	; (8005cf4 <DMA_SetConfig+0x240>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d01d      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a2a      	ldr	r2, [pc, #168]	; (8005cf8 <DMA_SetConfig+0x244>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d018      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a29      	ldr	r2, [pc, #164]	; (8005cfc <DMA_SetConfig+0x248>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d013      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a27      	ldr	r2, [pc, #156]	; (8005d00 <DMA_SetConfig+0x24c>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d00e      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a26      	ldr	r2, [pc, #152]	; (8005d04 <DMA_SetConfig+0x250>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d009      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a24      	ldr	r2, [pc, #144]	; (8005d08 <DMA_SetConfig+0x254>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d004      	beq.n	8005c84 <DMA_SetConfig+0x1d0>
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a23      	ldr	r2, [pc, #140]	; (8005d0c <DMA_SetConfig+0x258>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d101      	bne.n	8005c88 <DMA_SetConfig+0x1d4>
 8005c84:	2301      	movs	r3, #1
 8005c86:	e000      	b.n	8005c8a <DMA_SetConfig+0x1d6>
 8005c88:	2300      	movs	r3, #0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d059      	beq.n	8005d42 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c92:	f003 031f 	and.w	r3, r3, #31
 8005c96:	223f      	movs	r2, #63	; 0x3f
 8005c98:	409a      	lsls	r2, r3
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005cac:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	683a      	ldr	r2, [r7, #0]
 8005cb4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	2b40      	cmp	r3, #64	; 0x40
 8005cbc:	d138      	bne.n	8005d30 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68ba      	ldr	r2, [r7, #8]
 8005ccc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005cce:	e086      	b.n	8005dde <DMA_SetConfig+0x32a>
 8005cd0:	40020010 	.word	0x40020010
 8005cd4:	40020028 	.word	0x40020028
 8005cd8:	40020040 	.word	0x40020040
 8005cdc:	40020058 	.word	0x40020058
 8005ce0:	40020070 	.word	0x40020070
 8005ce4:	40020088 	.word	0x40020088
 8005ce8:	400200a0 	.word	0x400200a0
 8005cec:	400200b8 	.word	0x400200b8
 8005cf0:	40020410 	.word	0x40020410
 8005cf4:	40020428 	.word	0x40020428
 8005cf8:	40020440 	.word	0x40020440
 8005cfc:	40020458 	.word	0x40020458
 8005d00:	40020470 	.word	0x40020470
 8005d04:	40020488 	.word	0x40020488
 8005d08:	400204a0 	.word	0x400204a0
 8005d0c:	400204b8 	.word	0x400204b8
 8005d10:	58025408 	.word	0x58025408
 8005d14:	5802541c 	.word	0x5802541c
 8005d18:	58025430 	.word	0x58025430
 8005d1c:	58025444 	.word	0x58025444
 8005d20:	58025458 	.word	0x58025458
 8005d24:	5802546c 	.word	0x5802546c
 8005d28:	58025480 	.word	0x58025480
 8005d2c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	60da      	str	r2, [r3, #12]
}
 8005d40:	e04d      	b.n	8005dde <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a29      	ldr	r2, [pc, #164]	; (8005dec <DMA_SetConfig+0x338>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d022      	beq.n	8005d92 <DMA_SetConfig+0x2de>
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a27      	ldr	r2, [pc, #156]	; (8005df0 <DMA_SetConfig+0x33c>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d01d      	beq.n	8005d92 <DMA_SetConfig+0x2de>
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a26      	ldr	r2, [pc, #152]	; (8005df4 <DMA_SetConfig+0x340>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d018      	beq.n	8005d92 <DMA_SetConfig+0x2de>
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a24      	ldr	r2, [pc, #144]	; (8005df8 <DMA_SetConfig+0x344>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d013      	beq.n	8005d92 <DMA_SetConfig+0x2de>
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a23      	ldr	r2, [pc, #140]	; (8005dfc <DMA_SetConfig+0x348>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d00e      	beq.n	8005d92 <DMA_SetConfig+0x2de>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a21      	ldr	r2, [pc, #132]	; (8005e00 <DMA_SetConfig+0x34c>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d009      	beq.n	8005d92 <DMA_SetConfig+0x2de>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a20      	ldr	r2, [pc, #128]	; (8005e04 <DMA_SetConfig+0x350>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d004      	beq.n	8005d92 <DMA_SetConfig+0x2de>
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a1e      	ldr	r2, [pc, #120]	; (8005e08 <DMA_SetConfig+0x354>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d101      	bne.n	8005d96 <DMA_SetConfig+0x2e2>
 8005d92:	2301      	movs	r3, #1
 8005d94:	e000      	b.n	8005d98 <DMA_SetConfig+0x2e4>
 8005d96:	2300      	movs	r3, #0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d020      	beq.n	8005dde <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005da0:	f003 031f 	and.w	r3, r3, #31
 8005da4:	2201      	movs	r2, #1
 8005da6:	409a      	lsls	r2, r3
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	683a      	ldr	r2, [r7, #0]
 8005db2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	2b40      	cmp	r3, #64	; 0x40
 8005dba:	d108      	bne.n	8005dce <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	68ba      	ldr	r2, [r7, #8]
 8005dca:	60da      	str	r2, [r3, #12]
}
 8005dcc:	e007      	b.n	8005dde <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68ba      	ldr	r2, [r7, #8]
 8005dd4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	60da      	str	r2, [r3, #12]
}
 8005dde:	bf00      	nop
 8005de0:	371c      	adds	r7, #28
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	58025408 	.word	0x58025408
 8005df0:	5802541c 	.word	0x5802541c
 8005df4:	58025430 	.word	0x58025430
 8005df8:	58025444 	.word	0x58025444
 8005dfc:	58025458 	.word	0x58025458
 8005e00:	5802546c 	.word	0x5802546c
 8005e04:	58025480 	.word	0x58025480
 8005e08:	58025494 	.word	0x58025494

08005e0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a42      	ldr	r2, [pc, #264]	; (8005f24 <DMA_CalcBaseAndBitshift+0x118>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d04a      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a41      	ldr	r2, [pc, #260]	; (8005f28 <DMA_CalcBaseAndBitshift+0x11c>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d045      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a3f      	ldr	r2, [pc, #252]	; (8005f2c <DMA_CalcBaseAndBitshift+0x120>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d040      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a3e      	ldr	r2, [pc, #248]	; (8005f30 <DMA_CalcBaseAndBitshift+0x124>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d03b      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a3c      	ldr	r2, [pc, #240]	; (8005f34 <DMA_CalcBaseAndBitshift+0x128>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d036      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a3b      	ldr	r2, [pc, #236]	; (8005f38 <DMA_CalcBaseAndBitshift+0x12c>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d031      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a39      	ldr	r2, [pc, #228]	; (8005f3c <DMA_CalcBaseAndBitshift+0x130>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d02c      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a38      	ldr	r2, [pc, #224]	; (8005f40 <DMA_CalcBaseAndBitshift+0x134>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d027      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a36      	ldr	r2, [pc, #216]	; (8005f44 <DMA_CalcBaseAndBitshift+0x138>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d022      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a35      	ldr	r2, [pc, #212]	; (8005f48 <DMA_CalcBaseAndBitshift+0x13c>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d01d      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a33      	ldr	r2, [pc, #204]	; (8005f4c <DMA_CalcBaseAndBitshift+0x140>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d018      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a32      	ldr	r2, [pc, #200]	; (8005f50 <DMA_CalcBaseAndBitshift+0x144>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d013      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a30      	ldr	r2, [pc, #192]	; (8005f54 <DMA_CalcBaseAndBitshift+0x148>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d00e      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a2f      	ldr	r2, [pc, #188]	; (8005f58 <DMA_CalcBaseAndBitshift+0x14c>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d009      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a2d      	ldr	r2, [pc, #180]	; (8005f5c <DMA_CalcBaseAndBitshift+0x150>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d004      	beq.n	8005eb4 <DMA_CalcBaseAndBitshift+0xa8>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a2c      	ldr	r2, [pc, #176]	; (8005f60 <DMA_CalcBaseAndBitshift+0x154>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d101      	bne.n	8005eb8 <DMA_CalcBaseAndBitshift+0xac>
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e000      	b.n	8005eba <DMA_CalcBaseAndBitshift+0xae>
 8005eb8:	2300      	movs	r3, #0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d024      	beq.n	8005f08 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	3b10      	subs	r3, #16
 8005ec6:	4a27      	ldr	r2, [pc, #156]	; (8005f64 <DMA_CalcBaseAndBitshift+0x158>)
 8005ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8005ecc:	091b      	lsrs	r3, r3, #4
 8005ece:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f003 0307 	and.w	r3, r3, #7
 8005ed6:	4a24      	ldr	r2, [pc, #144]	; (8005f68 <DMA_CalcBaseAndBitshift+0x15c>)
 8005ed8:	5cd3      	ldrb	r3, [r2, r3]
 8005eda:	461a      	mov	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2b03      	cmp	r3, #3
 8005ee4:	d908      	bls.n	8005ef8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	461a      	mov	r2, r3
 8005eec:	4b1f      	ldr	r3, [pc, #124]	; (8005f6c <DMA_CalcBaseAndBitshift+0x160>)
 8005eee:	4013      	ands	r3, r2
 8005ef0:	1d1a      	adds	r2, r3, #4
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	659a      	str	r2, [r3, #88]	; 0x58
 8005ef6:	e00d      	b.n	8005f14 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	461a      	mov	r2, r3
 8005efe:	4b1b      	ldr	r3, [pc, #108]	; (8005f6c <DMA_CalcBaseAndBitshift+0x160>)
 8005f00:	4013      	ands	r3, r2
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	6593      	str	r3, [r2, #88]	; 0x58
 8005f06:	e005      	b.n	8005f14 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3714      	adds	r7, #20
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr
 8005f24:	40020010 	.word	0x40020010
 8005f28:	40020028 	.word	0x40020028
 8005f2c:	40020040 	.word	0x40020040
 8005f30:	40020058 	.word	0x40020058
 8005f34:	40020070 	.word	0x40020070
 8005f38:	40020088 	.word	0x40020088
 8005f3c:	400200a0 	.word	0x400200a0
 8005f40:	400200b8 	.word	0x400200b8
 8005f44:	40020410 	.word	0x40020410
 8005f48:	40020428 	.word	0x40020428
 8005f4c:	40020440 	.word	0x40020440
 8005f50:	40020458 	.word	0x40020458
 8005f54:	40020470 	.word	0x40020470
 8005f58:	40020488 	.word	0x40020488
 8005f5c:	400204a0 	.word	0x400204a0
 8005f60:	400204b8 	.word	0x400204b8
 8005f64:	aaaaaaab 	.word	0xaaaaaaab
 8005f68:	0800cc44 	.word	0x0800cc44
 8005f6c:	fffffc00 	.word	0xfffffc00

08005f70 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b085      	sub	sp, #20
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	699b      	ldr	r3, [r3, #24]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d120      	bne.n	8005fc6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f88:	2b03      	cmp	r3, #3
 8005f8a:	d858      	bhi.n	800603e <DMA_CheckFifoParam+0xce>
 8005f8c:	a201      	add	r2, pc, #4	; (adr r2, 8005f94 <DMA_CheckFifoParam+0x24>)
 8005f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f92:	bf00      	nop
 8005f94:	08005fa5 	.word	0x08005fa5
 8005f98:	08005fb7 	.word	0x08005fb7
 8005f9c:	08005fa5 	.word	0x08005fa5
 8005fa0:	0800603f 	.word	0x0800603f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d048      	beq.n	8006042 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005fb4:	e045      	b.n	8006042 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005fbe:	d142      	bne.n	8006046 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005fc4:	e03f      	b.n	8006046 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	699b      	ldr	r3, [r3, #24]
 8005fca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fce:	d123      	bne.n	8006018 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fd4:	2b03      	cmp	r3, #3
 8005fd6:	d838      	bhi.n	800604a <DMA_CheckFifoParam+0xda>
 8005fd8:	a201      	add	r2, pc, #4	; (adr r2, 8005fe0 <DMA_CheckFifoParam+0x70>)
 8005fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fde:	bf00      	nop
 8005fe0:	08005ff1 	.word	0x08005ff1
 8005fe4:	08005ff7 	.word	0x08005ff7
 8005fe8:	08005ff1 	.word	0x08005ff1
 8005fec:	08006009 	.word	0x08006009
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	73fb      	strb	r3, [r7, #15]
        break;
 8005ff4:	e030      	b.n	8006058 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ffa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d025      	beq.n	800604e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006006:	e022      	b.n	800604e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800600c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006010:	d11f      	bne.n	8006052 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006016:	e01c      	b.n	8006052 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800601c:	2b02      	cmp	r3, #2
 800601e:	d902      	bls.n	8006026 <DMA_CheckFifoParam+0xb6>
 8006020:	2b03      	cmp	r3, #3
 8006022:	d003      	beq.n	800602c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006024:	e018      	b.n	8006058 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	73fb      	strb	r3, [r7, #15]
        break;
 800602a:	e015      	b.n	8006058 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006030:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d00e      	beq.n	8006056 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	73fb      	strb	r3, [r7, #15]
    break;
 800603c:	e00b      	b.n	8006056 <DMA_CheckFifoParam+0xe6>
        break;
 800603e:	bf00      	nop
 8006040:	e00a      	b.n	8006058 <DMA_CheckFifoParam+0xe8>
        break;
 8006042:	bf00      	nop
 8006044:	e008      	b.n	8006058 <DMA_CheckFifoParam+0xe8>
        break;
 8006046:	bf00      	nop
 8006048:	e006      	b.n	8006058 <DMA_CheckFifoParam+0xe8>
        break;
 800604a:	bf00      	nop
 800604c:	e004      	b.n	8006058 <DMA_CheckFifoParam+0xe8>
        break;
 800604e:	bf00      	nop
 8006050:	e002      	b.n	8006058 <DMA_CheckFifoParam+0xe8>
        break;
 8006052:	bf00      	nop
 8006054:	e000      	b.n	8006058 <DMA_CheckFifoParam+0xe8>
    break;
 8006056:	bf00      	nop
    }
  }

  return status;
 8006058:	7bfb      	ldrb	r3, [r7, #15]
}
 800605a:	4618      	mov	r0, r3
 800605c:	3714      	adds	r7, #20
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop

08006068 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a38      	ldr	r2, [pc, #224]	; (800615c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d022      	beq.n	80060c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a36      	ldr	r2, [pc, #216]	; (8006160 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d01d      	beq.n	80060c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a35      	ldr	r2, [pc, #212]	; (8006164 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d018      	beq.n	80060c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a33      	ldr	r2, [pc, #204]	; (8006168 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d013      	beq.n	80060c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a32      	ldr	r2, [pc, #200]	; (800616c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d00e      	beq.n	80060c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a30      	ldr	r2, [pc, #192]	; (8006170 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d009      	beq.n	80060c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a2f      	ldr	r2, [pc, #188]	; (8006174 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d004      	beq.n	80060c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a2d      	ldr	r2, [pc, #180]	; (8006178 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d101      	bne.n	80060ca <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80060c6:	2301      	movs	r3, #1
 80060c8:	e000      	b.n	80060cc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80060ca:	2300      	movs	r3, #0
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d01a      	beq.n	8006106 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	3b08      	subs	r3, #8
 80060d8:	4a28      	ldr	r2, [pc, #160]	; (800617c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80060da:	fba2 2303 	umull	r2, r3, r2, r3
 80060de:	091b      	lsrs	r3, r3, #4
 80060e0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	4b26      	ldr	r3, [pc, #152]	; (8006180 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80060e6:	4413      	add	r3, r2
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	461a      	mov	r2, r3
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	4a24      	ldr	r2, [pc, #144]	; (8006184 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80060f4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f003 031f 	and.w	r3, r3, #31
 80060fc:	2201      	movs	r2, #1
 80060fe:	409a      	lsls	r2, r3
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006104:	e024      	b.n	8006150 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	b2db      	uxtb	r3, r3
 800610c:	3b10      	subs	r3, #16
 800610e:	4a1e      	ldr	r2, [pc, #120]	; (8006188 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006110:	fba2 2303 	umull	r2, r3, r2, r3
 8006114:	091b      	lsrs	r3, r3, #4
 8006116:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	4a1c      	ldr	r2, [pc, #112]	; (800618c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d806      	bhi.n	800612e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	4a1b      	ldr	r2, [pc, #108]	; (8006190 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d902      	bls.n	800612e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	3308      	adds	r3, #8
 800612c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	4b18      	ldr	r3, [pc, #96]	; (8006194 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006132:	4413      	add	r3, r2
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	461a      	mov	r2, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a16      	ldr	r2, [pc, #88]	; (8006198 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006140:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f003 031f 	and.w	r3, r3, #31
 8006148:	2201      	movs	r2, #1
 800614a:	409a      	lsls	r2, r3
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006150:	bf00      	nop
 8006152:	3714      	adds	r7, #20
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr
 800615c:	58025408 	.word	0x58025408
 8006160:	5802541c 	.word	0x5802541c
 8006164:	58025430 	.word	0x58025430
 8006168:	58025444 	.word	0x58025444
 800616c:	58025458 	.word	0x58025458
 8006170:	5802546c 	.word	0x5802546c
 8006174:	58025480 	.word	0x58025480
 8006178:	58025494 	.word	0x58025494
 800617c:	cccccccd 	.word	0xcccccccd
 8006180:	16009600 	.word	0x16009600
 8006184:	58025880 	.word	0x58025880
 8006188:	aaaaaaab 	.word	0xaaaaaaab
 800618c:	400204b8 	.word	0x400204b8
 8006190:	4002040f 	.word	0x4002040f
 8006194:	10008200 	.word	0x10008200
 8006198:	40020880 	.word	0x40020880

0800619c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800619c:	b480      	push	{r7}
 800619e:	b085      	sub	sp, #20
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d04a      	beq.n	8006248 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2b08      	cmp	r3, #8
 80061b6:	d847      	bhi.n	8006248 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a25      	ldr	r2, [pc, #148]	; (8006254 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d022      	beq.n	8006208 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a24      	ldr	r2, [pc, #144]	; (8006258 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d01d      	beq.n	8006208 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a22      	ldr	r2, [pc, #136]	; (800625c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d018      	beq.n	8006208 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a21      	ldr	r2, [pc, #132]	; (8006260 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d013      	beq.n	8006208 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a1f      	ldr	r2, [pc, #124]	; (8006264 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d00e      	beq.n	8006208 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a1e      	ldr	r2, [pc, #120]	; (8006268 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d009      	beq.n	8006208 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a1c      	ldr	r2, [pc, #112]	; (800626c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d004      	beq.n	8006208 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a1b      	ldr	r2, [pc, #108]	; (8006270 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d101      	bne.n	800620c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006208:	2301      	movs	r3, #1
 800620a:	e000      	b.n	800620e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800620c:	2300      	movs	r3, #0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00a      	beq.n	8006228 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006212:	68fa      	ldr	r2, [r7, #12]
 8006214:	4b17      	ldr	r3, [pc, #92]	; (8006274 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006216:	4413      	add	r3, r2
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	461a      	mov	r2, r3
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	4a15      	ldr	r2, [pc, #84]	; (8006278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006224:	671a      	str	r2, [r3, #112]	; 0x70
 8006226:	e009      	b.n	800623c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	4b14      	ldr	r3, [pc, #80]	; (800627c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800622c:	4413      	add	r3, r2
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	461a      	mov	r2, r3
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a11      	ldr	r2, [pc, #68]	; (8006280 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800623a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	3b01      	subs	r3, #1
 8006240:	2201      	movs	r2, #1
 8006242:	409a      	lsls	r2, r3
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8006248:	bf00      	nop
 800624a:	3714      	adds	r7, #20
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr
 8006254:	58025408 	.word	0x58025408
 8006258:	5802541c 	.word	0x5802541c
 800625c:	58025430 	.word	0x58025430
 8006260:	58025444 	.word	0x58025444
 8006264:	58025458 	.word	0x58025458
 8006268:	5802546c 	.word	0x5802546c
 800626c:	58025480 	.word	0x58025480
 8006270:	58025494 	.word	0x58025494
 8006274:	1600963f 	.word	0x1600963f
 8006278:	58025940 	.word	0x58025940
 800627c:	1000823f 	.word	0x1000823f
 8006280:	40020940 	.word	0x40020940

08006284 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b084      	sub	sp, #16
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d101      	bne.n	8006296 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e0e3      	b.n	800645e <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800629c:	2b00      	cmp	r3, #0
 800629e:	d106      	bne.n	80062ae <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2223      	movs	r2, #35	; 0x23
 80062a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f7fa fd79 	bl	8000da0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062ae:	4b6e      	ldr	r3, [pc, #440]	; (8006468 <HAL_ETH_Init+0x1e4>)
 80062b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80062b4:	4a6c      	ldr	r2, [pc, #432]	; (8006468 <HAL_ETH_Init+0x1e4>)
 80062b6:	f043 0302 	orr.w	r3, r3, #2
 80062ba:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80062be:	4b6a      	ldr	r3, [pc, #424]	; (8006468 <HAL_ETH_Init+0x1e4>)
 80062c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80062c4:	f003 0302 	and.w	r3, r3, #2
 80062c8:	60bb      	str	r3, [r7, #8]
 80062ca:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	7a1b      	ldrb	r3, [r3, #8]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d103      	bne.n	80062dc <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80062d4:	2000      	movs	r0, #0
 80062d6:	f7fc fae3 	bl	80028a0 <HAL_SYSCFG_ETHInterfaceSelect>
 80062da:	e003      	b.n	80062e4 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80062dc:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80062e0:	f7fc fade 	bl	80028a0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 80062e4:	4b61      	ldr	r3, [pc, #388]	; (800646c <HAL_ETH_Init+0x1e8>)
 80062e6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	6812      	ldr	r2, [r2, #0]
 80062f6:	f043 0301 	orr.w	r3, r3, #1
 80062fa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80062fe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006300:	f7fc fa92 	bl	8002828 <HAL_GetTick>
 8006304:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8006306:	e011      	b.n	800632c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8006308:	f7fc fa8e 	bl	8002828 <HAL_GetTick>
 800630c:	4602      	mov	r2, r0
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006316:	d909      	bls.n	800632c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2204      	movs	r2, #4
 800631c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	22e0      	movs	r2, #224	; 0xe0
 8006324:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e098      	b.n	800645e <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 0301 	and.w	r3, r3, #1
 800633a:	2b00      	cmp	r3, #0
 800633c:	d1e4      	bne.n	8006308 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f000 f89e 	bl	8006480 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8006344:	f002 f9f8 	bl	8008738 <HAL_RCC_GetHCLKFreq>
 8006348:	4603      	mov	r3, r0
 800634a:	4a49      	ldr	r2, [pc, #292]	; (8006470 <HAL_ETH_Init+0x1ec>)
 800634c:	fba2 2303 	umull	r2, r3, r2, r3
 8006350:	0c9a      	lsrs	r2, r3, #18
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	3a01      	subs	r2, #1
 8006358:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f000 fa81 	bl	8006864 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800636a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800636e:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	6812      	ldr	r2, [r2, #0]
 8006376:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800637a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800637e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	f003 0303 	and.w	r3, r3, #3
 800638a:	2b00      	cmp	r3, #0
 800638c:	d009      	beq.n	80063a2 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2201      	movs	r2, #1
 8006392:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	22e0      	movs	r2, #224	; 0xe0
 800639a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e05d      	b.n	800645e <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063aa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80063ae:	4b31      	ldr	r3, [pc, #196]	; (8006474 <HAL_ETH_Init+0x1f0>)
 80063b0:	4013      	ands	r3, r2
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	6952      	ldr	r2, [r2, #20]
 80063b6:	0051      	lsls	r1, r2, #1
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	6812      	ldr	r2, [r2, #0]
 80063bc:	430b      	orrs	r3, r1
 80063be:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80063c2:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 fae9 	bl	800699e <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f000 fb2f 	bl	8006a30 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	3305      	adds	r3, #5
 80063d8:	781b      	ldrb	r3, [r3, #0]
 80063da:	021a      	lsls	r2, r3, #8
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	3304      	adds	r3, #4
 80063e2:	781b      	ldrb	r3, [r3, #0]
 80063e4:	4619      	mov	r1, r3
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	430a      	orrs	r2, r1
 80063ec:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	3303      	adds	r3, #3
 80063f6:	781b      	ldrb	r3, [r3, #0]
 80063f8:	061a      	lsls	r2, r3, #24
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	3302      	adds	r3, #2
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	041b      	lsls	r3, r3, #16
 8006404:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	3301      	adds	r3, #1
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8006410:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	781b      	ldrb	r3, [r3, #0]
 8006418:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800641e:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8006420:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f8d3 170c 	ldr.w	r1, [r3, #1804]	; 0x70c
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	4b11      	ldr	r3, [pc, #68]	; (8006478 <HAL_ETH_Init+0x1f4>)
 8006432:	430b      	orrs	r3, r1
 8006434:	f8c2 370c 	str.w	r3, [r2, #1804]	; 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f8d3 1710 	ldr.w	r1, [r3, #1808]	; 0x710
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	4b0d      	ldr	r3, [pc, #52]	; (800647c <HAL_ETH_Init+0x1f8>)
 8006446:	430b      	orrs	r3, r1
 8006448:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2210      	movs	r2, #16
 8006458:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3710      	adds	r7, #16
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	58024400 	.word	0x58024400
 800646c:	58000400 	.word	0x58000400
 8006470:	431bde83 	.word	0x431bde83
 8006474:	ffff8001 	.word	0xffff8001
 8006478:	0c020060 	.word	0x0c020060
 800647c:	0c20c000 	.word	0x0c20c000

08006480 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006490:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006498:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800649a:	f002 f94d 	bl	8008738 <HAL_RCC_GetHCLKFreq>
 800649e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	4a1a      	ldr	r2, [pc, #104]	; (800650c <HAL_ETH_SetMDIOClockRange+0x8c>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d804      	bhi.n	80064b2 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80064ae:	60fb      	str	r3, [r7, #12]
 80064b0:	e022      	b.n	80064f8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	4a16      	ldr	r2, [pc, #88]	; (8006510 <HAL_ETH_SetMDIOClockRange+0x90>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d204      	bcs.n	80064c4 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80064c0:	60fb      	str	r3, [r7, #12]
 80064c2:	e019      	b.n	80064f8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	4a13      	ldr	r2, [pc, #76]	; (8006514 <HAL_ETH_SetMDIOClockRange+0x94>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d915      	bls.n	80064f8 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	4a12      	ldr	r2, [pc, #72]	; (8006518 <HAL_ETH_SetMDIOClockRange+0x98>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d804      	bhi.n	80064de <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064da:	60fb      	str	r3, [r7, #12]
 80064dc:	e00c      	b.n	80064f8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	4a0e      	ldr	r2, [pc, #56]	; (800651c <HAL_ETH_SetMDIOClockRange+0x9c>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d804      	bhi.n	80064f0 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80064ec:	60fb      	str	r3, [r7, #12]
 80064ee:	e003      	b.n	80064f8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 80064f6:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8006502:	bf00      	nop
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
 800650a:	bf00      	nop
 800650c:	02160ebf 	.word	0x02160ebf
 8006510:	03938700 	.word	0x03938700
 8006514:	05f5e0ff 	.word	0x05f5e0ff
 8006518:	08f0d17f 	.word	0x08f0d17f
 800651c:	0ee6b27f 	.word	0x0ee6b27f

08006520 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8006520:	b480      	push	{r7}
 8006522:	b085      	sub	sp, #20
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8006532:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	791b      	ldrb	r3, [r3, #4]
 8006538:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 800653a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	7b1b      	ldrb	r3, [r3, #12]
 8006540:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8006542:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	7b5b      	ldrb	r3, [r3, #13]
 8006548:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800654a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	7b9b      	ldrb	r3, [r3, #14]
 8006550:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8006552:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	7bdb      	ldrb	r3, [r3, #15]
 8006558:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800655a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800655c:	683a      	ldr	r2, [r7, #0]
 800655e:	7c12      	ldrb	r2, [r2, #16]
 8006560:	2a00      	cmp	r2, #0
 8006562:	d102      	bne.n	800656a <ETH_SetMACConfig+0x4a>
 8006564:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006568:	e000      	b.n	800656c <ETH_SetMACConfig+0x4c>
 800656a:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800656c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800656e:	683a      	ldr	r2, [r7, #0]
 8006570:	7c52      	ldrb	r2, [r2, #17]
 8006572:	2a00      	cmp	r2, #0
 8006574:	d102      	bne.n	800657c <ETH_SetMACConfig+0x5c>
 8006576:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800657a:	e000      	b.n	800657e <ETH_SetMACConfig+0x5e>
 800657c:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800657e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	7c9b      	ldrb	r3, [r3, #18]
 8006584:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8006586:	431a      	orrs	r2, r3
               macconf->Speed |
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 800658c:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8006592:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	7f1b      	ldrb	r3, [r3, #28]
 8006598:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 800659a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	7f5b      	ldrb	r3, [r3, #29]
 80065a0:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 80065a2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80065a4:	683a      	ldr	r2, [r7, #0]
 80065a6:	7f92      	ldrb	r2, [r2, #30]
 80065a8:	2a00      	cmp	r2, #0
 80065aa:	d102      	bne.n	80065b2 <ETH_SetMACConfig+0x92>
 80065ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80065b0:	e000      	b.n	80065b4 <ETH_SetMACConfig+0x94>
 80065b2:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80065b4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	7fdb      	ldrb	r3, [r3, #31]
 80065ba:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80065bc:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80065be:	683a      	ldr	r2, [r7, #0]
 80065c0:	f892 2020 	ldrb.w	r2, [r2, #32]
 80065c4:	2a00      	cmp	r2, #0
 80065c6:	d102      	bne.n	80065ce <ETH_SetMACConfig+0xae>
 80065c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80065cc:	e000      	b.n	80065d0 <ETH_SetMACConfig+0xb0>
 80065ce:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80065d0:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80065d6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80065de:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 80065e0:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 80065e6:	4313      	orrs	r3, r2
 80065e8:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	4b56      	ldr	r3, [pc, #344]	; (800674c <ETH_SetMACConfig+0x22c>)
 80065f2:	4013      	ands	r3, r2
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	6812      	ldr	r2, [r2, #0]
 80065f8:	68f9      	ldr	r1, [r7, #12]
 80065fa:	430b      	orrs	r3, r1
 80065fc:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006602:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800660a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800660c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006614:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8006616:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800661e:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8006620:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8006622:	683a      	ldr	r2, [r7, #0]
 8006624:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8006628:	2a00      	cmp	r2, #0
 800662a:	d102      	bne.n	8006632 <ETH_SetMACConfig+0x112>
 800662c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006630:	e000      	b.n	8006634 <ETH_SetMACConfig+0x114>
 8006632:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8006634:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800663a:	4313      	orrs	r3, r2
 800663c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	685a      	ldr	r2, [r3, #4]
 8006644:	4b42      	ldr	r3, [pc, #264]	; (8006750 <ETH_SetMACConfig+0x230>)
 8006646:	4013      	ands	r3, r2
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	6812      	ldr	r2, [r2, #0]
 800664c:	68f9      	ldr	r1, [r7, #12]
 800664e:	430b      	orrs	r3, r1
 8006650:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006658:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800665e:	4313      	orrs	r3, r2
 8006660:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68da      	ldr	r2, [r3, #12]
 8006668:	4b3a      	ldr	r3, [pc, #232]	; (8006754 <ETH_SetMACConfig+0x234>)
 800666a:	4013      	ands	r3, r2
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	6812      	ldr	r2, [r2, #0]
 8006670:	68f9      	ldr	r1, [r7, #12]
 8006672:	430b      	orrs	r3, r1
 8006674:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800667c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8006682:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8006684:	683a      	ldr	r2, [r7, #0]
 8006686:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800668a:	2a00      	cmp	r2, #0
 800668c:	d101      	bne.n	8006692 <ETH_SetMACConfig+0x172>
 800668e:	2280      	movs	r2, #128	; 0x80
 8006690:	e000      	b.n	8006694 <ETH_SetMACConfig+0x174>
 8006692:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8006694:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800669a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800669c:	4313      	orrs	r3, r2
 800669e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80066a6:	f64f 730d 	movw	r3, #65293	; 0xff0d
 80066aa:	4013      	ands	r3, r2
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	6812      	ldr	r2, [r2, #0]
 80066b0:	68f9      	ldr	r1, [r7, #12]
 80066b2:	430b      	orrs	r3, r1
 80066b4:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80066bc:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80066c4:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80066c6:	4313      	orrs	r3, r2
 80066c8:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066d2:	f023 0103 	bic.w	r1, r3, #3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	68fa      	ldr	r2, [r7, #12]
 80066dc:	430a      	orrs	r2, r1
 80066de:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80066ea:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	430a      	orrs	r2, r1
 80066f8:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8006700:	683a      	ldr	r2, [r7, #0]
 8006702:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8006706:	2a00      	cmp	r2, #0
 8006708:	d101      	bne.n	800670e <ETH_SetMACConfig+0x1ee>
 800670a:	2240      	movs	r2, #64	; 0x40
 800670c:	e000      	b.n	8006710 <ETH_SetMACConfig+0x1f0>
 800670e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8006710:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006718:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800671a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006722:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8006724:	4313      	orrs	r3, r2
 8006726:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8006730:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68fa      	ldr	r2, [r7, #12]
 800673a:	430a      	orrs	r2, r1
 800673c:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8006740:	bf00      	nop
 8006742:	3714      	adds	r7, #20
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr
 800674c:	00048083 	.word	0x00048083
 8006750:	c0f88000 	.word	0xc0f88000
 8006754:	fffffef0 	.word	0xfffffef0

08006758 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	4b38      	ldr	r3, [pc, #224]	; (8006850 <ETH_SetDMAConfig+0xf8>)
 800676e:	4013      	ands	r3, r2
 8006770:	683a      	ldr	r2, [r7, #0]
 8006772:	6811      	ldr	r1, [r2, #0]
 8006774:	687a      	ldr	r2, [r7, #4]
 8006776:	6812      	ldr	r2, [r2, #0]
 8006778:	430b      	orrs	r3, r1
 800677a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800677e:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	791b      	ldrb	r3, [r3, #4]
 8006784:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800678a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	7b1b      	ldrb	r3, [r3, #12]
 8006790:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8006792:	4313      	orrs	r3, r2
 8006794:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800679e:	685a      	ldr	r2, [r3, #4]
 80067a0:	4b2c      	ldr	r3, [pc, #176]	; (8006854 <ETH_SetDMAConfig+0xfc>)
 80067a2:	4013      	ands	r3, r2
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	6812      	ldr	r2, [r2, #0]
 80067a8:	68f9      	ldr	r1, [r7, #12]
 80067aa:	430b      	orrs	r3, r1
 80067ac:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80067b0:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	7b5b      	ldrb	r3, [r3, #13]
 80067b6:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80067bc:	4313      	orrs	r3, r2
 80067be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067c8:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80067cc:	4b22      	ldr	r3, [pc, #136]	; (8006858 <ETH_SetDMAConfig+0x100>)
 80067ce:	4013      	ands	r3, r2
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	6812      	ldr	r2, [r2, #0]
 80067d4:	68f9      	ldr	r1, [r7, #12]
 80067d6:	430b      	orrs	r3, r1
 80067d8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80067dc:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	7d1b      	ldrb	r3, [r3, #20]
 80067e8:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80067ea:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	7f5b      	ldrb	r3, [r3, #29]
 80067f0:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80067f2:	4313      	orrs	r3, r2
 80067f4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067fe:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8006802:	4b16      	ldr	r3, [pc, #88]	; (800685c <ETH_SetDMAConfig+0x104>)
 8006804:	4013      	ands	r3, r2
 8006806:	687a      	ldr	r2, [r7, #4]
 8006808:	6812      	ldr	r2, [r2, #0]
 800680a:	68f9      	ldr	r1, [r7, #12]
 800680c:	430b      	orrs	r3, r1
 800680e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006812:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	7f1b      	ldrb	r3, [r3, #28]
 800681a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8006820:	4313      	orrs	r3, r2
 8006822:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800682c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8006830:	4b0b      	ldr	r3, [pc, #44]	; (8006860 <ETH_SetDMAConfig+0x108>)
 8006832:	4013      	ands	r3, r2
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	6812      	ldr	r2, [r2, #0]
 8006838:	68f9      	ldr	r1, [r7, #12]
 800683a:	430b      	orrs	r3, r1
 800683c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006840:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 8006844:	bf00      	nop
 8006846:	3714      	adds	r7, #20
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr
 8006850:	ffff87fd 	.word	0xffff87fd
 8006854:	ffff2ffe 	.word	0xffff2ffe
 8006858:	fffec000 	.word	0xfffec000
 800685c:	ffc0efef 	.word	0xffc0efef
 8006860:	7fc0ffff 	.word	0x7fc0ffff

08006864 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b0a4      	sub	sp, #144	; 0x90
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 800686c:	2301      	movs	r3, #1
 800686e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8006872:	2300      	movs	r3, #0
 8006874:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8006876:	2300      	movs	r3, #0
 8006878:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800687c:	2300      	movs	r3, #0
 800687e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8006882:	2301      	movs	r3, #1
 8006884:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8006888:	2301      	movs	r3, #1
 800688a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800688e:	2301      	movs	r3, #1
 8006890:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8006894:	2300      	movs	r3, #0
 8006896:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800689a:	2301      	movs	r3, #1
 800689c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80068a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80068a4:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80068a6:	2300      	movs	r3, #0
 80068a8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 80068ac:	2300      	movs	r3, #0
 80068ae:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80068b0:	2300      	movs	r3, #0
 80068b2:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80068b6:	2300      	movs	r3, #0
 80068b8:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 80068bc:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80068c0:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80068c2:	2300      	movs	r3, #0
 80068c4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80068c8:	2300      	movs	r3, #0
 80068ca:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 80068cc:	2301      	movs	r3, #1
 80068ce:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80068d2:	2300      	movs	r3, #0
 80068d4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80068d8:	2300      	movs	r3, #0
 80068da:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80068de:	2300      	movs	r3, #0
 80068e0:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0U;
 80068e2:	2300      	movs	r3, #0
 80068e4:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80068e6:	2300      	movs	r3, #0
 80068e8:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80068ea:	2300      	movs	r3, #0
 80068ec:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80068f0:	2300      	movs	r3, #0
 80068f2:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80068f6:	2301      	movs	r3, #1
 80068f8:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80068fc:	2320      	movs	r3, #32
 80068fe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8006902:	2301      	movs	r3, #1
 8006904:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8006908:	2300      	movs	r3, #0
 800690a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800690e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8006912:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8006914:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006918:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800691a:	2300      	movs	r3, #0
 800691c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8006920:	2302      	movs	r3, #2
 8006922:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8006926:	2300      	movs	r3, #0
 8006928:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800692c:	2300      	movs	r3, #0
 800692e:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8006932:	2300      	movs	r3, #0
 8006934:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8006938:	2301      	movs	r3, #1
 800693a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800693e:	2300      	movs	r3, #0
 8006940:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8006942:	2301      	movs	r3, #1
 8006944:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8006948:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800694c:	4619      	mov	r1, r3
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f7ff fde6 	bl	8006520 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8006954:	2301      	movs	r3, #1
 8006956:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8006958:	2301      	movs	r3, #1
 800695a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 800695c:	2300      	movs	r3, #0
 800695e:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8006960:	2300      	movs	r3, #0
 8006962:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8006966:	2300      	movs	r3, #0
 8006968:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800696a:	2300      	movs	r3, #0
 800696c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800696e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006972:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8006974:	2300      	movs	r3, #0
 8006976:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8006978:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800697c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800697e:	2300      	movs	r3, #0
 8006980:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8006984:	f44f 7306 	mov.w	r3, #536	; 0x218
 8006988:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800698a:	f107 0308 	add.w	r3, r7, #8
 800698e:	4619      	mov	r1, r3
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f7ff fee1 	bl	8006758 <ETH_SetDMAConfig>
}
 8006996:	bf00      	nop
 8006998:	3790      	adds	r7, #144	; 0x90
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}

0800699e <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800699e:	b480      	push	{r7}
 80069a0:	b085      	sub	sp, #20
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80069a6:	2300      	movs	r3, #0
 80069a8:	60fb      	str	r3, [r7, #12]
 80069aa:	e01d      	b.n	80069e8 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	68d9      	ldr	r1, [r3, #12]
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	4613      	mov	r3, r2
 80069b4:	005b      	lsls	r3, r3, #1
 80069b6:	4413      	add	r3, r2
 80069b8:	00db      	lsls	r3, r3, #3
 80069ba:	440b      	add	r3, r1
 80069bc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	2200      	movs	r2, #0
 80069c2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	2200      	movs	r2, #0
 80069c8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	2200      	movs	r2, #0
 80069ce:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	2200      	movs	r2, #0
 80069d4:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80069d6:	68b9      	ldr	r1, [r7, #8]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	3206      	adds	r2, #6
 80069de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	3301      	adds	r3, #1
 80069e6:	60fb      	str	r3, [r7, #12]
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2b03      	cmp	r3, #3
 80069ec:	d9de      	bls.n	80069ac <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069fc:	461a      	mov	r2, r3
 80069fe:	2303      	movs	r3, #3
 8006a00:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	68da      	ldr	r2, [r3, #12]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a10:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	68da      	ldr	r2, [r3, #12]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a20:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8006a24:	bf00      	nop
 8006a26:	3714      	adds	r7, #20
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b085      	sub	sp, #20
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006a38:	2300      	movs	r3, #0
 8006a3a:	60fb      	str	r3, [r7, #12]
 8006a3c:	e023      	b.n	8006a86 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6919      	ldr	r1, [r3, #16]
 8006a42:	68fa      	ldr	r2, [r7, #12]
 8006a44:	4613      	mov	r3, r2
 8006a46:	005b      	lsls	r3, r3, #1
 8006a48:	4413      	add	r3, r2
 8006a4a:	00db      	lsls	r3, r3, #3
 8006a4c:	440b      	add	r3, r1
 8006a4e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	2200      	movs	r2, #0
 8006a54:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	2200      	movs	r2, #0
 8006a66:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	2200      	movs	r2, #0
 8006a72:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8006a74:	68b9      	ldr	r1, [r7, #8]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	68fa      	ldr	r2, [r7, #12]
 8006a7a:	3212      	adds	r2, #18
 8006a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	3301      	adds	r3, #1
 8006a84:	60fb      	str	r3, [r7, #12]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2b03      	cmp	r3, #3
 8006a8a:	d9d8      	bls.n	8006a3e <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ab2:	461a      	mov	r2, r3
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	691a      	ldr	r2, [r3, #16]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ac6:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	691b      	ldr	r3, [r3, #16]
 8006ace:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ada:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8006ade:	bf00      	nop
 8006ae0:	3714      	adds	r7, #20
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
	...

08006aec <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b098      	sub	sp, #96	; 0x60
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8006af4:	4a84      	ldr	r2, [pc, #528]	; (8006d08 <HAL_FDCAN_Init+0x21c>)
 8006af6:	f107 030c 	add.w	r3, r7, #12
 8006afa:	4611      	mov	r1, r2
 8006afc:	224c      	movs	r2, #76	; 0x4c
 8006afe:	4618      	mov	r0, r3
 8006b00:	f006 f858 	bl	800cbb4 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d101      	bne.n	8006b0e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e1c6      	b.n	8006e9c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a7e      	ldr	r2, [pc, #504]	; (8006d0c <HAL_FDCAN_Init+0x220>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d106      	bne.n	8006b26 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006b20:	461a      	mov	r2, r3
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d106      	bne.n	8006b40 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f7fa fa40 	bl	8000fc0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	699a      	ldr	r2, [r3, #24]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f022 0210 	bic.w	r2, r2, #16
 8006b4e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006b50:	f7fb fe6a 	bl	8002828 <HAL_GetTick>
 8006b54:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006b56:	e014      	b.n	8006b82 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006b58:	f7fb fe66 	bl	8002828 <HAL_GetTick>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	2b0a      	cmp	r3, #10
 8006b64:	d90d      	bls.n	8006b82 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b6c:	f043 0201 	orr.w	r2, r3, #1
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2203      	movs	r2, #3
 8006b7a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e18c      	b.n	8006e9c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	699b      	ldr	r3, [r3, #24]
 8006b88:	f003 0308 	and.w	r3, r3, #8
 8006b8c:	2b08      	cmp	r3, #8
 8006b8e:	d0e3      	beq.n	8006b58 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	699a      	ldr	r2, [r3, #24]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f042 0201 	orr.w	r2, r2, #1
 8006b9e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006ba0:	f7fb fe42 	bl	8002828 <HAL_GetTick>
 8006ba4:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006ba6:	e014      	b.n	8006bd2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006ba8:	f7fb fe3e 	bl	8002828 <HAL_GetTick>
 8006bac:	4602      	mov	r2, r0
 8006bae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	2b0a      	cmp	r3, #10
 8006bb4:	d90d      	bls.n	8006bd2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006bbc:	f043 0201 	orr.w	r2, r3, #1
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2203      	movs	r2, #3
 8006bca:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e164      	b.n	8006e9c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	699b      	ldr	r3, [r3, #24]
 8006bd8:	f003 0301 	and.w	r3, r3, #1
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d0e3      	beq.n	8006ba8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	699a      	ldr	r2, [r3, #24]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f042 0202 	orr.w	r2, r2, #2
 8006bee:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	7c1b      	ldrb	r3, [r3, #16]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d108      	bne.n	8006c0a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	699a      	ldr	r2, [r3, #24]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c06:	619a      	str	r2, [r3, #24]
 8006c08:	e007      	b.n	8006c1a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	699a      	ldr	r2, [r3, #24]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c18:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	7c5b      	ldrb	r3, [r3, #17]
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d108      	bne.n	8006c34 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	699a      	ldr	r2, [r3, #24]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c30:	619a      	str	r2, [r3, #24]
 8006c32:	e007      	b.n	8006c44 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	699a      	ldr	r2, [r3, #24]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006c42:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	7c9b      	ldrb	r3, [r3, #18]
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d108      	bne.n	8006c5e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	699a      	ldr	r2, [r3, #24]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006c5a:	619a      	str	r2, [r3, #24]
 8006c5c:	e007      	b.n	8006c6e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	699a      	ldr	r2, [r3, #24]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006c6c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	699b      	ldr	r3, [r3, #24]
 8006c74:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	689a      	ldr	r2, [r3, #8]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	430a      	orrs	r2, r1
 8006c82:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	699a      	ldr	r2, [r3, #24]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8006c92:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	691a      	ldr	r2, [r3, #16]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f022 0210 	bic.w	r2, r2, #16
 8006ca2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d108      	bne.n	8006cbe <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	699a      	ldr	r2, [r3, #24]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f042 0204 	orr.w	r2, r2, #4
 8006cba:	619a      	str	r2, [r3, #24]
 8006cbc:	e030      	b.n	8006d20 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d02c      	beq.n	8006d20 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	2b02      	cmp	r3, #2
 8006ccc:	d020      	beq.n	8006d10 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	699a      	ldr	r2, [r3, #24]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006cdc:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	691a      	ldr	r2, [r3, #16]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f042 0210 	orr.w	r2, r2, #16
 8006cec:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	68db      	ldr	r3, [r3, #12]
 8006cf2:	2b03      	cmp	r3, #3
 8006cf4:	d114      	bne.n	8006d20 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	699a      	ldr	r2, [r3, #24]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f042 0220 	orr.w	r2, r2, #32
 8006d04:	619a      	str	r2, [r3, #24]
 8006d06:	e00b      	b.n	8006d20 <HAL_FDCAN_Init+0x234>
 8006d08:	0800cbe8 	.word	0x0800cbe8
 8006d0c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	699a      	ldr	r2, [r3, #24]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f042 0220 	orr.w	r2, r2, #32
 8006d1e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	699b      	ldr	r3, [r3, #24]
 8006d24:	3b01      	subs	r3, #1
 8006d26:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	69db      	ldr	r3, [r3, #28]
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006d30:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6a1b      	ldr	r3, [r3, #32]
 8006d36:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006d38:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	695b      	ldr	r3, [r3, #20]
 8006d40:	3b01      	subs	r3, #1
 8006d42:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006d48:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006d4a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d54:	d115      	bne.n	8006d82 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d5a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d60:	3b01      	subs	r3, #1
 8006d62:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006d64:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d6a:	3b01      	subs	r3, #1
 8006d6c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006d6e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d76:	3b01      	subs	r3, #1
 8006d78:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006d7e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006d80:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00a      	beq.n	8006da0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	430a      	orrs	r2, r1
 8006d9c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006da8:	4413      	add	r3, r2
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d011      	beq.n	8006dd2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8006db6:	f023 0107 	bic.w	r1, r3, #7
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	3360      	adds	r3, #96	; 0x60
 8006dc2:	443b      	add	r3, r7
 8006dc4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	430a      	orrs	r2, r1
 8006dce:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d011      	beq.n	8006dfe <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8006de2:	f023 0107 	bic.w	r1, r3, #7
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	3360      	adds	r3, #96	; 0x60
 8006dee:	443b      	add	r3, r7
 8006df0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	430a      	orrs	r2, r1
 8006dfa:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d012      	beq.n	8006e2c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8006e0e:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	3360      	adds	r3, #96	; 0x60
 8006e1a:	443b      	add	r3, r7
 8006e1c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8006e20:	011a      	lsls	r2, r3, #4
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	430a      	orrs	r2, r1
 8006e28:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d012      	beq.n	8006e5a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8006e3c:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e44:	009b      	lsls	r3, r3, #2
 8006e46:	3360      	adds	r3, #96	; 0x60
 8006e48:	443b      	add	r3, r7
 8006e4a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8006e4e:	021a      	lsls	r2, r3, #8
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	430a      	orrs	r2, r1
 8006e56:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a11      	ldr	r2, [pc, #68]	; (8006ea4 <HAL_FDCAN_Init+0x3b8>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d107      	bne.n	8006e74 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	689a      	ldr	r2, [r3, #8]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	f022 0203 	bic.w	r2, r2, #3
 8006e72:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 f80b 	bl	8006ea8 <FDCAN_CalcultateRamBlockAddresses>
 8006e92:	4603      	mov	r3, r0
 8006e94:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8006e98:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3760      	adds	r7, #96	; 0x60
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	4000a000 	.word	0x4000a000

08006ea8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eb4:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8006ebe:	4ba7      	ldr	r3, [pc, #668]	; (800715c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	68ba      	ldr	r2, [r7, #8]
 8006ec4:	0091      	lsls	r1, r2, #2
 8006ec6:	687a      	ldr	r2, [r7, #4]
 8006ec8:	6812      	ldr	r2, [r2, #0]
 8006eca:	430b      	orrs	r3, r1
 8006ecc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ed8:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ee0:	041a      	lsls	r2, r3, #16
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	430a      	orrs	r2, r1
 8006ee8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ef0:	68ba      	ldr	r2, [r7, #8]
 8006ef2:	4413      	add	r3, r2
 8006ef4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006efe:	4b97      	ldr	r3, [pc, #604]	; (800715c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006f00:	4013      	ands	r3, r2
 8006f02:	68ba      	ldr	r2, [r7, #8]
 8006f04:	0091      	lsls	r1, r2, #2
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	6812      	ldr	r2, [r2, #0]
 8006f0a:	430b      	orrs	r3, r1
 8006f0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f18:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f20:	041a      	lsls	r2, r3, #16
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	430a      	orrs	r2, r1
 8006f28:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f30:	005b      	lsls	r3, r3, #1
 8006f32:	68ba      	ldr	r2, [r7, #8]
 8006f34:	4413      	add	r3, r2
 8006f36:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8006f40:	4b86      	ldr	r3, [pc, #536]	; (800715c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006f42:	4013      	ands	r3, r2
 8006f44:	68ba      	ldr	r2, [r7, #8]
 8006f46:	0091      	lsls	r1, r2, #2
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	6812      	ldr	r2, [r2, #0]
 8006f4c:	430b      	orrs	r3, r1
 8006f4e:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006f5a:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f62:	041a      	lsls	r2, r3, #16
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	430a      	orrs	r2, r1
 8006f6a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006f76:	fb02 f303 	mul.w	r3, r2, r3
 8006f7a:	68ba      	ldr	r2, [r7, #8]
 8006f7c:	4413      	add	r3, r2
 8006f7e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8006f88:	4b74      	ldr	r3, [pc, #464]	; (800715c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006f8a:	4013      	ands	r3, r2
 8006f8c:	68ba      	ldr	r2, [r7, #8]
 8006f8e:	0091      	lsls	r1, r2, #2
 8006f90:	687a      	ldr	r2, [r7, #4]
 8006f92:	6812      	ldr	r2, [r2, #0]
 8006f94:	430b      	orrs	r3, r1
 8006f96:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006fa2:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006faa:	041a      	lsls	r2, r3, #16
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	430a      	orrs	r2, r1
 8006fb2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8006fbe:	fb02 f303 	mul.w	r3, r2, r3
 8006fc2:	68ba      	ldr	r2, [r7, #8]
 8006fc4:	4413      	add	r3, r2
 8006fc6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8006fd0:	4b62      	ldr	r3, [pc, #392]	; (800715c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006fd2:	4013      	ands	r3, r2
 8006fd4:	68ba      	ldr	r2, [r7, #8]
 8006fd6:	0091      	lsls	r1, r2, #2
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	6812      	ldr	r2, [r2, #0]
 8006fdc:	430b      	orrs	r3, r1
 8006fde:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fe6:	687a      	ldr	r2, [r7, #4]
 8006fe8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006fea:	fb02 f303 	mul.w	r3, r2, r3
 8006fee:	68ba      	ldr	r2, [r7, #8]
 8006ff0:	4413      	add	r3, r2
 8006ff2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8006ffc:	4b57      	ldr	r3, [pc, #348]	; (800715c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006ffe:	4013      	ands	r3, r2
 8007000:	68ba      	ldr	r2, [r7, #8]
 8007002:	0091      	lsls	r1, r2, #2
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	6812      	ldr	r2, [r2, #0]
 8007008:	430b      	orrs	r3, r1
 800700a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007016:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800701e:	041a      	lsls	r2, r3, #16
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	430a      	orrs	r2, r1
 8007026:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800702e:	005b      	lsls	r3, r3, #1
 8007030:	68ba      	ldr	r2, [r7, #8]
 8007032:	4413      	add	r3, r2
 8007034:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800703e:	4b47      	ldr	r3, [pc, #284]	; (800715c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007040:	4013      	ands	r3, r2
 8007042:	68ba      	ldr	r2, [r7, #8]
 8007044:	0091      	lsls	r1, r2, #2
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	6812      	ldr	r2, [r2, #0]
 800704a:	430b      	orrs	r3, r1
 800704c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007058:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007060:	041a      	lsls	r2, r3, #16
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	430a      	orrs	r2, r1
 8007068:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007074:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800707c:	061a      	lsls	r2, r3, #24
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	430a      	orrs	r2, r1
 8007084:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800708c:	4b34      	ldr	r3, [pc, #208]	; (8007160 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800708e:	4413      	add	r3, r2
 8007090:	009a      	lsls	r2, r3, #2
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	441a      	add	r2, r3
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ae:	00db      	lsls	r3, r3, #3
 80070b0:	441a      	add	r2, r3
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070be:	6879      	ldr	r1, [r7, #4]
 80070c0:	6c49      	ldr	r1, [r1, #68]	; 0x44
 80070c2:	fb01 f303 	mul.w	r3, r1, r3
 80070c6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80070c8:	441a      	add	r2, r3
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6f9a      	ldr	r2, [r3, #120]	; 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070d6:	6879      	ldr	r1, [r7, #4]
 80070d8:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 80070da:	fb01 f303 	mul.w	r3, r1, r3
 80070de:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80070e0:	441a      	add	r2, r3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6fda      	ldr	r2, [r3, #124]	; 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070ee:	6879      	ldr	r1, [r7, #4]
 80070f0:	6d49      	ldr	r1, [r1, #84]	; 0x54
 80070f2:	fb01 f303 	mul.w	r3, r1, r3
 80070f6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80070f8:	441a      	add	r2, r3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800710a:	00db      	lsls	r3, r3, #3
 800710c:	441a      	add	r2, r3
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800711e:	6879      	ldr	r1, [r7, #4]
 8007120:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8007122:	fb01 f303 	mul.w	r3, r1, r3
 8007126:	009b      	lsls	r3, r3, #2
 8007128:	441a      	add	r2, r3
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800713a:	6879      	ldr	r1, [r7, #4]
 800713c:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800713e:	fb01 f303 	mul.w	r3, r1, r3
 8007142:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8007144:	441a      	add	r2, r3
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007152:	4a04      	ldr	r2, [pc, #16]	; (8007164 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d915      	bls.n	8007184 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8007158:	e006      	b.n	8007168 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800715a:	bf00      	nop
 800715c:	ffff0003 	.word	0xffff0003
 8007160:	10002b00 	.word	0x10002b00
 8007164:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800716e:	f043 0220 	orr.w	r2, r3, #32
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2203      	movs	r2, #3
 800717c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	e010      	b.n	80071a6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007188:	60fb      	str	r3, [r7, #12]
 800718a:	e005      	b.n	8007198 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2200      	movs	r2, #0
 8007190:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	3304      	adds	r3, #4
 8007196:	60fb      	str	r3, [r7, #12]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800719e:	68fa      	ldr	r2, [r7, #12]
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d3f3      	bcc.n	800718c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3714      	adds	r7, #20
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr
 80071b2:	bf00      	nop

080071b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b089      	sub	sp, #36	; 0x24
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80071be:	2300      	movs	r3, #0
 80071c0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80071c2:	4b89      	ldr	r3, [pc, #548]	; (80073e8 <HAL_GPIO_Init+0x234>)
 80071c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80071c6:	e194      	b.n	80074f2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	2101      	movs	r1, #1
 80071ce:	69fb      	ldr	r3, [r7, #28]
 80071d0:	fa01 f303 	lsl.w	r3, r1, r3
 80071d4:	4013      	ands	r3, r2
 80071d6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	f000 8186 	beq.w	80074ec <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	f003 0303 	and.w	r3, r3, #3
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d005      	beq.n	80071f8 <HAL_GPIO_Init+0x44>
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	f003 0303 	and.w	r3, r3, #3
 80071f4:	2b02      	cmp	r3, #2
 80071f6:	d130      	bne.n	800725a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80071fe:	69fb      	ldr	r3, [r7, #28]
 8007200:	005b      	lsls	r3, r3, #1
 8007202:	2203      	movs	r2, #3
 8007204:	fa02 f303 	lsl.w	r3, r2, r3
 8007208:	43db      	mvns	r3, r3
 800720a:	69ba      	ldr	r2, [r7, #24]
 800720c:	4013      	ands	r3, r2
 800720e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	68da      	ldr	r2, [r3, #12]
 8007214:	69fb      	ldr	r3, [r7, #28]
 8007216:	005b      	lsls	r3, r3, #1
 8007218:	fa02 f303 	lsl.w	r3, r2, r3
 800721c:	69ba      	ldr	r2, [r7, #24]
 800721e:	4313      	orrs	r3, r2
 8007220:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	69ba      	ldr	r2, [r7, #24]
 8007226:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800722e:	2201      	movs	r2, #1
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	fa02 f303 	lsl.w	r3, r2, r3
 8007236:	43db      	mvns	r3, r3
 8007238:	69ba      	ldr	r2, [r7, #24]
 800723a:	4013      	ands	r3, r2
 800723c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	091b      	lsrs	r3, r3, #4
 8007244:	f003 0201 	and.w	r2, r3, #1
 8007248:	69fb      	ldr	r3, [r7, #28]
 800724a:	fa02 f303 	lsl.w	r3, r2, r3
 800724e:	69ba      	ldr	r2, [r7, #24]
 8007250:	4313      	orrs	r3, r2
 8007252:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	69ba      	ldr	r2, [r7, #24]
 8007258:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	f003 0303 	and.w	r3, r3, #3
 8007262:	2b03      	cmp	r3, #3
 8007264:	d017      	beq.n	8007296 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800726c:	69fb      	ldr	r3, [r7, #28]
 800726e:	005b      	lsls	r3, r3, #1
 8007270:	2203      	movs	r2, #3
 8007272:	fa02 f303 	lsl.w	r3, r2, r3
 8007276:	43db      	mvns	r3, r3
 8007278:	69ba      	ldr	r2, [r7, #24]
 800727a:	4013      	ands	r3, r2
 800727c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	689a      	ldr	r2, [r3, #8]
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	005b      	lsls	r3, r3, #1
 8007286:	fa02 f303 	lsl.w	r3, r2, r3
 800728a:	69ba      	ldr	r2, [r7, #24]
 800728c:	4313      	orrs	r3, r2
 800728e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	69ba      	ldr	r2, [r7, #24]
 8007294:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	f003 0303 	and.w	r3, r3, #3
 800729e:	2b02      	cmp	r3, #2
 80072a0:	d123      	bne.n	80072ea <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80072a2:	69fb      	ldr	r3, [r7, #28]
 80072a4:	08da      	lsrs	r2, r3, #3
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	3208      	adds	r2, #8
 80072aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80072b0:	69fb      	ldr	r3, [r7, #28]
 80072b2:	f003 0307 	and.w	r3, r3, #7
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	220f      	movs	r2, #15
 80072ba:	fa02 f303 	lsl.w	r3, r2, r3
 80072be:	43db      	mvns	r3, r3
 80072c0:	69ba      	ldr	r2, [r7, #24]
 80072c2:	4013      	ands	r3, r2
 80072c4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	691a      	ldr	r2, [r3, #16]
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	f003 0307 	and.w	r3, r3, #7
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	fa02 f303 	lsl.w	r3, r2, r3
 80072d6:	69ba      	ldr	r2, [r7, #24]
 80072d8:	4313      	orrs	r3, r2
 80072da:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80072dc:	69fb      	ldr	r3, [r7, #28]
 80072de:	08da      	lsrs	r2, r3, #3
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	3208      	adds	r2, #8
 80072e4:	69b9      	ldr	r1, [r7, #24]
 80072e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	005b      	lsls	r3, r3, #1
 80072f4:	2203      	movs	r2, #3
 80072f6:	fa02 f303 	lsl.w	r3, r2, r3
 80072fa:	43db      	mvns	r3, r3
 80072fc:	69ba      	ldr	r2, [r7, #24]
 80072fe:	4013      	ands	r3, r2
 8007300:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	f003 0203 	and.w	r2, r3, #3
 800730a:	69fb      	ldr	r3, [r7, #28]
 800730c:	005b      	lsls	r3, r3, #1
 800730e:	fa02 f303 	lsl.w	r3, r2, r3
 8007312:	69ba      	ldr	r2, [r7, #24]
 8007314:	4313      	orrs	r3, r2
 8007316:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	69ba      	ldr	r2, [r7, #24]
 800731c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007326:	2b00      	cmp	r3, #0
 8007328:	f000 80e0 	beq.w	80074ec <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800732c:	4b2f      	ldr	r3, [pc, #188]	; (80073ec <HAL_GPIO_Init+0x238>)
 800732e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007332:	4a2e      	ldr	r2, [pc, #184]	; (80073ec <HAL_GPIO_Init+0x238>)
 8007334:	f043 0302 	orr.w	r3, r3, #2
 8007338:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800733c:	4b2b      	ldr	r3, [pc, #172]	; (80073ec <HAL_GPIO_Init+0x238>)
 800733e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007342:	f003 0302 	and.w	r3, r3, #2
 8007346:	60fb      	str	r3, [r7, #12]
 8007348:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800734a:	4a29      	ldr	r2, [pc, #164]	; (80073f0 <HAL_GPIO_Init+0x23c>)
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	089b      	lsrs	r3, r3, #2
 8007350:	3302      	adds	r3, #2
 8007352:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007356:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007358:	69fb      	ldr	r3, [r7, #28]
 800735a:	f003 0303 	and.w	r3, r3, #3
 800735e:	009b      	lsls	r3, r3, #2
 8007360:	220f      	movs	r2, #15
 8007362:	fa02 f303 	lsl.w	r3, r2, r3
 8007366:	43db      	mvns	r3, r3
 8007368:	69ba      	ldr	r2, [r7, #24]
 800736a:	4013      	ands	r3, r2
 800736c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4a20      	ldr	r2, [pc, #128]	; (80073f4 <HAL_GPIO_Init+0x240>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d052      	beq.n	800741c <HAL_GPIO_Init+0x268>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	4a1f      	ldr	r2, [pc, #124]	; (80073f8 <HAL_GPIO_Init+0x244>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d031      	beq.n	80073e2 <HAL_GPIO_Init+0x22e>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a1e      	ldr	r2, [pc, #120]	; (80073fc <HAL_GPIO_Init+0x248>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d02b      	beq.n	80073de <HAL_GPIO_Init+0x22a>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a1d      	ldr	r2, [pc, #116]	; (8007400 <HAL_GPIO_Init+0x24c>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d025      	beq.n	80073da <HAL_GPIO_Init+0x226>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a1c      	ldr	r2, [pc, #112]	; (8007404 <HAL_GPIO_Init+0x250>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d01f      	beq.n	80073d6 <HAL_GPIO_Init+0x222>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	4a1b      	ldr	r2, [pc, #108]	; (8007408 <HAL_GPIO_Init+0x254>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d019      	beq.n	80073d2 <HAL_GPIO_Init+0x21e>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	4a1a      	ldr	r2, [pc, #104]	; (800740c <HAL_GPIO_Init+0x258>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d013      	beq.n	80073ce <HAL_GPIO_Init+0x21a>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	4a19      	ldr	r2, [pc, #100]	; (8007410 <HAL_GPIO_Init+0x25c>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d00d      	beq.n	80073ca <HAL_GPIO_Init+0x216>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	4a18      	ldr	r2, [pc, #96]	; (8007414 <HAL_GPIO_Init+0x260>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d007      	beq.n	80073c6 <HAL_GPIO_Init+0x212>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	4a17      	ldr	r2, [pc, #92]	; (8007418 <HAL_GPIO_Init+0x264>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d101      	bne.n	80073c2 <HAL_GPIO_Init+0x20e>
 80073be:	2309      	movs	r3, #9
 80073c0:	e02d      	b.n	800741e <HAL_GPIO_Init+0x26a>
 80073c2:	230a      	movs	r3, #10
 80073c4:	e02b      	b.n	800741e <HAL_GPIO_Init+0x26a>
 80073c6:	2308      	movs	r3, #8
 80073c8:	e029      	b.n	800741e <HAL_GPIO_Init+0x26a>
 80073ca:	2307      	movs	r3, #7
 80073cc:	e027      	b.n	800741e <HAL_GPIO_Init+0x26a>
 80073ce:	2306      	movs	r3, #6
 80073d0:	e025      	b.n	800741e <HAL_GPIO_Init+0x26a>
 80073d2:	2305      	movs	r3, #5
 80073d4:	e023      	b.n	800741e <HAL_GPIO_Init+0x26a>
 80073d6:	2304      	movs	r3, #4
 80073d8:	e021      	b.n	800741e <HAL_GPIO_Init+0x26a>
 80073da:	2303      	movs	r3, #3
 80073dc:	e01f      	b.n	800741e <HAL_GPIO_Init+0x26a>
 80073de:	2302      	movs	r3, #2
 80073e0:	e01d      	b.n	800741e <HAL_GPIO_Init+0x26a>
 80073e2:	2301      	movs	r3, #1
 80073e4:	e01b      	b.n	800741e <HAL_GPIO_Init+0x26a>
 80073e6:	bf00      	nop
 80073e8:	58000080 	.word	0x58000080
 80073ec:	58024400 	.word	0x58024400
 80073f0:	58000400 	.word	0x58000400
 80073f4:	58020000 	.word	0x58020000
 80073f8:	58020400 	.word	0x58020400
 80073fc:	58020800 	.word	0x58020800
 8007400:	58020c00 	.word	0x58020c00
 8007404:	58021000 	.word	0x58021000
 8007408:	58021400 	.word	0x58021400
 800740c:	58021800 	.word	0x58021800
 8007410:	58021c00 	.word	0x58021c00
 8007414:	58022000 	.word	0x58022000
 8007418:	58022400 	.word	0x58022400
 800741c:	2300      	movs	r3, #0
 800741e:	69fa      	ldr	r2, [r7, #28]
 8007420:	f002 0203 	and.w	r2, r2, #3
 8007424:	0092      	lsls	r2, r2, #2
 8007426:	4093      	lsls	r3, r2
 8007428:	69ba      	ldr	r2, [r7, #24]
 800742a:	4313      	orrs	r3, r2
 800742c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800742e:	4938      	ldr	r1, [pc, #224]	; (8007510 <HAL_GPIO_Init+0x35c>)
 8007430:	69fb      	ldr	r3, [r7, #28]
 8007432:	089b      	lsrs	r3, r3, #2
 8007434:	3302      	adds	r3, #2
 8007436:	69ba      	ldr	r2, [r7, #24]
 8007438:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800743c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	43db      	mvns	r3, r3
 8007448:	69ba      	ldr	r2, [r7, #24]
 800744a:	4013      	ands	r3, r2
 800744c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007456:	2b00      	cmp	r3, #0
 8007458:	d003      	beq.n	8007462 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800745a:	69ba      	ldr	r2, [r7, #24]
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	4313      	orrs	r3, r2
 8007460:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007462:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007466:	69bb      	ldr	r3, [r7, #24]
 8007468:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800746a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	43db      	mvns	r3, r3
 8007476:	69ba      	ldr	r2, [r7, #24]
 8007478:	4013      	ands	r3, r2
 800747a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007484:	2b00      	cmp	r3, #0
 8007486:	d003      	beq.n	8007490 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007488:	69ba      	ldr	r2, [r7, #24]
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	4313      	orrs	r3, r2
 800748e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007490:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007494:	69bb      	ldr	r3, [r7, #24]
 8007496:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	43db      	mvns	r3, r3
 80074a2:	69ba      	ldr	r2, [r7, #24]
 80074a4:	4013      	ands	r3, r2
 80074a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d003      	beq.n	80074bc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80074b4:	69ba      	ldr	r2, [r7, #24]
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	4313      	orrs	r3, r2
 80074ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	69ba      	ldr	r2, [r7, #24]
 80074c0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	43db      	mvns	r3, r3
 80074cc:	69ba      	ldr	r2, [r7, #24]
 80074ce:	4013      	ands	r3, r2
 80074d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d003      	beq.n	80074e6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80074de:	69ba      	ldr	r2, [r7, #24]
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	4313      	orrs	r3, r2
 80074e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	69ba      	ldr	r2, [r7, #24]
 80074ea:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80074ec:	69fb      	ldr	r3, [r7, #28]
 80074ee:	3301      	adds	r3, #1
 80074f0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	69fb      	ldr	r3, [r7, #28]
 80074f8:	fa22 f303 	lsr.w	r3, r2, r3
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f47f ae63 	bne.w	80071c8 <HAL_GPIO_Init+0x14>
  }
}
 8007502:	bf00      	nop
 8007504:	bf00      	nop
 8007506:	3724      	adds	r7, #36	; 0x24
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr
 8007510:	58000400 	.word	0x58000400

08007514 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	460b      	mov	r3, r1
 800751e:	807b      	strh	r3, [r7, #2]
 8007520:	4613      	mov	r3, r2
 8007522:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007524:	787b      	ldrb	r3, [r7, #1]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d003      	beq.n	8007532 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800752a:	887a      	ldrh	r2, [r7, #2]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007530:	e003      	b.n	800753a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007532:	887b      	ldrh	r3, [r7, #2]
 8007534:	041a      	lsls	r2, r3, #16
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	619a      	str	r2, [r3, #24]
}
 800753a:	bf00      	nop
 800753c:	370c      	adds	r7, #12
 800753e:	46bd      	mov	sp, r7
 8007540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007544:	4770      	bx	lr
	...

08007548 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b082      	sub	sp, #8
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d101      	bne.n	800755a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	e08b      	b.n	8007672 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007560:	b2db      	uxtb	r3, r3
 8007562:	2b00      	cmp	r3, #0
 8007564:	d106      	bne.n	8007574 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f7fa f8e4 	bl	800173c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2224      	movs	r2, #36	; 0x24
 8007578:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f022 0201 	bic.w	r2, r2, #1
 800758a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	685a      	ldr	r2, [r3, #4]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007598:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	689a      	ldr	r2, [r3, #8]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80075a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	2b01      	cmp	r3, #1
 80075b0:	d107      	bne.n	80075c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	689a      	ldr	r2, [r3, #8]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80075be:	609a      	str	r2, [r3, #8]
 80075c0:	e006      	b.n	80075d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	689a      	ldr	r2, [r3, #8]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80075ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	68db      	ldr	r3, [r3, #12]
 80075d4:	2b02      	cmp	r3, #2
 80075d6:	d108      	bne.n	80075ea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	685a      	ldr	r2, [r3, #4]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075e6:	605a      	str	r2, [r3, #4]
 80075e8:	e007      	b.n	80075fa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	685a      	ldr	r2, [r3, #4]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	6859      	ldr	r1, [r3, #4]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	4b1d      	ldr	r3, [pc, #116]	; (800767c <HAL_I2C_Init+0x134>)
 8007606:	430b      	orrs	r3, r1
 8007608:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	68da      	ldr	r2, [r3, #12]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007618:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	691a      	ldr	r2, [r3, #16]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	695b      	ldr	r3, [r3, #20]
 8007622:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	699b      	ldr	r3, [r3, #24]
 800762a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	430a      	orrs	r2, r1
 8007632:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	69d9      	ldr	r1, [r3, #28]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a1a      	ldr	r2, [r3, #32]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	430a      	orrs	r2, r1
 8007642:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f042 0201 	orr.w	r2, r2, #1
 8007652:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2200      	movs	r2, #0
 8007658:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2220      	movs	r2, #32
 800765e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2200      	movs	r2, #0
 8007666:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2200      	movs	r2, #0
 800766c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007670:	2300      	movs	r3, #0
}
 8007672:	4618      	mov	r0, r3
 8007674:	3708      	adds	r7, #8
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	02008000 	.word	0x02008000

08007680 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007680:	b480      	push	{r7}
 8007682:	b083      	sub	sp, #12
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007690:	b2db      	uxtb	r3, r3
 8007692:	2b20      	cmp	r3, #32
 8007694:	d138      	bne.n	8007708 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800769c:	2b01      	cmp	r3, #1
 800769e:	d101      	bne.n	80076a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80076a0:	2302      	movs	r3, #2
 80076a2:	e032      	b.n	800770a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2201      	movs	r2, #1
 80076a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2224      	movs	r2, #36	; 0x24
 80076b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f022 0201 	bic.w	r2, r2, #1
 80076c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80076d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	6819      	ldr	r1, [r3, #0]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	683a      	ldr	r2, [r7, #0]
 80076e0:	430a      	orrs	r2, r1
 80076e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	681a      	ldr	r2, [r3, #0]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f042 0201 	orr.w	r2, r2, #1
 80076f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2220      	movs	r2, #32
 80076f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007704:	2300      	movs	r3, #0
 8007706:	e000      	b.n	800770a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007708:	2302      	movs	r3, #2
  }
}
 800770a:	4618      	mov	r0, r3
 800770c:	370c      	adds	r7, #12
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr

08007716 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007716:	b480      	push	{r7}
 8007718:	b085      	sub	sp, #20
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
 800771e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007726:	b2db      	uxtb	r3, r3
 8007728:	2b20      	cmp	r3, #32
 800772a:	d139      	bne.n	80077a0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007732:	2b01      	cmp	r3, #1
 8007734:	d101      	bne.n	800773a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007736:	2302      	movs	r3, #2
 8007738:	e033      	b.n	80077a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2224      	movs	r2, #36	; 0x24
 8007746:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681a      	ldr	r2, [r3, #0]
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f022 0201 	bic.w	r2, r2, #1
 8007758:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007768:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	021b      	lsls	r3, r3, #8
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	4313      	orrs	r3, r2
 8007772:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f042 0201 	orr.w	r2, r2, #1
 800778a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2220      	movs	r2, #32
 8007790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800779c:	2300      	movs	r3, #0
 800779e:	e000      	b.n	80077a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80077a0:	2302      	movs	r3, #2
  }
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3714      	adds	r7, #20
 80077a6:	46bd      	mov	sp, r7
 80077a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ac:	4770      	bx	lr
	...

080077b0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b084      	sub	sp, #16
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80077b8:	4b19      	ldr	r3, [pc, #100]	; (8007820 <HAL_PWREx_ConfigSupply+0x70>)
 80077ba:	68db      	ldr	r3, [r3, #12]
 80077bc:	f003 0304 	and.w	r3, r3, #4
 80077c0:	2b04      	cmp	r3, #4
 80077c2:	d00a      	beq.n	80077da <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80077c4:	4b16      	ldr	r3, [pc, #88]	; (8007820 <HAL_PWREx_ConfigSupply+0x70>)
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	f003 0307 	and.w	r3, r3, #7
 80077cc:	687a      	ldr	r2, [r7, #4]
 80077ce:	429a      	cmp	r2, r3
 80077d0:	d001      	beq.n	80077d6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	e01f      	b.n	8007816 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80077d6:	2300      	movs	r3, #0
 80077d8:	e01d      	b.n	8007816 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80077da:	4b11      	ldr	r3, [pc, #68]	; (8007820 <HAL_PWREx_ConfigSupply+0x70>)
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	f023 0207 	bic.w	r2, r3, #7
 80077e2:	490f      	ldr	r1, [pc, #60]	; (8007820 <HAL_PWREx_ConfigSupply+0x70>)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	4313      	orrs	r3, r2
 80077e8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80077ea:	f7fb f81d 	bl	8002828 <HAL_GetTick>
 80077ee:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80077f0:	e009      	b.n	8007806 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80077f2:	f7fb f819 	bl	8002828 <HAL_GetTick>
 80077f6:	4602      	mov	r2, r0
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	1ad3      	subs	r3, r2, r3
 80077fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007800:	d901      	bls.n	8007806 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e007      	b.n	8007816 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007806:	4b06      	ldr	r3, [pc, #24]	; (8007820 <HAL_PWREx_ConfigSupply+0x70>)
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800780e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007812:	d1ee      	bne.n	80077f2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007814:	2300      	movs	r3, #0
}
 8007816:	4618      	mov	r0, r3
 8007818:	3710      	adds	r7, #16
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}
 800781e:	bf00      	nop
 8007820:	58024800 	.word	0x58024800

08007824 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b08c      	sub	sp, #48	; 0x30
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d102      	bne.n	8007838 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007832:	2301      	movs	r3, #1
 8007834:	f000 bc48 	b.w	80080c8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0301 	and.w	r3, r3, #1
 8007840:	2b00      	cmp	r3, #0
 8007842:	f000 8088 	beq.w	8007956 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007846:	4b99      	ldr	r3, [pc, #612]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007848:	691b      	ldr	r3, [r3, #16]
 800784a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800784e:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007850:	4b96      	ldr	r3, [pc, #600]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007854:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007858:	2b10      	cmp	r3, #16
 800785a:	d007      	beq.n	800786c <HAL_RCC_OscConfig+0x48>
 800785c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800785e:	2b18      	cmp	r3, #24
 8007860:	d111      	bne.n	8007886 <HAL_RCC_OscConfig+0x62>
 8007862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007864:	f003 0303 	and.w	r3, r3, #3
 8007868:	2b02      	cmp	r3, #2
 800786a:	d10c      	bne.n	8007886 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800786c:	4b8f      	ldr	r3, [pc, #572]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007874:	2b00      	cmp	r3, #0
 8007876:	d06d      	beq.n	8007954 <HAL_RCC_OscConfig+0x130>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	685b      	ldr	r3, [r3, #4]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d169      	bne.n	8007954 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007880:	2301      	movs	r3, #1
 8007882:	f000 bc21 	b.w	80080c8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800788e:	d106      	bne.n	800789e <HAL_RCC_OscConfig+0x7a>
 8007890:	4b86      	ldr	r3, [pc, #536]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a85      	ldr	r2, [pc, #532]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007896:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800789a:	6013      	str	r3, [r2, #0]
 800789c:	e02e      	b.n	80078fc <HAL_RCC_OscConfig+0xd8>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d10c      	bne.n	80078c0 <HAL_RCC_OscConfig+0x9c>
 80078a6:	4b81      	ldr	r3, [pc, #516]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a80      	ldr	r2, [pc, #512]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80078ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078b0:	6013      	str	r3, [r2, #0]
 80078b2:	4b7e      	ldr	r3, [pc, #504]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a7d      	ldr	r2, [pc, #500]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80078b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80078bc:	6013      	str	r3, [r2, #0]
 80078be:	e01d      	b.n	80078fc <HAL_RCC_OscConfig+0xd8>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80078c8:	d10c      	bne.n	80078e4 <HAL_RCC_OscConfig+0xc0>
 80078ca:	4b78      	ldr	r3, [pc, #480]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a77      	ldr	r2, [pc, #476]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80078d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80078d4:	6013      	str	r3, [r2, #0]
 80078d6:	4b75      	ldr	r3, [pc, #468]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a74      	ldr	r2, [pc, #464]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80078dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078e0:	6013      	str	r3, [r2, #0]
 80078e2:	e00b      	b.n	80078fc <HAL_RCC_OscConfig+0xd8>
 80078e4:	4b71      	ldr	r3, [pc, #452]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a70      	ldr	r2, [pc, #448]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80078ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078ee:	6013      	str	r3, [r2, #0]
 80078f0:	4b6e      	ldr	r3, [pc, #440]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a6d      	ldr	r2, [pc, #436]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80078f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80078fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d013      	beq.n	800792c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007904:	f7fa ff90 	bl	8002828 <HAL_GetTick>
 8007908:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800790a:	e008      	b.n	800791e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800790c:	f7fa ff8c 	bl	8002828 <HAL_GetTick>
 8007910:	4602      	mov	r2, r0
 8007912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	2b64      	cmp	r3, #100	; 0x64
 8007918:	d901      	bls.n	800791e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800791a:	2303      	movs	r3, #3
 800791c:	e3d4      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800791e:	4b63      	ldr	r3, [pc, #396]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007926:	2b00      	cmp	r3, #0
 8007928:	d0f0      	beq.n	800790c <HAL_RCC_OscConfig+0xe8>
 800792a:	e014      	b.n	8007956 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800792c:	f7fa ff7c 	bl	8002828 <HAL_GetTick>
 8007930:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007932:	e008      	b.n	8007946 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007934:	f7fa ff78 	bl	8002828 <HAL_GetTick>
 8007938:	4602      	mov	r2, r0
 800793a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800793c:	1ad3      	subs	r3, r2, r3
 800793e:	2b64      	cmp	r3, #100	; 0x64
 8007940:	d901      	bls.n	8007946 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007942:	2303      	movs	r3, #3
 8007944:	e3c0      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007946:	4b59      	ldr	r3, [pc, #356]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800794e:	2b00      	cmp	r3, #0
 8007950:	d1f0      	bne.n	8007934 <HAL_RCC_OscConfig+0x110>
 8007952:	e000      	b.n	8007956 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007954:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 0302 	and.w	r3, r3, #2
 800795e:	2b00      	cmp	r3, #0
 8007960:	f000 80ca 	beq.w	8007af8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007964:	4b51      	ldr	r3, [pc, #324]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007966:	691b      	ldr	r3, [r3, #16]
 8007968:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800796c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800796e:	4b4f      	ldr	r3, [pc, #316]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007972:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007974:	6a3b      	ldr	r3, [r7, #32]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d007      	beq.n	800798a <HAL_RCC_OscConfig+0x166>
 800797a:	6a3b      	ldr	r3, [r7, #32]
 800797c:	2b18      	cmp	r3, #24
 800797e:	d156      	bne.n	8007a2e <HAL_RCC_OscConfig+0x20a>
 8007980:	69fb      	ldr	r3, [r7, #28]
 8007982:	f003 0303 	and.w	r3, r3, #3
 8007986:	2b00      	cmp	r3, #0
 8007988:	d151      	bne.n	8007a2e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800798a:	4b48      	ldr	r3, [pc, #288]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f003 0304 	and.w	r3, r3, #4
 8007992:	2b00      	cmp	r3, #0
 8007994:	d005      	beq.n	80079a2 <HAL_RCC_OscConfig+0x17e>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d101      	bne.n	80079a2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e392      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80079a2:	4b42      	ldr	r3, [pc, #264]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f023 0219 	bic.w	r2, r3, #25
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	68db      	ldr	r3, [r3, #12]
 80079ae:	493f      	ldr	r1, [pc, #252]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80079b0:	4313      	orrs	r3, r2
 80079b2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079b4:	f7fa ff38 	bl	8002828 <HAL_GetTick>
 80079b8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80079ba:	e008      	b.n	80079ce <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80079bc:	f7fa ff34 	bl	8002828 <HAL_GetTick>
 80079c0:	4602      	mov	r2, r0
 80079c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c4:	1ad3      	subs	r3, r2, r3
 80079c6:	2b02      	cmp	r3, #2
 80079c8:	d901      	bls.n	80079ce <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80079ca:	2303      	movs	r3, #3
 80079cc:	e37c      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80079ce:	4b37      	ldr	r3, [pc, #220]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f003 0304 	and.w	r3, r3, #4
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d0f0      	beq.n	80079bc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80079da:	f7fa ff55 	bl	8002888 <HAL_GetREVID>
 80079de:	4603      	mov	r3, r0
 80079e0:	f241 0203 	movw	r2, #4099	; 0x1003
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d817      	bhi.n	8007a18 <HAL_RCC_OscConfig+0x1f4>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	691b      	ldr	r3, [r3, #16]
 80079ec:	2b40      	cmp	r3, #64	; 0x40
 80079ee:	d108      	bne.n	8007a02 <HAL_RCC_OscConfig+0x1de>
 80079f0:	4b2e      	ldr	r3, [pc, #184]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80079f8:	4a2c      	ldr	r2, [pc, #176]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 80079fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80079fe:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007a00:	e07a      	b.n	8007af8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a02:	4b2a      	ldr	r3, [pc, #168]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	691b      	ldr	r3, [r3, #16]
 8007a0e:	031b      	lsls	r3, r3, #12
 8007a10:	4926      	ldr	r1, [pc, #152]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007a12:	4313      	orrs	r3, r2
 8007a14:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007a16:	e06f      	b.n	8007af8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a18:	4b24      	ldr	r3, [pc, #144]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	691b      	ldr	r3, [r3, #16]
 8007a24:	061b      	lsls	r3, r3, #24
 8007a26:	4921      	ldr	r1, [pc, #132]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007a2c:	e064      	b.n	8007af8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	68db      	ldr	r3, [r3, #12]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d047      	beq.n	8007ac6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007a36:	4b1d      	ldr	r3, [pc, #116]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f023 0219 	bic.w	r2, r3, #25
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	68db      	ldr	r3, [r3, #12]
 8007a42:	491a      	ldr	r1, [pc, #104]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007a44:	4313      	orrs	r3, r2
 8007a46:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a48:	f7fa feee 	bl	8002828 <HAL_GetTick>
 8007a4c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a4e:	e008      	b.n	8007a62 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a50:	f7fa feea 	bl	8002828 <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	d901      	bls.n	8007a62 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8007a5e:	2303      	movs	r3, #3
 8007a60:	e332      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a62:	4b12      	ldr	r3, [pc, #72]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f003 0304 	and.w	r3, r3, #4
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d0f0      	beq.n	8007a50 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a6e:	f7fa ff0b 	bl	8002888 <HAL_GetREVID>
 8007a72:	4603      	mov	r3, r0
 8007a74:	f241 0203 	movw	r2, #4099	; 0x1003
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d819      	bhi.n	8007ab0 <HAL_RCC_OscConfig+0x28c>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	691b      	ldr	r3, [r3, #16]
 8007a80:	2b40      	cmp	r3, #64	; 0x40
 8007a82:	d108      	bne.n	8007a96 <HAL_RCC_OscConfig+0x272>
 8007a84:	4b09      	ldr	r3, [pc, #36]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007a8c:	4a07      	ldr	r2, [pc, #28]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007a8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a92:	6053      	str	r3, [r2, #4]
 8007a94:	e030      	b.n	8007af8 <HAL_RCC_OscConfig+0x2d4>
 8007a96:	4b05      	ldr	r3, [pc, #20]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	691b      	ldr	r3, [r3, #16]
 8007aa2:	031b      	lsls	r3, r3, #12
 8007aa4:	4901      	ldr	r1, [pc, #4]	; (8007aac <HAL_RCC_OscConfig+0x288>)
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	604b      	str	r3, [r1, #4]
 8007aaa:	e025      	b.n	8007af8 <HAL_RCC_OscConfig+0x2d4>
 8007aac:	58024400 	.word	0x58024400
 8007ab0:	4b9a      	ldr	r3, [pc, #616]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	691b      	ldr	r3, [r3, #16]
 8007abc:	061b      	lsls	r3, r3, #24
 8007abe:	4997      	ldr	r1, [pc, #604]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	604b      	str	r3, [r1, #4]
 8007ac4:	e018      	b.n	8007af8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007ac6:	4b95      	ldr	r3, [pc, #596]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a94      	ldr	r2, [pc, #592]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007acc:	f023 0301 	bic.w	r3, r3, #1
 8007ad0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ad2:	f7fa fea9 	bl	8002828 <HAL_GetTick>
 8007ad6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007ad8:	e008      	b.n	8007aec <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ada:	f7fa fea5 	bl	8002828 <HAL_GetTick>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae2:	1ad3      	subs	r3, r2, r3
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d901      	bls.n	8007aec <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8007ae8:	2303      	movs	r3, #3
 8007aea:	e2ed      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007aec:	4b8b      	ldr	r3, [pc, #556]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 0304 	and.w	r3, r3, #4
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d1f0      	bne.n	8007ada <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 0310 	and.w	r3, r3, #16
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	f000 80a9 	beq.w	8007c58 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b06:	4b85      	ldr	r3, [pc, #532]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007b08:	691b      	ldr	r3, [r3, #16]
 8007b0a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007b0e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007b10:	4b82      	ldr	r3, [pc, #520]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b14:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007b16:	69bb      	ldr	r3, [r7, #24]
 8007b18:	2b08      	cmp	r3, #8
 8007b1a:	d007      	beq.n	8007b2c <HAL_RCC_OscConfig+0x308>
 8007b1c:	69bb      	ldr	r3, [r7, #24]
 8007b1e:	2b18      	cmp	r3, #24
 8007b20:	d13a      	bne.n	8007b98 <HAL_RCC_OscConfig+0x374>
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	f003 0303 	and.w	r3, r3, #3
 8007b28:	2b01      	cmp	r3, #1
 8007b2a:	d135      	bne.n	8007b98 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007b2c:	4b7b      	ldr	r3, [pc, #492]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d005      	beq.n	8007b44 <HAL_RCC_OscConfig+0x320>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	69db      	ldr	r3, [r3, #28]
 8007b3c:	2b80      	cmp	r3, #128	; 0x80
 8007b3e:	d001      	beq.n	8007b44 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8007b40:	2301      	movs	r3, #1
 8007b42:	e2c1      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007b44:	f7fa fea0 	bl	8002888 <HAL_GetREVID>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	f241 0203 	movw	r2, #4099	; 0x1003
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d817      	bhi.n	8007b82 <HAL_RCC_OscConfig+0x35e>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a1b      	ldr	r3, [r3, #32]
 8007b56:	2b20      	cmp	r3, #32
 8007b58:	d108      	bne.n	8007b6c <HAL_RCC_OscConfig+0x348>
 8007b5a:	4b70      	ldr	r3, [pc, #448]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007b62:	4a6e      	ldr	r2, [pc, #440]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007b64:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007b68:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007b6a:	e075      	b.n	8007c58 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007b6c:	4b6b      	ldr	r3, [pc, #428]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6a1b      	ldr	r3, [r3, #32]
 8007b78:	069b      	lsls	r3, r3, #26
 8007b7a:	4968      	ldr	r1, [pc, #416]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007b80:	e06a      	b.n	8007c58 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007b82:	4b66      	ldr	r3, [pc, #408]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007b84:	68db      	ldr	r3, [r3, #12]
 8007b86:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6a1b      	ldr	r3, [r3, #32]
 8007b8e:	061b      	lsls	r3, r3, #24
 8007b90:	4962      	ldr	r1, [pc, #392]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007b92:	4313      	orrs	r3, r2
 8007b94:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007b96:	e05f      	b.n	8007c58 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	69db      	ldr	r3, [r3, #28]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d042      	beq.n	8007c26 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007ba0:	4b5e      	ldr	r3, [pc, #376]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a5d      	ldr	r2, [pc, #372]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007ba6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007baa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bac:	f7fa fe3c 	bl	8002828 <HAL_GetTick>
 8007bb0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007bb2:	e008      	b.n	8007bc6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007bb4:	f7fa fe38 	bl	8002828 <HAL_GetTick>
 8007bb8:	4602      	mov	r2, r0
 8007bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bbc:	1ad3      	subs	r3, r2, r3
 8007bbe:	2b02      	cmp	r3, #2
 8007bc0:	d901      	bls.n	8007bc6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8007bc2:	2303      	movs	r3, #3
 8007bc4:	e280      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007bc6:	4b55      	ldr	r3, [pc, #340]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d0f0      	beq.n	8007bb4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007bd2:	f7fa fe59 	bl	8002888 <HAL_GetREVID>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	f241 0203 	movw	r2, #4099	; 0x1003
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d817      	bhi.n	8007c10 <HAL_RCC_OscConfig+0x3ec>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6a1b      	ldr	r3, [r3, #32]
 8007be4:	2b20      	cmp	r3, #32
 8007be6:	d108      	bne.n	8007bfa <HAL_RCC_OscConfig+0x3d6>
 8007be8:	4b4c      	ldr	r3, [pc, #304]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007bf0:	4a4a      	ldr	r2, [pc, #296]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007bf2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007bf6:	6053      	str	r3, [r2, #4]
 8007bf8:	e02e      	b.n	8007c58 <HAL_RCC_OscConfig+0x434>
 8007bfa:	4b48      	ldr	r3, [pc, #288]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6a1b      	ldr	r3, [r3, #32]
 8007c06:	069b      	lsls	r3, r3, #26
 8007c08:	4944      	ldr	r1, [pc, #272]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	604b      	str	r3, [r1, #4]
 8007c0e:	e023      	b.n	8007c58 <HAL_RCC_OscConfig+0x434>
 8007c10:	4b42      	ldr	r3, [pc, #264]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007c12:	68db      	ldr	r3, [r3, #12]
 8007c14:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6a1b      	ldr	r3, [r3, #32]
 8007c1c:	061b      	lsls	r3, r3, #24
 8007c1e:	493f      	ldr	r1, [pc, #252]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007c20:	4313      	orrs	r3, r2
 8007c22:	60cb      	str	r3, [r1, #12]
 8007c24:	e018      	b.n	8007c58 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007c26:	4b3d      	ldr	r3, [pc, #244]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a3c      	ldr	r2, [pc, #240]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007c2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c32:	f7fa fdf9 	bl	8002828 <HAL_GetTick>
 8007c36:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007c38:	e008      	b.n	8007c4c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007c3a:	f7fa fdf5 	bl	8002828 <HAL_GetTick>
 8007c3e:	4602      	mov	r2, r0
 8007c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c42:	1ad3      	subs	r3, r2, r3
 8007c44:	2b02      	cmp	r3, #2
 8007c46:	d901      	bls.n	8007c4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007c48:	2303      	movs	r3, #3
 8007c4a:	e23d      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007c4c:	4b33      	ldr	r3, [pc, #204]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d1f0      	bne.n	8007c3a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f003 0308 	and.w	r3, r3, #8
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d036      	beq.n	8007cd2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	695b      	ldr	r3, [r3, #20]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d019      	beq.n	8007ca0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007c6c:	4b2b      	ldr	r3, [pc, #172]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007c6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c70:	4a2a      	ldr	r2, [pc, #168]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007c72:	f043 0301 	orr.w	r3, r3, #1
 8007c76:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c78:	f7fa fdd6 	bl	8002828 <HAL_GetTick>
 8007c7c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007c7e:	e008      	b.n	8007c92 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c80:	f7fa fdd2 	bl	8002828 <HAL_GetTick>
 8007c84:	4602      	mov	r2, r0
 8007c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	2b02      	cmp	r3, #2
 8007c8c:	d901      	bls.n	8007c92 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8007c8e:	2303      	movs	r3, #3
 8007c90:	e21a      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007c92:	4b22      	ldr	r3, [pc, #136]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007c94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c96:	f003 0302 	and.w	r3, r3, #2
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d0f0      	beq.n	8007c80 <HAL_RCC_OscConfig+0x45c>
 8007c9e:	e018      	b.n	8007cd2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ca0:	4b1e      	ldr	r3, [pc, #120]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007ca2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ca4:	4a1d      	ldr	r2, [pc, #116]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007ca6:	f023 0301 	bic.w	r3, r3, #1
 8007caa:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cac:	f7fa fdbc 	bl	8002828 <HAL_GetTick>
 8007cb0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007cb2:	e008      	b.n	8007cc6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007cb4:	f7fa fdb8 	bl	8002828 <HAL_GetTick>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cbc:	1ad3      	subs	r3, r2, r3
 8007cbe:	2b02      	cmp	r3, #2
 8007cc0:	d901      	bls.n	8007cc6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8007cc2:	2303      	movs	r3, #3
 8007cc4:	e200      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007cc6:	4b15      	ldr	r3, [pc, #84]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007cc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cca:	f003 0302 	and.w	r3, r3, #2
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d1f0      	bne.n	8007cb4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f003 0320 	and.w	r3, r3, #32
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d039      	beq.n	8007d52 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	699b      	ldr	r3, [r3, #24]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d01c      	beq.n	8007d20 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007ce6:	4b0d      	ldr	r3, [pc, #52]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a0c      	ldr	r2, [pc, #48]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007cec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007cf0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007cf2:	f7fa fd99 	bl	8002828 <HAL_GetTick>
 8007cf6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007cf8:	e008      	b.n	8007d0c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007cfa:	f7fa fd95 	bl	8002828 <HAL_GetTick>
 8007cfe:	4602      	mov	r2, r0
 8007d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d02:	1ad3      	subs	r3, r2, r3
 8007d04:	2b02      	cmp	r3, #2
 8007d06:	d901      	bls.n	8007d0c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8007d08:	2303      	movs	r3, #3
 8007d0a:	e1dd      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007d0c:	4b03      	ldr	r3, [pc, #12]	; (8007d1c <HAL_RCC_OscConfig+0x4f8>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d0f0      	beq.n	8007cfa <HAL_RCC_OscConfig+0x4d6>
 8007d18:	e01b      	b.n	8007d52 <HAL_RCC_OscConfig+0x52e>
 8007d1a:	bf00      	nop
 8007d1c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007d20:	4b9b      	ldr	r3, [pc, #620]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a9a      	ldr	r2, [pc, #616]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007d26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d2a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007d2c:	f7fa fd7c 	bl	8002828 <HAL_GetTick>
 8007d30:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007d32:	e008      	b.n	8007d46 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007d34:	f7fa fd78 	bl	8002828 <HAL_GetTick>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d3c:	1ad3      	subs	r3, r2, r3
 8007d3e:	2b02      	cmp	r3, #2
 8007d40:	d901      	bls.n	8007d46 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8007d42:	2303      	movs	r3, #3
 8007d44:	e1c0      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007d46:	4b92      	ldr	r3, [pc, #584]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d1f0      	bne.n	8007d34 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f003 0304 	and.w	r3, r3, #4
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	f000 8081 	beq.w	8007e62 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007d60:	4b8c      	ldr	r3, [pc, #560]	; (8007f94 <HAL_RCC_OscConfig+0x770>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a8b      	ldr	r2, [pc, #556]	; (8007f94 <HAL_RCC_OscConfig+0x770>)
 8007d66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d6a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007d6c:	f7fa fd5c 	bl	8002828 <HAL_GetTick>
 8007d70:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007d72:	e008      	b.n	8007d86 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d74:	f7fa fd58 	bl	8002828 <HAL_GetTick>
 8007d78:	4602      	mov	r2, r0
 8007d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d7c:	1ad3      	subs	r3, r2, r3
 8007d7e:	2b64      	cmp	r3, #100	; 0x64
 8007d80:	d901      	bls.n	8007d86 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8007d82:	2303      	movs	r3, #3
 8007d84:	e1a0      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007d86:	4b83      	ldr	r3, [pc, #524]	; (8007f94 <HAL_RCC_OscConfig+0x770>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d0f0      	beq.n	8007d74 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	2b01      	cmp	r3, #1
 8007d98:	d106      	bne.n	8007da8 <HAL_RCC_OscConfig+0x584>
 8007d9a:	4b7d      	ldr	r3, [pc, #500]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d9e:	4a7c      	ldr	r2, [pc, #496]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007da0:	f043 0301 	orr.w	r3, r3, #1
 8007da4:	6713      	str	r3, [r2, #112]	; 0x70
 8007da6:	e02d      	b.n	8007e04 <HAL_RCC_OscConfig+0x5e0>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d10c      	bne.n	8007dca <HAL_RCC_OscConfig+0x5a6>
 8007db0:	4b77      	ldr	r3, [pc, #476]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007db2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007db4:	4a76      	ldr	r2, [pc, #472]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007db6:	f023 0301 	bic.w	r3, r3, #1
 8007dba:	6713      	str	r3, [r2, #112]	; 0x70
 8007dbc:	4b74      	ldr	r3, [pc, #464]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dc0:	4a73      	ldr	r2, [pc, #460]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007dc2:	f023 0304 	bic.w	r3, r3, #4
 8007dc6:	6713      	str	r3, [r2, #112]	; 0x70
 8007dc8:	e01c      	b.n	8007e04 <HAL_RCC_OscConfig+0x5e0>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	2b05      	cmp	r3, #5
 8007dd0:	d10c      	bne.n	8007dec <HAL_RCC_OscConfig+0x5c8>
 8007dd2:	4b6f      	ldr	r3, [pc, #444]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007dd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dd6:	4a6e      	ldr	r2, [pc, #440]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007dd8:	f043 0304 	orr.w	r3, r3, #4
 8007ddc:	6713      	str	r3, [r2, #112]	; 0x70
 8007dde:	4b6c      	ldr	r3, [pc, #432]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007de2:	4a6b      	ldr	r2, [pc, #428]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007de4:	f043 0301 	orr.w	r3, r3, #1
 8007de8:	6713      	str	r3, [r2, #112]	; 0x70
 8007dea:	e00b      	b.n	8007e04 <HAL_RCC_OscConfig+0x5e0>
 8007dec:	4b68      	ldr	r3, [pc, #416]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007df0:	4a67      	ldr	r2, [pc, #412]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007df2:	f023 0301 	bic.w	r3, r3, #1
 8007df6:	6713      	str	r3, [r2, #112]	; 0x70
 8007df8:	4b65      	ldr	r3, [pc, #404]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dfc:	4a64      	ldr	r2, [pc, #400]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007dfe:	f023 0304 	bic.w	r3, r3, #4
 8007e02:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d015      	beq.n	8007e38 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e0c:	f7fa fd0c 	bl	8002828 <HAL_GetTick>
 8007e10:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007e12:	e00a      	b.n	8007e2a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e14:	f7fa fd08 	bl	8002828 <HAL_GetTick>
 8007e18:	4602      	mov	r2, r0
 8007e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e1c:	1ad3      	subs	r3, r2, r3
 8007e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d901      	bls.n	8007e2a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8007e26:	2303      	movs	r3, #3
 8007e28:	e14e      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007e2a:	4b59      	ldr	r3, [pc, #356]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e2e:	f003 0302 	and.w	r3, r3, #2
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d0ee      	beq.n	8007e14 <HAL_RCC_OscConfig+0x5f0>
 8007e36:	e014      	b.n	8007e62 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e38:	f7fa fcf6 	bl	8002828 <HAL_GetTick>
 8007e3c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007e3e:	e00a      	b.n	8007e56 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e40:	f7fa fcf2 	bl	8002828 <HAL_GetTick>
 8007e44:	4602      	mov	r2, r0
 8007e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e48:	1ad3      	subs	r3, r2, r3
 8007e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d901      	bls.n	8007e56 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8007e52:	2303      	movs	r3, #3
 8007e54:	e138      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007e56:	4b4e      	ldr	r3, [pc, #312]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e5a:	f003 0302 	and.w	r3, r3, #2
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d1ee      	bne.n	8007e40 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	f000 812d 	beq.w	80080c6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007e6c:	4b48      	ldr	r3, [pc, #288]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007e6e:	691b      	ldr	r3, [r3, #16]
 8007e70:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007e74:	2b18      	cmp	r3, #24
 8007e76:	f000 80bd 	beq.w	8007ff4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e7e:	2b02      	cmp	r3, #2
 8007e80:	f040 809e 	bne.w	8007fc0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e84:	4b42      	ldr	r3, [pc, #264]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a41      	ldr	r2, [pc, #260]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007e8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e90:	f7fa fcca 	bl	8002828 <HAL_GetTick>
 8007e94:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007e96:	e008      	b.n	8007eaa <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e98:	f7fa fcc6 	bl	8002828 <HAL_GetTick>
 8007e9c:	4602      	mov	r2, r0
 8007e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea0:	1ad3      	subs	r3, r2, r3
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d901      	bls.n	8007eaa <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8007ea6:	2303      	movs	r3, #3
 8007ea8:	e10e      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007eaa:	4b39      	ldr	r3, [pc, #228]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d1f0      	bne.n	8007e98 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007eb6:	4b36      	ldr	r3, [pc, #216]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007eb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007eba:	4b37      	ldr	r3, [pc, #220]	; (8007f98 <HAL_RCC_OscConfig+0x774>)
 8007ebc:	4013      	ands	r3, r2
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007ec6:	0112      	lsls	r2, r2, #4
 8007ec8:	430a      	orrs	r2, r1
 8007eca:	4931      	ldr	r1, [pc, #196]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	628b      	str	r3, [r1, #40]	; 0x28
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ed4:	3b01      	subs	r3, #1
 8007ed6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ede:	3b01      	subs	r3, #1
 8007ee0:	025b      	lsls	r3, r3, #9
 8007ee2:	b29b      	uxth	r3, r3
 8007ee4:	431a      	orrs	r2, r3
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eea:	3b01      	subs	r3, #1
 8007eec:	041b      	lsls	r3, r3, #16
 8007eee:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007ef2:	431a      	orrs	r2, r3
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ef8:	3b01      	subs	r3, #1
 8007efa:	061b      	lsls	r3, r3, #24
 8007efc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007f00:	4923      	ldr	r1, [pc, #140]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f02:	4313      	orrs	r3, r2
 8007f04:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007f06:	4b22      	ldr	r3, [pc, #136]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f0a:	4a21      	ldr	r2, [pc, #132]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f0c:	f023 0301 	bic.w	r3, r3, #1
 8007f10:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007f12:	4b1f      	ldr	r3, [pc, #124]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f16:	4b21      	ldr	r3, [pc, #132]	; (8007f9c <HAL_RCC_OscConfig+0x778>)
 8007f18:	4013      	ands	r3, r2
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007f1e:	00d2      	lsls	r2, r2, #3
 8007f20:	491b      	ldr	r1, [pc, #108]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f22:	4313      	orrs	r3, r2
 8007f24:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007f26:	4b1a      	ldr	r3, [pc, #104]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f2a:	f023 020c 	bic.w	r2, r3, #12
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f32:	4917      	ldr	r1, [pc, #92]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f34:	4313      	orrs	r3, r2
 8007f36:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007f38:	4b15      	ldr	r3, [pc, #84]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f3c:	f023 0202 	bic.w	r2, r3, #2
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f44:	4912      	ldr	r1, [pc, #72]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f46:	4313      	orrs	r3, r2
 8007f48:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007f4a:	4b11      	ldr	r3, [pc, #68]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f4e:	4a10      	ldr	r2, [pc, #64]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f54:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f56:	4b0e      	ldr	r3, [pc, #56]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f5a:	4a0d      	ldr	r2, [pc, #52]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007f60:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007f62:	4b0b      	ldr	r3, [pc, #44]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f66:	4a0a      	ldr	r2, [pc, #40]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007f6c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8007f6e:	4b08      	ldr	r3, [pc, #32]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f72:	4a07      	ldr	r2, [pc, #28]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f74:	f043 0301 	orr.w	r3, r3, #1
 8007f78:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007f7a:	4b05      	ldr	r3, [pc, #20]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4a04      	ldr	r2, [pc, #16]	; (8007f90 <HAL_RCC_OscConfig+0x76c>)
 8007f80:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007f84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f86:	f7fa fc4f 	bl	8002828 <HAL_GetTick>
 8007f8a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007f8c:	e011      	b.n	8007fb2 <HAL_RCC_OscConfig+0x78e>
 8007f8e:	bf00      	nop
 8007f90:	58024400 	.word	0x58024400
 8007f94:	58024800 	.word	0x58024800
 8007f98:	fffffc0c 	.word	0xfffffc0c
 8007f9c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007fa0:	f7fa fc42 	bl	8002828 <HAL_GetTick>
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa8:	1ad3      	subs	r3, r2, r3
 8007faa:	2b02      	cmp	r3, #2
 8007fac:	d901      	bls.n	8007fb2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8007fae:	2303      	movs	r3, #3
 8007fb0:	e08a      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007fb2:	4b47      	ldr	r3, [pc, #284]	; (80080d0 <HAL_RCC_OscConfig+0x8ac>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d0f0      	beq.n	8007fa0 <HAL_RCC_OscConfig+0x77c>
 8007fbe:	e082      	b.n	80080c6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007fc0:	4b43      	ldr	r3, [pc, #268]	; (80080d0 <HAL_RCC_OscConfig+0x8ac>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a42      	ldr	r2, [pc, #264]	; (80080d0 <HAL_RCC_OscConfig+0x8ac>)
 8007fc6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007fca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fcc:	f7fa fc2c 	bl	8002828 <HAL_GetTick>
 8007fd0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007fd2:	e008      	b.n	8007fe6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007fd4:	f7fa fc28 	bl	8002828 <HAL_GetTick>
 8007fd8:	4602      	mov	r2, r0
 8007fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fdc:	1ad3      	subs	r3, r2, r3
 8007fde:	2b02      	cmp	r3, #2
 8007fe0:	d901      	bls.n	8007fe6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8007fe2:	2303      	movs	r3, #3
 8007fe4:	e070      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007fe6:	4b3a      	ldr	r3, [pc, #232]	; (80080d0 <HAL_RCC_OscConfig+0x8ac>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d1f0      	bne.n	8007fd4 <HAL_RCC_OscConfig+0x7b0>
 8007ff2:	e068      	b.n	80080c6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007ff4:	4b36      	ldr	r3, [pc, #216]	; (80080d0 <HAL_RCC_OscConfig+0x8ac>)
 8007ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ff8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007ffa:	4b35      	ldr	r3, [pc, #212]	; (80080d0 <HAL_RCC_OscConfig+0x8ac>)
 8007ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ffe:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008004:	2b01      	cmp	r3, #1
 8008006:	d031      	beq.n	800806c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	f003 0203 	and.w	r2, r3, #3
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008012:	429a      	cmp	r2, r3
 8008014:	d12a      	bne.n	800806c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	091b      	lsrs	r3, r3, #4
 800801a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008022:	429a      	cmp	r2, r3
 8008024:	d122      	bne.n	800806c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008030:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008032:	429a      	cmp	r2, r3
 8008034:	d11a      	bne.n	800806c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	0a5b      	lsrs	r3, r3, #9
 800803a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008042:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008044:	429a      	cmp	r2, r3
 8008046:	d111      	bne.n	800806c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	0c1b      	lsrs	r3, r3, #16
 800804c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008054:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008056:	429a      	cmp	r2, r3
 8008058:	d108      	bne.n	800806c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	0e1b      	lsrs	r3, r3, #24
 800805e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008066:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008068:	429a      	cmp	r2, r3
 800806a:	d001      	beq.n	8008070 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800806c:	2301      	movs	r3, #1
 800806e:	e02b      	b.n	80080c8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008070:	4b17      	ldr	r3, [pc, #92]	; (80080d0 <HAL_RCC_OscConfig+0x8ac>)
 8008072:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008074:	08db      	lsrs	r3, r3, #3
 8008076:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800807a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008080:	693a      	ldr	r2, [r7, #16]
 8008082:	429a      	cmp	r2, r3
 8008084:	d01f      	beq.n	80080c6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008086:	4b12      	ldr	r3, [pc, #72]	; (80080d0 <HAL_RCC_OscConfig+0x8ac>)
 8008088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800808a:	4a11      	ldr	r2, [pc, #68]	; (80080d0 <HAL_RCC_OscConfig+0x8ac>)
 800808c:	f023 0301 	bic.w	r3, r3, #1
 8008090:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008092:	f7fa fbc9 	bl	8002828 <HAL_GetTick>
 8008096:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008098:	bf00      	nop
 800809a:	f7fa fbc5 	bl	8002828 <HAL_GetTick>
 800809e:	4602      	mov	r2, r0
 80080a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d0f9      	beq.n	800809a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80080a6:	4b0a      	ldr	r3, [pc, #40]	; (80080d0 <HAL_RCC_OscConfig+0x8ac>)
 80080a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80080aa:	4b0a      	ldr	r3, [pc, #40]	; (80080d4 <HAL_RCC_OscConfig+0x8b0>)
 80080ac:	4013      	ands	r3, r2
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80080b2:	00d2      	lsls	r2, r2, #3
 80080b4:	4906      	ldr	r1, [pc, #24]	; (80080d0 <HAL_RCC_OscConfig+0x8ac>)
 80080b6:	4313      	orrs	r3, r2
 80080b8:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80080ba:	4b05      	ldr	r3, [pc, #20]	; (80080d0 <HAL_RCC_OscConfig+0x8ac>)
 80080bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080be:	4a04      	ldr	r2, [pc, #16]	; (80080d0 <HAL_RCC_OscConfig+0x8ac>)
 80080c0:	f043 0301 	orr.w	r3, r3, #1
 80080c4:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80080c6:	2300      	movs	r3, #0
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3730      	adds	r7, #48	; 0x30
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}
 80080d0:	58024400 	.word	0x58024400
 80080d4:	ffff0007 	.word	0xffff0007

080080d8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b086      	sub	sp, #24
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d101      	bne.n	80080ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80080e8:	2301      	movs	r3, #1
 80080ea:	e19c      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80080ec:	4b8a      	ldr	r3, [pc, #552]	; (8008318 <HAL_RCC_ClockConfig+0x240>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f003 030f 	and.w	r3, r3, #15
 80080f4:	683a      	ldr	r2, [r7, #0]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d910      	bls.n	800811c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080fa:	4b87      	ldr	r3, [pc, #540]	; (8008318 <HAL_RCC_ClockConfig+0x240>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f023 020f 	bic.w	r2, r3, #15
 8008102:	4985      	ldr	r1, [pc, #532]	; (8008318 <HAL_RCC_ClockConfig+0x240>)
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	4313      	orrs	r3, r2
 8008108:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800810a:	4b83      	ldr	r3, [pc, #524]	; (8008318 <HAL_RCC_ClockConfig+0x240>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f003 030f 	and.w	r3, r3, #15
 8008112:	683a      	ldr	r2, [r7, #0]
 8008114:	429a      	cmp	r2, r3
 8008116:	d001      	beq.n	800811c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	e184      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f003 0304 	and.w	r3, r3, #4
 8008124:	2b00      	cmp	r3, #0
 8008126:	d010      	beq.n	800814a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	691a      	ldr	r2, [r3, #16]
 800812c:	4b7b      	ldr	r3, [pc, #492]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 800812e:	699b      	ldr	r3, [r3, #24]
 8008130:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008134:	429a      	cmp	r2, r3
 8008136:	d908      	bls.n	800814a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008138:	4b78      	ldr	r3, [pc, #480]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 800813a:	699b      	ldr	r3, [r3, #24]
 800813c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	691b      	ldr	r3, [r3, #16]
 8008144:	4975      	ldr	r1, [pc, #468]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 8008146:	4313      	orrs	r3, r2
 8008148:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f003 0308 	and.w	r3, r3, #8
 8008152:	2b00      	cmp	r3, #0
 8008154:	d010      	beq.n	8008178 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	695a      	ldr	r2, [r3, #20]
 800815a:	4b70      	ldr	r3, [pc, #448]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 800815c:	69db      	ldr	r3, [r3, #28]
 800815e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008162:	429a      	cmp	r2, r3
 8008164:	d908      	bls.n	8008178 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008166:	4b6d      	ldr	r3, [pc, #436]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 8008168:	69db      	ldr	r3, [r3, #28]
 800816a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	695b      	ldr	r3, [r3, #20]
 8008172:	496a      	ldr	r1, [pc, #424]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 8008174:	4313      	orrs	r3, r2
 8008176:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f003 0310 	and.w	r3, r3, #16
 8008180:	2b00      	cmp	r3, #0
 8008182:	d010      	beq.n	80081a6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	699a      	ldr	r2, [r3, #24]
 8008188:	4b64      	ldr	r3, [pc, #400]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 800818a:	69db      	ldr	r3, [r3, #28]
 800818c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008190:	429a      	cmp	r2, r3
 8008192:	d908      	bls.n	80081a6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008194:	4b61      	ldr	r3, [pc, #388]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 8008196:	69db      	ldr	r3, [r3, #28]
 8008198:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	699b      	ldr	r3, [r3, #24]
 80081a0:	495e      	ldr	r1, [pc, #376]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 80081a2:	4313      	orrs	r3, r2
 80081a4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f003 0320 	and.w	r3, r3, #32
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d010      	beq.n	80081d4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	69da      	ldr	r2, [r3, #28]
 80081b6:	4b59      	ldr	r3, [pc, #356]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 80081b8:	6a1b      	ldr	r3, [r3, #32]
 80081ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80081be:	429a      	cmp	r2, r3
 80081c0:	d908      	bls.n	80081d4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80081c2:	4b56      	ldr	r3, [pc, #344]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 80081c4:	6a1b      	ldr	r3, [r3, #32]
 80081c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	69db      	ldr	r3, [r3, #28]
 80081ce:	4953      	ldr	r1, [pc, #332]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 80081d0:	4313      	orrs	r3, r2
 80081d2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f003 0302 	and.w	r3, r3, #2
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d010      	beq.n	8008202 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	68da      	ldr	r2, [r3, #12]
 80081e4:	4b4d      	ldr	r3, [pc, #308]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 80081e6:	699b      	ldr	r3, [r3, #24]
 80081e8:	f003 030f 	and.w	r3, r3, #15
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d908      	bls.n	8008202 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80081f0:	4b4a      	ldr	r3, [pc, #296]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 80081f2:	699b      	ldr	r3, [r3, #24]
 80081f4:	f023 020f 	bic.w	r2, r3, #15
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	4947      	ldr	r1, [pc, #284]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 80081fe:	4313      	orrs	r3, r2
 8008200:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f003 0301 	and.w	r3, r3, #1
 800820a:	2b00      	cmp	r3, #0
 800820c:	d055      	beq.n	80082ba <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800820e:	4b43      	ldr	r3, [pc, #268]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 8008210:	699b      	ldr	r3, [r3, #24]
 8008212:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	689b      	ldr	r3, [r3, #8]
 800821a:	4940      	ldr	r1, [pc, #256]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 800821c:	4313      	orrs	r3, r2
 800821e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	2b02      	cmp	r3, #2
 8008226:	d107      	bne.n	8008238 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008228:	4b3c      	ldr	r3, [pc, #240]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008230:	2b00      	cmp	r3, #0
 8008232:	d121      	bne.n	8008278 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	e0f6      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	2b03      	cmp	r3, #3
 800823e:	d107      	bne.n	8008250 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008240:	4b36      	ldr	r3, [pc, #216]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008248:	2b00      	cmp	r3, #0
 800824a:	d115      	bne.n	8008278 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800824c:	2301      	movs	r3, #1
 800824e:	e0ea      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d107      	bne.n	8008268 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008258:	4b30      	ldr	r3, [pc, #192]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008260:	2b00      	cmp	r3, #0
 8008262:	d109      	bne.n	8008278 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008264:	2301      	movs	r3, #1
 8008266:	e0de      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008268:	4b2c      	ldr	r3, [pc, #176]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f003 0304 	and.w	r3, r3, #4
 8008270:	2b00      	cmp	r3, #0
 8008272:	d101      	bne.n	8008278 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008274:	2301      	movs	r3, #1
 8008276:	e0d6      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008278:	4b28      	ldr	r3, [pc, #160]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 800827a:	691b      	ldr	r3, [r3, #16]
 800827c:	f023 0207 	bic.w	r2, r3, #7
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	4925      	ldr	r1, [pc, #148]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 8008286:	4313      	orrs	r3, r2
 8008288:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800828a:	f7fa facd 	bl	8002828 <HAL_GetTick>
 800828e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008290:	e00a      	b.n	80082a8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008292:	f7fa fac9 	bl	8002828 <HAL_GetTick>
 8008296:	4602      	mov	r2, r0
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	1ad3      	subs	r3, r2, r3
 800829c:	f241 3288 	movw	r2, #5000	; 0x1388
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d901      	bls.n	80082a8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80082a4:	2303      	movs	r3, #3
 80082a6:	e0be      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082a8:	4b1c      	ldr	r3, [pc, #112]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 80082aa:	691b      	ldr	r3, [r3, #16]
 80082ac:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	00db      	lsls	r3, r3, #3
 80082b6:	429a      	cmp	r2, r3
 80082b8:	d1eb      	bne.n	8008292 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f003 0302 	and.w	r3, r3, #2
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d010      	beq.n	80082e8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	68da      	ldr	r2, [r3, #12]
 80082ca:	4b14      	ldr	r3, [pc, #80]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 80082cc:	699b      	ldr	r3, [r3, #24]
 80082ce:	f003 030f 	and.w	r3, r3, #15
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d208      	bcs.n	80082e8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80082d6:	4b11      	ldr	r3, [pc, #68]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	f023 020f 	bic.w	r2, r3, #15
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	68db      	ldr	r3, [r3, #12]
 80082e2:	490e      	ldr	r1, [pc, #56]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 80082e4:	4313      	orrs	r3, r2
 80082e6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80082e8:	4b0b      	ldr	r3, [pc, #44]	; (8008318 <HAL_RCC_ClockConfig+0x240>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f003 030f 	and.w	r3, r3, #15
 80082f0:	683a      	ldr	r2, [r7, #0]
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d214      	bcs.n	8008320 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082f6:	4b08      	ldr	r3, [pc, #32]	; (8008318 <HAL_RCC_ClockConfig+0x240>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f023 020f 	bic.w	r2, r3, #15
 80082fe:	4906      	ldr	r1, [pc, #24]	; (8008318 <HAL_RCC_ClockConfig+0x240>)
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	4313      	orrs	r3, r2
 8008304:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008306:	4b04      	ldr	r3, [pc, #16]	; (8008318 <HAL_RCC_ClockConfig+0x240>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f003 030f 	and.w	r3, r3, #15
 800830e:	683a      	ldr	r2, [r7, #0]
 8008310:	429a      	cmp	r2, r3
 8008312:	d005      	beq.n	8008320 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	e086      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
 8008318:	52002000 	.word	0x52002000
 800831c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f003 0304 	and.w	r3, r3, #4
 8008328:	2b00      	cmp	r3, #0
 800832a:	d010      	beq.n	800834e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	691a      	ldr	r2, [r3, #16]
 8008330:	4b3f      	ldr	r3, [pc, #252]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 8008332:	699b      	ldr	r3, [r3, #24]
 8008334:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008338:	429a      	cmp	r2, r3
 800833a:	d208      	bcs.n	800834e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800833c:	4b3c      	ldr	r3, [pc, #240]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 800833e:	699b      	ldr	r3, [r3, #24]
 8008340:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	691b      	ldr	r3, [r3, #16]
 8008348:	4939      	ldr	r1, [pc, #228]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 800834a:	4313      	orrs	r3, r2
 800834c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f003 0308 	and.w	r3, r3, #8
 8008356:	2b00      	cmp	r3, #0
 8008358:	d010      	beq.n	800837c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	695a      	ldr	r2, [r3, #20]
 800835e:	4b34      	ldr	r3, [pc, #208]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 8008360:	69db      	ldr	r3, [r3, #28]
 8008362:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008366:	429a      	cmp	r2, r3
 8008368:	d208      	bcs.n	800837c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800836a:	4b31      	ldr	r3, [pc, #196]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 800836c:	69db      	ldr	r3, [r3, #28]
 800836e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	695b      	ldr	r3, [r3, #20]
 8008376:	492e      	ldr	r1, [pc, #184]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 8008378:	4313      	orrs	r3, r2
 800837a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f003 0310 	and.w	r3, r3, #16
 8008384:	2b00      	cmp	r3, #0
 8008386:	d010      	beq.n	80083aa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	699a      	ldr	r2, [r3, #24]
 800838c:	4b28      	ldr	r3, [pc, #160]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 800838e:	69db      	ldr	r3, [r3, #28]
 8008390:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008394:	429a      	cmp	r2, r3
 8008396:	d208      	bcs.n	80083aa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008398:	4b25      	ldr	r3, [pc, #148]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 800839a:	69db      	ldr	r3, [r3, #28]
 800839c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	699b      	ldr	r3, [r3, #24]
 80083a4:	4922      	ldr	r1, [pc, #136]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 80083a6:	4313      	orrs	r3, r2
 80083a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f003 0320 	and.w	r3, r3, #32
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d010      	beq.n	80083d8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	69da      	ldr	r2, [r3, #28]
 80083ba:	4b1d      	ldr	r3, [pc, #116]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 80083bc:	6a1b      	ldr	r3, [r3, #32]
 80083be:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d208      	bcs.n	80083d8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80083c6:	4b1a      	ldr	r3, [pc, #104]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 80083c8:	6a1b      	ldr	r3, [r3, #32]
 80083ca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	69db      	ldr	r3, [r3, #28]
 80083d2:	4917      	ldr	r1, [pc, #92]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 80083d4:	4313      	orrs	r3, r2
 80083d6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80083d8:	f000 f834 	bl	8008444 <HAL_RCC_GetSysClockFreq>
 80083dc:	4602      	mov	r2, r0
 80083de:	4b14      	ldr	r3, [pc, #80]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 80083e0:	699b      	ldr	r3, [r3, #24]
 80083e2:	0a1b      	lsrs	r3, r3, #8
 80083e4:	f003 030f 	and.w	r3, r3, #15
 80083e8:	4912      	ldr	r1, [pc, #72]	; (8008434 <HAL_RCC_ClockConfig+0x35c>)
 80083ea:	5ccb      	ldrb	r3, [r1, r3]
 80083ec:	f003 031f 	and.w	r3, r3, #31
 80083f0:	fa22 f303 	lsr.w	r3, r2, r3
 80083f4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083f6:	4b0e      	ldr	r3, [pc, #56]	; (8008430 <HAL_RCC_ClockConfig+0x358>)
 80083f8:	699b      	ldr	r3, [r3, #24]
 80083fa:	f003 030f 	and.w	r3, r3, #15
 80083fe:	4a0d      	ldr	r2, [pc, #52]	; (8008434 <HAL_RCC_ClockConfig+0x35c>)
 8008400:	5cd3      	ldrb	r3, [r2, r3]
 8008402:	f003 031f 	and.w	r3, r3, #31
 8008406:	693a      	ldr	r2, [r7, #16]
 8008408:	fa22 f303 	lsr.w	r3, r2, r3
 800840c:	4a0a      	ldr	r2, [pc, #40]	; (8008438 <HAL_RCC_ClockConfig+0x360>)
 800840e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008410:	4a0a      	ldr	r2, [pc, #40]	; (800843c <HAL_RCC_ClockConfig+0x364>)
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008416:	4b0a      	ldr	r3, [pc, #40]	; (8008440 <HAL_RCC_ClockConfig+0x368>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4618      	mov	r0, r3
 800841c:	f7fa f9ba 	bl	8002794 <HAL_InitTick>
 8008420:	4603      	mov	r3, r0
 8008422:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008424:	7bfb      	ldrb	r3, [r7, #15]
}
 8008426:	4618      	mov	r0, r3
 8008428:	3718      	adds	r7, #24
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}
 800842e:	bf00      	nop
 8008430:	58024400 	.word	0x58024400
 8008434:	0800cc34 	.word	0x0800cc34
 8008438:	24000004 	.word	0x24000004
 800843c:	24000000 	.word	0x24000000
 8008440:	2400000c 	.word	0x2400000c

08008444 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008444:	b480      	push	{r7}
 8008446:	b089      	sub	sp, #36	; 0x24
 8008448:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800844a:	4bb3      	ldr	r3, [pc, #716]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800844c:	691b      	ldr	r3, [r3, #16]
 800844e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008452:	2b18      	cmp	r3, #24
 8008454:	f200 8155 	bhi.w	8008702 <HAL_RCC_GetSysClockFreq+0x2be>
 8008458:	a201      	add	r2, pc, #4	; (adr r2, 8008460 <HAL_RCC_GetSysClockFreq+0x1c>)
 800845a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800845e:	bf00      	nop
 8008460:	080084c5 	.word	0x080084c5
 8008464:	08008703 	.word	0x08008703
 8008468:	08008703 	.word	0x08008703
 800846c:	08008703 	.word	0x08008703
 8008470:	08008703 	.word	0x08008703
 8008474:	08008703 	.word	0x08008703
 8008478:	08008703 	.word	0x08008703
 800847c:	08008703 	.word	0x08008703
 8008480:	080084eb 	.word	0x080084eb
 8008484:	08008703 	.word	0x08008703
 8008488:	08008703 	.word	0x08008703
 800848c:	08008703 	.word	0x08008703
 8008490:	08008703 	.word	0x08008703
 8008494:	08008703 	.word	0x08008703
 8008498:	08008703 	.word	0x08008703
 800849c:	08008703 	.word	0x08008703
 80084a0:	080084f1 	.word	0x080084f1
 80084a4:	08008703 	.word	0x08008703
 80084a8:	08008703 	.word	0x08008703
 80084ac:	08008703 	.word	0x08008703
 80084b0:	08008703 	.word	0x08008703
 80084b4:	08008703 	.word	0x08008703
 80084b8:	08008703 	.word	0x08008703
 80084bc:	08008703 	.word	0x08008703
 80084c0:	080084f7 	.word	0x080084f7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80084c4:	4b94      	ldr	r3, [pc, #592]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f003 0320 	and.w	r3, r3, #32
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d009      	beq.n	80084e4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80084d0:	4b91      	ldr	r3, [pc, #580]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	08db      	lsrs	r3, r3, #3
 80084d6:	f003 0303 	and.w	r3, r3, #3
 80084da:	4a90      	ldr	r2, [pc, #576]	; (800871c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80084dc:	fa22 f303 	lsr.w	r3, r2, r3
 80084e0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80084e2:	e111      	b.n	8008708 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80084e4:	4b8d      	ldr	r3, [pc, #564]	; (800871c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80084e6:	61bb      	str	r3, [r7, #24]
      break;
 80084e8:	e10e      	b.n	8008708 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80084ea:	4b8d      	ldr	r3, [pc, #564]	; (8008720 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80084ec:	61bb      	str	r3, [r7, #24]
      break;
 80084ee:	e10b      	b.n	8008708 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80084f0:	4b8c      	ldr	r3, [pc, #560]	; (8008724 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80084f2:	61bb      	str	r3, [r7, #24]
      break;
 80084f4:	e108      	b.n	8008708 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80084f6:	4b88      	ldr	r3, [pc, #544]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084fa:	f003 0303 	and.w	r3, r3, #3
 80084fe:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008500:	4b85      	ldr	r3, [pc, #532]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008504:	091b      	lsrs	r3, r3, #4
 8008506:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800850a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800850c:	4b82      	ldr	r3, [pc, #520]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800850e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008510:	f003 0301 	and.w	r3, r3, #1
 8008514:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008516:	4b80      	ldr	r3, [pc, #512]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800851a:	08db      	lsrs	r3, r3, #3
 800851c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008520:	68fa      	ldr	r2, [r7, #12]
 8008522:	fb02 f303 	mul.w	r3, r2, r3
 8008526:	ee07 3a90 	vmov	s15, r3
 800852a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800852e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	2b00      	cmp	r3, #0
 8008536:	f000 80e1 	beq.w	80086fc <HAL_RCC_GetSysClockFreq+0x2b8>
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	2b02      	cmp	r3, #2
 800853e:	f000 8083 	beq.w	8008648 <HAL_RCC_GetSysClockFreq+0x204>
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	2b02      	cmp	r3, #2
 8008546:	f200 80a1 	bhi.w	800868c <HAL_RCC_GetSysClockFreq+0x248>
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d003      	beq.n	8008558 <HAL_RCC_GetSysClockFreq+0x114>
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	2b01      	cmp	r3, #1
 8008554:	d056      	beq.n	8008604 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008556:	e099      	b.n	800868c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008558:	4b6f      	ldr	r3, [pc, #444]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f003 0320 	and.w	r3, r3, #32
 8008560:	2b00      	cmp	r3, #0
 8008562:	d02d      	beq.n	80085c0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008564:	4b6c      	ldr	r3, [pc, #432]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	08db      	lsrs	r3, r3, #3
 800856a:	f003 0303 	and.w	r3, r3, #3
 800856e:	4a6b      	ldr	r2, [pc, #428]	; (800871c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008570:	fa22 f303 	lsr.w	r3, r2, r3
 8008574:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	ee07 3a90 	vmov	s15, r3
 800857c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	ee07 3a90 	vmov	s15, r3
 8008586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800858a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800858e:	4b62      	ldr	r3, [pc, #392]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008592:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008596:	ee07 3a90 	vmov	s15, r3
 800859a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800859e:	ed97 6a02 	vldr	s12, [r7, #8]
 80085a2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8008728 <HAL_RCC_GetSysClockFreq+0x2e4>
 80085a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80085b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085ba:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80085be:	e087      	b.n	80086d0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	ee07 3a90 	vmov	s15, r3
 80085c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085ca:	eddf 6a58 	vldr	s13, [pc, #352]	; 800872c <HAL_RCC_GetSysClockFreq+0x2e8>
 80085ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085d2:	4b51      	ldr	r3, [pc, #324]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80085d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085da:	ee07 3a90 	vmov	s15, r3
 80085de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80085e6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8008728 <HAL_RCC_GetSysClockFreq+0x2e4>
 80085ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80085f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008602:	e065      	b.n	80086d0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	ee07 3a90 	vmov	s15, r3
 800860a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800860e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8008730 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008612:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008616:	4b40      	ldr	r3, [pc, #256]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800861a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800861e:	ee07 3a90 	vmov	s15, r3
 8008622:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008626:	ed97 6a02 	vldr	s12, [r7, #8]
 800862a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8008728 <HAL_RCC_GetSysClockFreq+0x2e4>
 800862e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008632:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008636:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800863a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800863e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008642:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008646:	e043      	b.n	80086d0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008648:	693b      	ldr	r3, [r7, #16]
 800864a:	ee07 3a90 	vmov	s15, r3
 800864e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008652:	eddf 6a38 	vldr	s13, [pc, #224]	; 8008734 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008656:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800865a:	4b2f      	ldr	r3, [pc, #188]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800865c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800865e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008662:	ee07 3a90 	vmov	s15, r3
 8008666:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800866a:	ed97 6a02 	vldr	s12, [r7, #8]
 800866e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8008728 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008672:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008676:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800867a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800867e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008686:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800868a:	e021      	b.n	80086d0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	ee07 3a90 	vmov	s15, r3
 8008692:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008696:	eddf 6a26 	vldr	s13, [pc, #152]	; 8008730 <HAL_RCC_GetSysClockFreq+0x2ec>
 800869a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800869e:	4b1e      	ldr	r3, [pc, #120]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80086a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086a6:	ee07 3a90 	vmov	s15, r3
 80086aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80086b2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8008728 <HAL_RCC_GetSysClockFreq+0x2e4>
 80086b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80086c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80086ce:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80086d0:	4b11      	ldr	r3, [pc, #68]	; (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80086d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086d4:	0a5b      	lsrs	r3, r3, #9
 80086d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086da:	3301      	adds	r3, #1
 80086dc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	ee07 3a90 	vmov	s15, r3
 80086e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80086e8:	edd7 6a07 	vldr	s13, [r7, #28]
 80086ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80086f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80086f4:	ee17 3a90 	vmov	r3, s15
 80086f8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80086fa:	e005      	b.n	8008708 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80086fc:	2300      	movs	r3, #0
 80086fe:	61bb      	str	r3, [r7, #24]
      break;
 8008700:	e002      	b.n	8008708 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008702:	4b07      	ldr	r3, [pc, #28]	; (8008720 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008704:	61bb      	str	r3, [r7, #24]
      break;
 8008706:	bf00      	nop
  }

  return sysclockfreq;
 8008708:	69bb      	ldr	r3, [r7, #24]
}
 800870a:	4618      	mov	r0, r3
 800870c:	3724      	adds	r7, #36	; 0x24
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop
 8008718:	58024400 	.word	0x58024400
 800871c:	03d09000 	.word	0x03d09000
 8008720:	003d0900 	.word	0x003d0900
 8008724:	016e3600 	.word	0x016e3600
 8008728:	46000000 	.word	0x46000000
 800872c:	4c742400 	.word	0x4c742400
 8008730:	4a742400 	.word	0x4a742400
 8008734:	4bb71b00 	.word	0x4bb71b00

08008738 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b082      	sub	sp, #8
 800873c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800873e:	f7ff fe81 	bl	8008444 <HAL_RCC_GetSysClockFreq>
 8008742:	4602      	mov	r2, r0
 8008744:	4b10      	ldr	r3, [pc, #64]	; (8008788 <HAL_RCC_GetHCLKFreq+0x50>)
 8008746:	699b      	ldr	r3, [r3, #24]
 8008748:	0a1b      	lsrs	r3, r3, #8
 800874a:	f003 030f 	and.w	r3, r3, #15
 800874e:	490f      	ldr	r1, [pc, #60]	; (800878c <HAL_RCC_GetHCLKFreq+0x54>)
 8008750:	5ccb      	ldrb	r3, [r1, r3]
 8008752:	f003 031f 	and.w	r3, r3, #31
 8008756:	fa22 f303 	lsr.w	r3, r2, r3
 800875a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800875c:	4b0a      	ldr	r3, [pc, #40]	; (8008788 <HAL_RCC_GetHCLKFreq+0x50>)
 800875e:	699b      	ldr	r3, [r3, #24]
 8008760:	f003 030f 	and.w	r3, r3, #15
 8008764:	4a09      	ldr	r2, [pc, #36]	; (800878c <HAL_RCC_GetHCLKFreq+0x54>)
 8008766:	5cd3      	ldrb	r3, [r2, r3]
 8008768:	f003 031f 	and.w	r3, r3, #31
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	fa22 f303 	lsr.w	r3, r2, r3
 8008772:	4a07      	ldr	r2, [pc, #28]	; (8008790 <HAL_RCC_GetHCLKFreq+0x58>)
 8008774:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008776:	4a07      	ldr	r2, [pc, #28]	; (8008794 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800877c:	4b04      	ldr	r3, [pc, #16]	; (8008790 <HAL_RCC_GetHCLKFreq+0x58>)
 800877e:	681b      	ldr	r3, [r3, #0]
}
 8008780:	4618      	mov	r0, r3
 8008782:	3708      	adds	r7, #8
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}
 8008788:	58024400 	.word	0x58024400
 800878c:	0800cc34 	.word	0x0800cc34
 8008790:	24000004 	.word	0x24000004
 8008794:	24000000 	.word	0x24000000

08008798 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800879c:	f7ff ffcc 	bl	8008738 <HAL_RCC_GetHCLKFreq>
 80087a0:	4602      	mov	r2, r0
 80087a2:	4b06      	ldr	r3, [pc, #24]	; (80087bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80087a4:	69db      	ldr	r3, [r3, #28]
 80087a6:	091b      	lsrs	r3, r3, #4
 80087a8:	f003 0307 	and.w	r3, r3, #7
 80087ac:	4904      	ldr	r1, [pc, #16]	; (80087c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80087ae:	5ccb      	ldrb	r3, [r1, r3]
 80087b0:	f003 031f 	and.w	r3, r3, #31
 80087b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	bd80      	pop	{r7, pc}
 80087bc:	58024400 	.word	0x58024400
 80087c0:	0800cc34 	.word	0x0800cc34

080087c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80087c8:	f7ff ffb6 	bl	8008738 <HAL_RCC_GetHCLKFreq>
 80087cc:	4602      	mov	r2, r0
 80087ce:	4b06      	ldr	r3, [pc, #24]	; (80087e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80087d0:	69db      	ldr	r3, [r3, #28]
 80087d2:	0a1b      	lsrs	r3, r3, #8
 80087d4:	f003 0307 	and.w	r3, r3, #7
 80087d8:	4904      	ldr	r1, [pc, #16]	; (80087ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80087da:	5ccb      	ldrb	r3, [r1, r3]
 80087dc:	f003 031f 	and.w	r3, r3, #31
 80087e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	bd80      	pop	{r7, pc}
 80087e8:	58024400 	.word	0x58024400
 80087ec:	0800cc34 	.word	0x0800cc34

080087f0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80087f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80087f4:	b0ca      	sub	sp, #296	; 0x128
 80087f6:	af00      	add	r7, sp, #0
 80087f8:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80087fc:	2300      	movs	r3, #0
 80087fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008802:	2300      	movs	r3, #0
 8008804:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008808:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800880c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008810:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8008814:	2500      	movs	r5, #0
 8008816:	ea54 0305 	orrs.w	r3, r4, r5
 800881a:	d049      	beq.n	80088b0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800881c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008820:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008822:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008826:	d02f      	beq.n	8008888 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008828:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800882c:	d828      	bhi.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800882e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008832:	d01a      	beq.n	800886a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008834:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008838:	d822      	bhi.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800883a:	2b00      	cmp	r3, #0
 800883c:	d003      	beq.n	8008846 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800883e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008842:	d007      	beq.n	8008854 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008844:	e01c      	b.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008846:	4bb8      	ldr	r3, [pc, #736]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800884a:	4ab7      	ldr	r2, [pc, #732]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800884c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008850:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008852:	e01a      	b.n	800888a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008854:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008858:	3308      	adds	r3, #8
 800885a:	2102      	movs	r1, #2
 800885c:	4618      	mov	r0, r3
 800885e:	f002 fb61 	bl	800af24 <RCCEx_PLL2_Config>
 8008862:	4603      	mov	r3, r0
 8008864:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008868:	e00f      	b.n	800888a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800886a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800886e:	3328      	adds	r3, #40	; 0x28
 8008870:	2102      	movs	r1, #2
 8008872:	4618      	mov	r0, r3
 8008874:	f002 fc08 	bl	800b088 <RCCEx_PLL3_Config>
 8008878:	4603      	mov	r3, r0
 800887a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800887e:	e004      	b.n	800888a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008880:	2301      	movs	r3, #1
 8008882:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008886:	e000      	b.n	800888a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008888:	bf00      	nop
    }

    if (ret == HAL_OK)
 800888a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800888e:	2b00      	cmp	r3, #0
 8008890:	d10a      	bne.n	80088a8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008892:	4ba5      	ldr	r3, [pc, #660]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008894:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008896:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800889a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800889e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80088a0:	4aa1      	ldr	r2, [pc, #644]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80088a2:	430b      	orrs	r3, r1
 80088a4:	6513      	str	r3, [r2, #80]	; 0x50
 80088a6:	e003      	b.n	80088b0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088a8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80088ac:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80088b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80088b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b8:	f402 7880 	and.w	r8, r2, #256	; 0x100
 80088bc:	f04f 0900 	mov.w	r9, #0
 80088c0:	ea58 0309 	orrs.w	r3, r8, r9
 80088c4:	d047      	beq.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80088c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80088ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088cc:	2b04      	cmp	r3, #4
 80088ce:	d82a      	bhi.n	8008926 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80088d0:	a201      	add	r2, pc, #4	; (adr r2, 80088d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80088d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088d6:	bf00      	nop
 80088d8:	080088ed 	.word	0x080088ed
 80088dc:	080088fb 	.word	0x080088fb
 80088e0:	08008911 	.word	0x08008911
 80088e4:	0800892f 	.word	0x0800892f
 80088e8:	0800892f 	.word	0x0800892f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80088ec:	4b8e      	ldr	r3, [pc, #568]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80088ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088f0:	4a8d      	ldr	r2, [pc, #564]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80088f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80088f6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80088f8:	e01a      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80088fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80088fe:	3308      	adds	r3, #8
 8008900:	2100      	movs	r1, #0
 8008902:	4618      	mov	r0, r3
 8008904:	f002 fb0e 	bl	800af24 <RCCEx_PLL2_Config>
 8008908:	4603      	mov	r3, r0
 800890a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800890e:	e00f      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008910:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008914:	3328      	adds	r3, #40	; 0x28
 8008916:	2100      	movs	r1, #0
 8008918:	4618      	mov	r0, r3
 800891a:	f002 fbb5 	bl	800b088 <RCCEx_PLL3_Config>
 800891e:	4603      	mov	r3, r0
 8008920:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008924:	e004      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008926:	2301      	movs	r3, #1
 8008928:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800892c:	e000      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800892e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008930:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008934:	2b00      	cmp	r3, #0
 8008936:	d10a      	bne.n	800894e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008938:	4b7b      	ldr	r3, [pc, #492]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800893a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800893c:	f023 0107 	bic.w	r1, r3, #7
 8008940:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008946:	4a78      	ldr	r2, [pc, #480]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008948:	430b      	orrs	r3, r1
 800894a:	6513      	str	r3, [r2, #80]	; 0x50
 800894c:	e003      	b.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800894e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008952:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008956:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800895a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800895e:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8008962:	f04f 0b00 	mov.w	fp, #0
 8008966:	ea5a 030b 	orrs.w	r3, sl, fp
 800896a:	d04c      	beq.n	8008a06 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800896c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008972:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008976:	d030      	beq.n	80089da <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8008978:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800897c:	d829      	bhi.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800897e:	2bc0      	cmp	r3, #192	; 0xc0
 8008980:	d02d      	beq.n	80089de <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008982:	2bc0      	cmp	r3, #192	; 0xc0
 8008984:	d825      	bhi.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008986:	2b80      	cmp	r3, #128	; 0x80
 8008988:	d018      	beq.n	80089bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800898a:	2b80      	cmp	r3, #128	; 0x80
 800898c:	d821      	bhi.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800898e:	2b00      	cmp	r3, #0
 8008990:	d002      	beq.n	8008998 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8008992:	2b40      	cmp	r3, #64	; 0x40
 8008994:	d007      	beq.n	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8008996:	e01c      	b.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008998:	4b63      	ldr	r3, [pc, #396]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800899a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800899c:	4a62      	ldr	r2, [pc, #392]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800899e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80089a2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80089a4:	e01c      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80089a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80089aa:	3308      	adds	r3, #8
 80089ac:	2100      	movs	r1, #0
 80089ae:	4618      	mov	r0, r3
 80089b0:	f002 fab8 	bl	800af24 <RCCEx_PLL2_Config>
 80089b4:	4603      	mov	r3, r0
 80089b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80089ba:	e011      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80089bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80089c0:	3328      	adds	r3, #40	; 0x28
 80089c2:	2100      	movs	r1, #0
 80089c4:	4618      	mov	r0, r3
 80089c6:	f002 fb5f 	bl	800b088 <RCCEx_PLL3_Config>
 80089ca:	4603      	mov	r3, r0
 80089cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80089d0:	e006      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80089d8:	e002      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80089da:	bf00      	nop
 80089dc:	e000      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80089de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089e0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d10a      	bne.n	80089fe <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80089e8:	4b4f      	ldr	r3, [pc, #316]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80089ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089ec:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 80089f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80089f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089f6:	4a4c      	ldr	r2, [pc, #304]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80089f8:	430b      	orrs	r3, r1
 80089fa:	6513      	str	r3, [r2, #80]	; 0x50
 80089fc:	e003      	b.n	8008a06 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008a02:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a0e:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8008a12:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8008a16:	2300      	movs	r3, #0
 8008a18:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8008a1c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8008a20:	460b      	mov	r3, r1
 8008a22:	4313      	orrs	r3, r2
 8008a24:	d053      	beq.n	8008ace <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008a2a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008a2e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008a32:	d035      	beq.n	8008aa0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8008a34:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008a38:	d82e      	bhi.n	8008a98 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008a3a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8008a3e:	d031      	beq.n	8008aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8008a40:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8008a44:	d828      	bhi.n	8008a98 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008a46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008a4a:	d01a      	beq.n	8008a82 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8008a4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008a50:	d822      	bhi.n	8008a98 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d003      	beq.n	8008a5e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8008a56:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008a5a:	d007      	beq.n	8008a6c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8008a5c:	e01c      	b.n	8008a98 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a5e:	4b32      	ldr	r3, [pc, #200]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a62:	4a31      	ldr	r2, [pc, #196]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008a64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008a68:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008a6a:	e01c      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008a70:	3308      	adds	r3, #8
 8008a72:	2100      	movs	r1, #0
 8008a74:	4618      	mov	r0, r3
 8008a76:	f002 fa55 	bl	800af24 <RCCEx_PLL2_Config>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008a80:	e011      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008a86:	3328      	adds	r3, #40	; 0x28
 8008a88:	2100      	movs	r1, #0
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f002 fafc 	bl	800b088 <RCCEx_PLL3_Config>
 8008a90:	4603      	mov	r3, r0
 8008a92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008a96:	e006      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008a98:	2301      	movs	r3, #1
 8008a9a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008a9e:	e002      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008aa0:	bf00      	nop
 8008aa2:	e000      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008aa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008aa6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d10b      	bne.n	8008ac6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008aae:	4b1e      	ldr	r3, [pc, #120]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ab2:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8008ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008aba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008abe:	4a1a      	ldr	r2, [pc, #104]	; (8008b28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ac0:	430b      	orrs	r3, r1
 8008ac2:	6593      	str	r3, [r2, #88]	; 0x58
 8008ac4:	e003      	b.n	8008ace <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ac6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008aca:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad6:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8008ada:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008ade:	2300      	movs	r3, #0
 8008ae0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008ae4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8008ae8:	460b      	mov	r3, r1
 8008aea:	4313      	orrs	r3, r2
 8008aec:	d056      	beq.n	8008b9c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008af2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008af6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008afa:	d038      	beq.n	8008b6e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008afc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008b00:	d831      	bhi.n	8008b66 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008b02:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008b06:	d034      	beq.n	8008b72 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8008b08:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008b0c:	d82b      	bhi.n	8008b66 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008b0e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008b12:	d01d      	beq.n	8008b50 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8008b14:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008b18:	d825      	bhi.n	8008b66 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d006      	beq.n	8008b2c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8008b1e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008b22:	d00a      	beq.n	8008b3a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008b24:	e01f      	b.n	8008b66 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008b26:	bf00      	nop
 8008b28:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b2c:	4ba2      	ldr	r3, [pc, #648]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b30:	4aa1      	ldr	r2, [pc, #644]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008b32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008b36:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008b38:	e01c      	b.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008b3e:	3308      	adds	r3, #8
 8008b40:	2100      	movs	r1, #0
 8008b42:	4618      	mov	r0, r3
 8008b44:	f002 f9ee 	bl	800af24 <RCCEx_PLL2_Config>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008b4e:	e011      	b.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008b54:	3328      	adds	r3, #40	; 0x28
 8008b56:	2100      	movs	r1, #0
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f002 fa95 	bl	800b088 <RCCEx_PLL3_Config>
 8008b5e:	4603      	mov	r3, r0
 8008b60:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008b64:	e006      	b.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008b66:	2301      	movs	r3, #1
 8008b68:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008b6c:	e002      	b.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8008b6e:	bf00      	nop
 8008b70:	e000      	b.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8008b72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b74:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d10b      	bne.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008b7c:	4b8e      	ldr	r3, [pc, #568]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b80:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8008b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008b88:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008b8c:	4a8a      	ldr	r2, [pc, #552]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008b8e:	430b      	orrs	r3, r1
 8008b90:	6593      	str	r3, [r2, #88]	; 0x58
 8008b92:	e003      	b.n	8008b9c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b94:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008b98:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba4:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8008ba8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008bac:	2300      	movs	r3, #0
 8008bae:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008bb2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8008bb6:	460b      	mov	r3, r1
 8008bb8:	4313      	orrs	r3, r2
 8008bba:	d03a      	beq.n	8008c32 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8008bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bc2:	2b30      	cmp	r3, #48	; 0x30
 8008bc4:	d01f      	beq.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8008bc6:	2b30      	cmp	r3, #48	; 0x30
 8008bc8:	d819      	bhi.n	8008bfe <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008bca:	2b20      	cmp	r3, #32
 8008bcc:	d00c      	beq.n	8008be8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8008bce:	2b20      	cmp	r3, #32
 8008bd0:	d815      	bhi.n	8008bfe <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d019      	beq.n	8008c0a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8008bd6:	2b10      	cmp	r3, #16
 8008bd8:	d111      	bne.n	8008bfe <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008bda:	4b77      	ldr	r3, [pc, #476]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bde:	4a76      	ldr	r2, [pc, #472]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008be4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8008be6:	e011      	b.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008bec:	3308      	adds	r3, #8
 8008bee:	2102      	movs	r1, #2
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f002 f997 	bl	800af24 <RCCEx_PLL2_Config>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8008bfc:	e006      	b.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008bfe:	2301      	movs	r3, #1
 8008c00:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008c04:	e002      	b.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8008c06:	bf00      	nop
 8008c08:	e000      	b.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8008c0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c0c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d10a      	bne.n	8008c2a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008c14:	4b68      	ldr	r3, [pc, #416]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008c16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c18:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8008c1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c22:	4a65      	ldr	r2, [pc, #404]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008c24:	430b      	orrs	r3, r1
 8008c26:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008c28:	e003      	b.n	8008c32 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c2a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008c2e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c3a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8008c3e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008c42:	2300      	movs	r3, #0
 8008c44:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008c48:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8008c4c:	460b      	mov	r3, r1
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	d051      	beq.n	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8008c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008c56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c58:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c5c:	d035      	beq.n	8008cca <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8008c5e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c62:	d82e      	bhi.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008c64:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008c68:	d031      	beq.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8008c6a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008c6e:	d828      	bhi.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008c70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c74:	d01a      	beq.n	8008cac <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8008c76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c7a:	d822      	bhi.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d003      	beq.n	8008c88 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8008c80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c84:	d007      	beq.n	8008c96 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8008c86:	e01c      	b.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008c88:	4b4b      	ldr	r3, [pc, #300]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c8c:	4a4a      	ldr	r2, [pc, #296]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008c8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008c92:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008c94:	e01c      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008c9a:	3308      	adds	r3, #8
 8008c9c:	2100      	movs	r1, #0
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f002 f940 	bl	800af24 <RCCEx_PLL2_Config>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008caa:	e011      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008cb0:	3328      	adds	r3, #40	; 0x28
 8008cb2:	2100      	movs	r1, #0
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	f002 f9e7 	bl	800b088 <RCCEx_PLL3_Config>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008cc0:	e006      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008cc8:	e002      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8008cca:	bf00      	nop
 8008ccc:	e000      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8008cce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cd0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d10a      	bne.n	8008cee <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008cd8:	4b37      	ldr	r3, [pc, #220]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008cda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cdc:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8008ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ce4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ce6:	4a34      	ldr	r2, [pc, #208]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008ce8:	430b      	orrs	r3, r1
 8008cea:	6513      	str	r3, [r2, #80]	; 0x50
 8008cec:	e003      	b.n	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008cf2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfe:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8008d02:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008d06:	2300      	movs	r3, #0
 8008d08:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008d0c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8008d10:	460b      	mov	r3, r1
 8008d12:	4313      	orrs	r3, r2
 8008d14:	d056      	beq.n	8008dc4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8008d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d1a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008d20:	d033      	beq.n	8008d8a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8008d22:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008d26:	d82c      	bhi.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008d28:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008d2c:	d02f      	beq.n	8008d8e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8008d2e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008d32:	d826      	bhi.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008d34:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008d38:	d02b      	beq.n	8008d92 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8008d3a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008d3e:	d820      	bhi.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008d40:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008d44:	d012      	beq.n	8008d6c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8008d46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008d4a:	d81a      	bhi.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d022      	beq.n	8008d96 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8008d50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d54:	d115      	bne.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d5a:	3308      	adds	r3, #8
 8008d5c:	2101      	movs	r1, #1
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f002 f8e0 	bl	800af24 <RCCEx_PLL2_Config>
 8008d64:	4603      	mov	r3, r0
 8008d66:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008d6a:	e015      	b.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d70:	3328      	adds	r3, #40	; 0x28
 8008d72:	2101      	movs	r1, #1
 8008d74:	4618      	mov	r0, r3
 8008d76:	f002 f987 	bl	800b088 <RCCEx_PLL3_Config>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008d80:	e00a      	b.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d82:	2301      	movs	r3, #1
 8008d84:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008d88:	e006      	b.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008d8a:	bf00      	nop
 8008d8c:	e004      	b.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008d8e:	bf00      	nop
 8008d90:	e002      	b.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008d92:	bf00      	nop
 8008d94:	e000      	b.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008d96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d98:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d10d      	bne.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008da0:	4b05      	ldr	r3, [pc, #20]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008da2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008da4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8008da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008dac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008dae:	4a02      	ldr	r2, [pc, #8]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008db0:	430b      	orrs	r3, r1
 8008db2:	6513      	str	r3, [r2, #80]	; 0x50
 8008db4:	e006      	b.n	8008dc4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008db6:	bf00      	nop
 8008db8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008dc0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dcc:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8008dd0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008dda:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8008dde:	460b      	mov	r3, r1
 8008de0:	4313      	orrs	r3, r2
 8008de2:	d055      	beq.n	8008e90 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008de8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008dec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008df0:	d033      	beq.n	8008e5a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8008df2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008df6:	d82c      	bhi.n	8008e52 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008df8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008dfc:	d02f      	beq.n	8008e5e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8008dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e02:	d826      	bhi.n	8008e52 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008e04:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008e08:	d02b      	beq.n	8008e62 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8008e0a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008e0e:	d820      	bhi.n	8008e52 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008e10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008e14:	d012      	beq.n	8008e3c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8008e16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008e1a:	d81a      	bhi.n	8008e52 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d022      	beq.n	8008e66 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8008e20:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008e24:	d115      	bne.n	8008e52 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008e2a:	3308      	adds	r3, #8
 8008e2c:	2101      	movs	r1, #1
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f002 f878 	bl	800af24 <RCCEx_PLL2_Config>
 8008e34:	4603      	mov	r3, r0
 8008e36:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008e3a:	e015      	b.n	8008e68 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008e40:	3328      	adds	r3, #40	; 0x28
 8008e42:	2101      	movs	r1, #1
 8008e44:	4618      	mov	r0, r3
 8008e46:	f002 f91f 	bl	800b088 <RCCEx_PLL3_Config>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008e50:	e00a      	b.n	8008e68 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008e52:	2301      	movs	r3, #1
 8008e54:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008e58:	e006      	b.n	8008e68 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008e5a:	bf00      	nop
 8008e5c:	e004      	b.n	8008e68 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008e5e:	bf00      	nop
 8008e60:	e002      	b.n	8008e68 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008e62:	bf00      	nop
 8008e64:	e000      	b.n	8008e68 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008e66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e68:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d10b      	bne.n	8008e88 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008e70:	4ba3      	ldr	r3, [pc, #652]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e74:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8008e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008e7c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008e80:	4a9f      	ldr	r2, [pc, #636]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008e82:	430b      	orrs	r3, r1
 8008e84:	6593      	str	r3, [r2, #88]	; 0x58
 8008e86:	e003      	b.n	8008e90 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e88:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008e8c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e98:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8008e9c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008ea6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008eaa:	460b      	mov	r3, r1
 8008eac:	4313      	orrs	r3, r2
 8008eae:	d037      	beq.n	8008f20 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008eb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008eb6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008eba:	d00e      	beq.n	8008eda <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8008ebc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008ec0:	d816      	bhi.n	8008ef0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d018      	beq.n	8008ef8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8008ec6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008eca:	d111      	bne.n	8008ef0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ecc:	4b8c      	ldr	r3, [pc, #560]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ed0:	4a8b      	ldr	r2, [pc, #556]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008ed2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008ed6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008ed8:	e00f      	b.n	8008efa <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ede:	3308      	adds	r3, #8
 8008ee0:	2101      	movs	r1, #1
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f002 f81e 	bl	800af24 <RCCEx_PLL2_Config>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008eee:	e004      	b.n	8008efa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008ef0:	2301      	movs	r3, #1
 8008ef2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008ef6:	e000      	b.n	8008efa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8008ef8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008efa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d10a      	bne.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008f02:	4b7f      	ldr	r3, [pc, #508]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f06:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8008f0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f10:	4a7b      	ldr	r2, [pc, #492]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f12:	430b      	orrs	r3, r1
 8008f14:	6513      	str	r3, [r2, #80]	; 0x50
 8008f16:	e003      	b.n	8008f20 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f18:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008f1c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f28:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8008f2c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008f30:	2300      	movs	r3, #0
 8008f32:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8008f36:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8008f3a:	460b      	mov	r3, r1
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	d039      	beq.n	8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008f46:	2b03      	cmp	r3, #3
 8008f48:	d81c      	bhi.n	8008f84 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8008f4a:	a201      	add	r2, pc, #4	; (adr r2, 8008f50 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8008f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f50:	08008f8d 	.word	0x08008f8d
 8008f54:	08008f61 	.word	0x08008f61
 8008f58:	08008f6f 	.word	0x08008f6f
 8008f5c:	08008f8d 	.word	0x08008f8d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f60:	4b67      	ldr	r3, [pc, #412]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f64:	4a66      	ldr	r2, [pc, #408]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008f6a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008f6c:	e00f      	b.n	8008f8e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f72:	3308      	adds	r3, #8
 8008f74:	2102      	movs	r1, #2
 8008f76:	4618      	mov	r0, r3
 8008f78:	f001 ffd4 	bl	800af24 <RCCEx_PLL2_Config>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008f82:	e004      	b.n	8008f8e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008f84:	2301      	movs	r3, #1
 8008f86:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008f8a:	e000      	b.n	8008f8e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8008f8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f8e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d10a      	bne.n	8008fac <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008f96:	4b5a      	ldr	r3, [pc, #360]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f9a:	f023 0103 	bic.w	r1, r3, #3
 8008f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008fa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008fa4:	4a56      	ldr	r2, [pc, #344]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008fa6:	430b      	orrs	r3, r1
 8008fa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008faa:	e003      	b.n	8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008fb0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fbc:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8008fc0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008fca:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8008fce:	460b      	mov	r3, r1
 8008fd0:	4313      	orrs	r3, r2
 8008fd2:	f000 809f 	beq.w	8009114 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008fd6:	4b4b      	ldr	r3, [pc, #300]	; (8009104 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a4a      	ldr	r2, [pc, #296]	; (8009104 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008fdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fe0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008fe2:	f7f9 fc21 	bl	8002828 <HAL_GetTick>
 8008fe6:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008fea:	e00b      	b.n	8009004 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008fec:	f7f9 fc1c 	bl	8002828 <HAL_GetTick>
 8008ff0:	4602      	mov	r2, r0
 8008ff2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8008ff6:	1ad3      	subs	r3, r2, r3
 8008ff8:	2b64      	cmp	r3, #100	; 0x64
 8008ffa:	d903      	bls.n	8009004 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8008ffc:	2303      	movs	r3, #3
 8008ffe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009002:	e005      	b.n	8009010 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009004:	4b3f      	ldr	r3, [pc, #252]	; (8009104 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800900c:	2b00      	cmp	r3, #0
 800900e:	d0ed      	beq.n	8008fec <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009010:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009014:	2b00      	cmp	r3, #0
 8009016:	d179      	bne.n	800910c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009018:	4b39      	ldr	r3, [pc, #228]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800901a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800901c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009020:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009024:	4053      	eors	r3, r2
 8009026:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800902a:	2b00      	cmp	r3, #0
 800902c:	d015      	beq.n	800905a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800902e:	4b34      	ldr	r3, [pc, #208]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009032:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009036:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800903a:	4b31      	ldr	r3, [pc, #196]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800903c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800903e:	4a30      	ldr	r2, [pc, #192]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009040:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009044:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009046:	4b2e      	ldr	r3, [pc, #184]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800904a:	4a2d      	ldr	r2, [pc, #180]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800904c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009050:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009052:	4a2b      	ldr	r2, [pc, #172]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009054:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8009058:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800905a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800905e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009062:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009066:	d118      	bne.n	800909a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009068:	f7f9 fbde 	bl	8002828 <HAL_GetTick>
 800906c:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009070:	e00d      	b.n	800908e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009072:	f7f9 fbd9 	bl	8002828 <HAL_GetTick>
 8009076:	4602      	mov	r2, r0
 8009078:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800907c:	1ad2      	subs	r2, r2, r3
 800907e:	f241 3388 	movw	r3, #5000	; 0x1388
 8009082:	429a      	cmp	r2, r3
 8009084:	d903      	bls.n	800908e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8009086:	2303      	movs	r3, #3
 8009088:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800908c:	e005      	b.n	800909a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800908e:	4b1c      	ldr	r3, [pc, #112]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009092:	f003 0302 	and.w	r3, r3, #2
 8009096:	2b00      	cmp	r3, #0
 8009098:	d0eb      	beq.n	8009072 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800909a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d129      	bne.n	80090f6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80090a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80090a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80090aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80090ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80090b2:	d10e      	bne.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80090b4:	4b12      	ldr	r3, [pc, #72]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80090b6:	691b      	ldr	r3, [r3, #16]
 80090b8:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 80090bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80090c0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80090c4:	091a      	lsrs	r2, r3, #4
 80090c6:	4b10      	ldr	r3, [pc, #64]	; (8009108 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80090c8:	4013      	ands	r3, r2
 80090ca:	4a0d      	ldr	r2, [pc, #52]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80090cc:	430b      	orrs	r3, r1
 80090ce:	6113      	str	r3, [r2, #16]
 80090d0:	e005      	b.n	80090de <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80090d2:	4b0b      	ldr	r3, [pc, #44]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80090d4:	691b      	ldr	r3, [r3, #16]
 80090d6:	4a0a      	ldr	r2, [pc, #40]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80090d8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80090dc:	6113      	str	r3, [r2, #16]
 80090de:	4b08      	ldr	r3, [pc, #32]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80090e0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80090e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80090e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80090ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80090ee:	4a04      	ldr	r2, [pc, #16]	; (8009100 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80090f0:	430b      	orrs	r3, r1
 80090f2:	6713      	str	r3, [r2, #112]	; 0x70
 80090f4:	e00e      	b.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80090f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80090fa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 80090fe:	e009      	b.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009100:	58024400 	.word	0x58024400
 8009104:	58024800 	.word	0x58024800
 8009108:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800910c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009110:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009114:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800911c:	f002 0301 	and.w	r3, r2, #1
 8009120:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009124:	2300      	movs	r3, #0
 8009126:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800912a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800912e:	460b      	mov	r3, r1
 8009130:	4313      	orrs	r3, r2
 8009132:	f000 8089 	beq.w	8009248 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009136:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800913a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800913c:	2b28      	cmp	r3, #40	; 0x28
 800913e:	d86b      	bhi.n	8009218 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009140:	a201      	add	r2, pc, #4	; (adr r2, 8009148 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009146:	bf00      	nop
 8009148:	08009221 	.word	0x08009221
 800914c:	08009219 	.word	0x08009219
 8009150:	08009219 	.word	0x08009219
 8009154:	08009219 	.word	0x08009219
 8009158:	08009219 	.word	0x08009219
 800915c:	08009219 	.word	0x08009219
 8009160:	08009219 	.word	0x08009219
 8009164:	08009219 	.word	0x08009219
 8009168:	080091ed 	.word	0x080091ed
 800916c:	08009219 	.word	0x08009219
 8009170:	08009219 	.word	0x08009219
 8009174:	08009219 	.word	0x08009219
 8009178:	08009219 	.word	0x08009219
 800917c:	08009219 	.word	0x08009219
 8009180:	08009219 	.word	0x08009219
 8009184:	08009219 	.word	0x08009219
 8009188:	08009203 	.word	0x08009203
 800918c:	08009219 	.word	0x08009219
 8009190:	08009219 	.word	0x08009219
 8009194:	08009219 	.word	0x08009219
 8009198:	08009219 	.word	0x08009219
 800919c:	08009219 	.word	0x08009219
 80091a0:	08009219 	.word	0x08009219
 80091a4:	08009219 	.word	0x08009219
 80091a8:	08009221 	.word	0x08009221
 80091ac:	08009219 	.word	0x08009219
 80091b0:	08009219 	.word	0x08009219
 80091b4:	08009219 	.word	0x08009219
 80091b8:	08009219 	.word	0x08009219
 80091bc:	08009219 	.word	0x08009219
 80091c0:	08009219 	.word	0x08009219
 80091c4:	08009219 	.word	0x08009219
 80091c8:	08009221 	.word	0x08009221
 80091cc:	08009219 	.word	0x08009219
 80091d0:	08009219 	.word	0x08009219
 80091d4:	08009219 	.word	0x08009219
 80091d8:	08009219 	.word	0x08009219
 80091dc:	08009219 	.word	0x08009219
 80091e0:	08009219 	.word	0x08009219
 80091e4:	08009219 	.word	0x08009219
 80091e8:	08009221 	.word	0x08009221
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80091ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80091f0:	3308      	adds	r3, #8
 80091f2:	2101      	movs	r1, #1
 80091f4:	4618      	mov	r0, r3
 80091f6:	f001 fe95 	bl	800af24 <RCCEx_PLL2_Config>
 80091fa:	4603      	mov	r3, r0
 80091fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009200:	e00f      	b.n	8009222 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009202:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009206:	3328      	adds	r3, #40	; 0x28
 8009208:	2101      	movs	r1, #1
 800920a:	4618      	mov	r0, r3
 800920c:	f001 ff3c 	bl	800b088 <RCCEx_PLL3_Config>
 8009210:	4603      	mov	r3, r0
 8009212:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009216:	e004      	b.n	8009222 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009218:	2301      	movs	r3, #1
 800921a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800921e:	e000      	b.n	8009222 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009220:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009222:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009226:	2b00      	cmp	r3, #0
 8009228:	d10a      	bne.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800922a:	4bbf      	ldr	r3, [pc, #764]	; (8009528 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800922c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800922e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8009232:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009236:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009238:	4abb      	ldr	r2, [pc, #748]	; (8009528 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800923a:	430b      	orrs	r3, r1
 800923c:	6553      	str	r3, [r2, #84]	; 0x54
 800923e:	e003      	b.n	8009248 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009240:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009244:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009248:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800924c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009250:	f002 0302 	and.w	r3, r2, #2
 8009254:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009258:	2300      	movs	r3, #0
 800925a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800925e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8009262:	460b      	mov	r3, r1
 8009264:	4313      	orrs	r3, r2
 8009266:	d041      	beq.n	80092ec <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009268:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800926c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800926e:	2b05      	cmp	r3, #5
 8009270:	d824      	bhi.n	80092bc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8009272:	a201      	add	r2, pc, #4	; (adr r2, 8009278 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009278:	080092c5 	.word	0x080092c5
 800927c:	08009291 	.word	0x08009291
 8009280:	080092a7 	.word	0x080092a7
 8009284:	080092c5 	.word	0x080092c5
 8009288:	080092c5 	.word	0x080092c5
 800928c:	080092c5 	.word	0x080092c5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009290:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009294:	3308      	adds	r3, #8
 8009296:	2101      	movs	r1, #1
 8009298:	4618      	mov	r0, r3
 800929a:	f001 fe43 	bl	800af24 <RCCEx_PLL2_Config>
 800929e:	4603      	mov	r3, r0
 80092a0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80092a4:	e00f      	b.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80092a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80092aa:	3328      	adds	r3, #40	; 0x28
 80092ac:	2101      	movs	r1, #1
 80092ae:	4618      	mov	r0, r3
 80092b0:	f001 feea 	bl	800b088 <RCCEx_PLL3_Config>
 80092b4:	4603      	mov	r3, r0
 80092b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80092ba:	e004      	b.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80092bc:	2301      	movs	r3, #1
 80092be:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80092c2:	e000      	b.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80092c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092c6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d10a      	bne.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80092ce:	4b96      	ldr	r3, [pc, #600]	; (8009528 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80092d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80092d2:	f023 0107 	bic.w	r1, r3, #7
 80092d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80092da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092dc:	4a92      	ldr	r2, [pc, #584]	; (8009528 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80092de:	430b      	orrs	r3, r1
 80092e0:	6553      	str	r3, [r2, #84]	; 0x54
 80092e2:	e003      	b.n	80092ec <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092e4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80092e8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80092ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80092f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092f4:	f002 0304 	and.w	r3, r2, #4
 80092f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80092fc:	2300      	movs	r3, #0
 80092fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009302:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8009306:	460b      	mov	r3, r1
 8009308:	4313      	orrs	r3, r2
 800930a:	d044      	beq.n	8009396 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800930c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009310:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009314:	2b05      	cmp	r3, #5
 8009316:	d825      	bhi.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8009318:	a201      	add	r2, pc, #4	; (adr r2, 8009320 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800931a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800931e:	bf00      	nop
 8009320:	0800936d 	.word	0x0800936d
 8009324:	08009339 	.word	0x08009339
 8009328:	0800934f 	.word	0x0800934f
 800932c:	0800936d 	.word	0x0800936d
 8009330:	0800936d 	.word	0x0800936d
 8009334:	0800936d 	.word	0x0800936d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009338:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800933c:	3308      	adds	r3, #8
 800933e:	2101      	movs	r1, #1
 8009340:	4618      	mov	r0, r3
 8009342:	f001 fdef 	bl	800af24 <RCCEx_PLL2_Config>
 8009346:	4603      	mov	r3, r0
 8009348:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800934c:	e00f      	b.n	800936e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800934e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009352:	3328      	adds	r3, #40	; 0x28
 8009354:	2101      	movs	r1, #1
 8009356:	4618      	mov	r0, r3
 8009358:	f001 fe96 	bl	800b088 <RCCEx_PLL3_Config>
 800935c:	4603      	mov	r3, r0
 800935e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009362:	e004      	b.n	800936e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009364:	2301      	movs	r3, #1
 8009366:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800936a:	e000      	b.n	800936e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800936c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800936e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009372:	2b00      	cmp	r3, #0
 8009374:	d10b      	bne.n	800938e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009376:	4b6c      	ldr	r3, [pc, #432]	; (8009528 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800937a:	f023 0107 	bic.w	r1, r3, #7
 800937e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009382:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009386:	4a68      	ldr	r2, [pc, #416]	; (8009528 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009388:	430b      	orrs	r3, r1
 800938a:	6593      	str	r3, [r2, #88]	; 0x58
 800938c:	e003      	b.n	8009396 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800938e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009392:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009396:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800939a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800939e:	f002 0320 	and.w	r3, r2, #32
 80093a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80093a6:	2300      	movs	r3, #0
 80093a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80093ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80093b0:	460b      	mov	r3, r1
 80093b2:	4313      	orrs	r3, r2
 80093b4:	d055      	beq.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80093b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80093ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80093be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80093c2:	d033      	beq.n	800942c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80093c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80093c8:	d82c      	bhi.n	8009424 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80093ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093ce:	d02f      	beq.n	8009430 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80093d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093d4:	d826      	bhi.n	8009424 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80093d6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80093da:	d02b      	beq.n	8009434 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80093dc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80093e0:	d820      	bhi.n	8009424 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80093e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093e6:	d012      	beq.n	800940e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80093e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093ec:	d81a      	bhi.n	8009424 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d022      	beq.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80093f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80093f6:	d115      	bne.n	8009424 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80093f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80093fc:	3308      	adds	r3, #8
 80093fe:	2100      	movs	r1, #0
 8009400:	4618      	mov	r0, r3
 8009402:	f001 fd8f 	bl	800af24 <RCCEx_PLL2_Config>
 8009406:	4603      	mov	r3, r0
 8009408:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800940c:	e015      	b.n	800943a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800940e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009412:	3328      	adds	r3, #40	; 0x28
 8009414:	2102      	movs	r1, #2
 8009416:	4618      	mov	r0, r3
 8009418:	f001 fe36 	bl	800b088 <RCCEx_PLL3_Config>
 800941c:	4603      	mov	r3, r0
 800941e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009422:	e00a      	b.n	800943a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009424:	2301      	movs	r3, #1
 8009426:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800942a:	e006      	b.n	800943a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800942c:	bf00      	nop
 800942e:	e004      	b.n	800943a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009430:	bf00      	nop
 8009432:	e002      	b.n	800943a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009434:	bf00      	nop
 8009436:	e000      	b.n	800943a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009438:	bf00      	nop
    }

    if (ret == HAL_OK)
 800943a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800943e:	2b00      	cmp	r3, #0
 8009440:	d10b      	bne.n	800945a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009442:	4b39      	ldr	r3, [pc, #228]	; (8009528 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009446:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800944a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800944e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009452:	4a35      	ldr	r2, [pc, #212]	; (8009528 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009454:	430b      	orrs	r3, r1
 8009456:	6553      	str	r3, [r2, #84]	; 0x54
 8009458:	e003      	b.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800945a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800945e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009462:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800946a:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800946e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009472:	2300      	movs	r3, #0
 8009474:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009478:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800947c:	460b      	mov	r3, r1
 800947e:	4313      	orrs	r3, r2
 8009480:	d058      	beq.n	8009534 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009482:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009486:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800948a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800948e:	d033      	beq.n	80094f8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009490:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009494:	d82c      	bhi.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009496:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800949a:	d02f      	beq.n	80094fc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800949c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094a0:	d826      	bhi.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80094a2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80094a6:	d02b      	beq.n	8009500 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80094a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80094ac:	d820      	bhi.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80094ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80094b2:	d012      	beq.n	80094da <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80094b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80094b8:	d81a      	bhi.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d022      	beq.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80094be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094c2:	d115      	bne.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80094c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80094c8:	3308      	adds	r3, #8
 80094ca:	2100      	movs	r1, #0
 80094cc:	4618      	mov	r0, r3
 80094ce:	f001 fd29 	bl	800af24 <RCCEx_PLL2_Config>
 80094d2:	4603      	mov	r3, r0
 80094d4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80094d8:	e015      	b.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80094da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80094de:	3328      	adds	r3, #40	; 0x28
 80094e0:	2102      	movs	r1, #2
 80094e2:	4618      	mov	r0, r3
 80094e4:	f001 fdd0 	bl	800b088 <RCCEx_PLL3_Config>
 80094e8:	4603      	mov	r3, r0
 80094ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80094ee:	e00a      	b.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80094f0:	2301      	movs	r3, #1
 80094f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80094f6:	e006      	b.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80094f8:	bf00      	nop
 80094fa:	e004      	b.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80094fc:	bf00      	nop
 80094fe:	e002      	b.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009500:	bf00      	nop
 8009502:	e000      	b.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009504:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009506:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800950a:	2b00      	cmp	r3, #0
 800950c:	d10e      	bne.n	800952c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800950e:	4b06      	ldr	r3, [pc, #24]	; (8009528 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009512:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8009516:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800951a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800951e:	4a02      	ldr	r2, [pc, #8]	; (8009528 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009520:	430b      	orrs	r3, r1
 8009522:	6593      	str	r3, [r2, #88]	; 0x58
 8009524:	e006      	b.n	8009534 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8009526:	bf00      	nop
 8009528:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800952c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009530:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009534:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800953c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8009540:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009544:	2300      	movs	r3, #0
 8009546:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800954a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800954e:	460b      	mov	r3, r1
 8009550:	4313      	orrs	r3, r2
 8009552:	d055      	beq.n	8009600 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009554:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009558:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800955c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8009560:	d033      	beq.n	80095ca <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8009562:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8009566:	d82c      	bhi.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009568:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800956c:	d02f      	beq.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800956e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009572:	d826      	bhi.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009574:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8009578:	d02b      	beq.n	80095d2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800957a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800957e:	d820      	bhi.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009580:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009584:	d012      	beq.n	80095ac <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8009586:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800958a:	d81a      	bhi.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800958c:	2b00      	cmp	r3, #0
 800958e:	d022      	beq.n	80095d6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8009590:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009594:	d115      	bne.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009596:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800959a:	3308      	adds	r3, #8
 800959c:	2100      	movs	r1, #0
 800959e:	4618      	mov	r0, r3
 80095a0:	f001 fcc0 	bl	800af24 <RCCEx_PLL2_Config>
 80095a4:	4603      	mov	r3, r0
 80095a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80095aa:	e015      	b.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80095ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80095b0:	3328      	adds	r3, #40	; 0x28
 80095b2:	2102      	movs	r1, #2
 80095b4:	4618      	mov	r0, r3
 80095b6:	f001 fd67 	bl	800b088 <RCCEx_PLL3_Config>
 80095ba:	4603      	mov	r3, r0
 80095bc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80095c0:	e00a      	b.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80095c2:	2301      	movs	r3, #1
 80095c4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80095c8:	e006      	b.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80095ca:	bf00      	nop
 80095cc:	e004      	b.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80095ce:	bf00      	nop
 80095d0:	e002      	b.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80095d2:	bf00      	nop
 80095d4:	e000      	b.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80095d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80095d8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d10b      	bne.n	80095f8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80095e0:	4ba1      	ldr	r3, [pc, #644]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80095e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095e4:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 80095e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80095ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80095f0:	4a9d      	ldr	r2, [pc, #628]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80095f2:	430b      	orrs	r3, r1
 80095f4:	6593      	str	r3, [r2, #88]	; 0x58
 80095f6:	e003      	b.n	8009600 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095f8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80095fc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009600:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009608:	f002 0308 	and.w	r3, r2, #8
 800960c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009610:	2300      	movs	r3, #0
 8009612:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009616:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800961a:	460b      	mov	r3, r1
 800961c:	4313      	orrs	r3, r2
 800961e:	d01e      	beq.n	800965e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009620:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009624:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800962c:	d10c      	bne.n	8009648 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800962e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009632:	3328      	adds	r3, #40	; 0x28
 8009634:	2102      	movs	r1, #2
 8009636:	4618      	mov	r0, r3
 8009638:	f001 fd26 	bl	800b088 <RCCEx_PLL3_Config>
 800963c:	4603      	mov	r3, r0
 800963e:	2b00      	cmp	r3, #0
 8009640:	d002      	beq.n	8009648 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8009642:	2301      	movs	r3, #1
 8009644:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009648:	4b87      	ldr	r3, [pc, #540]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800964a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800964c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009650:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009654:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009658:	4a83      	ldr	r2, [pc, #524]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800965a:	430b      	orrs	r3, r1
 800965c:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800965e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009666:	f002 0310 	and.w	r3, r2, #16
 800966a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800966e:	2300      	movs	r3, #0
 8009670:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8009674:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8009678:	460b      	mov	r3, r1
 800967a:	4313      	orrs	r3, r2
 800967c:	d01e      	beq.n	80096bc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800967e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009682:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009686:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800968a:	d10c      	bne.n	80096a6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800968c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009690:	3328      	adds	r3, #40	; 0x28
 8009692:	2102      	movs	r1, #2
 8009694:	4618      	mov	r0, r3
 8009696:	f001 fcf7 	bl	800b088 <RCCEx_PLL3_Config>
 800969a:	4603      	mov	r3, r0
 800969c:	2b00      	cmp	r3, #0
 800969e:	d002      	beq.n	80096a6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80096a0:	2301      	movs	r3, #1
 80096a2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80096a6:	4b70      	ldr	r3, [pc, #448]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80096a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80096ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80096b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80096b6:	4a6c      	ldr	r2, [pc, #432]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80096b8:	430b      	orrs	r3, r1
 80096ba:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80096bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80096c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096c4:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 80096c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80096cc:	2300      	movs	r3, #0
 80096ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80096d2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 80096d6:	460b      	mov	r3, r1
 80096d8:	4313      	orrs	r3, r2
 80096da:	d03e      	beq.n	800975a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80096dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80096e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80096e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80096e8:	d022      	beq.n	8009730 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80096ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80096ee:	d81b      	bhi.n	8009728 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d003      	beq.n	80096fc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80096f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80096f8:	d00b      	beq.n	8009712 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80096fa:	e015      	b.n	8009728 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80096fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009700:	3308      	adds	r3, #8
 8009702:	2100      	movs	r1, #0
 8009704:	4618      	mov	r0, r3
 8009706:	f001 fc0d 	bl	800af24 <RCCEx_PLL2_Config>
 800970a:	4603      	mov	r3, r0
 800970c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009710:	e00f      	b.n	8009732 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009712:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009716:	3328      	adds	r3, #40	; 0x28
 8009718:	2102      	movs	r1, #2
 800971a:	4618      	mov	r0, r3
 800971c:	f001 fcb4 	bl	800b088 <RCCEx_PLL3_Config>
 8009720:	4603      	mov	r3, r0
 8009722:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009726:	e004      	b.n	8009732 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009728:	2301      	movs	r3, #1
 800972a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800972e:	e000      	b.n	8009732 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009730:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009732:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009736:	2b00      	cmp	r3, #0
 8009738:	d10b      	bne.n	8009752 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800973a:	4b4b      	ldr	r3, [pc, #300]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800973c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800973e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8009742:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009746:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800974a:	4a47      	ldr	r2, [pc, #284]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800974c:	430b      	orrs	r3, r1
 800974e:	6593      	str	r3, [r2, #88]	; 0x58
 8009750:	e003      	b.n	800975a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009752:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009756:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800975a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800975e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009762:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8009766:	67bb      	str	r3, [r7, #120]	; 0x78
 8009768:	2300      	movs	r3, #0
 800976a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800976c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8009770:	460b      	mov	r3, r1
 8009772:	4313      	orrs	r3, r2
 8009774:	d03b      	beq.n	80097ee <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009776:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800977a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800977e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009782:	d01f      	beq.n	80097c4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009784:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009788:	d818      	bhi.n	80097bc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800978a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800978e:	d003      	beq.n	8009798 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009790:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009794:	d007      	beq.n	80097a6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009796:	e011      	b.n	80097bc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009798:	4b33      	ldr	r3, [pc, #204]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800979a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800979c:	4a32      	ldr	r2, [pc, #200]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800979e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80097a2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80097a4:	e00f      	b.n	80097c6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80097a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097aa:	3328      	adds	r3, #40	; 0x28
 80097ac:	2101      	movs	r1, #1
 80097ae:	4618      	mov	r0, r3
 80097b0:	f001 fc6a 	bl	800b088 <RCCEx_PLL3_Config>
 80097b4:	4603      	mov	r3, r0
 80097b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80097ba:	e004      	b.n	80097c6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80097bc:	2301      	movs	r3, #1
 80097be:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80097c2:	e000      	b.n	80097c6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80097c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097c6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d10b      	bne.n	80097e6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80097ce:	4b26      	ldr	r3, [pc, #152]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80097d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097d2:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80097d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097de:	4a22      	ldr	r2, [pc, #136]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80097e0:	430b      	orrs	r3, r1
 80097e2:	6553      	str	r3, [r2, #84]	; 0x54
 80097e4:	e003      	b.n	80097ee <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80097ea:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80097ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f6:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 80097fa:	673b      	str	r3, [r7, #112]	; 0x70
 80097fc:	2300      	movs	r3, #0
 80097fe:	677b      	str	r3, [r7, #116]	; 0x74
 8009800:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8009804:	460b      	mov	r3, r1
 8009806:	4313      	orrs	r3, r2
 8009808:	d034      	beq.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800980a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800980e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009810:	2b00      	cmp	r3, #0
 8009812:	d003      	beq.n	800981c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009814:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009818:	d007      	beq.n	800982a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800981a:	e011      	b.n	8009840 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800981c:	4b12      	ldr	r3, [pc, #72]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800981e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009820:	4a11      	ldr	r2, [pc, #68]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009822:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009826:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009828:	e00e      	b.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800982a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800982e:	3308      	adds	r3, #8
 8009830:	2102      	movs	r1, #2
 8009832:	4618      	mov	r0, r3
 8009834:	f001 fb76 	bl	800af24 <RCCEx_PLL2_Config>
 8009838:	4603      	mov	r3, r0
 800983a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800983e:	e003      	b.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8009840:	2301      	movs	r3, #1
 8009842:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009846:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009848:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800984c:	2b00      	cmp	r3, #0
 800984e:	d10d      	bne.n	800986c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009850:	4b05      	ldr	r3, [pc, #20]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009854:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009858:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800985c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800985e:	4a02      	ldr	r2, [pc, #8]	; (8009868 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009860:	430b      	orrs	r3, r1
 8009862:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009864:	e006      	b.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8009866:	bf00      	nop
 8009868:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800986c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009870:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009874:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800987c:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8009880:	66bb      	str	r3, [r7, #104]	; 0x68
 8009882:	2300      	movs	r3, #0
 8009884:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009886:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800988a:	460b      	mov	r3, r1
 800988c:	4313      	orrs	r3, r2
 800988e:	d00c      	beq.n	80098aa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009890:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009894:	3328      	adds	r3, #40	; 0x28
 8009896:	2102      	movs	r1, #2
 8009898:	4618      	mov	r0, r3
 800989a:	f001 fbf5 	bl	800b088 <RCCEx_PLL3_Config>
 800989e:	4603      	mov	r3, r0
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d002      	beq.n	80098aa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80098a4:	2301      	movs	r3, #1
 80098a6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80098aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80098ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b2:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 80098b6:	663b      	str	r3, [r7, #96]	; 0x60
 80098b8:	2300      	movs	r3, #0
 80098ba:	667b      	str	r3, [r7, #100]	; 0x64
 80098bc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 80098c0:	460b      	mov	r3, r1
 80098c2:	4313      	orrs	r3, r2
 80098c4:	d038      	beq.n	8009938 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80098c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80098ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80098ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80098d2:	d018      	beq.n	8009906 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80098d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80098d8:	d811      	bhi.n	80098fe <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80098da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80098de:	d014      	beq.n	800990a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80098e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80098e4:	d80b      	bhi.n	80098fe <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d011      	beq.n	800990e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80098ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098ee:	d106      	bne.n	80098fe <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80098f0:	4bc3      	ldr	r3, [pc, #780]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80098f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098f4:	4ac2      	ldr	r2, [pc, #776]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80098f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80098fa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80098fc:	e008      	b.n	8009910 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009904:	e004      	b.n	8009910 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009906:	bf00      	nop
 8009908:	e002      	b.n	8009910 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800990a:	bf00      	nop
 800990c:	e000      	b.n	8009910 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800990e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009910:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009914:	2b00      	cmp	r3, #0
 8009916:	d10b      	bne.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009918:	4bb9      	ldr	r3, [pc, #740]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800991a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800991c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009920:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009924:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009928:	4ab5      	ldr	r2, [pc, #724]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800992a:	430b      	orrs	r3, r1
 800992c:	6553      	str	r3, [r2, #84]	; 0x54
 800992e:	e003      	b.n	8009938 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009930:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009934:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009938:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800993c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009940:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8009944:	65bb      	str	r3, [r7, #88]	; 0x58
 8009946:	2300      	movs	r3, #0
 8009948:	65fb      	str	r3, [r7, #92]	; 0x5c
 800994a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800994e:	460b      	mov	r3, r1
 8009950:	4313      	orrs	r3, r2
 8009952:	d009      	beq.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009954:	4baa      	ldr	r3, [pc, #680]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009958:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800995c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009960:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009962:	4aa7      	ldr	r2, [pc, #668]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009964:	430b      	orrs	r3, r1
 8009966:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8009968:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800996c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009970:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8009974:	653b      	str	r3, [r7, #80]	; 0x50
 8009976:	2300      	movs	r3, #0
 8009978:	657b      	str	r3, [r7, #84]	; 0x54
 800997a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800997e:	460b      	mov	r3, r1
 8009980:	4313      	orrs	r3, r2
 8009982:	d00a      	beq.n	800999a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009984:	4b9e      	ldr	r3, [pc, #632]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009986:	691b      	ldr	r3, [r3, #16]
 8009988:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800998c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009990:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8009994:	4a9a      	ldr	r2, [pc, #616]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009996:	430b      	orrs	r3, r1
 8009998:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800999a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800999e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a2:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 80099a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80099a8:	2300      	movs	r3, #0
 80099aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80099ac:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80099b0:	460b      	mov	r3, r1
 80099b2:	4313      	orrs	r3, r2
 80099b4:	d009      	beq.n	80099ca <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80099b6:	4b92      	ldr	r3, [pc, #584]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80099b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80099ba:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 80099be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80099c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80099c4:	4a8e      	ldr	r2, [pc, #568]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80099c6:	430b      	orrs	r3, r1
 80099c8:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80099ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80099ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d2:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 80099d6:	643b      	str	r3, [r7, #64]	; 0x40
 80099d8:	2300      	movs	r3, #0
 80099da:	647b      	str	r3, [r7, #68]	; 0x44
 80099dc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80099e0:	460b      	mov	r3, r1
 80099e2:	4313      	orrs	r3, r2
 80099e4:	d00e      	beq.n	8009a04 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80099e6:	4b86      	ldr	r3, [pc, #536]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80099e8:	691b      	ldr	r3, [r3, #16]
 80099ea:	4a85      	ldr	r2, [pc, #532]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80099ec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80099f0:	6113      	str	r3, [r2, #16]
 80099f2:	4b83      	ldr	r3, [pc, #524]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80099f4:	6919      	ldr	r1, [r3, #16]
 80099f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80099fa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80099fe:	4a80      	ldr	r2, [pc, #512]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009a00:	430b      	orrs	r3, r1
 8009a02:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009a04:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0c:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8009a10:	63bb      	str	r3, [r7, #56]	; 0x38
 8009a12:	2300      	movs	r3, #0
 8009a14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009a16:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8009a1a:	460b      	mov	r3, r1
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	d009      	beq.n	8009a34 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009a20:	4b77      	ldr	r3, [pc, #476]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009a22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a24:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8009a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a2e:	4a74      	ldr	r2, [pc, #464]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009a30:	430b      	orrs	r3, r1
 8009a32:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3c:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8009a40:	633b      	str	r3, [r7, #48]	; 0x30
 8009a42:	2300      	movs	r3, #0
 8009a44:	637b      	str	r3, [r7, #52]	; 0x34
 8009a46:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8009a4a:	460b      	mov	r3, r1
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	d00a      	beq.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009a50:	4b6b      	ldr	r3, [pc, #428]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a54:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8009a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a60:	4a67      	ldr	r2, [pc, #412]	; (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009a62:	430b      	orrs	r3, r1
 8009a64:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6e:	2100      	movs	r1, #0
 8009a70:	62b9      	str	r1, [r7, #40]	; 0x28
 8009a72:	f003 0301 	and.w	r3, r3, #1
 8009a76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a78:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8009a7c:	460b      	mov	r3, r1
 8009a7e:	4313      	orrs	r3, r2
 8009a80:	d011      	beq.n	8009aa6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a86:	3308      	adds	r3, #8
 8009a88:	2100      	movs	r1, #0
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f001 fa4a 	bl	800af24 <RCCEx_PLL2_Config>
 8009a90:	4603      	mov	r3, r0
 8009a92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8009a96:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d003      	beq.n	8009aa6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a9e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009aa2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aae:	2100      	movs	r1, #0
 8009ab0:	6239      	str	r1, [r7, #32]
 8009ab2:	f003 0302 	and.w	r3, r3, #2
 8009ab6:	627b      	str	r3, [r7, #36]	; 0x24
 8009ab8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009abc:	460b      	mov	r3, r1
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	d011      	beq.n	8009ae6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009ac6:	3308      	adds	r3, #8
 8009ac8:	2101      	movs	r1, #1
 8009aca:	4618      	mov	r0, r3
 8009acc:	f001 fa2a 	bl	800af24 <RCCEx_PLL2_Config>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8009ad6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d003      	beq.n	8009ae6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ade:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009ae2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aee:	2100      	movs	r1, #0
 8009af0:	61b9      	str	r1, [r7, #24]
 8009af2:	f003 0304 	and.w	r3, r3, #4
 8009af6:	61fb      	str	r3, [r7, #28]
 8009af8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009afc:	460b      	mov	r3, r1
 8009afe:	4313      	orrs	r3, r2
 8009b00:	d011      	beq.n	8009b26 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b06:	3308      	adds	r3, #8
 8009b08:	2102      	movs	r1, #2
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	f001 fa0a 	bl	800af24 <RCCEx_PLL2_Config>
 8009b10:	4603      	mov	r3, r0
 8009b12:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8009b16:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d003      	beq.n	8009b26 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b1e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009b22:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b2e:	2100      	movs	r1, #0
 8009b30:	6139      	str	r1, [r7, #16]
 8009b32:	f003 0308 	and.w	r3, r3, #8
 8009b36:	617b      	str	r3, [r7, #20]
 8009b38:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009b3c:	460b      	mov	r3, r1
 8009b3e:	4313      	orrs	r3, r2
 8009b40:	d011      	beq.n	8009b66 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b46:	3328      	adds	r3, #40	; 0x28
 8009b48:	2100      	movs	r1, #0
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	f001 fa9c 	bl	800b088 <RCCEx_PLL3_Config>
 8009b50:	4603      	mov	r3, r0
 8009b52:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 8009b56:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d003      	beq.n	8009b66 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b5e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009b62:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6e:	2100      	movs	r1, #0
 8009b70:	60b9      	str	r1, [r7, #8]
 8009b72:	f003 0310 	and.w	r3, r3, #16
 8009b76:	60fb      	str	r3, [r7, #12]
 8009b78:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009b7c:	460b      	mov	r3, r1
 8009b7e:	4313      	orrs	r3, r2
 8009b80:	d011      	beq.n	8009ba6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b86:	3328      	adds	r3, #40	; 0x28
 8009b88:	2101      	movs	r1, #1
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	f001 fa7c 	bl	800b088 <RCCEx_PLL3_Config>
 8009b90:	4603      	mov	r3, r0
 8009b92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8009b96:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d003      	beq.n	8009ba6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b9e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009ba2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bae:	2100      	movs	r1, #0
 8009bb0:	6039      	str	r1, [r7, #0]
 8009bb2:	f003 0320 	and.w	r3, r3, #32
 8009bb6:	607b      	str	r3, [r7, #4]
 8009bb8:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009bbc:	460b      	mov	r3, r1
 8009bbe:	4313      	orrs	r3, r2
 8009bc0:	d011      	beq.n	8009be6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009bc6:	3328      	adds	r3, #40	; 0x28
 8009bc8:	2102      	movs	r1, #2
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f001 fa5c 	bl	800b088 <RCCEx_PLL3_Config>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8009bd6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d003      	beq.n	8009be6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bde:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009be2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8009be6:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d101      	bne.n	8009bf2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	e000      	b.n	8009bf4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8009bf2:	2301      	movs	r3, #1
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009c00:	58024400 	.word	0x58024400

08009c04 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b090      	sub	sp, #64	; 0x40
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009c0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c12:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 8009c16:	430b      	orrs	r3, r1
 8009c18:	f040 8094 	bne.w	8009d44 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8009c1c:	4b9e      	ldr	r3, [pc, #632]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009c1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c20:	f003 0307 	and.w	r3, r3, #7
 8009c24:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8009c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c28:	2b04      	cmp	r3, #4
 8009c2a:	f200 8087 	bhi.w	8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8009c2e:	a201      	add	r2, pc, #4	; (adr r2, 8009c34 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8009c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c34:	08009c49 	.word	0x08009c49
 8009c38:	08009c71 	.word	0x08009c71
 8009c3c:	08009c99 	.word	0x08009c99
 8009c40:	08009d35 	.word	0x08009d35
 8009c44:	08009cc1 	.word	0x08009cc1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009c48:	4b93      	ldr	r3, [pc, #588]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009c50:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009c54:	d108      	bne.n	8009c68 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009c56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f001 f810 	bl	800ac80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c62:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c64:	f000 bd45 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009c6c:	f000 bd41 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009c70:	4b89      	ldr	r3, [pc, #548]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009c78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009c7c:	d108      	bne.n	8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c7e:	f107 0318 	add.w	r3, r7, #24
 8009c82:	4618      	mov	r0, r3
 8009c84:	f000 fd54 	bl	800a730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009c88:	69bb      	ldr	r3, [r7, #24]
 8009c8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c8c:	f000 bd31 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c90:	2300      	movs	r3, #0
 8009c92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009c94:	f000 bd2d 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009c98:	4b7f      	ldr	r3, [pc, #508]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009ca0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009ca4:	d108      	bne.n	8009cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ca6:	f107 030c 	add.w	r3, r7, #12
 8009caa:	4618      	mov	r0, r3
 8009cac:	f000 fe94 	bl	800a9d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009cb4:	f000 bd1d 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009cbc:	f000 bd19 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009cc0:	4b75      	ldr	r3, [pc, #468]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cc4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009cc8:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009cca:	4b73      	ldr	r3, [pc, #460]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f003 0304 	and.w	r3, r3, #4
 8009cd2:	2b04      	cmp	r3, #4
 8009cd4:	d10c      	bne.n	8009cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8009cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d109      	bne.n	8009cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009cdc:	4b6e      	ldr	r3, [pc, #440]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	08db      	lsrs	r3, r3, #3
 8009ce2:	f003 0303 	and.w	r3, r3, #3
 8009ce6:	4a6d      	ldr	r2, [pc, #436]	; (8009e9c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009ce8:	fa22 f303 	lsr.w	r3, r2, r3
 8009cec:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009cee:	e01f      	b.n	8009d30 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009cf0:	4b69      	ldr	r3, [pc, #420]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cf8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009cfc:	d106      	bne.n	8009d0c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8009cfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d00:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009d04:	d102      	bne.n	8009d0c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009d06:	4b66      	ldr	r3, [pc, #408]	; (8009ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8009d08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009d0a:	e011      	b.n	8009d30 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009d0c:	4b62      	ldr	r3, [pc, #392]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d14:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009d18:	d106      	bne.n	8009d28 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8009d1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009d20:	d102      	bne.n	8009d28 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009d22:	4b60      	ldr	r3, [pc, #384]	; (8009ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009d24:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009d26:	e003      	b.n	8009d30 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009d28:	2300      	movs	r3, #0
 8009d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8009d2c:	f000 bce1 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009d30:	f000 bcdf 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009d34:	4b5c      	ldr	r3, [pc, #368]	; (8009ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8009d36:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009d38:	f000 bcdb 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009d40:	f000 bcd7 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009d44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d48:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 8009d4c:	430b      	orrs	r3, r1
 8009d4e:	f040 80ad 	bne.w	8009eac <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8009d52:	4b51      	ldr	r3, [pc, #324]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009d54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d56:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8009d5a:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8009d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d62:	d056      	beq.n	8009e12 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8009d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d6a:	f200 8090 	bhi.w	8009e8e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8009d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d70:	2bc0      	cmp	r3, #192	; 0xc0
 8009d72:	f000 8088 	beq.w	8009e86 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8009d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d78:	2bc0      	cmp	r3, #192	; 0xc0
 8009d7a:	f200 8088 	bhi.w	8009e8e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8009d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d80:	2b80      	cmp	r3, #128	; 0x80
 8009d82:	d032      	beq.n	8009dea <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8009d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d86:	2b80      	cmp	r3, #128	; 0x80
 8009d88:	f200 8081 	bhi.w	8009e8e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8009d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d003      	beq.n	8009d9a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8009d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d94:	2b40      	cmp	r3, #64	; 0x40
 8009d96:	d014      	beq.n	8009dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8009d98:	e079      	b.n	8009e8e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009d9a:	4b3f      	ldr	r3, [pc, #252]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009da2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009da6:	d108      	bne.n	8009dba <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009da8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009dac:	4618      	mov	r0, r3
 8009dae:	f000 ff67 	bl	800ac80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009db4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009db6:	f000 bc9c 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009dba:	2300      	movs	r3, #0
 8009dbc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009dbe:	f000 bc98 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009dc2:	4b35      	ldr	r3, [pc, #212]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009dca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009dce:	d108      	bne.n	8009de2 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009dd0:	f107 0318 	add.w	r3, r7, #24
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f000 fcab 	bl	800a730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009dda:	69bb      	ldr	r3, [r7, #24]
 8009ddc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009dde:	f000 bc88 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009de2:	2300      	movs	r3, #0
 8009de4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009de6:	f000 bc84 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009dea:	4b2b      	ldr	r3, [pc, #172]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009df2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009df6:	d108      	bne.n	8009e0a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009df8:	f107 030c 	add.w	r3, r7, #12
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f000 fdeb 	bl	800a9d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e06:	f000 bc74 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009e0e:	f000 bc70 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009e12:	4b21      	ldr	r3, [pc, #132]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e16:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009e1a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009e1c:	4b1e      	ldr	r3, [pc, #120]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f003 0304 	and.w	r3, r3, #4
 8009e24:	2b04      	cmp	r3, #4
 8009e26:	d10c      	bne.n	8009e42 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8009e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d109      	bne.n	8009e42 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009e2e:	4b1a      	ldr	r3, [pc, #104]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	08db      	lsrs	r3, r3, #3
 8009e34:	f003 0303 	and.w	r3, r3, #3
 8009e38:	4a18      	ldr	r2, [pc, #96]	; (8009e9c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8009e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009e40:	e01f      	b.n	8009e82 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009e42:	4b15      	ldr	r3, [pc, #84]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e4e:	d106      	bne.n	8009e5e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8009e50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e52:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009e56:	d102      	bne.n	8009e5e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009e58:	4b11      	ldr	r3, [pc, #68]	; (8009ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8009e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009e5c:	e011      	b.n	8009e82 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009e5e:	4b0e      	ldr	r3, [pc, #56]	; (8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e66:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009e6a:	d106      	bne.n	8009e7a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8009e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009e72:	d102      	bne.n	8009e7a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009e74:	4b0b      	ldr	r3, [pc, #44]	; (8009ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009e76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009e78:	e003      	b.n	8009e82 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8009e7e:	f000 bc38 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009e82:	f000 bc36 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009e86:	4b08      	ldr	r3, [pc, #32]	; (8009ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8009e88:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009e8a:	f000 bc32 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009e92:	f000 bc2e 	b.w	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009e96:	bf00      	nop
 8009e98:	58024400 	.word	0x58024400
 8009e9c:	03d09000 	.word	0x03d09000
 8009ea0:	003d0900 	.word	0x003d0900
 8009ea4:	016e3600 	.word	0x016e3600
 8009ea8:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009eac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009eb0:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8009eb4:	430b      	orrs	r3, r1
 8009eb6:	f040 809c 	bne.w	8009ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8009eba:	4b9e      	ldr	r3, [pc, #632]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009ebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ebe:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8009ec2:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8009ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ec6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009eca:	d054      	beq.n	8009f76 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8009ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ece:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009ed2:	f200 808b 	bhi.w	8009fec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ed8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009edc:	f000 8083 	beq.w	8009fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8009ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ee2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009ee6:	f200 8081 	bhi.w	8009fec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009ef0:	d02f      	beq.n	8009f52 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8009ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ef4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009ef8:	d878      	bhi.n	8009fec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d004      	beq.n	8009f0a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8009f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f02:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009f06:	d012      	beq.n	8009f2e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8009f08:	e070      	b.n	8009fec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009f0a:	4b8a      	ldr	r3, [pc, #552]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009f16:	d107      	bne.n	8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009f18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f000 feaf 	bl	800ac80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f24:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f26:	e3e4      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009f28:	2300      	movs	r3, #0
 8009f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009f2c:	e3e1      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009f2e:	4b81      	ldr	r3, [pc, #516]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009f36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009f3a:	d107      	bne.n	8009f4c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f3c:	f107 0318 	add.w	r3, r7, #24
 8009f40:	4618      	mov	r0, r3
 8009f42:	f000 fbf5 	bl	800a730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009f46:	69bb      	ldr	r3, [r7, #24]
 8009f48:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f4a:	e3d2      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009f50:	e3cf      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009f52:	4b78      	ldr	r3, [pc, #480]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009f5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009f5e:	d107      	bne.n	8009f70 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f60:	f107 030c 	add.w	r3, r7, #12
 8009f64:	4618      	mov	r0, r3
 8009f66:	f000 fd37 	bl	800a9d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f6e:	e3c0      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009f70:	2300      	movs	r3, #0
 8009f72:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009f74:	e3bd      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009f76:	4b6f      	ldr	r3, [pc, #444]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f7a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009f7e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009f80:	4b6c      	ldr	r3, [pc, #432]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f003 0304 	and.w	r3, r3, #4
 8009f88:	2b04      	cmp	r3, #4
 8009f8a:	d10c      	bne.n	8009fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8009f8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d109      	bne.n	8009fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009f92:	4b68      	ldr	r3, [pc, #416]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	08db      	lsrs	r3, r3, #3
 8009f98:	f003 0303 	and.w	r3, r3, #3
 8009f9c:	4a66      	ldr	r2, [pc, #408]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009f9e:	fa22 f303 	lsr.w	r3, r2, r3
 8009fa2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009fa4:	e01e      	b.n	8009fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009fa6:	4b63      	ldr	r3, [pc, #396]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009fb2:	d106      	bne.n	8009fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8009fb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fb6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009fba:	d102      	bne.n	8009fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009fbc:	4b5f      	ldr	r3, [pc, #380]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8009fbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009fc0:	e010      	b.n	8009fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009fc2:	4b5c      	ldr	r3, [pc, #368]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009fca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009fce:	d106      	bne.n	8009fde <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8009fd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009fd6:	d102      	bne.n	8009fde <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009fd8:	4b59      	ldr	r3, [pc, #356]	; (800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8009fda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009fdc:	e002      	b.n	8009fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009fde:	2300      	movs	r3, #0
 8009fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8009fe2:	e386      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009fe4:	e385      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009fe6:	4b57      	ldr	r3, [pc, #348]	; (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8009fe8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009fea:	e382      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009fec:	2300      	movs	r3, #0
 8009fee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009ff0:	e37f      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009ff2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ff6:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 8009ffa:	430b      	orrs	r3, r1
 8009ffc:	f040 80a7 	bne.w	800a14e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a000:	4b4c      	ldr	r3, [pc, #304]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a004:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800a008:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800a00a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a00c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a010:	d055      	beq.n	800a0be <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800a012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a014:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a018:	f200 8096 	bhi.w	800a148 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a01c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a01e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a022:	f000 8084 	beq.w	800a12e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800a026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a028:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a02c:	f200 808c 	bhi.w	800a148 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a032:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a036:	d030      	beq.n	800a09a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800a038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a03a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a03e:	f200 8083 	bhi.w	800a148 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a044:	2b00      	cmp	r3, #0
 800a046:	d004      	beq.n	800a052 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800a048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a04a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a04e:	d012      	beq.n	800a076 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800a050:	e07a      	b.n	800a148 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a052:	4b38      	ldr	r3, [pc, #224]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a05a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a05e:	d107      	bne.n	800a070 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a060:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a064:	4618      	mov	r0, r3
 800a066:	f000 fe0b 	bl	800ac80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a06a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a06c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a06e:	e340      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a070:	2300      	movs	r3, #0
 800a072:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a074:	e33d      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a076:	4b2f      	ldr	r3, [pc, #188]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a07e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a082:	d107      	bne.n	800a094 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a084:	f107 0318 	add.w	r3, r7, #24
 800a088:	4618      	mov	r0, r3
 800a08a:	f000 fb51 	bl	800a730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a08e:	69bb      	ldr	r3, [r7, #24]
 800a090:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a092:	e32e      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a094:	2300      	movs	r3, #0
 800a096:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a098:	e32b      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a09a:	4b26      	ldr	r3, [pc, #152]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a0a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a0a6:	d107      	bne.n	800a0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0a8:	f107 030c 	add.w	r3, r7, #12
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	f000 fc93 	bl	800a9d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a0b6:	e31c      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a0bc:	e319      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a0be:	4b1d      	ldr	r3, [pc, #116]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a0c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a0c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a0c6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a0c8:	4b1a      	ldr	r3, [pc, #104]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f003 0304 	and.w	r3, r3, #4
 800a0d0:	2b04      	cmp	r3, #4
 800a0d2:	d10c      	bne.n	800a0ee <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800a0d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d109      	bne.n	800a0ee <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a0da:	4b16      	ldr	r3, [pc, #88]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	08db      	lsrs	r3, r3, #3
 800a0e0:	f003 0303 	and.w	r3, r3, #3
 800a0e4:	4a14      	ldr	r2, [pc, #80]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a0e6:	fa22 f303 	lsr.w	r3, r2, r3
 800a0ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a0ec:	e01e      	b.n	800a12c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a0ee:	4b11      	ldr	r3, [pc, #68]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0fa:	d106      	bne.n	800a10a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800a0fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a102:	d102      	bne.n	800a10a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a104:	4b0d      	ldr	r3, [pc, #52]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a106:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a108:	e010      	b.n	800a12c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a10a:	4b0a      	ldr	r3, [pc, #40]	; (800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a112:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a116:	d106      	bne.n	800a126 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800a118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a11a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a11e:	d102      	bne.n	800a126 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a120:	4b07      	ldr	r3, [pc, #28]	; (800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a122:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a124:	e002      	b.n	800a12c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a126:	2300      	movs	r3, #0
 800a128:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800a12a:	e2e2      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a12c:	e2e1      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a12e:	4b05      	ldr	r3, [pc, #20]	; (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a130:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a132:	e2de      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a134:	58024400 	.word	0x58024400
 800a138:	03d09000 	.word	0x03d09000
 800a13c:	003d0900 	.word	0x003d0900
 800a140:	016e3600 	.word	0x016e3600
 800a144:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800a148:	2300      	movs	r3, #0
 800a14a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a14c:	e2d1      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a14e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a152:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800a156:	430b      	orrs	r3, r1
 800a158:	f040 809c 	bne.w	800a294 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a15c:	4b93      	ldr	r3, [pc, #588]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a15e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a160:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800a164:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800a166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a168:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a16c:	d054      	beq.n	800a218 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a16e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a170:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a174:	f200 808b 	bhi.w	800a28e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a17a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a17e:	f000 8083 	beq.w	800a288 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800a182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a184:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a188:	f200 8081 	bhi.w	800a28e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a18c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a18e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a192:	d02f      	beq.n	800a1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800a194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a196:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a19a:	d878      	bhi.n	800a28e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a19c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d004      	beq.n	800a1ac <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800a1a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1a8:	d012      	beq.n	800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800a1aa:	e070      	b.n	800a28e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a1ac:	4b7f      	ldr	r3, [pc, #508]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1b4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a1b8:	d107      	bne.n	800a1ca <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a1ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f000 fd5e 	bl	800ac80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a1c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a1c8:	e293      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a1ce:	e290      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a1d0:	4b76      	ldr	r3, [pc, #472]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a1d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a1dc:	d107      	bne.n	800a1ee <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1de:	f107 0318 	add.w	r3, r7, #24
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f000 faa4 	bl	800a730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a1e8:	69bb      	ldr	r3, [r7, #24]
 800a1ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a1ec:	e281      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a1f2:	e27e      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a1f4:	4b6d      	ldr	r3, [pc, #436]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a1fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a200:	d107      	bne.n	800a212 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a202:	f107 030c 	add.w	r3, r7, #12
 800a206:	4618      	mov	r0, r3
 800a208:	f000 fbe6 	bl	800a9d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a210:	e26f      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a212:	2300      	movs	r3, #0
 800a214:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a216:	e26c      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a218:	4b64      	ldr	r3, [pc, #400]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a21a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a21c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a220:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a222:	4b62      	ldr	r3, [pc, #392]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f003 0304 	and.w	r3, r3, #4
 800a22a:	2b04      	cmp	r3, #4
 800a22c:	d10c      	bne.n	800a248 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800a22e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a230:	2b00      	cmp	r3, #0
 800a232:	d109      	bne.n	800a248 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a234:	4b5d      	ldr	r3, [pc, #372]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	08db      	lsrs	r3, r3, #3
 800a23a:	f003 0303 	and.w	r3, r3, #3
 800a23e:	4a5c      	ldr	r2, [pc, #368]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a240:	fa22 f303 	lsr.w	r3, r2, r3
 800a244:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a246:	e01e      	b.n	800a286 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a248:	4b58      	ldr	r3, [pc, #352]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a250:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a254:	d106      	bne.n	800a264 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800a256:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a258:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a25c:	d102      	bne.n	800a264 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a25e:	4b55      	ldr	r3, [pc, #340]	; (800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a260:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a262:	e010      	b.n	800a286 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a264:	4b51      	ldr	r3, [pc, #324]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a26c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a270:	d106      	bne.n	800a280 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800a272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a274:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a278:	d102      	bne.n	800a280 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a27a:	4b4f      	ldr	r3, [pc, #316]	; (800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a27c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a27e:	e002      	b.n	800a286 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a280:	2300      	movs	r3, #0
 800a282:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800a284:	e235      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a286:	e234      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a288:	4b4c      	ldr	r3, [pc, #304]	; (800a3bc <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800a28a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a28c:	e231      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a28e:	2300      	movs	r3, #0
 800a290:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a292:	e22e      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800a294:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a298:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800a29c:	430b      	orrs	r3, r1
 800a29e:	f040 808f 	bne.w	800a3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800a2a2:	4b42      	ldr	r3, [pc, #264]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a2a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2a6:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800a2aa:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800a2ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a2b2:	d06b      	beq.n	800a38c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800a2b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a2ba:	d874      	bhi.n	800a3a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a2bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2be:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a2c2:	d056      	beq.n	800a372 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800a2c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2c6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a2ca:	d86c      	bhi.n	800a3a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a2cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ce:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a2d2:	d03b      	beq.n	800a34c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800a2d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2d6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a2da:	d864      	bhi.n	800a3a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a2dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a2e2:	d021      	beq.n	800a328 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800a2e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a2ea:	d85c      	bhi.n	800a3a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a2ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d004      	beq.n	800a2fc <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800a2f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a2f8:	d004      	beq.n	800a304 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800a2fa:	e054      	b.n	800a3a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800a2fc:	f7fe fa4c 	bl	8008798 <HAL_RCC_GetPCLK1Freq>
 800a300:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a302:	e1f6      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a304:	4b29      	ldr	r3, [pc, #164]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a30c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a310:	d107      	bne.n	800a322 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a312:	f107 0318 	add.w	r3, r7, #24
 800a316:	4618      	mov	r0, r3
 800a318:	f000 fa0a 	bl	800a730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a31c:	69fb      	ldr	r3, [r7, #28]
 800a31e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a320:	e1e7      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a322:	2300      	movs	r3, #0
 800a324:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a326:	e1e4      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a328:	4b20      	ldr	r3, [pc, #128]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a330:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a334:	d107      	bne.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a336:	f107 030c 	add.w	r3, r7, #12
 800a33a:	4618      	mov	r0, r3
 800a33c:	f000 fb4c 	bl	800a9d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a340:	693b      	ldr	r3, [r7, #16]
 800a342:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a344:	e1d5      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a346:	2300      	movs	r3, #0
 800a348:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a34a:	e1d2      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a34c:	4b17      	ldr	r3, [pc, #92]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	f003 0304 	and.w	r3, r3, #4
 800a354:	2b04      	cmp	r3, #4
 800a356:	d109      	bne.n	800a36c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a358:	4b14      	ldr	r3, [pc, #80]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	08db      	lsrs	r3, r3, #3
 800a35e:	f003 0303 	and.w	r3, r3, #3
 800a362:	4a13      	ldr	r2, [pc, #76]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a364:	fa22 f303 	lsr.w	r3, r2, r3
 800a368:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a36a:	e1c2      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a36c:	2300      	movs	r3, #0
 800a36e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a370:	e1bf      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a372:	4b0e      	ldr	r3, [pc, #56]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a37a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a37e:	d102      	bne.n	800a386 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800a380:	4b0c      	ldr	r3, [pc, #48]	; (800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a382:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a384:	e1b5      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a386:	2300      	movs	r3, #0
 800a388:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a38a:	e1b2      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a38c:	4b07      	ldr	r3, [pc, #28]	; (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a394:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a398:	d102      	bne.n	800a3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800a39a:	4b07      	ldr	r3, [pc, #28]	; (800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a39c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a39e:	e1a8      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a3a4:	e1a5      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a3aa:	e1a2      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a3ac:	58024400 	.word	0x58024400
 800a3b0:	03d09000 	.word	0x03d09000
 800a3b4:	003d0900 	.word	0x003d0900
 800a3b8:	016e3600 	.word	0x016e3600
 800a3bc:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a3c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a3c4:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800a3c8:	430b      	orrs	r3, r1
 800a3ca:	d173      	bne.n	800a4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a3cc:	4b9c      	ldr	r3, [pc, #624]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a3ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a3d4:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800a3d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a3dc:	d02f      	beq.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800a3de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a3e4:	d863      	bhi.n	800a4ae <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800a3e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d004      	beq.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800a3ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a3f2:	d012      	beq.n	800a41a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800a3f4:	e05b      	b.n	800a4ae <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a3f6:	4b92      	ldr	r3, [pc, #584]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a3fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a402:	d107      	bne.n	800a414 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a404:	f107 0318 	add.w	r3, r7, #24
 800a408:	4618      	mov	r0, r3
 800a40a:	f000 f991 	bl	800a730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a40e:	69bb      	ldr	r3, [r7, #24]
 800a410:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a412:	e16e      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a414:	2300      	movs	r3, #0
 800a416:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a418:	e16b      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a41a:	4b89      	ldr	r3, [pc, #548]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a422:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a426:	d107      	bne.n	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a428:	f107 030c 	add.w	r3, r7, #12
 800a42c:	4618      	mov	r0, r3
 800a42e:	f000 fad3 	bl	800a9d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a432:	697b      	ldr	r3, [r7, #20]
 800a434:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a436:	e15c      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a438:	2300      	movs	r3, #0
 800a43a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a43c:	e159      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a43e:	4b80      	ldr	r3, [pc, #512]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a442:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a446:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a448:	4b7d      	ldr	r3, [pc, #500]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f003 0304 	and.w	r3, r3, #4
 800a450:	2b04      	cmp	r3, #4
 800a452:	d10c      	bne.n	800a46e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800a454:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a456:	2b00      	cmp	r3, #0
 800a458:	d109      	bne.n	800a46e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a45a:	4b79      	ldr	r3, [pc, #484]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	08db      	lsrs	r3, r3, #3
 800a460:	f003 0303 	and.w	r3, r3, #3
 800a464:	4a77      	ldr	r2, [pc, #476]	; (800a644 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800a466:	fa22 f303 	lsr.w	r3, r2, r3
 800a46a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a46c:	e01e      	b.n	800a4ac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a46e:	4b74      	ldr	r3, [pc, #464]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a476:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a47a:	d106      	bne.n	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800a47c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a47e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a482:	d102      	bne.n	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a484:	4b70      	ldr	r3, [pc, #448]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800a486:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a488:	e010      	b.n	800a4ac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a48a:	4b6d      	ldr	r3, [pc, #436]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a492:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a496:	d106      	bne.n	800a4a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800a498:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a49a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a49e:	d102      	bne.n	800a4a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a4a0:	4b6a      	ldr	r3, [pc, #424]	; (800a64c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800a4a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a4a4:	e002      	b.n	800a4ac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800a4aa:	e122      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a4ac:	e121      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a4b2:	e11e      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800a4b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a4b8:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800a4bc:	430b      	orrs	r3, r1
 800a4be:	d133      	bne.n	800a528 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800a4c0:	4b5f      	ldr	r3, [pc, #380]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a4c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a4c8:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800a4ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d004      	beq.n	800a4da <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800a4d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a4d6:	d012      	beq.n	800a4fe <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800a4d8:	e023      	b.n	800a522 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a4da:	4b59      	ldr	r3, [pc, #356]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a4e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a4e6:	d107      	bne.n	800a4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a4e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	f000 fbc7 	bl	800ac80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a4f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4f6:	e0fc      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a4fc:	e0f9      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a4fe:	4b50      	ldr	r3, [pc, #320]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a506:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a50a:	d107      	bne.n	800a51c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a50c:	f107 0318 	add.w	r3, r7, #24
 800a510:	4618      	mov	r0, r3
 800a512:	f000 f90d 	bl	800a730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a516:	6a3b      	ldr	r3, [r7, #32]
 800a518:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a51a:	e0ea      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a51c:	2300      	movs	r3, #0
 800a51e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a520:	e0e7      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a522:	2300      	movs	r3, #0
 800a524:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a526:	e0e4      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800a528:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a52c:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800a530:	430b      	orrs	r3, r1
 800a532:	f040 808d 	bne.w	800a650 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a536:	4b42      	ldr	r3, [pc, #264]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a53a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800a53e:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800a540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a542:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a546:	d06b      	beq.n	800a620 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800a548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a54a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a54e:	d874      	bhi.n	800a63a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a552:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a556:	d056      	beq.n	800a606 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800a558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a55a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a55e:	d86c      	bhi.n	800a63a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a562:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a566:	d03b      	beq.n	800a5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800a568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a56a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a56e:	d864      	bhi.n	800a63a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a572:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a576:	d021      	beq.n	800a5bc <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800a578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a57a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a57e:	d85c      	bhi.n	800a63a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a582:	2b00      	cmp	r3, #0
 800a584:	d004      	beq.n	800a590 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800a586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a588:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a58c:	d004      	beq.n	800a598 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800a58e:	e054      	b.n	800a63a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800a590:	f000 f8b8 	bl	800a704 <HAL_RCCEx_GetD3PCLK1Freq>
 800a594:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a596:	e0ac      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a598:	4b29      	ldr	r3, [pc, #164]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a5a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a5a4:	d107      	bne.n	800a5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a5a6:	f107 0318 	add.w	r3, r7, #24
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	f000 f8c0 	bl	800a730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a5b0:	69fb      	ldr	r3, [r7, #28]
 800a5b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5b4:	e09d      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a5ba:	e09a      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a5bc:	4b20      	ldr	r3, [pc, #128]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a5c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a5c8:	d107      	bne.n	800a5da <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a5ca:	f107 030c 	add.w	r3, r7, #12
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	f000 fa02 	bl	800a9d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a5d4:	693b      	ldr	r3, [r7, #16]
 800a5d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5d8:	e08b      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a5de:	e088      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a5e0:	4b17      	ldr	r3, [pc, #92]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	f003 0304 	and.w	r3, r3, #4
 800a5e8:	2b04      	cmp	r3, #4
 800a5ea:	d109      	bne.n	800a600 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a5ec:	4b14      	ldr	r3, [pc, #80]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	08db      	lsrs	r3, r3, #3
 800a5f2:	f003 0303 	and.w	r3, r3, #3
 800a5f6:	4a13      	ldr	r2, [pc, #76]	; (800a644 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800a5f8:	fa22 f303 	lsr.w	r3, r2, r3
 800a5fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5fe:	e078      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a600:	2300      	movs	r3, #0
 800a602:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a604:	e075      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a606:	4b0e      	ldr	r3, [pc, #56]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a60e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a612:	d102      	bne.n	800a61a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800a614:	4b0c      	ldr	r3, [pc, #48]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800a616:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a618:	e06b      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a61a:	2300      	movs	r3, #0
 800a61c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a61e:	e068      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a620:	4b07      	ldr	r3, [pc, #28]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a628:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a62c:	d102      	bne.n	800a634 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800a62e:	4b07      	ldr	r3, [pc, #28]	; (800a64c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800a630:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a632:	e05e      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a634:	2300      	movs	r3, #0
 800a636:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a638:	e05b      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800a63a:	2300      	movs	r3, #0
 800a63c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a63e:	e058      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a640:	58024400 	.word	0x58024400
 800a644:	03d09000 	.word	0x03d09000
 800a648:	003d0900 	.word	0x003d0900
 800a64c:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800a650:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a654:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800a658:	430b      	orrs	r3, r1
 800a65a:	d148      	bne.n	800a6ee <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800a65c:	4b27      	ldr	r3, [pc, #156]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800a65e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a660:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a664:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800a666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a668:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a66c:	d02a      	beq.n	800a6c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800a66e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a670:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a674:	d838      	bhi.n	800a6e8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800a676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d004      	beq.n	800a686 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800a67c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a67e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a682:	d00d      	beq.n	800a6a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800a684:	e030      	b.n	800a6e8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a686:	4b1d      	ldr	r3, [pc, #116]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a68e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a692:	d102      	bne.n	800a69a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800a694:	4b1a      	ldr	r3, [pc, #104]	; (800a700 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800a696:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a698:	e02b      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a69a:	2300      	movs	r3, #0
 800a69c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a69e:	e028      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a6a0:	4b16      	ldr	r3, [pc, #88]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a6a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a6ac:	d107      	bne.n	800a6be <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a6ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f000 fae4 	bl	800ac80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a6b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6bc:	e019      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a6be:	2300      	movs	r3, #0
 800a6c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a6c2:	e016      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a6c4:	4b0d      	ldr	r3, [pc, #52]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a6cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a6d0:	d107      	bne.n	800a6e2 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a6d2:	f107 0318 	add.w	r3, r7, #24
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	f000 f82a 	bl	800a730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a6dc:	69fb      	ldr	r3, [r7, #28]
 800a6de:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6e0:	e007      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a6e6:	e004      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a6ec:	e001      	b.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800a6f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	3740      	adds	r7, #64	; 0x40
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}
 800a6fc:	58024400 	.word	0x58024400
 800a700:	016e3600 	.word	0x016e3600

0800a704 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800a708:	f7fe f816 	bl	8008738 <HAL_RCC_GetHCLKFreq>
 800a70c:	4602      	mov	r2, r0
 800a70e:	4b06      	ldr	r3, [pc, #24]	; (800a728 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800a710:	6a1b      	ldr	r3, [r3, #32]
 800a712:	091b      	lsrs	r3, r3, #4
 800a714:	f003 0307 	and.w	r3, r3, #7
 800a718:	4904      	ldr	r1, [pc, #16]	; (800a72c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800a71a:	5ccb      	ldrb	r3, [r1, r3]
 800a71c:	f003 031f 	and.w	r3, r3, #31
 800a720:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800a724:	4618      	mov	r0, r3
 800a726:	bd80      	pop	{r7, pc}
 800a728:	58024400 	.word	0x58024400
 800a72c:	0800cc34 	.word	0x0800cc34

0800a730 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800a730:	b480      	push	{r7}
 800a732:	b089      	sub	sp, #36	; 0x24
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a738:	4ba1      	ldr	r3, [pc, #644]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a73a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a73c:	f003 0303 	and.w	r3, r3, #3
 800a740:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a742:	4b9f      	ldr	r3, [pc, #636]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a746:	0b1b      	lsrs	r3, r3, #12
 800a748:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a74c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a74e:	4b9c      	ldr	r3, [pc, #624]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a752:	091b      	lsrs	r3, r3, #4
 800a754:	f003 0301 	and.w	r3, r3, #1
 800a758:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a75a:	4b99      	ldr	r3, [pc, #612]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a75c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a75e:	08db      	lsrs	r3, r3, #3
 800a760:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a764:	693a      	ldr	r2, [r7, #16]
 800a766:	fb02 f303 	mul.w	r3, r2, r3
 800a76a:	ee07 3a90 	vmov	s15, r3
 800a76e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a772:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800a776:	697b      	ldr	r3, [r7, #20]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	f000 8111 	beq.w	800a9a0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800a77e:	69bb      	ldr	r3, [r7, #24]
 800a780:	2b02      	cmp	r3, #2
 800a782:	f000 8083 	beq.w	800a88c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800a786:	69bb      	ldr	r3, [r7, #24]
 800a788:	2b02      	cmp	r3, #2
 800a78a:	f200 80a1 	bhi.w	800a8d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800a78e:	69bb      	ldr	r3, [r7, #24]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d003      	beq.n	800a79c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800a794:	69bb      	ldr	r3, [r7, #24]
 800a796:	2b01      	cmp	r3, #1
 800a798:	d056      	beq.n	800a848 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800a79a:	e099      	b.n	800a8d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a79c:	4b88      	ldr	r3, [pc, #544]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f003 0320 	and.w	r3, r3, #32
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d02d      	beq.n	800a804 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a7a8:	4b85      	ldr	r3, [pc, #532]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	08db      	lsrs	r3, r3, #3
 800a7ae:	f003 0303 	and.w	r3, r3, #3
 800a7b2:	4a84      	ldr	r2, [pc, #528]	; (800a9c4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800a7b4:	fa22 f303 	lsr.w	r3, r2, r3
 800a7b8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	ee07 3a90 	vmov	s15, r3
 800a7c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a7c4:	697b      	ldr	r3, [r7, #20]
 800a7c6:	ee07 3a90 	vmov	s15, r3
 800a7ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a7d2:	4b7b      	ldr	r3, [pc, #492]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a7d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7da:	ee07 3a90 	vmov	s15, r3
 800a7de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a7e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800a7e6:	eddf 5a78 	vldr	s11, [pc, #480]	; 800a9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a7ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a7ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a7f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a7f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a7fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a7fe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a802:	e087      	b.n	800a914 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a804:	697b      	ldr	r3, [r7, #20]
 800a806:	ee07 3a90 	vmov	s15, r3
 800a80a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a80e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800a9cc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800a812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a816:	4b6a      	ldr	r3, [pc, #424]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a81a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a81e:	ee07 3a90 	vmov	s15, r3
 800a822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a826:	ed97 6a03 	vldr	s12, [r7, #12]
 800a82a:	eddf 5a67 	vldr	s11, [pc, #412]	; 800a9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a82e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a836:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a83a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a83e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a842:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a846:	e065      	b.n	800a914 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a848:	697b      	ldr	r3, [r7, #20]
 800a84a:	ee07 3a90 	vmov	s15, r3
 800a84e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a852:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a856:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a85a:	4b59      	ldr	r3, [pc, #356]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a85c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a85e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a862:	ee07 3a90 	vmov	s15, r3
 800a866:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a86a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a86e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800a9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a872:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a876:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a87a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a87e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a882:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a886:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a88a:	e043      	b.n	800a914 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	ee07 3a90 	vmov	s15, r3
 800a892:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a896:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800a9d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800a89a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a89e:	4b48      	ldr	r3, [pc, #288]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a8a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8a6:	ee07 3a90 	vmov	s15, r3
 800a8aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a8ae:	ed97 6a03 	vldr	s12, [r7, #12]
 800a8b2:	eddf 5a45 	vldr	s11, [pc, #276]	; 800a9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a8b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a8ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a8be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a8c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a8c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a8ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a8ce:	e021      	b.n	800a914 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a8d0:	697b      	ldr	r3, [r7, #20]
 800a8d2:	ee07 3a90 	vmov	s15, r3
 800a8d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8da:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a8de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a8e2:	4b37      	ldr	r3, [pc, #220]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a8e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8ea:	ee07 3a90 	vmov	s15, r3
 800a8ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a8f2:	ed97 6a03 	vldr	s12, [r7, #12]
 800a8f6:	eddf 5a34 	vldr	s11, [pc, #208]	; 800a9c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a8fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a8fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a902:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a906:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a90a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a90e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a912:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a914:	4b2a      	ldr	r3, [pc, #168]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a918:	0a5b      	lsrs	r3, r3, #9
 800a91a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a91e:	ee07 3a90 	vmov	s15, r3
 800a922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a926:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a92a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a92e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a932:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a936:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a93a:	ee17 2a90 	vmov	r2, s15
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a942:	4b1f      	ldr	r3, [pc, #124]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a946:	0c1b      	lsrs	r3, r3, #16
 800a948:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a94c:	ee07 3a90 	vmov	s15, r3
 800a950:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a954:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a958:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a95c:	edd7 6a07 	vldr	s13, [r7, #28]
 800a960:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a964:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a968:	ee17 2a90 	vmov	r2, s15
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a970:	4b13      	ldr	r3, [pc, #76]	; (800a9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a974:	0e1b      	lsrs	r3, r3, #24
 800a976:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a97a:	ee07 3a90 	vmov	s15, r3
 800a97e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a982:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a986:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a98a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a98e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a992:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a996:	ee17 2a90 	vmov	r2, s15
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a99e:	e008      	b.n	800a9b2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	609a      	str	r2, [r3, #8]
}
 800a9b2:	bf00      	nop
 800a9b4:	3724      	adds	r7, #36	; 0x24
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr
 800a9be:	bf00      	nop
 800a9c0:	58024400 	.word	0x58024400
 800a9c4:	03d09000 	.word	0x03d09000
 800a9c8:	46000000 	.word	0x46000000
 800a9cc:	4c742400 	.word	0x4c742400
 800a9d0:	4a742400 	.word	0x4a742400
 800a9d4:	4bb71b00 	.word	0x4bb71b00

0800a9d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800a9d8:	b480      	push	{r7}
 800a9da:	b089      	sub	sp, #36	; 0x24
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a9e0:	4ba1      	ldr	r3, [pc, #644]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a9e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9e4:	f003 0303 	and.w	r3, r3, #3
 800a9e8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a9ea:	4b9f      	ldr	r3, [pc, #636]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a9ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9ee:	0d1b      	lsrs	r3, r3, #20
 800a9f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a9f4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a9f6:	4b9c      	ldr	r3, [pc, #624]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a9f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9fa:	0a1b      	lsrs	r3, r3, #8
 800a9fc:	f003 0301 	and.w	r3, r3, #1
 800aa00:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800aa02:	4b99      	ldr	r3, [pc, #612]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aa04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa06:	08db      	lsrs	r3, r3, #3
 800aa08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aa0c:	693a      	ldr	r2, [r7, #16]
 800aa0e:	fb02 f303 	mul.w	r3, r2, r3
 800aa12:	ee07 3a90 	vmov	s15, r3
 800aa16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa1a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800aa1e:	697b      	ldr	r3, [r7, #20]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	f000 8111 	beq.w	800ac48 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800aa26:	69bb      	ldr	r3, [r7, #24]
 800aa28:	2b02      	cmp	r3, #2
 800aa2a:	f000 8083 	beq.w	800ab34 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800aa2e:	69bb      	ldr	r3, [r7, #24]
 800aa30:	2b02      	cmp	r3, #2
 800aa32:	f200 80a1 	bhi.w	800ab78 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800aa36:	69bb      	ldr	r3, [r7, #24]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d003      	beq.n	800aa44 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800aa3c:	69bb      	ldr	r3, [r7, #24]
 800aa3e:	2b01      	cmp	r3, #1
 800aa40:	d056      	beq.n	800aaf0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800aa42:	e099      	b.n	800ab78 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa44:	4b88      	ldr	r3, [pc, #544]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	f003 0320 	and.w	r3, r3, #32
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d02d      	beq.n	800aaac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa50:	4b85      	ldr	r3, [pc, #532]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	08db      	lsrs	r3, r3, #3
 800aa56:	f003 0303 	and.w	r3, r3, #3
 800aa5a:	4a84      	ldr	r2, [pc, #528]	; (800ac6c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800aa5c:	fa22 f303 	lsr.w	r3, r2, r3
 800aa60:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aa62:	68bb      	ldr	r3, [r7, #8]
 800aa64:	ee07 3a90 	vmov	s15, r3
 800aa68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa6c:	697b      	ldr	r3, [r7, #20]
 800aa6e:	ee07 3a90 	vmov	s15, r3
 800aa72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa7a:	4b7b      	ldr	r3, [pc, #492]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aa7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa82:	ee07 3a90 	vmov	s15, r3
 800aa86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa8a:	ed97 6a03 	vldr	s12, [r7, #12]
 800aa8e:	eddf 5a78 	vldr	s11, [pc, #480]	; 800ac70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800aa92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aa9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aaa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aaa6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800aaaa:	e087      	b.n	800abbc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aaac:	697b      	ldr	r3, [r7, #20]
 800aaae:	ee07 3a90 	vmov	s15, r3
 800aab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aab6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800ac74 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800aaba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aabe:	4b6a      	ldr	r3, [pc, #424]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aac6:	ee07 3a90 	vmov	s15, r3
 800aaca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aace:	ed97 6a03 	vldr	s12, [r7, #12]
 800aad2:	eddf 5a67 	vldr	s11, [pc, #412]	; 800ac70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800aad6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aada:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aade:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aae2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aaea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800aaee:	e065      	b.n	800abbc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aaf0:	697b      	ldr	r3, [r7, #20]
 800aaf2:	ee07 3a90 	vmov	s15, r3
 800aaf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aafa:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800aafe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab02:	4b59      	ldr	r3, [pc, #356]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ab04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab0a:	ee07 3a90 	vmov	s15, r3
 800ab0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab12:	ed97 6a03 	vldr	s12, [r7, #12]
 800ab16:	eddf 5a56 	vldr	s11, [pc, #344]	; 800ac70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ab1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ab32:	e043      	b.n	800abbc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ab34:	697b      	ldr	r3, [r7, #20]
 800ab36:	ee07 3a90 	vmov	s15, r3
 800ab3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab3e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800ac7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800ab42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab46:	4b48      	ldr	r3, [pc, #288]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ab48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab4e:	ee07 3a90 	vmov	s15, r3
 800ab52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab56:	ed97 6a03 	vldr	s12, [r7, #12]
 800ab5a:	eddf 5a45 	vldr	s11, [pc, #276]	; 800ac70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ab5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ab76:	e021      	b.n	800abbc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	ee07 3a90 	vmov	s15, r3
 800ab7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab82:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ab86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab8a:	4b37      	ldr	r3, [pc, #220]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ab8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab92:	ee07 3a90 	vmov	s15, r3
 800ab96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab9a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ab9e:	eddf 5a34 	vldr	s11, [pc, #208]	; 800ac70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800aba2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aba6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800abaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800abae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800abb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800abb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800abba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800abbc:	4b2a      	ldr	r3, [pc, #168]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800abbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abc0:	0a5b      	lsrs	r3, r3, #9
 800abc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abc6:	ee07 3a90 	vmov	s15, r3
 800abca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800abd2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800abd6:	edd7 6a07 	vldr	s13, [r7, #28]
 800abda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800abde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800abe2:	ee17 2a90 	vmov	r2, s15
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800abea:	4b1f      	ldr	r3, [pc, #124]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800abec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abee:	0c1b      	lsrs	r3, r3, #16
 800abf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abf4:	ee07 3a90 	vmov	s15, r3
 800abf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abfc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ac00:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ac04:	edd7 6a07 	vldr	s13, [r7, #28]
 800ac08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ac10:	ee17 2a90 	vmov	r2, s15
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800ac18:	4b13      	ldr	r3, [pc, #76]	; (800ac68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ac1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac1c:	0e1b      	lsrs	r3, r3, #24
 800ac1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac22:	ee07 3a90 	vmov	s15, r3
 800ac26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ac2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ac32:	edd7 6a07 	vldr	s13, [r7, #28]
 800ac36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ac3e:	ee17 2a90 	vmov	r2, s15
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800ac46:	e008      	b.n	800ac5a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	2200      	movs	r2, #0
 800ac52:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2200      	movs	r2, #0
 800ac58:	609a      	str	r2, [r3, #8]
}
 800ac5a:	bf00      	nop
 800ac5c:	3724      	adds	r7, #36	; 0x24
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac64:	4770      	bx	lr
 800ac66:	bf00      	nop
 800ac68:	58024400 	.word	0x58024400
 800ac6c:	03d09000 	.word	0x03d09000
 800ac70:	46000000 	.word	0x46000000
 800ac74:	4c742400 	.word	0x4c742400
 800ac78:	4a742400 	.word	0x4a742400
 800ac7c:	4bb71b00 	.word	0x4bb71b00

0800ac80 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800ac80:	b480      	push	{r7}
 800ac82:	b089      	sub	sp, #36	; 0x24
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ac88:	4ba0      	ldr	r3, [pc, #640]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ac8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac8c:	f003 0303 	and.w	r3, r3, #3
 800ac90:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800ac92:	4b9e      	ldr	r3, [pc, #632]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ac94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac96:	091b      	lsrs	r3, r3, #4
 800ac98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ac9c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800ac9e:	4b9b      	ldr	r3, [pc, #620]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aca2:	f003 0301 	and.w	r3, r3, #1
 800aca6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800aca8:	4b98      	ldr	r3, [pc, #608]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800acaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800acac:	08db      	lsrs	r3, r3, #3
 800acae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800acb2:	693a      	ldr	r2, [r7, #16]
 800acb4:	fb02 f303 	mul.w	r3, r2, r3
 800acb8:	ee07 3a90 	vmov	s15, r3
 800acbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acc0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800acc4:	697b      	ldr	r3, [r7, #20]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	f000 8111 	beq.w	800aeee <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800accc:	69bb      	ldr	r3, [r7, #24]
 800acce:	2b02      	cmp	r3, #2
 800acd0:	f000 8083 	beq.w	800adda <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800acd4:	69bb      	ldr	r3, [r7, #24]
 800acd6:	2b02      	cmp	r3, #2
 800acd8:	f200 80a1 	bhi.w	800ae1e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800acdc:	69bb      	ldr	r3, [r7, #24]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d003      	beq.n	800acea <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800ace2:	69bb      	ldr	r3, [r7, #24]
 800ace4:	2b01      	cmp	r3, #1
 800ace6:	d056      	beq.n	800ad96 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800ace8:	e099      	b.n	800ae1e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800acea:	4b88      	ldr	r3, [pc, #544]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	f003 0320 	and.w	r3, r3, #32
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d02d      	beq.n	800ad52 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800acf6:	4b85      	ldr	r3, [pc, #532]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	08db      	lsrs	r3, r3, #3
 800acfc:	f003 0303 	and.w	r3, r3, #3
 800ad00:	4a83      	ldr	r2, [pc, #524]	; (800af10 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800ad02:	fa22 f303 	lsr.w	r3, r2, r3
 800ad06:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ad08:	68bb      	ldr	r3, [r7, #8]
 800ad0a:	ee07 3a90 	vmov	s15, r3
 800ad0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	ee07 3a90 	vmov	s15, r3
 800ad18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad20:	4b7a      	ldr	r3, [pc, #488]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ad22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad28:	ee07 3a90 	vmov	s15, r3
 800ad2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad30:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad34:	eddf 5a77 	vldr	s11, [pc, #476]	; 800af14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ad38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad40:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ad44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad48:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad4c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ad50:	e087      	b.n	800ae62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	ee07 3a90 	vmov	s15, r3
 800ad58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad5c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800af18 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ad60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad64:	4b69      	ldr	r3, [pc, #420]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ad66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad6c:	ee07 3a90 	vmov	s15, r3
 800ad70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad74:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad78:	eddf 5a66 	vldr	s11, [pc, #408]	; 800af14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ad7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad84:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ad88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad90:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ad94:	e065      	b.n	800ae62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ad96:	697b      	ldr	r3, [r7, #20]
 800ad98:	ee07 3a90 	vmov	s15, r3
 800ad9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ada0:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800af1c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800ada4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ada8:	4b58      	ldr	r3, [pc, #352]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800adaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800adb0:	ee07 3a90 	vmov	s15, r3
 800adb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800adb8:	ed97 6a03 	vldr	s12, [r7, #12]
 800adbc:	eddf 5a55 	vldr	s11, [pc, #340]	; 800af14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800adc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800adc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800adc8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800adcc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800add0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800add4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800add8:	e043      	b.n	800ae62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800adda:	697b      	ldr	r3, [r7, #20]
 800addc:	ee07 3a90 	vmov	s15, r3
 800ade0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ade4:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800af20 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800ade8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800adec:	4b47      	ldr	r3, [pc, #284]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800adee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800adf4:	ee07 3a90 	vmov	s15, r3
 800adf8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800adfc:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae00:	eddf 5a44 	vldr	s11, [pc, #272]	; 800af14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ae04:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae0c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ae10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae14:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae18:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ae1c:	e021      	b.n	800ae62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ae1e:	697b      	ldr	r3, [r7, #20]
 800ae20:	ee07 3a90 	vmov	s15, r3
 800ae24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae28:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800af18 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ae2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae30:	4b36      	ldr	r3, [pc, #216]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ae32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae38:	ee07 3a90 	vmov	s15, r3
 800ae3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae40:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae44:	eddf 5a33 	vldr	s11, [pc, #204]	; 800af14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ae48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae50:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ae54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae58:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae5c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ae60:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ae62:	4b2a      	ldr	r3, [pc, #168]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ae64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae66:	0a5b      	lsrs	r3, r3, #9
 800ae68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae6c:	ee07 3a90 	vmov	s15, r3
 800ae70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae74:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ae78:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ae7c:	edd7 6a07 	vldr	s13, [r7, #28]
 800ae80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ae84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ae88:	ee17 2a90 	vmov	r2, s15
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800ae90:	4b1e      	ldr	r3, [pc, #120]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ae92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae94:	0c1b      	lsrs	r3, r3, #16
 800ae96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae9a:	ee07 3a90 	vmov	s15, r3
 800ae9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aea2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800aea6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800aeaa:	edd7 6a07 	vldr	s13, [r7, #28]
 800aeae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aeb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aeb6:	ee17 2a90 	vmov	r2, s15
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800aebe:	4b13      	ldr	r3, [pc, #76]	; (800af0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aec2:	0e1b      	lsrs	r3, r3, #24
 800aec4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aec8:	ee07 3a90 	vmov	s15, r3
 800aecc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aed0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800aed4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800aed8:	edd7 6a07 	vldr	s13, [r7, #28]
 800aedc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aee0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aee4:	ee17 2a90 	vmov	r2, s15
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800aeec:	e008      	b.n	800af00 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	2200      	movs	r2, #0
 800aef2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2200      	movs	r2, #0
 800aef8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	2200      	movs	r2, #0
 800aefe:	609a      	str	r2, [r3, #8]
}
 800af00:	bf00      	nop
 800af02:	3724      	adds	r7, #36	; 0x24
 800af04:	46bd      	mov	sp, r7
 800af06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0a:	4770      	bx	lr
 800af0c:	58024400 	.word	0x58024400
 800af10:	03d09000 	.word	0x03d09000
 800af14:	46000000 	.word	0x46000000
 800af18:	4c742400 	.word	0x4c742400
 800af1c:	4a742400 	.word	0x4a742400
 800af20:	4bb71b00 	.word	0x4bb71b00

0800af24 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b084      	sub	sp, #16
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
 800af2c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800af2e:	2300      	movs	r3, #0
 800af30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800af32:	4b53      	ldr	r3, [pc, #332]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800af34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af36:	f003 0303 	and.w	r3, r3, #3
 800af3a:	2b03      	cmp	r3, #3
 800af3c:	d101      	bne.n	800af42 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800af3e:	2301      	movs	r3, #1
 800af40:	e099      	b.n	800b076 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800af42:	4b4f      	ldr	r3, [pc, #316]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	4a4e      	ldr	r2, [pc, #312]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800af48:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800af4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800af4e:	f7f7 fc6b 	bl	8002828 <HAL_GetTick>
 800af52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800af54:	e008      	b.n	800af68 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800af56:	f7f7 fc67 	bl	8002828 <HAL_GetTick>
 800af5a:	4602      	mov	r2, r0
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	1ad3      	subs	r3, r2, r3
 800af60:	2b02      	cmp	r3, #2
 800af62:	d901      	bls.n	800af68 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800af64:	2303      	movs	r3, #3
 800af66:	e086      	b.n	800b076 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800af68:	4b45      	ldr	r3, [pc, #276]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800af70:	2b00      	cmp	r3, #0
 800af72:	d1f0      	bne.n	800af56 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800af74:	4b42      	ldr	r3, [pc, #264]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800af76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af78:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	031b      	lsls	r3, r3, #12
 800af82:	493f      	ldr	r1, [pc, #252]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800af84:	4313      	orrs	r3, r2
 800af86:	628b      	str	r3, [r1, #40]	; 0x28
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	685b      	ldr	r3, [r3, #4]
 800af8c:	3b01      	subs	r3, #1
 800af8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	689b      	ldr	r3, [r3, #8]
 800af96:	3b01      	subs	r3, #1
 800af98:	025b      	lsls	r3, r3, #9
 800af9a:	b29b      	uxth	r3, r3
 800af9c:	431a      	orrs	r2, r3
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	68db      	ldr	r3, [r3, #12]
 800afa2:	3b01      	subs	r3, #1
 800afa4:	041b      	lsls	r3, r3, #16
 800afa6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800afaa:	431a      	orrs	r2, r3
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	691b      	ldr	r3, [r3, #16]
 800afb0:	3b01      	subs	r3, #1
 800afb2:	061b      	lsls	r3, r3, #24
 800afb4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800afb8:	4931      	ldr	r1, [pc, #196]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800afba:	4313      	orrs	r3, r2
 800afbc:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800afbe:	4b30      	ldr	r3, [pc, #192]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800afc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afc2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	695b      	ldr	r3, [r3, #20]
 800afca:	492d      	ldr	r1, [pc, #180]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800afcc:	4313      	orrs	r3, r2
 800afce:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800afd0:	4b2b      	ldr	r3, [pc, #172]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800afd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afd4:	f023 0220 	bic.w	r2, r3, #32
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	699b      	ldr	r3, [r3, #24]
 800afdc:	4928      	ldr	r1, [pc, #160]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800afde:	4313      	orrs	r3, r2
 800afe0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800afe2:	4b27      	ldr	r3, [pc, #156]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800afe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afe6:	4a26      	ldr	r2, [pc, #152]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800afe8:	f023 0310 	bic.w	r3, r3, #16
 800afec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800afee:	4b24      	ldr	r3, [pc, #144]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800aff0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aff2:	4b24      	ldr	r3, [pc, #144]	; (800b084 <RCCEx_PLL2_Config+0x160>)
 800aff4:	4013      	ands	r3, r2
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	69d2      	ldr	r2, [r2, #28]
 800affa:	00d2      	lsls	r2, r2, #3
 800affc:	4920      	ldr	r1, [pc, #128]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800affe:	4313      	orrs	r3, r2
 800b000:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b002:	4b1f      	ldr	r3, [pc, #124]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800b004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b006:	4a1e      	ldr	r2, [pc, #120]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800b008:	f043 0310 	orr.w	r3, r3, #16
 800b00c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b00e:	683b      	ldr	r3, [r7, #0]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d106      	bne.n	800b022 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b014:	4b1a      	ldr	r3, [pc, #104]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800b016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b018:	4a19      	ldr	r2, [pc, #100]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800b01a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b01e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b020:	e00f      	b.n	800b042 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	2b01      	cmp	r3, #1
 800b026:	d106      	bne.n	800b036 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b028:	4b15      	ldr	r3, [pc, #84]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800b02a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b02c:	4a14      	ldr	r2, [pc, #80]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800b02e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b032:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b034:	e005      	b.n	800b042 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b036:	4b12      	ldr	r3, [pc, #72]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800b038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b03a:	4a11      	ldr	r2, [pc, #68]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800b03c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b040:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b042:	4b0f      	ldr	r3, [pc, #60]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	4a0e      	ldr	r2, [pc, #56]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800b048:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b04c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b04e:	f7f7 fbeb 	bl	8002828 <HAL_GetTick>
 800b052:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b054:	e008      	b.n	800b068 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b056:	f7f7 fbe7 	bl	8002828 <HAL_GetTick>
 800b05a:	4602      	mov	r2, r0
 800b05c:	68bb      	ldr	r3, [r7, #8]
 800b05e:	1ad3      	subs	r3, r2, r3
 800b060:	2b02      	cmp	r3, #2
 800b062:	d901      	bls.n	800b068 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b064:	2303      	movs	r3, #3
 800b066:	e006      	b.n	800b076 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b068:	4b05      	ldr	r3, [pc, #20]	; (800b080 <RCCEx_PLL2_Config+0x15c>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b070:	2b00      	cmp	r3, #0
 800b072:	d0f0      	beq.n	800b056 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b074:	7bfb      	ldrb	r3, [r7, #15]
}
 800b076:	4618      	mov	r0, r3
 800b078:	3710      	adds	r7, #16
 800b07a:	46bd      	mov	sp, r7
 800b07c:	bd80      	pop	{r7, pc}
 800b07e:	bf00      	nop
 800b080:	58024400 	.word	0x58024400
 800b084:	ffff0007 	.word	0xffff0007

0800b088 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b084      	sub	sp, #16
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
 800b090:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b092:	2300      	movs	r3, #0
 800b094:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b096:	4b53      	ldr	r3, [pc, #332]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b09a:	f003 0303 	and.w	r3, r3, #3
 800b09e:	2b03      	cmp	r3, #3
 800b0a0:	d101      	bne.n	800b0a6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	e099      	b.n	800b1da <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b0a6:	4b4f      	ldr	r3, [pc, #316]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	4a4e      	ldr	r2, [pc, #312]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b0ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b0b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b0b2:	f7f7 fbb9 	bl	8002828 <HAL_GetTick>
 800b0b6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b0b8:	e008      	b.n	800b0cc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b0ba:	f7f7 fbb5 	bl	8002828 <HAL_GetTick>
 800b0be:	4602      	mov	r2, r0
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	1ad3      	subs	r3, r2, r3
 800b0c4:	2b02      	cmp	r3, #2
 800b0c6:	d901      	bls.n	800b0cc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b0c8:	2303      	movs	r3, #3
 800b0ca:	e086      	b.n	800b1da <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b0cc:	4b45      	ldr	r3, [pc, #276]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d1f0      	bne.n	800b0ba <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b0d8:	4b42      	ldr	r3, [pc, #264]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b0da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0dc:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	051b      	lsls	r3, r3, #20
 800b0e6:	493f      	ldr	r1, [pc, #252]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b0e8:	4313      	orrs	r3, r2
 800b0ea:	628b      	str	r3, [r1, #40]	; 0x28
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	3b01      	subs	r3, #1
 800b0f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	689b      	ldr	r3, [r3, #8]
 800b0fa:	3b01      	subs	r3, #1
 800b0fc:	025b      	lsls	r3, r3, #9
 800b0fe:	b29b      	uxth	r3, r3
 800b100:	431a      	orrs	r2, r3
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	68db      	ldr	r3, [r3, #12]
 800b106:	3b01      	subs	r3, #1
 800b108:	041b      	lsls	r3, r3, #16
 800b10a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b10e:	431a      	orrs	r2, r3
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	691b      	ldr	r3, [r3, #16]
 800b114:	3b01      	subs	r3, #1
 800b116:	061b      	lsls	r3, r3, #24
 800b118:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b11c:	4931      	ldr	r1, [pc, #196]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b11e:	4313      	orrs	r3, r2
 800b120:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b122:	4b30      	ldr	r3, [pc, #192]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b126:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	695b      	ldr	r3, [r3, #20]
 800b12e:	492d      	ldr	r1, [pc, #180]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b130:	4313      	orrs	r3, r2
 800b132:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b134:	4b2b      	ldr	r3, [pc, #172]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b138:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	699b      	ldr	r3, [r3, #24]
 800b140:	4928      	ldr	r1, [pc, #160]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b142:	4313      	orrs	r3, r2
 800b144:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b146:	4b27      	ldr	r3, [pc, #156]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b14a:	4a26      	ldr	r2, [pc, #152]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b14c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b150:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b152:	4b24      	ldr	r3, [pc, #144]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b154:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b156:	4b24      	ldr	r3, [pc, #144]	; (800b1e8 <RCCEx_PLL3_Config+0x160>)
 800b158:	4013      	ands	r3, r2
 800b15a:	687a      	ldr	r2, [r7, #4]
 800b15c:	69d2      	ldr	r2, [r2, #28]
 800b15e:	00d2      	lsls	r2, r2, #3
 800b160:	4920      	ldr	r1, [pc, #128]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b162:	4313      	orrs	r3, r2
 800b164:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b166:	4b1f      	ldr	r3, [pc, #124]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b16a:	4a1e      	ldr	r2, [pc, #120]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b16c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b170:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d106      	bne.n	800b186 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b178:	4b1a      	ldr	r3, [pc, #104]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b17a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b17c:	4a19      	ldr	r2, [pc, #100]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b17e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b182:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b184:	e00f      	b.n	800b1a6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	2b01      	cmp	r3, #1
 800b18a:	d106      	bne.n	800b19a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b18c:	4b15      	ldr	r3, [pc, #84]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b18e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b190:	4a14      	ldr	r2, [pc, #80]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b192:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b196:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b198:	e005      	b.n	800b1a6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b19a:	4b12      	ldr	r3, [pc, #72]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b19c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b19e:	4a11      	ldr	r2, [pc, #68]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b1a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b1a4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b1a6:	4b0f      	ldr	r3, [pc, #60]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	4a0e      	ldr	r2, [pc, #56]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b1ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b1b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b1b2:	f7f7 fb39 	bl	8002828 <HAL_GetTick>
 800b1b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b1b8:	e008      	b.n	800b1cc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b1ba:	f7f7 fb35 	bl	8002828 <HAL_GetTick>
 800b1be:	4602      	mov	r2, r0
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	1ad3      	subs	r3, r2, r3
 800b1c4:	2b02      	cmp	r3, #2
 800b1c6:	d901      	bls.n	800b1cc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b1c8:	2303      	movs	r3, #3
 800b1ca:	e006      	b.n	800b1da <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b1cc:	4b05      	ldr	r3, [pc, #20]	; (800b1e4 <RCCEx_PLL3_Config+0x15c>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d0f0      	beq.n	800b1ba <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b1d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1da:	4618      	mov	r0, r3
 800b1dc:	3710      	adds	r7, #16
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bd80      	pop	{r7, pc}
 800b1e2:	bf00      	nop
 800b1e4:	58024400 	.word	0x58024400
 800b1e8:	ffff0007 	.word	0xffff0007

0800b1ec <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b086      	sub	sp, #24
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
 800b1f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d101      	bne.n	800b200 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b1fc:	2301      	movs	r3, #1
 800b1fe:	e08f      	b.n	800b320 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b206:	b2db      	uxtb	r3, r3
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d106      	bne.n	800b21a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2200      	movs	r2, #0
 800b210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800b214:	6878      	ldr	r0, [r7, #4]
 800b216:	f7f6 fe31 	bl	8001e7c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	2202      	movs	r2, #2
 800b21e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	6899      	ldr	r1, [r3, #8]
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681a      	ldr	r2, [r3, #0]
 800b22c:	4b3e      	ldr	r3, [pc, #248]	; (800b328 <HAL_TIM_Encoder_Init+0x13c>)
 800b22e:	400b      	ands	r3, r1
 800b230:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681a      	ldr	r2, [r3, #0]
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	3304      	adds	r3, #4
 800b23a:	4619      	mov	r1, r3
 800b23c:	4610      	mov	r0, r2
 800b23e:	f000 fa39 	bl	800b6b4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	689b      	ldr	r3, [r3, #8]
 800b248:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	699b      	ldr	r3, [r3, #24]
 800b250:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	6a1b      	ldr	r3, [r3, #32]
 800b258:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b25a:	683b      	ldr	r3, [r7, #0]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	697a      	ldr	r2, [r7, #20]
 800b260:	4313      	orrs	r3, r2
 800b262:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b264:	693a      	ldr	r2, [r7, #16]
 800b266:	4b31      	ldr	r3, [pc, #196]	; (800b32c <HAL_TIM_Encoder_Init+0x140>)
 800b268:	4013      	ands	r3, r2
 800b26a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	689a      	ldr	r2, [r3, #8]
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	699b      	ldr	r3, [r3, #24]
 800b274:	021b      	lsls	r3, r3, #8
 800b276:	4313      	orrs	r3, r2
 800b278:	693a      	ldr	r2, [r7, #16]
 800b27a:	4313      	orrs	r3, r2
 800b27c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b27e:	693a      	ldr	r2, [r7, #16]
 800b280:	4b2b      	ldr	r3, [pc, #172]	; (800b330 <HAL_TIM_Encoder_Init+0x144>)
 800b282:	4013      	ands	r3, r2
 800b284:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b286:	693a      	ldr	r2, [r7, #16]
 800b288:	4b2a      	ldr	r3, [pc, #168]	; (800b334 <HAL_TIM_Encoder_Init+0x148>)
 800b28a:	4013      	ands	r3, r2
 800b28c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	68da      	ldr	r2, [r3, #12]
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	69db      	ldr	r3, [r3, #28]
 800b296:	021b      	lsls	r3, r3, #8
 800b298:	4313      	orrs	r3, r2
 800b29a:	693a      	ldr	r2, [r7, #16]
 800b29c:	4313      	orrs	r3, r2
 800b29e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	691b      	ldr	r3, [r3, #16]
 800b2a4:	011a      	lsls	r2, r3, #4
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	6a1b      	ldr	r3, [r3, #32]
 800b2aa:	031b      	lsls	r3, r3, #12
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	693a      	ldr	r2, [r7, #16]
 800b2b0:	4313      	orrs	r3, r2
 800b2b2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800b2ba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800b2c2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	685a      	ldr	r2, [r3, #4]
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	695b      	ldr	r3, [r3, #20]
 800b2cc:	011b      	lsls	r3, r3, #4
 800b2ce:	4313      	orrs	r3, r2
 800b2d0:	68fa      	ldr	r2, [r7, #12]
 800b2d2:	4313      	orrs	r3, r2
 800b2d4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	697a      	ldr	r2, [r7, #20]
 800b2dc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	693a      	ldr	r2, [r7, #16]
 800b2e4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	68fa      	ldr	r2, [r7, #12]
 800b2ec:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	2201      	movs	r2, #1
 800b2f2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	2201      	movs	r2, #1
 800b2fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	2201      	movs	r2, #1
 800b302:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2201      	movs	r2, #1
 800b30a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	2201      	movs	r2, #1
 800b312:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	2201      	movs	r2, #1
 800b31a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b31e:	2300      	movs	r3, #0
}
 800b320:	4618      	mov	r0, r3
 800b322:	3718      	adds	r7, #24
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}
 800b328:	fffebff8 	.word	0xfffebff8
 800b32c:	fffffcfc 	.word	0xfffffcfc
 800b330:	fffff3f3 	.word	0xfffff3f3
 800b334:	ffff0f0f 	.word	0xffff0f0f

0800b338 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b084      	sub	sp, #16
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
 800b340:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b348:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800b350:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b358:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b360:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d110      	bne.n	800b38a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b368:	7bfb      	ldrb	r3, [r7, #15]
 800b36a:	2b01      	cmp	r3, #1
 800b36c:	d102      	bne.n	800b374 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800b36e:	7b7b      	ldrb	r3, [r7, #13]
 800b370:	2b01      	cmp	r3, #1
 800b372:	d001      	beq.n	800b378 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800b374:	2301      	movs	r3, #1
 800b376:	e069      	b.n	800b44c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	2202      	movs	r2, #2
 800b37c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2202      	movs	r2, #2
 800b384:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b388:	e031      	b.n	800b3ee <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	2b04      	cmp	r3, #4
 800b38e:	d110      	bne.n	800b3b2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b390:	7bbb      	ldrb	r3, [r7, #14]
 800b392:	2b01      	cmp	r3, #1
 800b394:	d102      	bne.n	800b39c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b396:	7b3b      	ldrb	r3, [r7, #12]
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d001      	beq.n	800b3a0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800b39c:	2301      	movs	r3, #1
 800b39e:	e055      	b.n	800b44c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2202      	movs	r2, #2
 800b3a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2202      	movs	r2, #2
 800b3ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b3b0:	e01d      	b.n	800b3ee <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b3b2:	7bfb      	ldrb	r3, [r7, #15]
 800b3b4:	2b01      	cmp	r3, #1
 800b3b6:	d108      	bne.n	800b3ca <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b3b8:	7bbb      	ldrb	r3, [r7, #14]
 800b3ba:	2b01      	cmp	r3, #1
 800b3bc:	d105      	bne.n	800b3ca <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b3be:	7b7b      	ldrb	r3, [r7, #13]
 800b3c0:	2b01      	cmp	r3, #1
 800b3c2:	d102      	bne.n	800b3ca <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b3c4:	7b3b      	ldrb	r3, [r7, #12]
 800b3c6:	2b01      	cmp	r3, #1
 800b3c8:	d001      	beq.n	800b3ce <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800b3ca:	2301      	movs	r3, #1
 800b3cc:	e03e      	b.n	800b44c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2202      	movs	r2, #2
 800b3d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	2202      	movs	r2, #2
 800b3da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	2202      	movs	r2, #2
 800b3e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	2202      	movs	r2, #2
 800b3ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d003      	beq.n	800b3fc <HAL_TIM_Encoder_Start+0xc4>
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	2b04      	cmp	r3, #4
 800b3f8:	d008      	beq.n	800b40c <HAL_TIM_Encoder_Start+0xd4>
 800b3fa:	e00f      	b.n	800b41c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	2201      	movs	r2, #1
 800b402:	2100      	movs	r1, #0
 800b404:	4618      	mov	r0, r3
 800b406:	f000 f9fb 	bl	800b800 <TIM_CCxChannelCmd>
      break;
 800b40a:	e016      	b.n	800b43a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	2201      	movs	r2, #1
 800b412:	2104      	movs	r1, #4
 800b414:	4618      	mov	r0, r3
 800b416:	f000 f9f3 	bl	800b800 <TIM_CCxChannelCmd>
      break;
 800b41a:	e00e      	b.n	800b43a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	2201      	movs	r2, #1
 800b422:	2100      	movs	r1, #0
 800b424:	4618      	mov	r0, r3
 800b426:	f000 f9eb 	bl	800b800 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	2201      	movs	r2, #1
 800b430:	2104      	movs	r1, #4
 800b432:	4618      	mov	r0, r3
 800b434:	f000 f9e4 	bl	800b800 <TIM_CCxChannelCmd>
      break;
 800b438:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	681a      	ldr	r2, [r3, #0]
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	f042 0201 	orr.w	r2, r2, #1
 800b448:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b44a:	2300      	movs	r3, #0
}
 800b44c:	4618      	mov	r0, r3
 800b44e:	3710      	adds	r7, #16
 800b450:	46bd      	mov	sp, r7
 800b452:	bd80      	pop	{r7, pc}

0800b454 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b084      	sub	sp, #16
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	68db      	ldr	r3, [r3, #12]
 800b462:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	691b      	ldr	r3, [r3, #16]
 800b46a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b46c:	68bb      	ldr	r3, [r7, #8]
 800b46e:	f003 0302 	and.w	r3, r3, #2
 800b472:	2b00      	cmp	r3, #0
 800b474:	d020      	beq.n	800b4b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	f003 0302 	and.w	r3, r3, #2
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d01b      	beq.n	800b4b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	f06f 0202 	mvn.w	r2, #2
 800b488:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2201      	movs	r2, #1
 800b48e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	699b      	ldr	r3, [r3, #24]
 800b496:	f003 0303 	and.w	r3, r3, #3
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d003      	beq.n	800b4a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f000 f8e9 	bl	800b676 <HAL_TIM_IC_CaptureCallback>
 800b4a4:	e005      	b.n	800b4b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b4a6:	6878      	ldr	r0, [r7, #4]
 800b4a8:	f000 f8db 	bl	800b662 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f000 f8ec 	bl	800b68a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b4b8:	68bb      	ldr	r3, [r7, #8]
 800b4ba:	f003 0304 	and.w	r3, r3, #4
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d020      	beq.n	800b504 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	f003 0304 	and.w	r3, r3, #4
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d01b      	beq.n	800b504 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f06f 0204 	mvn.w	r2, #4
 800b4d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2202      	movs	r2, #2
 800b4da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	699b      	ldr	r3, [r3, #24]
 800b4e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d003      	beq.n	800b4f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b4ea:	6878      	ldr	r0, [r7, #4]
 800b4ec:	f000 f8c3 	bl	800b676 <HAL_TIM_IC_CaptureCallback>
 800b4f0:	e005      	b.n	800b4fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b4f2:	6878      	ldr	r0, [r7, #4]
 800b4f4:	f000 f8b5 	bl	800b662 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b4f8:	6878      	ldr	r0, [r7, #4]
 800b4fa:	f000 f8c6 	bl	800b68a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	2200      	movs	r2, #0
 800b502:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	f003 0308 	and.w	r3, r3, #8
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d020      	beq.n	800b550 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	f003 0308 	and.w	r3, r3, #8
 800b514:	2b00      	cmp	r3, #0
 800b516:	d01b      	beq.n	800b550 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	f06f 0208 	mvn.w	r2, #8
 800b520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2204      	movs	r2, #4
 800b526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	69db      	ldr	r3, [r3, #28]
 800b52e:	f003 0303 	and.w	r3, r3, #3
 800b532:	2b00      	cmp	r3, #0
 800b534:	d003      	beq.n	800b53e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f000 f89d 	bl	800b676 <HAL_TIM_IC_CaptureCallback>
 800b53c:	e005      	b.n	800b54a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f000 f88f 	bl	800b662 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b544:	6878      	ldr	r0, [r7, #4]
 800b546:	f000 f8a0 	bl	800b68a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2200      	movs	r2, #0
 800b54e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	f003 0310 	and.w	r3, r3, #16
 800b556:	2b00      	cmp	r3, #0
 800b558:	d020      	beq.n	800b59c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	f003 0310 	and.w	r3, r3, #16
 800b560:	2b00      	cmp	r3, #0
 800b562:	d01b      	beq.n	800b59c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f06f 0210 	mvn.w	r2, #16
 800b56c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2208      	movs	r2, #8
 800b572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	69db      	ldr	r3, [r3, #28]
 800b57a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d003      	beq.n	800b58a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f000 f877 	bl	800b676 <HAL_TIM_IC_CaptureCallback>
 800b588:	e005      	b.n	800b596 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b58a:	6878      	ldr	r0, [r7, #4]
 800b58c:	f000 f869 	bl	800b662 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b590:	6878      	ldr	r0, [r7, #4]
 800b592:	f000 f87a 	bl	800b68a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	2200      	movs	r2, #0
 800b59a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b59c:	68bb      	ldr	r3, [r7, #8]
 800b59e:	f003 0301 	and.w	r3, r3, #1
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d00c      	beq.n	800b5c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	f003 0301 	and.w	r3, r3, #1
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d007      	beq.n	800b5c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	f06f 0201 	mvn.w	r2, #1
 800b5b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b5ba:	6878      	ldr	r0, [r7, #4]
 800b5bc:	f7f6 fce8 	bl	8001f90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b5c0:	68bb      	ldr	r3, [r7, #8]
 800b5c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d104      	bne.n	800b5d4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d00c      	beq.n	800b5ee <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d007      	beq.n	800b5ee <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800b5e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b5e8:	6878      	ldr	r0, [r7, #4]
 800b5ea:	f000 f9c7 	bl	800b97c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b5ee:	68bb      	ldr	r3, [r7, #8]
 800b5f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d00c      	beq.n	800b612 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d007      	beq.n	800b612 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800b60a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	f000 f9bf 	bl	800b990 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b612:	68bb      	ldr	r3, [r7, #8]
 800b614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d00c      	beq.n	800b636 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b622:	2b00      	cmp	r3, #0
 800b624:	d007      	beq.n	800b636 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b62e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b630:	6878      	ldr	r0, [r7, #4]
 800b632:	f000 f834 	bl	800b69e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	f003 0320 	and.w	r3, r3, #32
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d00c      	beq.n	800b65a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	f003 0320 	and.w	r3, r3, #32
 800b646:	2b00      	cmp	r3, #0
 800b648:	d007      	beq.n	800b65a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	f06f 0220 	mvn.w	r2, #32
 800b652:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	f000 f987 	bl	800b968 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b65a:	bf00      	nop
 800b65c:	3710      	adds	r7, #16
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}

0800b662 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b662:	b480      	push	{r7}
 800b664:	b083      	sub	sp, #12
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b66a:	bf00      	nop
 800b66c:	370c      	adds	r7, #12
 800b66e:	46bd      	mov	sp, r7
 800b670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b674:	4770      	bx	lr

0800b676 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b676:	b480      	push	{r7}
 800b678:	b083      	sub	sp, #12
 800b67a:	af00      	add	r7, sp, #0
 800b67c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b67e:	bf00      	nop
 800b680:	370c      	adds	r7, #12
 800b682:	46bd      	mov	sp, r7
 800b684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b688:	4770      	bx	lr

0800b68a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b68a:	b480      	push	{r7}
 800b68c:	b083      	sub	sp, #12
 800b68e:	af00      	add	r7, sp, #0
 800b690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b692:	bf00      	nop
 800b694:	370c      	adds	r7, #12
 800b696:	46bd      	mov	sp, r7
 800b698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69c:	4770      	bx	lr

0800b69e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b69e:	b480      	push	{r7}
 800b6a0:	b083      	sub	sp, #12
 800b6a2:	af00      	add	r7, sp, #0
 800b6a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b6a6:	bf00      	nop
 800b6a8:	370c      	adds	r7, #12
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b0:	4770      	bx	lr
	...

0800b6b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b6b4:	b480      	push	{r7}
 800b6b6:	b085      	sub	sp, #20
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
 800b6bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	4a46      	ldr	r2, [pc, #280]	; (800b7e0 <TIM_Base_SetConfig+0x12c>)
 800b6c8:	4293      	cmp	r3, r2
 800b6ca:	d013      	beq.n	800b6f4 <TIM_Base_SetConfig+0x40>
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b6d2:	d00f      	beq.n	800b6f4 <TIM_Base_SetConfig+0x40>
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	4a43      	ldr	r2, [pc, #268]	; (800b7e4 <TIM_Base_SetConfig+0x130>)
 800b6d8:	4293      	cmp	r3, r2
 800b6da:	d00b      	beq.n	800b6f4 <TIM_Base_SetConfig+0x40>
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	4a42      	ldr	r2, [pc, #264]	; (800b7e8 <TIM_Base_SetConfig+0x134>)
 800b6e0:	4293      	cmp	r3, r2
 800b6e2:	d007      	beq.n	800b6f4 <TIM_Base_SetConfig+0x40>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	4a41      	ldr	r2, [pc, #260]	; (800b7ec <TIM_Base_SetConfig+0x138>)
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	d003      	beq.n	800b6f4 <TIM_Base_SetConfig+0x40>
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	4a40      	ldr	r2, [pc, #256]	; (800b7f0 <TIM_Base_SetConfig+0x13c>)
 800b6f0:	4293      	cmp	r3, r2
 800b6f2:	d108      	bne.n	800b706 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b6fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	685b      	ldr	r3, [r3, #4]
 800b700:	68fa      	ldr	r2, [r7, #12]
 800b702:	4313      	orrs	r3, r2
 800b704:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	4a35      	ldr	r2, [pc, #212]	; (800b7e0 <TIM_Base_SetConfig+0x12c>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d01f      	beq.n	800b74e <TIM_Base_SetConfig+0x9a>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b714:	d01b      	beq.n	800b74e <TIM_Base_SetConfig+0x9a>
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	4a32      	ldr	r2, [pc, #200]	; (800b7e4 <TIM_Base_SetConfig+0x130>)
 800b71a:	4293      	cmp	r3, r2
 800b71c:	d017      	beq.n	800b74e <TIM_Base_SetConfig+0x9a>
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	4a31      	ldr	r2, [pc, #196]	; (800b7e8 <TIM_Base_SetConfig+0x134>)
 800b722:	4293      	cmp	r3, r2
 800b724:	d013      	beq.n	800b74e <TIM_Base_SetConfig+0x9a>
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	4a30      	ldr	r2, [pc, #192]	; (800b7ec <TIM_Base_SetConfig+0x138>)
 800b72a:	4293      	cmp	r3, r2
 800b72c:	d00f      	beq.n	800b74e <TIM_Base_SetConfig+0x9a>
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	4a2f      	ldr	r2, [pc, #188]	; (800b7f0 <TIM_Base_SetConfig+0x13c>)
 800b732:	4293      	cmp	r3, r2
 800b734:	d00b      	beq.n	800b74e <TIM_Base_SetConfig+0x9a>
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	4a2e      	ldr	r2, [pc, #184]	; (800b7f4 <TIM_Base_SetConfig+0x140>)
 800b73a:	4293      	cmp	r3, r2
 800b73c:	d007      	beq.n	800b74e <TIM_Base_SetConfig+0x9a>
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	4a2d      	ldr	r2, [pc, #180]	; (800b7f8 <TIM_Base_SetConfig+0x144>)
 800b742:	4293      	cmp	r3, r2
 800b744:	d003      	beq.n	800b74e <TIM_Base_SetConfig+0x9a>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	4a2c      	ldr	r2, [pc, #176]	; (800b7fc <TIM_Base_SetConfig+0x148>)
 800b74a:	4293      	cmp	r3, r2
 800b74c:	d108      	bne.n	800b760 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b754:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	68db      	ldr	r3, [r3, #12]
 800b75a:	68fa      	ldr	r2, [r7, #12]
 800b75c:	4313      	orrs	r3, r2
 800b75e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b766:	683b      	ldr	r3, [r7, #0]
 800b768:	695b      	ldr	r3, [r3, #20]
 800b76a:	4313      	orrs	r3, r2
 800b76c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	68fa      	ldr	r2, [r7, #12]
 800b772:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	689a      	ldr	r2, [r3, #8]
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b77c:	683b      	ldr	r3, [r7, #0]
 800b77e:	681a      	ldr	r2, [r3, #0]
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	4a16      	ldr	r2, [pc, #88]	; (800b7e0 <TIM_Base_SetConfig+0x12c>)
 800b788:	4293      	cmp	r3, r2
 800b78a:	d00f      	beq.n	800b7ac <TIM_Base_SetConfig+0xf8>
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	4a18      	ldr	r2, [pc, #96]	; (800b7f0 <TIM_Base_SetConfig+0x13c>)
 800b790:	4293      	cmp	r3, r2
 800b792:	d00b      	beq.n	800b7ac <TIM_Base_SetConfig+0xf8>
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	4a17      	ldr	r2, [pc, #92]	; (800b7f4 <TIM_Base_SetConfig+0x140>)
 800b798:	4293      	cmp	r3, r2
 800b79a:	d007      	beq.n	800b7ac <TIM_Base_SetConfig+0xf8>
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	4a16      	ldr	r2, [pc, #88]	; (800b7f8 <TIM_Base_SetConfig+0x144>)
 800b7a0:	4293      	cmp	r3, r2
 800b7a2:	d003      	beq.n	800b7ac <TIM_Base_SetConfig+0xf8>
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	4a15      	ldr	r2, [pc, #84]	; (800b7fc <TIM_Base_SetConfig+0x148>)
 800b7a8:	4293      	cmp	r3, r2
 800b7aa:	d103      	bne.n	800b7b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	691a      	ldr	r2, [r3, #16]
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	691b      	ldr	r3, [r3, #16]
 800b7be:	f003 0301 	and.w	r3, r3, #1
 800b7c2:	2b01      	cmp	r3, #1
 800b7c4:	d105      	bne.n	800b7d2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	691b      	ldr	r3, [r3, #16]
 800b7ca:	f023 0201 	bic.w	r2, r3, #1
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	611a      	str	r2, [r3, #16]
  }
}
 800b7d2:	bf00      	nop
 800b7d4:	3714      	adds	r7, #20
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7dc:	4770      	bx	lr
 800b7de:	bf00      	nop
 800b7e0:	40010000 	.word	0x40010000
 800b7e4:	40000400 	.word	0x40000400
 800b7e8:	40000800 	.word	0x40000800
 800b7ec:	40000c00 	.word	0x40000c00
 800b7f0:	40010400 	.word	0x40010400
 800b7f4:	40014000 	.word	0x40014000
 800b7f8:	40014400 	.word	0x40014400
 800b7fc:	40014800 	.word	0x40014800

0800b800 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b800:	b480      	push	{r7}
 800b802:	b087      	sub	sp, #28
 800b804:	af00      	add	r7, sp, #0
 800b806:	60f8      	str	r0, [r7, #12]
 800b808:	60b9      	str	r1, [r7, #8]
 800b80a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b80c:	68bb      	ldr	r3, [r7, #8]
 800b80e:	f003 031f 	and.w	r3, r3, #31
 800b812:	2201      	movs	r2, #1
 800b814:	fa02 f303 	lsl.w	r3, r2, r3
 800b818:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	6a1a      	ldr	r2, [r3, #32]
 800b81e:	697b      	ldr	r3, [r7, #20]
 800b820:	43db      	mvns	r3, r3
 800b822:	401a      	ands	r2, r3
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	6a1a      	ldr	r2, [r3, #32]
 800b82c:	68bb      	ldr	r3, [r7, #8]
 800b82e:	f003 031f 	and.w	r3, r3, #31
 800b832:	6879      	ldr	r1, [r7, #4]
 800b834:	fa01 f303 	lsl.w	r3, r1, r3
 800b838:	431a      	orrs	r2, r3
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	621a      	str	r2, [r3, #32]
}
 800b83e:	bf00      	nop
 800b840:	371c      	adds	r7, #28
 800b842:	46bd      	mov	sp, r7
 800b844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b848:	4770      	bx	lr
	...

0800b84c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b085      	sub	sp, #20
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
 800b854:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b85c:	2b01      	cmp	r3, #1
 800b85e:	d101      	bne.n	800b864 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b860:	2302      	movs	r3, #2
 800b862:	e06d      	b.n	800b940 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	2201      	movs	r2, #1
 800b868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2202      	movs	r2, #2
 800b870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	685b      	ldr	r3, [r3, #4]
 800b87a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	689b      	ldr	r3, [r3, #8]
 800b882:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	4a30      	ldr	r2, [pc, #192]	; (800b94c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b88a:	4293      	cmp	r3, r2
 800b88c:	d004      	beq.n	800b898 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	4a2f      	ldr	r2, [pc, #188]	; (800b950 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b894:	4293      	cmp	r3, r2
 800b896:	d108      	bne.n	800b8aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b89e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b8a0:	683b      	ldr	r3, [r7, #0]
 800b8a2:	685b      	ldr	r3, [r3, #4]
 800b8a4:	68fa      	ldr	r2, [r7, #12]
 800b8a6:	4313      	orrs	r3, r2
 800b8a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b8b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b8b2:	683b      	ldr	r3, [r7, #0]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	68fa      	ldr	r2, [r7, #12]
 800b8b8:	4313      	orrs	r3, r2
 800b8ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	68fa      	ldr	r2, [r7, #12]
 800b8c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	4a20      	ldr	r2, [pc, #128]	; (800b94c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d022      	beq.n	800b914 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b8d6:	d01d      	beq.n	800b914 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	4a1d      	ldr	r2, [pc, #116]	; (800b954 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b8de:	4293      	cmp	r3, r2
 800b8e0:	d018      	beq.n	800b914 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	4a1c      	ldr	r2, [pc, #112]	; (800b958 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b8e8:	4293      	cmp	r3, r2
 800b8ea:	d013      	beq.n	800b914 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	4a1a      	ldr	r2, [pc, #104]	; (800b95c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b8f2:	4293      	cmp	r3, r2
 800b8f4:	d00e      	beq.n	800b914 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	4a15      	ldr	r2, [pc, #84]	; (800b950 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b8fc:	4293      	cmp	r3, r2
 800b8fe:	d009      	beq.n	800b914 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	4a16      	ldr	r2, [pc, #88]	; (800b960 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b906:	4293      	cmp	r3, r2
 800b908:	d004      	beq.n	800b914 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	4a15      	ldr	r2, [pc, #84]	; (800b964 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b910:	4293      	cmp	r3, r2
 800b912:	d10c      	bne.n	800b92e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b91a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	689b      	ldr	r3, [r3, #8]
 800b920:	68ba      	ldr	r2, [r7, #8]
 800b922:	4313      	orrs	r3, r2
 800b924:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	68ba      	ldr	r2, [r7, #8]
 800b92c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	2201      	movs	r2, #1
 800b932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	2200      	movs	r2, #0
 800b93a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b93e:	2300      	movs	r3, #0
}
 800b940:	4618      	mov	r0, r3
 800b942:	3714      	adds	r7, #20
 800b944:	46bd      	mov	sp, r7
 800b946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94a:	4770      	bx	lr
 800b94c:	40010000 	.word	0x40010000
 800b950:	40010400 	.word	0x40010400
 800b954:	40000400 	.word	0x40000400
 800b958:	40000800 	.word	0x40000800
 800b95c:	40000c00 	.word	0x40000c00
 800b960:	40001800 	.word	0x40001800
 800b964:	40014000 	.word	0x40014000

0800b968 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b968:	b480      	push	{r7}
 800b96a:	b083      	sub	sp, #12
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b970:	bf00      	nop
 800b972:	370c      	adds	r7, #12
 800b974:	46bd      	mov	sp, r7
 800b976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97a:	4770      	bx	lr

0800b97c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b97c:	b480      	push	{r7}
 800b97e:	b083      	sub	sp, #12
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b984:	bf00      	nop
 800b986:	370c      	adds	r7, #12
 800b988:	46bd      	mov	sp, r7
 800b98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98e:	4770      	bx	lr

0800b990 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b990:	b480      	push	{r7}
 800b992:	b083      	sub	sp, #12
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b998:	bf00      	nop
 800b99a:	370c      	adds	r7, #12
 800b99c:	46bd      	mov	sp, r7
 800b99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a2:	4770      	bx	lr

0800b9a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b082      	sub	sp, #8
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d101      	bne.n	800b9b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	e042      	b.n	800ba3c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d106      	bne.n	800b9ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b9c8:	6878      	ldr	r0, [r7, #4]
 800b9ca:	f7f6 fd75 	bl	80024b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2224      	movs	r2, #36	; 0x24
 800b9d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	681a      	ldr	r2, [r3, #0]
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	f022 0201 	bic.w	r2, r2, #1
 800b9e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d002      	beq.n	800b9f4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b9ee:	6878      	ldr	r0, [r7, #4]
 800b9f0:	f000 fd90 	bl	800c514 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f000 f825 	bl	800ba44 <UART_SetConfig>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	2b01      	cmp	r3, #1
 800b9fe:	d101      	bne.n	800ba04 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ba00:	2301      	movs	r3, #1
 800ba02:	e01b      	b.n	800ba3c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	685a      	ldr	r2, [r3, #4]
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ba12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	689a      	ldr	r2, [r3, #8]
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ba22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	681a      	ldr	r2, [r3, #0]
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f042 0201 	orr.w	r2, r2, #1
 800ba32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ba34:	6878      	ldr	r0, [r7, #4]
 800ba36:	f000 fe0f 	bl	800c658 <UART_CheckIdleState>
 800ba3a:	4603      	mov	r3, r0
}
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	3708      	adds	r7, #8
 800ba40:	46bd      	mov	sp, r7
 800ba42:	bd80      	pop	{r7, pc}

0800ba44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ba44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ba48:	b092      	sub	sp, #72	; 0x48
 800ba4a:	af00      	add	r7, sp, #0
 800ba4c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ba4e:	2300      	movs	r3, #0
 800ba50:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ba54:	697b      	ldr	r3, [r7, #20]
 800ba56:	689a      	ldr	r2, [r3, #8]
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	691b      	ldr	r3, [r3, #16]
 800ba5c:	431a      	orrs	r2, r3
 800ba5e:	697b      	ldr	r3, [r7, #20]
 800ba60:	695b      	ldr	r3, [r3, #20]
 800ba62:	431a      	orrs	r2, r3
 800ba64:	697b      	ldr	r3, [r7, #20]
 800ba66:	69db      	ldr	r3, [r3, #28]
 800ba68:	4313      	orrs	r3, r2
 800ba6a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ba6c:	697b      	ldr	r3, [r7, #20]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	681a      	ldr	r2, [r3, #0]
 800ba72:	4bbe      	ldr	r3, [pc, #760]	; (800bd6c <UART_SetConfig+0x328>)
 800ba74:	4013      	ands	r3, r2
 800ba76:	697a      	ldr	r2, [r7, #20]
 800ba78:	6812      	ldr	r2, [r2, #0]
 800ba7a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ba7c:	430b      	orrs	r3, r1
 800ba7e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ba80:	697b      	ldr	r3, [r7, #20]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	685b      	ldr	r3, [r3, #4]
 800ba86:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ba8a:	697b      	ldr	r3, [r7, #20]
 800ba8c:	68da      	ldr	r2, [r3, #12]
 800ba8e:	697b      	ldr	r3, [r7, #20]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	430a      	orrs	r2, r1
 800ba94:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ba96:	697b      	ldr	r3, [r7, #20]
 800ba98:	699b      	ldr	r3, [r3, #24]
 800ba9a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ba9c:	697b      	ldr	r3, [r7, #20]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	4ab3      	ldr	r2, [pc, #716]	; (800bd70 <UART_SetConfig+0x32c>)
 800baa2:	4293      	cmp	r3, r2
 800baa4:	d004      	beq.n	800bab0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800baa6:	697b      	ldr	r3, [r7, #20]
 800baa8:	6a1b      	ldr	r3, [r3, #32]
 800baaa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800baac:	4313      	orrs	r3, r2
 800baae:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bab0:	697b      	ldr	r3, [r7, #20]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	689a      	ldr	r2, [r3, #8]
 800bab6:	4baf      	ldr	r3, [pc, #700]	; (800bd74 <UART_SetConfig+0x330>)
 800bab8:	4013      	ands	r3, r2
 800baba:	697a      	ldr	r2, [r7, #20]
 800babc:	6812      	ldr	r2, [r2, #0]
 800babe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bac0:	430b      	orrs	r3, r1
 800bac2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bac4:	697b      	ldr	r3, [r7, #20]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baca:	f023 010f 	bic.w	r1, r3, #15
 800bace:	697b      	ldr	r3, [r7, #20]
 800bad0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bad2:	697b      	ldr	r3, [r7, #20]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	430a      	orrs	r2, r1
 800bad8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bada:	697b      	ldr	r3, [r7, #20]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	4aa6      	ldr	r2, [pc, #664]	; (800bd78 <UART_SetConfig+0x334>)
 800bae0:	4293      	cmp	r3, r2
 800bae2:	d177      	bne.n	800bbd4 <UART_SetConfig+0x190>
 800bae4:	4ba5      	ldr	r3, [pc, #660]	; (800bd7c <UART_SetConfig+0x338>)
 800bae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bae8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800baec:	2b28      	cmp	r3, #40	; 0x28
 800baee:	d86d      	bhi.n	800bbcc <UART_SetConfig+0x188>
 800baf0:	a201      	add	r2, pc, #4	; (adr r2, 800baf8 <UART_SetConfig+0xb4>)
 800baf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baf6:	bf00      	nop
 800baf8:	0800bb9d 	.word	0x0800bb9d
 800bafc:	0800bbcd 	.word	0x0800bbcd
 800bb00:	0800bbcd 	.word	0x0800bbcd
 800bb04:	0800bbcd 	.word	0x0800bbcd
 800bb08:	0800bbcd 	.word	0x0800bbcd
 800bb0c:	0800bbcd 	.word	0x0800bbcd
 800bb10:	0800bbcd 	.word	0x0800bbcd
 800bb14:	0800bbcd 	.word	0x0800bbcd
 800bb18:	0800bba5 	.word	0x0800bba5
 800bb1c:	0800bbcd 	.word	0x0800bbcd
 800bb20:	0800bbcd 	.word	0x0800bbcd
 800bb24:	0800bbcd 	.word	0x0800bbcd
 800bb28:	0800bbcd 	.word	0x0800bbcd
 800bb2c:	0800bbcd 	.word	0x0800bbcd
 800bb30:	0800bbcd 	.word	0x0800bbcd
 800bb34:	0800bbcd 	.word	0x0800bbcd
 800bb38:	0800bbad 	.word	0x0800bbad
 800bb3c:	0800bbcd 	.word	0x0800bbcd
 800bb40:	0800bbcd 	.word	0x0800bbcd
 800bb44:	0800bbcd 	.word	0x0800bbcd
 800bb48:	0800bbcd 	.word	0x0800bbcd
 800bb4c:	0800bbcd 	.word	0x0800bbcd
 800bb50:	0800bbcd 	.word	0x0800bbcd
 800bb54:	0800bbcd 	.word	0x0800bbcd
 800bb58:	0800bbb5 	.word	0x0800bbb5
 800bb5c:	0800bbcd 	.word	0x0800bbcd
 800bb60:	0800bbcd 	.word	0x0800bbcd
 800bb64:	0800bbcd 	.word	0x0800bbcd
 800bb68:	0800bbcd 	.word	0x0800bbcd
 800bb6c:	0800bbcd 	.word	0x0800bbcd
 800bb70:	0800bbcd 	.word	0x0800bbcd
 800bb74:	0800bbcd 	.word	0x0800bbcd
 800bb78:	0800bbbd 	.word	0x0800bbbd
 800bb7c:	0800bbcd 	.word	0x0800bbcd
 800bb80:	0800bbcd 	.word	0x0800bbcd
 800bb84:	0800bbcd 	.word	0x0800bbcd
 800bb88:	0800bbcd 	.word	0x0800bbcd
 800bb8c:	0800bbcd 	.word	0x0800bbcd
 800bb90:	0800bbcd 	.word	0x0800bbcd
 800bb94:	0800bbcd 	.word	0x0800bbcd
 800bb98:	0800bbc5 	.word	0x0800bbc5
 800bb9c:	2301      	movs	r3, #1
 800bb9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bba2:	e222      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bba4:	2304      	movs	r3, #4
 800bba6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bbaa:	e21e      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bbac:	2308      	movs	r3, #8
 800bbae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bbb2:	e21a      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bbb4:	2310      	movs	r3, #16
 800bbb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bbba:	e216      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bbbc:	2320      	movs	r3, #32
 800bbbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bbc2:	e212      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bbc4:	2340      	movs	r3, #64	; 0x40
 800bbc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bbca:	e20e      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bbcc:	2380      	movs	r3, #128	; 0x80
 800bbce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bbd2:	e20a      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bbd4:	697b      	ldr	r3, [r7, #20]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	4a69      	ldr	r2, [pc, #420]	; (800bd80 <UART_SetConfig+0x33c>)
 800bbda:	4293      	cmp	r3, r2
 800bbdc:	d130      	bne.n	800bc40 <UART_SetConfig+0x1fc>
 800bbde:	4b67      	ldr	r3, [pc, #412]	; (800bd7c <UART_SetConfig+0x338>)
 800bbe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbe2:	f003 0307 	and.w	r3, r3, #7
 800bbe6:	2b05      	cmp	r3, #5
 800bbe8:	d826      	bhi.n	800bc38 <UART_SetConfig+0x1f4>
 800bbea:	a201      	add	r2, pc, #4	; (adr r2, 800bbf0 <UART_SetConfig+0x1ac>)
 800bbec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbf0:	0800bc09 	.word	0x0800bc09
 800bbf4:	0800bc11 	.word	0x0800bc11
 800bbf8:	0800bc19 	.word	0x0800bc19
 800bbfc:	0800bc21 	.word	0x0800bc21
 800bc00:	0800bc29 	.word	0x0800bc29
 800bc04:	0800bc31 	.word	0x0800bc31
 800bc08:	2300      	movs	r3, #0
 800bc0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc0e:	e1ec      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bc10:	2304      	movs	r3, #4
 800bc12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc16:	e1e8      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bc18:	2308      	movs	r3, #8
 800bc1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc1e:	e1e4      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bc20:	2310      	movs	r3, #16
 800bc22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc26:	e1e0      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bc28:	2320      	movs	r3, #32
 800bc2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc2e:	e1dc      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bc30:	2340      	movs	r3, #64	; 0x40
 800bc32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc36:	e1d8      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bc38:	2380      	movs	r3, #128	; 0x80
 800bc3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc3e:	e1d4      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bc40:	697b      	ldr	r3, [r7, #20]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	4a4f      	ldr	r2, [pc, #316]	; (800bd84 <UART_SetConfig+0x340>)
 800bc46:	4293      	cmp	r3, r2
 800bc48:	d130      	bne.n	800bcac <UART_SetConfig+0x268>
 800bc4a:	4b4c      	ldr	r3, [pc, #304]	; (800bd7c <UART_SetConfig+0x338>)
 800bc4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc4e:	f003 0307 	and.w	r3, r3, #7
 800bc52:	2b05      	cmp	r3, #5
 800bc54:	d826      	bhi.n	800bca4 <UART_SetConfig+0x260>
 800bc56:	a201      	add	r2, pc, #4	; (adr r2, 800bc5c <UART_SetConfig+0x218>)
 800bc58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc5c:	0800bc75 	.word	0x0800bc75
 800bc60:	0800bc7d 	.word	0x0800bc7d
 800bc64:	0800bc85 	.word	0x0800bc85
 800bc68:	0800bc8d 	.word	0x0800bc8d
 800bc6c:	0800bc95 	.word	0x0800bc95
 800bc70:	0800bc9d 	.word	0x0800bc9d
 800bc74:	2300      	movs	r3, #0
 800bc76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc7a:	e1b6      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bc7c:	2304      	movs	r3, #4
 800bc7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc82:	e1b2      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bc84:	2308      	movs	r3, #8
 800bc86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc8a:	e1ae      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bc8c:	2310      	movs	r3, #16
 800bc8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc92:	e1aa      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bc94:	2320      	movs	r3, #32
 800bc96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bc9a:	e1a6      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bc9c:	2340      	movs	r3, #64	; 0x40
 800bc9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bca2:	e1a2      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bca4:	2380      	movs	r3, #128	; 0x80
 800bca6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bcaa:	e19e      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bcac:	697b      	ldr	r3, [r7, #20]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	4a35      	ldr	r2, [pc, #212]	; (800bd88 <UART_SetConfig+0x344>)
 800bcb2:	4293      	cmp	r3, r2
 800bcb4:	d130      	bne.n	800bd18 <UART_SetConfig+0x2d4>
 800bcb6:	4b31      	ldr	r3, [pc, #196]	; (800bd7c <UART_SetConfig+0x338>)
 800bcb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bcba:	f003 0307 	and.w	r3, r3, #7
 800bcbe:	2b05      	cmp	r3, #5
 800bcc0:	d826      	bhi.n	800bd10 <UART_SetConfig+0x2cc>
 800bcc2:	a201      	add	r2, pc, #4	; (adr r2, 800bcc8 <UART_SetConfig+0x284>)
 800bcc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcc8:	0800bce1 	.word	0x0800bce1
 800bccc:	0800bce9 	.word	0x0800bce9
 800bcd0:	0800bcf1 	.word	0x0800bcf1
 800bcd4:	0800bcf9 	.word	0x0800bcf9
 800bcd8:	0800bd01 	.word	0x0800bd01
 800bcdc:	0800bd09 	.word	0x0800bd09
 800bce0:	2300      	movs	r3, #0
 800bce2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bce6:	e180      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bce8:	2304      	movs	r3, #4
 800bcea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bcee:	e17c      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bcf0:	2308      	movs	r3, #8
 800bcf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bcf6:	e178      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bcf8:	2310      	movs	r3, #16
 800bcfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bcfe:	e174      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bd00:	2320      	movs	r3, #32
 800bd02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd06:	e170      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bd08:	2340      	movs	r3, #64	; 0x40
 800bd0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd0e:	e16c      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bd10:	2380      	movs	r3, #128	; 0x80
 800bd12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd16:	e168      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bd18:	697b      	ldr	r3, [r7, #20]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	4a1b      	ldr	r2, [pc, #108]	; (800bd8c <UART_SetConfig+0x348>)
 800bd1e:	4293      	cmp	r3, r2
 800bd20:	d142      	bne.n	800bda8 <UART_SetConfig+0x364>
 800bd22:	4b16      	ldr	r3, [pc, #88]	; (800bd7c <UART_SetConfig+0x338>)
 800bd24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd26:	f003 0307 	and.w	r3, r3, #7
 800bd2a:	2b05      	cmp	r3, #5
 800bd2c:	d838      	bhi.n	800bda0 <UART_SetConfig+0x35c>
 800bd2e:	a201      	add	r2, pc, #4	; (adr r2, 800bd34 <UART_SetConfig+0x2f0>)
 800bd30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd34:	0800bd4d 	.word	0x0800bd4d
 800bd38:	0800bd55 	.word	0x0800bd55
 800bd3c:	0800bd5d 	.word	0x0800bd5d
 800bd40:	0800bd65 	.word	0x0800bd65
 800bd44:	0800bd91 	.word	0x0800bd91
 800bd48:	0800bd99 	.word	0x0800bd99
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd52:	e14a      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bd54:	2304      	movs	r3, #4
 800bd56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd5a:	e146      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bd5c:	2308      	movs	r3, #8
 800bd5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd62:	e142      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bd64:	2310      	movs	r3, #16
 800bd66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd6a:	e13e      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bd6c:	cfff69f3 	.word	0xcfff69f3
 800bd70:	58000c00 	.word	0x58000c00
 800bd74:	11fff4ff 	.word	0x11fff4ff
 800bd78:	40011000 	.word	0x40011000
 800bd7c:	58024400 	.word	0x58024400
 800bd80:	40004400 	.word	0x40004400
 800bd84:	40004800 	.word	0x40004800
 800bd88:	40004c00 	.word	0x40004c00
 800bd8c:	40005000 	.word	0x40005000
 800bd90:	2320      	movs	r3, #32
 800bd92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd96:	e128      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bd98:	2340      	movs	r3, #64	; 0x40
 800bd9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bd9e:	e124      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bda0:	2380      	movs	r3, #128	; 0x80
 800bda2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bda6:	e120      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bda8:	697b      	ldr	r3, [r7, #20]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	4acb      	ldr	r2, [pc, #812]	; (800c0dc <UART_SetConfig+0x698>)
 800bdae:	4293      	cmp	r3, r2
 800bdb0:	d176      	bne.n	800bea0 <UART_SetConfig+0x45c>
 800bdb2:	4bcb      	ldr	r3, [pc, #812]	; (800c0e0 <UART_SetConfig+0x69c>)
 800bdb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdb6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bdba:	2b28      	cmp	r3, #40	; 0x28
 800bdbc:	d86c      	bhi.n	800be98 <UART_SetConfig+0x454>
 800bdbe:	a201      	add	r2, pc, #4	; (adr r2, 800bdc4 <UART_SetConfig+0x380>)
 800bdc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdc4:	0800be69 	.word	0x0800be69
 800bdc8:	0800be99 	.word	0x0800be99
 800bdcc:	0800be99 	.word	0x0800be99
 800bdd0:	0800be99 	.word	0x0800be99
 800bdd4:	0800be99 	.word	0x0800be99
 800bdd8:	0800be99 	.word	0x0800be99
 800bddc:	0800be99 	.word	0x0800be99
 800bde0:	0800be99 	.word	0x0800be99
 800bde4:	0800be71 	.word	0x0800be71
 800bde8:	0800be99 	.word	0x0800be99
 800bdec:	0800be99 	.word	0x0800be99
 800bdf0:	0800be99 	.word	0x0800be99
 800bdf4:	0800be99 	.word	0x0800be99
 800bdf8:	0800be99 	.word	0x0800be99
 800bdfc:	0800be99 	.word	0x0800be99
 800be00:	0800be99 	.word	0x0800be99
 800be04:	0800be79 	.word	0x0800be79
 800be08:	0800be99 	.word	0x0800be99
 800be0c:	0800be99 	.word	0x0800be99
 800be10:	0800be99 	.word	0x0800be99
 800be14:	0800be99 	.word	0x0800be99
 800be18:	0800be99 	.word	0x0800be99
 800be1c:	0800be99 	.word	0x0800be99
 800be20:	0800be99 	.word	0x0800be99
 800be24:	0800be81 	.word	0x0800be81
 800be28:	0800be99 	.word	0x0800be99
 800be2c:	0800be99 	.word	0x0800be99
 800be30:	0800be99 	.word	0x0800be99
 800be34:	0800be99 	.word	0x0800be99
 800be38:	0800be99 	.word	0x0800be99
 800be3c:	0800be99 	.word	0x0800be99
 800be40:	0800be99 	.word	0x0800be99
 800be44:	0800be89 	.word	0x0800be89
 800be48:	0800be99 	.word	0x0800be99
 800be4c:	0800be99 	.word	0x0800be99
 800be50:	0800be99 	.word	0x0800be99
 800be54:	0800be99 	.word	0x0800be99
 800be58:	0800be99 	.word	0x0800be99
 800be5c:	0800be99 	.word	0x0800be99
 800be60:	0800be99 	.word	0x0800be99
 800be64:	0800be91 	.word	0x0800be91
 800be68:	2301      	movs	r3, #1
 800be6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be6e:	e0bc      	b.n	800bfea <UART_SetConfig+0x5a6>
 800be70:	2304      	movs	r3, #4
 800be72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be76:	e0b8      	b.n	800bfea <UART_SetConfig+0x5a6>
 800be78:	2308      	movs	r3, #8
 800be7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be7e:	e0b4      	b.n	800bfea <UART_SetConfig+0x5a6>
 800be80:	2310      	movs	r3, #16
 800be82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be86:	e0b0      	b.n	800bfea <UART_SetConfig+0x5a6>
 800be88:	2320      	movs	r3, #32
 800be8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be8e:	e0ac      	b.n	800bfea <UART_SetConfig+0x5a6>
 800be90:	2340      	movs	r3, #64	; 0x40
 800be92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be96:	e0a8      	b.n	800bfea <UART_SetConfig+0x5a6>
 800be98:	2380      	movs	r3, #128	; 0x80
 800be9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800be9e:	e0a4      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bea0:	697b      	ldr	r3, [r7, #20]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	4a8f      	ldr	r2, [pc, #572]	; (800c0e4 <UART_SetConfig+0x6a0>)
 800bea6:	4293      	cmp	r3, r2
 800bea8:	d130      	bne.n	800bf0c <UART_SetConfig+0x4c8>
 800beaa:	4b8d      	ldr	r3, [pc, #564]	; (800c0e0 <UART_SetConfig+0x69c>)
 800beac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800beae:	f003 0307 	and.w	r3, r3, #7
 800beb2:	2b05      	cmp	r3, #5
 800beb4:	d826      	bhi.n	800bf04 <UART_SetConfig+0x4c0>
 800beb6:	a201      	add	r2, pc, #4	; (adr r2, 800bebc <UART_SetConfig+0x478>)
 800beb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bebc:	0800bed5 	.word	0x0800bed5
 800bec0:	0800bedd 	.word	0x0800bedd
 800bec4:	0800bee5 	.word	0x0800bee5
 800bec8:	0800beed 	.word	0x0800beed
 800becc:	0800bef5 	.word	0x0800bef5
 800bed0:	0800befd 	.word	0x0800befd
 800bed4:	2300      	movs	r3, #0
 800bed6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800beda:	e086      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bedc:	2304      	movs	r3, #4
 800bede:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bee2:	e082      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bee4:	2308      	movs	r3, #8
 800bee6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800beea:	e07e      	b.n	800bfea <UART_SetConfig+0x5a6>
 800beec:	2310      	movs	r3, #16
 800beee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bef2:	e07a      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bef4:	2320      	movs	r3, #32
 800bef6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800befa:	e076      	b.n	800bfea <UART_SetConfig+0x5a6>
 800befc:	2340      	movs	r3, #64	; 0x40
 800befe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf02:	e072      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bf04:	2380      	movs	r3, #128	; 0x80
 800bf06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf0a:	e06e      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bf0c:	697b      	ldr	r3, [r7, #20]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4a75      	ldr	r2, [pc, #468]	; (800c0e8 <UART_SetConfig+0x6a4>)
 800bf12:	4293      	cmp	r3, r2
 800bf14:	d130      	bne.n	800bf78 <UART_SetConfig+0x534>
 800bf16:	4b72      	ldr	r3, [pc, #456]	; (800c0e0 <UART_SetConfig+0x69c>)
 800bf18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf1a:	f003 0307 	and.w	r3, r3, #7
 800bf1e:	2b05      	cmp	r3, #5
 800bf20:	d826      	bhi.n	800bf70 <UART_SetConfig+0x52c>
 800bf22:	a201      	add	r2, pc, #4	; (adr r2, 800bf28 <UART_SetConfig+0x4e4>)
 800bf24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf28:	0800bf41 	.word	0x0800bf41
 800bf2c:	0800bf49 	.word	0x0800bf49
 800bf30:	0800bf51 	.word	0x0800bf51
 800bf34:	0800bf59 	.word	0x0800bf59
 800bf38:	0800bf61 	.word	0x0800bf61
 800bf3c:	0800bf69 	.word	0x0800bf69
 800bf40:	2300      	movs	r3, #0
 800bf42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf46:	e050      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bf48:	2304      	movs	r3, #4
 800bf4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf4e:	e04c      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bf50:	2308      	movs	r3, #8
 800bf52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf56:	e048      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bf58:	2310      	movs	r3, #16
 800bf5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf5e:	e044      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bf60:	2320      	movs	r3, #32
 800bf62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf66:	e040      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bf68:	2340      	movs	r3, #64	; 0x40
 800bf6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf6e:	e03c      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bf70:	2380      	movs	r3, #128	; 0x80
 800bf72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bf76:	e038      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bf78:	697b      	ldr	r3, [r7, #20]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	4a5b      	ldr	r2, [pc, #364]	; (800c0ec <UART_SetConfig+0x6a8>)
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	d130      	bne.n	800bfe4 <UART_SetConfig+0x5a0>
 800bf82:	4b57      	ldr	r3, [pc, #348]	; (800c0e0 <UART_SetConfig+0x69c>)
 800bf84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf86:	f003 0307 	and.w	r3, r3, #7
 800bf8a:	2b05      	cmp	r3, #5
 800bf8c:	d826      	bhi.n	800bfdc <UART_SetConfig+0x598>
 800bf8e:	a201      	add	r2, pc, #4	; (adr r2, 800bf94 <UART_SetConfig+0x550>)
 800bf90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf94:	0800bfad 	.word	0x0800bfad
 800bf98:	0800bfb5 	.word	0x0800bfb5
 800bf9c:	0800bfbd 	.word	0x0800bfbd
 800bfa0:	0800bfc5 	.word	0x0800bfc5
 800bfa4:	0800bfcd 	.word	0x0800bfcd
 800bfa8:	0800bfd5 	.word	0x0800bfd5
 800bfac:	2302      	movs	r3, #2
 800bfae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bfb2:	e01a      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bfb4:	2304      	movs	r3, #4
 800bfb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bfba:	e016      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bfbc:	2308      	movs	r3, #8
 800bfbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bfc2:	e012      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bfc4:	2310      	movs	r3, #16
 800bfc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bfca:	e00e      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bfcc:	2320      	movs	r3, #32
 800bfce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bfd2:	e00a      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bfd4:	2340      	movs	r3, #64	; 0x40
 800bfd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bfda:	e006      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bfdc:	2380      	movs	r3, #128	; 0x80
 800bfde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bfe2:	e002      	b.n	800bfea <UART_SetConfig+0x5a6>
 800bfe4:	2380      	movs	r3, #128	; 0x80
 800bfe6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bfea:	697b      	ldr	r3, [r7, #20]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	4a3f      	ldr	r2, [pc, #252]	; (800c0ec <UART_SetConfig+0x6a8>)
 800bff0:	4293      	cmp	r3, r2
 800bff2:	f040 80f8 	bne.w	800c1e6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bff6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800bffa:	2b20      	cmp	r3, #32
 800bffc:	dc46      	bgt.n	800c08c <UART_SetConfig+0x648>
 800bffe:	2b02      	cmp	r3, #2
 800c000:	f2c0 8082 	blt.w	800c108 <UART_SetConfig+0x6c4>
 800c004:	3b02      	subs	r3, #2
 800c006:	2b1e      	cmp	r3, #30
 800c008:	d87e      	bhi.n	800c108 <UART_SetConfig+0x6c4>
 800c00a:	a201      	add	r2, pc, #4	; (adr r2, 800c010 <UART_SetConfig+0x5cc>)
 800c00c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c010:	0800c093 	.word	0x0800c093
 800c014:	0800c109 	.word	0x0800c109
 800c018:	0800c09b 	.word	0x0800c09b
 800c01c:	0800c109 	.word	0x0800c109
 800c020:	0800c109 	.word	0x0800c109
 800c024:	0800c109 	.word	0x0800c109
 800c028:	0800c0ab 	.word	0x0800c0ab
 800c02c:	0800c109 	.word	0x0800c109
 800c030:	0800c109 	.word	0x0800c109
 800c034:	0800c109 	.word	0x0800c109
 800c038:	0800c109 	.word	0x0800c109
 800c03c:	0800c109 	.word	0x0800c109
 800c040:	0800c109 	.word	0x0800c109
 800c044:	0800c109 	.word	0x0800c109
 800c048:	0800c0bb 	.word	0x0800c0bb
 800c04c:	0800c109 	.word	0x0800c109
 800c050:	0800c109 	.word	0x0800c109
 800c054:	0800c109 	.word	0x0800c109
 800c058:	0800c109 	.word	0x0800c109
 800c05c:	0800c109 	.word	0x0800c109
 800c060:	0800c109 	.word	0x0800c109
 800c064:	0800c109 	.word	0x0800c109
 800c068:	0800c109 	.word	0x0800c109
 800c06c:	0800c109 	.word	0x0800c109
 800c070:	0800c109 	.word	0x0800c109
 800c074:	0800c109 	.word	0x0800c109
 800c078:	0800c109 	.word	0x0800c109
 800c07c:	0800c109 	.word	0x0800c109
 800c080:	0800c109 	.word	0x0800c109
 800c084:	0800c109 	.word	0x0800c109
 800c088:	0800c0fb 	.word	0x0800c0fb
 800c08c:	2b40      	cmp	r3, #64	; 0x40
 800c08e:	d037      	beq.n	800c100 <UART_SetConfig+0x6bc>
 800c090:	e03a      	b.n	800c108 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800c092:	f7fe fb37 	bl	800a704 <HAL_RCCEx_GetD3PCLK1Freq>
 800c096:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c098:	e03c      	b.n	800c114 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c09a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c09e:	4618      	mov	r0, r3
 800c0a0:	f7fe fb46 	bl	800a730 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c0a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0a8:	e034      	b.n	800c114 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c0aa:	f107 0318 	add.w	r3, r7, #24
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	f7fe fc92 	bl	800a9d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c0b4:	69fb      	ldr	r3, [r7, #28]
 800c0b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0b8:	e02c      	b.n	800c114 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c0ba:	4b09      	ldr	r3, [pc, #36]	; (800c0e0 <UART_SetConfig+0x69c>)
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	f003 0320 	and.w	r3, r3, #32
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d016      	beq.n	800c0f4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c0c6:	4b06      	ldr	r3, [pc, #24]	; (800c0e0 <UART_SetConfig+0x69c>)
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	08db      	lsrs	r3, r3, #3
 800c0cc:	f003 0303 	and.w	r3, r3, #3
 800c0d0:	4a07      	ldr	r2, [pc, #28]	; (800c0f0 <UART_SetConfig+0x6ac>)
 800c0d2:	fa22 f303 	lsr.w	r3, r2, r3
 800c0d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c0d8:	e01c      	b.n	800c114 <UART_SetConfig+0x6d0>
 800c0da:	bf00      	nop
 800c0dc:	40011400 	.word	0x40011400
 800c0e0:	58024400 	.word	0x58024400
 800c0e4:	40007800 	.word	0x40007800
 800c0e8:	40007c00 	.word	0x40007c00
 800c0ec:	58000c00 	.word	0x58000c00
 800c0f0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800c0f4:	4b9d      	ldr	r3, [pc, #628]	; (800c36c <UART_SetConfig+0x928>)
 800c0f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0f8:	e00c      	b.n	800c114 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c0fa:	4b9d      	ldr	r3, [pc, #628]	; (800c370 <UART_SetConfig+0x92c>)
 800c0fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0fe:	e009      	b.n	800c114 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c100:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c104:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c106:	e005      	b.n	800c114 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800c108:	2300      	movs	r3, #0
 800c10a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800c10c:	2301      	movs	r3, #1
 800c10e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800c112:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c114:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c116:	2b00      	cmp	r3, #0
 800c118:	f000 81de 	beq.w	800c4d8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c11c:	697b      	ldr	r3, [r7, #20]
 800c11e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c120:	4a94      	ldr	r2, [pc, #592]	; (800c374 <UART_SetConfig+0x930>)
 800c122:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c126:	461a      	mov	r2, r3
 800c128:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c12a:	fbb3 f3f2 	udiv	r3, r3, r2
 800c12e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c130:	697b      	ldr	r3, [r7, #20]
 800c132:	685a      	ldr	r2, [r3, #4]
 800c134:	4613      	mov	r3, r2
 800c136:	005b      	lsls	r3, r3, #1
 800c138:	4413      	add	r3, r2
 800c13a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c13c:	429a      	cmp	r2, r3
 800c13e:	d305      	bcc.n	800c14c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c140:	697b      	ldr	r3, [r7, #20]
 800c142:	685b      	ldr	r3, [r3, #4]
 800c144:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c146:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c148:	429a      	cmp	r2, r3
 800c14a:	d903      	bls.n	800c154 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800c14c:	2301      	movs	r3, #1
 800c14e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800c152:	e1c1      	b.n	800c4d8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c156:	2200      	movs	r2, #0
 800c158:	60bb      	str	r3, [r7, #8]
 800c15a:	60fa      	str	r2, [r7, #12]
 800c15c:	697b      	ldr	r3, [r7, #20]
 800c15e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c160:	4a84      	ldr	r2, [pc, #528]	; (800c374 <UART_SetConfig+0x930>)
 800c162:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c166:	b29b      	uxth	r3, r3
 800c168:	2200      	movs	r2, #0
 800c16a:	603b      	str	r3, [r7, #0]
 800c16c:	607a      	str	r2, [r7, #4]
 800c16e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c172:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c176:	f7f4 f8af 	bl	80002d8 <__aeabi_uldivmod>
 800c17a:	4602      	mov	r2, r0
 800c17c:	460b      	mov	r3, r1
 800c17e:	4610      	mov	r0, r2
 800c180:	4619      	mov	r1, r3
 800c182:	f04f 0200 	mov.w	r2, #0
 800c186:	f04f 0300 	mov.w	r3, #0
 800c18a:	020b      	lsls	r3, r1, #8
 800c18c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c190:	0202      	lsls	r2, r0, #8
 800c192:	6979      	ldr	r1, [r7, #20]
 800c194:	6849      	ldr	r1, [r1, #4]
 800c196:	0849      	lsrs	r1, r1, #1
 800c198:	2000      	movs	r0, #0
 800c19a:	460c      	mov	r4, r1
 800c19c:	4605      	mov	r5, r0
 800c19e:	eb12 0804 	adds.w	r8, r2, r4
 800c1a2:	eb43 0905 	adc.w	r9, r3, r5
 800c1a6:	697b      	ldr	r3, [r7, #20]
 800c1a8:	685b      	ldr	r3, [r3, #4]
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	469a      	mov	sl, r3
 800c1ae:	4693      	mov	fp, r2
 800c1b0:	4652      	mov	r2, sl
 800c1b2:	465b      	mov	r3, fp
 800c1b4:	4640      	mov	r0, r8
 800c1b6:	4649      	mov	r1, r9
 800c1b8:	f7f4 f88e 	bl	80002d8 <__aeabi_uldivmod>
 800c1bc:	4602      	mov	r2, r0
 800c1be:	460b      	mov	r3, r1
 800c1c0:	4613      	mov	r3, r2
 800c1c2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c1c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c1ca:	d308      	bcc.n	800c1de <UART_SetConfig+0x79a>
 800c1cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c1d2:	d204      	bcs.n	800c1de <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800c1d4:	697b      	ldr	r3, [r7, #20]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c1da:	60da      	str	r2, [r3, #12]
 800c1dc:	e17c      	b.n	800c4d8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800c1de:	2301      	movs	r3, #1
 800c1e0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800c1e4:	e178      	b.n	800c4d8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c1e6:	697b      	ldr	r3, [r7, #20]
 800c1e8:	69db      	ldr	r3, [r3, #28]
 800c1ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1ee:	f040 80c5 	bne.w	800c37c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800c1f2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c1f6:	2b20      	cmp	r3, #32
 800c1f8:	dc48      	bgt.n	800c28c <UART_SetConfig+0x848>
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	db7b      	blt.n	800c2f6 <UART_SetConfig+0x8b2>
 800c1fe:	2b20      	cmp	r3, #32
 800c200:	d879      	bhi.n	800c2f6 <UART_SetConfig+0x8b2>
 800c202:	a201      	add	r2, pc, #4	; (adr r2, 800c208 <UART_SetConfig+0x7c4>)
 800c204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c208:	0800c293 	.word	0x0800c293
 800c20c:	0800c29b 	.word	0x0800c29b
 800c210:	0800c2f7 	.word	0x0800c2f7
 800c214:	0800c2f7 	.word	0x0800c2f7
 800c218:	0800c2a3 	.word	0x0800c2a3
 800c21c:	0800c2f7 	.word	0x0800c2f7
 800c220:	0800c2f7 	.word	0x0800c2f7
 800c224:	0800c2f7 	.word	0x0800c2f7
 800c228:	0800c2b3 	.word	0x0800c2b3
 800c22c:	0800c2f7 	.word	0x0800c2f7
 800c230:	0800c2f7 	.word	0x0800c2f7
 800c234:	0800c2f7 	.word	0x0800c2f7
 800c238:	0800c2f7 	.word	0x0800c2f7
 800c23c:	0800c2f7 	.word	0x0800c2f7
 800c240:	0800c2f7 	.word	0x0800c2f7
 800c244:	0800c2f7 	.word	0x0800c2f7
 800c248:	0800c2c3 	.word	0x0800c2c3
 800c24c:	0800c2f7 	.word	0x0800c2f7
 800c250:	0800c2f7 	.word	0x0800c2f7
 800c254:	0800c2f7 	.word	0x0800c2f7
 800c258:	0800c2f7 	.word	0x0800c2f7
 800c25c:	0800c2f7 	.word	0x0800c2f7
 800c260:	0800c2f7 	.word	0x0800c2f7
 800c264:	0800c2f7 	.word	0x0800c2f7
 800c268:	0800c2f7 	.word	0x0800c2f7
 800c26c:	0800c2f7 	.word	0x0800c2f7
 800c270:	0800c2f7 	.word	0x0800c2f7
 800c274:	0800c2f7 	.word	0x0800c2f7
 800c278:	0800c2f7 	.word	0x0800c2f7
 800c27c:	0800c2f7 	.word	0x0800c2f7
 800c280:	0800c2f7 	.word	0x0800c2f7
 800c284:	0800c2f7 	.word	0x0800c2f7
 800c288:	0800c2e9 	.word	0x0800c2e9
 800c28c:	2b40      	cmp	r3, #64	; 0x40
 800c28e:	d02e      	beq.n	800c2ee <UART_SetConfig+0x8aa>
 800c290:	e031      	b.n	800c2f6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c292:	f7fc fa81 	bl	8008798 <HAL_RCC_GetPCLK1Freq>
 800c296:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c298:	e033      	b.n	800c302 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c29a:	f7fc fa93 	bl	80087c4 <HAL_RCC_GetPCLK2Freq>
 800c29e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c2a0:	e02f      	b.n	800c302 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c2a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	f7fe fa42 	bl	800a730 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c2ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2b0:	e027      	b.n	800c302 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c2b2:	f107 0318 	add.w	r3, r7, #24
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	f7fe fb8e 	bl	800a9d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c2bc:	69fb      	ldr	r3, [r7, #28]
 800c2be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2c0:	e01f      	b.n	800c302 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c2c2:	4b2d      	ldr	r3, [pc, #180]	; (800c378 <UART_SetConfig+0x934>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	f003 0320 	and.w	r3, r3, #32
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d009      	beq.n	800c2e2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c2ce:	4b2a      	ldr	r3, [pc, #168]	; (800c378 <UART_SetConfig+0x934>)
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	08db      	lsrs	r3, r3, #3
 800c2d4:	f003 0303 	and.w	r3, r3, #3
 800c2d8:	4a24      	ldr	r2, [pc, #144]	; (800c36c <UART_SetConfig+0x928>)
 800c2da:	fa22 f303 	lsr.w	r3, r2, r3
 800c2de:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c2e0:	e00f      	b.n	800c302 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800c2e2:	4b22      	ldr	r3, [pc, #136]	; (800c36c <UART_SetConfig+0x928>)
 800c2e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2e6:	e00c      	b.n	800c302 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c2e8:	4b21      	ldr	r3, [pc, #132]	; (800c370 <UART_SetConfig+0x92c>)
 800c2ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2ec:	e009      	b.n	800c302 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c2ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c2f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2f4:	e005      	b.n	800c302 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800c300:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c302:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c304:	2b00      	cmp	r3, #0
 800c306:	f000 80e7 	beq.w	800c4d8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c30a:	697b      	ldr	r3, [r7, #20]
 800c30c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c30e:	4a19      	ldr	r2, [pc, #100]	; (800c374 <UART_SetConfig+0x930>)
 800c310:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c314:	461a      	mov	r2, r3
 800c316:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c318:	fbb3 f3f2 	udiv	r3, r3, r2
 800c31c:	005a      	lsls	r2, r3, #1
 800c31e:	697b      	ldr	r3, [r7, #20]
 800c320:	685b      	ldr	r3, [r3, #4]
 800c322:	085b      	lsrs	r3, r3, #1
 800c324:	441a      	add	r2, r3
 800c326:	697b      	ldr	r3, [r7, #20]
 800c328:	685b      	ldr	r3, [r3, #4]
 800c32a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c32e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c332:	2b0f      	cmp	r3, #15
 800c334:	d916      	bls.n	800c364 <UART_SetConfig+0x920>
 800c336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c338:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c33c:	d212      	bcs.n	800c364 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c33e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c340:	b29b      	uxth	r3, r3
 800c342:	f023 030f 	bic.w	r3, r3, #15
 800c346:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c34a:	085b      	lsrs	r3, r3, #1
 800c34c:	b29b      	uxth	r3, r3
 800c34e:	f003 0307 	and.w	r3, r3, #7
 800c352:	b29a      	uxth	r2, r3
 800c354:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c356:	4313      	orrs	r3, r2
 800c358:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800c35a:	697b      	ldr	r3, [r7, #20]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800c360:	60da      	str	r2, [r3, #12]
 800c362:	e0b9      	b.n	800c4d8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c364:	2301      	movs	r3, #1
 800c366:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800c36a:	e0b5      	b.n	800c4d8 <UART_SetConfig+0xa94>
 800c36c:	03d09000 	.word	0x03d09000
 800c370:	003d0900 	.word	0x003d0900
 800c374:	0800cc4c 	.word	0x0800cc4c
 800c378:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800c37c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c380:	2b20      	cmp	r3, #32
 800c382:	dc49      	bgt.n	800c418 <UART_SetConfig+0x9d4>
 800c384:	2b00      	cmp	r3, #0
 800c386:	db7c      	blt.n	800c482 <UART_SetConfig+0xa3e>
 800c388:	2b20      	cmp	r3, #32
 800c38a:	d87a      	bhi.n	800c482 <UART_SetConfig+0xa3e>
 800c38c:	a201      	add	r2, pc, #4	; (adr r2, 800c394 <UART_SetConfig+0x950>)
 800c38e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c392:	bf00      	nop
 800c394:	0800c41f 	.word	0x0800c41f
 800c398:	0800c427 	.word	0x0800c427
 800c39c:	0800c483 	.word	0x0800c483
 800c3a0:	0800c483 	.word	0x0800c483
 800c3a4:	0800c42f 	.word	0x0800c42f
 800c3a8:	0800c483 	.word	0x0800c483
 800c3ac:	0800c483 	.word	0x0800c483
 800c3b0:	0800c483 	.word	0x0800c483
 800c3b4:	0800c43f 	.word	0x0800c43f
 800c3b8:	0800c483 	.word	0x0800c483
 800c3bc:	0800c483 	.word	0x0800c483
 800c3c0:	0800c483 	.word	0x0800c483
 800c3c4:	0800c483 	.word	0x0800c483
 800c3c8:	0800c483 	.word	0x0800c483
 800c3cc:	0800c483 	.word	0x0800c483
 800c3d0:	0800c483 	.word	0x0800c483
 800c3d4:	0800c44f 	.word	0x0800c44f
 800c3d8:	0800c483 	.word	0x0800c483
 800c3dc:	0800c483 	.word	0x0800c483
 800c3e0:	0800c483 	.word	0x0800c483
 800c3e4:	0800c483 	.word	0x0800c483
 800c3e8:	0800c483 	.word	0x0800c483
 800c3ec:	0800c483 	.word	0x0800c483
 800c3f0:	0800c483 	.word	0x0800c483
 800c3f4:	0800c483 	.word	0x0800c483
 800c3f8:	0800c483 	.word	0x0800c483
 800c3fc:	0800c483 	.word	0x0800c483
 800c400:	0800c483 	.word	0x0800c483
 800c404:	0800c483 	.word	0x0800c483
 800c408:	0800c483 	.word	0x0800c483
 800c40c:	0800c483 	.word	0x0800c483
 800c410:	0800c483 	.word	0x0800c483
 800c414:	0800c475 	.word	0x0800c475
 800c418:	2b40      	cmp	r3, #64	; 0x40
 800c41a:	d02e      	beq.n	800c47a <UART_SetConfig+0xa36>
 800c41c:	e031      	b.n	800c482 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c41e:	f7fc f9bb 	bl	8008798 <HAL_RCC_GetPCLK1Freq>
 800c422:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c424:	e033      	b.n	800c48e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c426:	f7fc f9cd 	bl	80087c4 <HAL_RCC_GetPCLK2Freq>
 800c42a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c42c:	e02f      	b.n	800c48e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c42e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c432:	4618      	mov	r0, r3
 800c434:	f7fe f97c 	bl	800a730 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c43a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c43c:	e027      	b.n	800c48e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c43e:	f107 0318 	add.w	r3, r7, #24
 800c442:	4618      	mov	r0, r3
 800c444:	f7fe fac8 	bl	800a9d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c448:	69fb      	ldr	r3, [r7, #28]
 800c44a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c44c:	e01f      	b.n	800c48e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c44e:	4b2d      	ldr	r3, [pc, #180]	; (800c504 <UART_SetConfig+0xac0>)
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	f003 0320 	and.w	r3, r3, #32
 800c456:	2b00      	cmp	r3, #0
 800c458:	d009      	beq.n	800c46e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c45a:	4b2a      	ldr	r3, [pc, #168]	; (800c504 <UART_SetConfig+0xac0>)
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	08db      	lsrs	r3, r3, #3
 800c460:	f003 0303 	and.w	r3, r3, #3
 800c464:	4a28      	ldr	r2, [pc, #160]	; (800c508 <UART_SetConfig+0xac4>)
 800c466:	fa22 f303 	lsr.w	r3, r2, r3
 800c46a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c46c:	e00f      	b.n	800c48e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800c46e:	4b26      	ldr	r3, [pc, #152]	; (800c508 <UART_SetConfig+0xac4>)
 800c470:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c472:	e00c      	b.n	800c48e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c474:	4b25      	ldr	r3, [pc, #148]	; (800c50c <UART_SetConfig+0xac8>)
 800c476:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c478:	e009      	b.n	800c48e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c47a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c47e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c480:	e005      	b.n	800c48e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800c482:	2300      	movs	r3, #0
 800c484:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800c486:	2301      	movs	r3, #1
 800c488:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800c48c:	bf00      	nop
    }

    if (pclk != 0U)
 800c48e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c490:	2b00      	cmp	r3, #0
 800c492:	d021      	beq.n	800c4d8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c494:	697b      	ldr	r3, [r7, #20]
 800c496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c498:	4a1d      	ldr	r2, [pc, #116]	; (800c510 <UART_SetConfig+0xacc>)
 800c49a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c49e:	461a      	mov	r2, r3
 800c4a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4a2:	fbb3 f2f2 	udiv	r2, r3, r2
 800c4a6:	697b      	ldr	r3, [r7, #20]
 800c4a8:	685b      	ldr	r3, [r3, #4]
 800c4aa:	085b      	lsrs	r3, r3, #1
 800c4ac:	441a      	add	r2, r3
 800c4ae:	697b      	ldr	r3, [r7, #20]
 800c4b0:	685b      	ldr	r3, [r3, #4]
 800c4b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4b6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c4b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4ba:	2b0f      	cmp	r3, #15
 800c4bc:	d909      	bls.n	800c4d2 <UART_SetConfig+0xa8e>
 800c4be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c4c4:	d205      	bcs.n	800c4d2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c4c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4c8:	b29a      	uxth	r2, r3
 800c4ca:	697b      	ldr	r3, [r7, #20]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	60da      	str	r2, [r3, #12]
 800c4d0:	e002      	b.n	800c4d8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c4d2:	2301      	movs	r3, #1
 800c4d4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c4d8:	697b      	ldr	r3, [r7, #20]
 800c4da:	2201      	movs	r2, #1
 800c4dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800c4e0:	697b      	ldr	r3, [r7, #20]
 800c4e2:	2201      	movs	r2, #1
 800c4e4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c4e8:	697b      	ldr	r3, [r7, #20]
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800c4ee:	697b      	ldr	r3, [r7, #20]
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800c4f4:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	3748      	adds	r7, #72	; 0x48
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c502:	bf00      	nop
 800c504:	58024400 	.word	0x58024400
 800c508:	03d09000 	.word	0x03d09000
 800c50c:	003d0900 	.word	0x003d0900
 800c510:	0800cc4c 	.word	0x0800cc4c

0800c514 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c514:	b480      	push	{r7}
 800c516:	b083      	sub	sp, #12
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c520:	f003 0308 	and.w	r3, r3, #8
 800c524:	2b00      	cmp	r3, #0
 800c526:	d00a      	beq.n	800c53e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	685b      	ldr	r3, [r3, #4]
 800c52e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	430a      	orrs	r2, r1
 800c53c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c542:	f003 0301 	and.w	r3, r3, #1
 800c546:	2b00      	cmp	r3, #0
 800c548:	d00a      	beq.n	800c560 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	685b      	ldr	r3, [r3, #4]
 800c550:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	430a      	orrs	r2, r1
 800c55e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c564:	f003 0302 	and.w	r3, r3, #2
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d00a      	beq.n	800c582 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	685b      	ldr	r3, [r3, #4]
 800c572:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	430a      	orrs	r2, r1
 800c580:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c586:	f003 0304 	and.w	r3, r3, #4
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d00a      	beq.n	800c5a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	685b      	ldr	r3, [r3, #4]
 800c594:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	430a      	orrs	r2, r1
 800c5a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5a8:	f003 0310 	and.w	r3, r3, #16
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d00a      	beq.n	800c5c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	689b      	ldr	r3, [r3, #8]
 800c5b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	430a      	orrs	r2, r1
 800c5c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5ca:	f003 0320 	and.w	r3, r3, #32
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d00a      	beq.n	800c5e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	689b      	ldr	r3, [r3, #8]
 800c5d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	430a      	orrs	r2, r1
 800c5e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d01a      	beq.n	800c62a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	685b      	ldr	r3, [r3, #4]
 800c5fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	430a      	orrs	r2, r1
 800c608:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c60e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c612:	d10a      	bne.n	800c62a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	685b      	ldr	r3, [r3, #4]
 800c61a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	430a      	orrs	r2, r1
 800c628:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c62e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c632:	2b00      	cmp	r3, #0
 800c634:	d00a      	beq.n	800c64c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	685b      	ldr	r3, [r3, #4]
 800c63c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	430a      	orrs	r2, r1
 800c64a:	605a      	str	r2, [r3, #4]
  }
}
 800c64c:	bf00      	nop
 800c64e:	370c      	adds	r7, #12
 800c650:	46bd      	mov	sp, r7
 800c652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c656:	4770      	bx	lr

0800c658 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b098      	sub	sp, #96	; 0x60
 800c65c:	af02      	add	r7, sp, #8
 800c65e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2200      	movs	r2, #0
 800c664:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c668:	f7f6 f8de 	bl	8002828 <HAL_GetTick>
 800c66c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	f003 0308 	and.w	r3, r3, #8
 800c678:	2b08      	cmp	r3, #8
 800c67a:	d12f      	bne.n	800c6dc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c67c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c680:	9300      	str	r3, [sp, #0]
 800c682:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c684:	2200      	movs	r2, #0
 800c686:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	f000 f88e 	bl	800c7ac <UART_WaitOnFlagUntilTimeout>
 800c690:	4603      	mov	r3, r0
 800c692:	2b00      	cmp	r3, #0
 800c694:	d022      	beq.n	800c6dc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c69c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c69e:	e853 3f00 	ldrex	r3, [r3]
 800c6a2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c6a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c6aa:	653b      	str	r3, [r7, #80]	; 0x50
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	461a      	mov	r2, r3
 800c6b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c6b4:	647b      	str	r3, [r7, #68]	; 0x44
 800c6b6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c6ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c6bc:	e841 2300 	strex	r3, r2, [r1]
 800c6c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c6c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d1e6      	bne.n	800c696 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	2220      	movs	r2, #32
 800c6cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	2200      	movs	r2, #0
 800c6d4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c6d8:	2303      	movs	r3, #3
 800c6da:	e063      	b.n	800c7a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	f003 0304 	and.w	r3, r3, #4
 800c6e6:	2b04      	cmp	r3, #4
 800c6e8:	d149      	bne.n	800c77e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c6ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c6ee:	9300      	str	r3, [sp, #0]
 800c6f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c6f8:	6878      	ldr	r0, [r7, #4]
 800c6fa:	f000 f857 	bl	800c7ac <UART_WaitOnFlagUntilTimeout>
 800c6fe:	4603      	mov	r3, r0
 800c700:	2b00      	cmp	r3, #0
 800c702:	d03c      	beq.n	800c77e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c70a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c70c:	e853 3f00 	ldrex	r3, [r3]
 800c710:	623b      	str	r3, [r7, #32]
   return(result);
 800c712:	6a3b      	ldr	r3, [r7, #32]
 800c714:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c718:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	461a      	mov	r2, r3
 800c720:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c722:	633b      	str	r3, [r7, #48]	; 0x30
 800c724:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c726:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c728:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c72a:	e841 2300 	strex	r3, r2, [r1]
 800c72e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c732:	2b00      	cmp	r3, #0
 800c734:	d1e6      	bne.n	800c704 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	3308      	adds	r3, #8
 800c73c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c73e:	693b      	ldr	r3, [r7, #16]
 800c740:	e853 3f00 	ldrex	r3, [r3]
 800c744:	60fb      	str	r3, [r7, #12]
   return(result);
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	f023 0301 	bic.w	r3, r3, #1
 800c74c:	64bb      	str	r3, [r7, #72]	; 0x48
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	3308      	adds	r3, #8
 800c754:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c756:	61fa      	str	r2, [r7, #28]
 800c758:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c75a:	69b9      	ldr	r1, [r7, #24]
 800c75c:	69fa      	ldr	r2, [r7, #28]
 800c75e:	e841 2300 	strex	r3, r2, [r1]
 800c762:	617b      	str	r3, [r7, #20]
   return(result);
 800c764:	697b      	ldr	r3, [r7, #20]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d1e5      	bne.n	800c736 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	2220      	movs	r2, #32
 800c76e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	2200      	movs	r2, #0
 800c776:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c77a:	2303      	movs	r3, #3
 800c77c:	e012      	b.n	800c7a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	2220      	movs	r2, #32
 800c782:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	2220      	movs	r2, #32
 800c78a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	2200      	movs	r2, #0
 800c792:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2200      	movs	r2, #0
 800c798:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	2200      	movs	r2, #0
 800c79e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800c7a2:	2300      	movs	r3, #0
}
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	3758      	adds	r7, #88	; 0x58
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd80      	pop	{r7, pc}

0800c7ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b084      	sub	sp, #16
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	60f8      	str	r0, [r7, #12]
 800c7b4:	60b9      	str	r1, [r7, #8]
 800c7b6:	603b      	str	r3, [r7, #0]
 800c7b8:	4613      	mov	r3, r2
 800c7ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c7bc:	e04f      	b.n	800c85e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c7be:	69bb      	ldr	r3, [r7, #24]
 800c7c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7c4:	d04b      	beq.n	800c85e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c7c6:	f7f6 f82f 	bl	8002828 <HAL_GetTick>
 800c7ca:	4602      	mov	r2, r0
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	1ad3      	subs	r3, r2, r3
 800c7d0:	69ba      	ldr	r2, [r7, #24]
 800c7d2:	429a      	cmp	r2, r3
 800c7d4:	d302      	bcc.n	800c7dc <UART_WaitOnFlagUntilTimeout+0x30>
 800c7d6:	69bb      	ldr	r3, [r7, #24]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d101      	bne.n	800c7e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c7dc:	2303      	movs	r3, #3
 800c7de:	e04e      	b.n	800c87e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	f003 0304 	and.w	r3, r3, #4
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d037      	beq.n	800c85e <UART_WaitOnFlagUntilTimeout+0xb2>
 800c7ee:	68bb      	ldr	r3, [r7, #8]
 800c7f0:	2b80      	cmp	r3, #128	; 0x80
 800c7f2:	d034      	beq.n	800c85e <UART_WaitOnFlagUntilTimeout+0xb2>
 800c7f4:	68bb      	ldr	r3, [r7, #8]
 800c7f6:	2b40      	cmp	r3, #64	; 0x40
 800c7f8:	d031      	beq.n	800c85e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	69db      	ldr	r3, [r3, #28]
 800c800:	f003 0308 	and.w	r3, r3, #8
 800c804:	2b08      	cmp	r3, #8
 800c806:	d110      	bne.n	800c82a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	2208      	movs	r2, #8
 800c80e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c810:	68f8      	ldr	r0, [r7, #12]
 800c812:	f000 f839 	bl	800c888 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	2208      	movs	r2, #8
 800c81a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	2200      	movs	r2, #0
 800c822:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800c826:	2301      	movs	r3, #1
 800c828:	e029      	b.n	800c87e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	69db      	ldr	r3, [r3, #28]
 800c830:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c834:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c838:	d111      	bne.n	800c85e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c842:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c844:	68f8      	ldr	r0, [r7, #12]
 800c846:	f000 f81f 	bl	800c888 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	2220      	movs	r2, #32
 800c84e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	2200      	movs	r2, #0
 800c856:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800c85a:	2303      	movs	r3, #3
 800c85c:	e00f      	b.n	800c87e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	69da      	ldr	r2, [r3, #28]
 800c864:	68bb      	ldr	r3, [r7, #8]
 800c866:	4013      	ands	r3, r2
 800c868:	68ba      	ldr	r2, [r7, #8]
 800c86a:	429a      	cmp	r2, r3
 800c86c:	bf0c      	ite	eq
 800c86e:	2301      	moveq	r3, #1
 800c870:	2300      	movne	r3, #0
 800c872:	b2db      	uxtb	r3, r3
 800c874:	461a      	mov	r2, r3
 800c876:	79fb      	ldrb	r3, [r7, #7]
 800c878:	429a      	cmp	r2, r3
 800c87a:	d0a0      	beq.n	800c7be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c87c:	2300      	movs	r3, #0
}
 800c87e:	4618      	mov	r0, r3
 800c880:	3710      	adds	r7, #16
 800c882:	46bd      	mov	sp, r7
 800c884:	bd80      	pop	{r7, pc}
	...

0800c888 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c888:	b480      	push	{r7}
 800c88a:	b095      	sub	sp, #84	; 0x54
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c898:	e853 3f00 	ldrex	r3, [r3]
 800c89c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c89e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c8a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	461a      	mov	r2, r3
 800c8ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c8ae:	643b      	str	r3, [r7, #64]	; 0x40
 800c8b0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c8b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c8b6:	e841 2300 	strex	r3, r2, [r1]
 800c8ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c8bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d1e6      	bne.n	800c890 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	3308      	adds	r3, #8
 800c8c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8ca:	6a3b      	ldr	r3, [r7, #32]
 800c8cc:	e853 3f00 	ldrex	r3, [r3]
 800c8d0:	61fb      	str	r3, [r7, #28]
   return(result);
 800c8d2:	69fa      	ldr	r2, [r7, #28]
 800c8d4:	4b1e      	ldr	r3, [pc, #120]	; (800c950 <UART_EndRxTransfer+0xc8>)
 800c8d6:	4013      	ands	r3, r2
 800c8d8:	64bb      	str	r3, [r7, #72]	; 0x48
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	3308      	adds	r3, #8
 800c8e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c8e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c8e4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c8e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c8ea:	e841 2300 	strex	r3, r2, [r1]
 800c8ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c8f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d1e5      	bne.n	800c8c2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c8fa:	2b01      	cmp	r3, #1
 800c8fc:	d118      	bne.n	800c930 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	e853 3f00 	ldrex	r3, [r3]
 800c90a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	f023 0310 	bic.w	r3, r3, #16
 800c912:	647b      	str	r3, [r7, #68]	; 0x44
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	461a      	mov	r2, r3
 800c91a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c91c:	61bb      	str	r3, [r7, #24]
 800c91e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c920:	6979      	ldr	r1, [r7, #20]
 800c922:	69ba      	ldr	r2, [r7, #24]
 800c924:	e841 2300 	strex	r3, r2, [r1]
 800c928:	613b      	str	r3, [r7, #16]
   return(result);
 800c92a:	693b      	ldr	r3, [r7, #16]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d1e6      	bne.n	800c8fe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	2220      	movs	r2, #32
 800c934:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2200      	movs	r2, #0
 800c93c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	2200      	movs	r2, #0
 800c942:	675a      	str	r2, [r3, #116]	; 0x74
}
 800c944:	bf00      	nop
 800c946:	3754      	adds	r7, #84	; 0x54
 800c948:	46bd      	mov	sp, r7
 800c94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c94e:	4770      	bx	lr
 800c950:	effffffe 	.word	0xeffffffe

0800c954 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c954:	b480      	push	{r7}
 800c956:	b085      	sub	sp, #20
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c962:	2b01      	cmp	r3, #1
 800c964:	d101      	bne.n	800c96a <HAL_UARTEx_DisableFifoMode+0x16>
 800c966:	2302      	movs	r3, #2
 800c968:	e027      	b.n	800c9ba <HAL_UARTEx_DisableFifoMode+0x66>
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	2201      	movs	r2, #1
 800c96e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	2224      	movs	r2, #36	; 0x24
 800c976:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	681a      	ldr	r2, [r3, #0]
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	f022 0201 	bic.w	r2, r2, #1
 800c990:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c998:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	2200      	movs	r2, #0
 800c99e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	68fa      	ldr	r2, [r7, #12]
 800c9a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	2220      	movs	r2, #32
 800c9ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800c9b8:	2300      	movs	r3, #0
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	3714      	adds	r7, #20
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr

0800c9c6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c9c6:	b580      	push	{r7, lr}
 800c9c8:	b084      	sub	sp, #16
 800c9ca:	af00      	add	r7, sp, #0
 800c9cc:	6078      	str	r0, [r7, #4]
 800c9ce:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c9d6:	2b01      	cmp	r3, #1
 800c9d8:	d101      	bne.n	800c9de <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c9da:	2302      	movs	r3, #2
 800c9dc:	e02d      	b.n	800ca3a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	2201      	movs	r2, #1
 800c9e2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	2224      	movs	r2, #36	; 0x24
 800c9ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	681a      	ldr	r2, [r3, #0]
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	f022 0201 	bic.w	r2, r2, #1
 800ca04:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	689b      	ldr	r3, [r3, #8]
 800ca0c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	683a      	ldr	r2, [r7, #0]
 800ca16:	430a      	orrs	r2, r1
 800ca18:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ca1a:	6878      	ldr	r0, [r7, #4]
 800ca1c:	f000 f850 	bl	800cac0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	68fa      	ldr	r2, [r7, #12]
 800ca26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	2220      	movs	r2, #32
 800ca2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2200      	movs	r2, #0
 800ca34:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800ca38:	2300      	movs	r3, #0
}
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	3710      	adds	r7, #16
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bd80      	pop	{r7, pc}

0800ca42 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ca42:	b580      	push	{r7, lr}
 800ca44:	b084      	sub	sp, #16
 800ca46:	af00      	add	r7, sp, #0
 800ca48:	6078      	str	r0, [r7, #4]
 800ca4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ca52:	2b01      	cmp	r3, #1
 800ca54:	d101      	bne.n	800ca5a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ca56:	2302      	movs	r3, #2
 800ca58:	e02d      	b.n	800cab6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2201      	movs	r2, #1
 800ca5e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	2224      	movs	r2, #36	; 0x24
 800ca66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	681a      	ldr	r2, [r3, #0]
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	f022 0201 	bic.w	r2, r2, #1
 800ca80:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	689b      	ldr	r3, [r3, #8]
 800ca88:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	683a      	ldr	r2, [r7, #0]
 800ca92:	430a      	orrs	r2, r1
 800ca94:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ca96:	6878      	ldr	r0, [r7, #4]
 800ca98:	f000 f812 	bl	800cac0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	68fa      	ldr	r2, [r7, #12]
 800caa2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	2220      	movs	r2, #32
 800caa8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	2200      	movs	r2, #0
 800cab0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800cab4:	2300      	movs	r3, #0
}
 800cab6:	4618      	mov	r0, r3
 800cab8:	3710      	adds	r7, #16
 800caba:	46bd      	mov	sp, r7
 800cabc:	bd80      	pop	{r7, pc}
	...

0800cac0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cac0:	b480      	push	{r7}
 800cac2:	b085      	sub	sp, #20
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d108      	bne.n	800cae2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	2201      	movs	r2, #1
 800cad4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	2201      	movs	r2, #1
 800cadc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800cae0:	e031      	b.n	800cb46 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800cae2:	2310      	movs	r3, #16
 800cae4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cae6:	2310      	movs	r3, #16
 800cae8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	689b      	ldr	r3, [r3, #8]
 800caf0:	0e5b      	lsrs	r3, r3, #25
 800caf2:	b2db      	uxtb	r3, r3
 800caf4:	f003 0307 	and.w	r3, r3, #7
 800caf8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	689b      	ldr	r3, [r3, #8]
 800cb00:	0f5b      	lsrs	r3, r3, #29
 800cb02:	b2db      	uxtb	r3, r3
 800cb04:	f003 0307 	and.w	r3, r3, #7
 800cb08:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cb0a:	7bbb      	ldrb	r3, [r7, #14]
 800cb0c:	7b3a      	ldrb	r2, [r7, #12]
 800cb0e:	4911      	ldr	r1, [pc, #68]	; (800cb54 <UARTEx_SetNbDataToProcess+0x94>)
 800cb10:	5c8a      	ldrb	r2, [r1, r2]
 800cb12:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800cb16:	7b3a      	ldrb	r2, [r7, #12]
 800cb18:	490f      	ldr	r1, [pc, #60]	; (800cb58 <UARTEx_SetNbDataToProcess+0x98>)
 800cb1a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cb1c:	fb93 f3f2 	sdiv	r3, r3, r2
 800cb20:	b29a      	uxth	r2, r3
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cb28:	7bfb      	ldrb	r3, [r7, #15]
 800cb2a:	7b7a      	ldrb	r2, [r7, #13]
 800cb2c:	4909      	ldr	r1, [pc, #36]	; (800cb54 <UARTEx_SetNbDataToProcess+0x94>)
 800cb2e:	5c8a      	ldrb	r2, [r1, r2]
 800cb30:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800cb34:	7b7a      	ldrb	r2, [r7, #13]
 800cb36:	4908      	ldr	r1, [pc, #32]	; (800cb58 <UARTEx_SetNbDataToProcess+0x98>)
 800cb38:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cb3a:	fb93 f3f2 	sdiv	r3, r3, r2
 800cb3e:	b29a      	uxth	r2, r3
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800cb46:	bf00      	nop
 800cb48:	3714      	adds	r7, #20
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb50:	4770      	bx	lr
 800cb52:	bf00      	nop
 800cb54:	0800cc64 	.word	0x0800cc64
 800cb58:	0800cc6c 	.word	0x0800cc6c

0800cb5c <memset>:
 800cb5c:	4402      	add	r2, r0
 800cb5e:	4603      	mov	r3, r0
 800cb60:	4293      	cmp	r3, r2
 800cb62:	d100      	bne.n	800cb66 <memset+0xa>
 800cb64:	4770      	bx	lr
 800cb66:	f803 1b01 	strb.w	r1, [r3], #1
 800cb6a:	e7f9      	b.n	800cb60 <memset+0x4>

0800cb6c <__libc_init_array>:
 800cb6c:	b570      	push	{r4, r5, r6, lr}
 800cb6e:	4d0d      	ldr	r5, [pc, #52]	; (800cba4 <__libc_init_array+0x38>)
 800cb70:	4c0d      	ldr	r4, [pc, #52]	; (800cba8 <__libc_init_array+0x3c>)
 800cb72:	1b64      	subs	r4, r4, r5
 800cb74:	10a4      	asrs	r4, r4, #2
 800cb76:	2600      	movs	r6, #0
 800cb78:	42a6      	cmp	r6, r4
 800cb7a:	d109      	bne.n	800cb90 <__libc_init_array+0x24>
 800cb7c:	4d0b      	ldr	r5, [pc, #44]	; (800cbac <__libc_init_array+0x40>)
 800cb7e:	4c0c      	ldr	r4, [pc, #48]	; (800cbb0 <__libc_init_array+0x44>)
 800cb80:	f000 f826 	bl	800cbd0 <_init>
 800cb84:	1b64      	subs	r4, r4, r5
 800cb86:	10a4      	asrs	r4, r4, #2
 800cb88:	2600      	movs	r6, #0
 800cb8a:	42a6      	cmp	r6, r4
 800cb8c:	d105      	bne.n	800cb9a <__libc_init_array+0x2e>
 800cb8e:	bd70      	pop	{r4, r5, r6, pc}
 800cb90:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb94:	4798      	blx	r3
 800cb96:	3601      	adds	r6, #1
 800cb98:	e7ee      	b.n	800cb78 <__libc_init_array+0xc>
 800cb9a:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb9e:	4798      	blx	r3
 800cba0:	3601      	adds	r6, #1
 800cba2:	e7f2      	b.n	800cb8a <__libc_init_array+0x1e>
 800cba4:	0800cc7c 	.word	0x0800cc7c
 800cba8:	0800cc7c 	.word	0x0800cc7c
 800cbac:	0800cc7c 	.word	0x0800cc7c
 800cbb0:	0800cc80 	.word	0x0800cc80

0800cbb4 <memcpy>:
 800cbb4:	440a      	add	r2, r1
 800cbb6:	4291      	cmp	r1, r2
 800cbb8:	f100 33ff 	add.w	r3, r0, #4294967295
 800cbbc:	d100      	bne.n	800cbc0 <memcpy+0xc>
 800cbbe:	4770      	bx	lr
 800cbc0:	b510      	push	{r4, lr}
 800cbc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cbc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cbca:	4291      	cmp	r1, r2
 800cbcc:	d1f9      	bne.n	800cbc2 <memcpy+0xe>
 800cbce:	bd10      	pop	{r4, pc}

0800cbd0 <_init>:
 800cbd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbd2:	bf00      	nop
 800cbd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cbd6:	bc08      	pop	{r3}
 800cbd8:	469e      	mov	lr, r3
 800cbda:	4770      	bx	lr

0800cbdc <_fini>:
 800cbdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbde:	bf00      	nop
 800cbe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cbe2:	bc08      	pop	{r3}
 800cbe4:	469e      	mov	lr, r3
 800cbe6:	4770      	bx	lr
