config = {
	'modules_to_test':{
		'ALU':
			{	
			'FULL_ADDER': {},
			'ADDER_N_BIT': {},
			'AND_BITWISE_N_BIT': {},
			'OR_BITWISE_N_BIT': {},
			'XOR_BITWISE_N_BIT': {},
			'SUBTRACTOR_N_BIT': {},
			}
	},
	'relative_path': '/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems/',
	'show_all_output': False,
	'modules_to_display_output': ['XOR_BITWISE_N_BIT'],
	'modules_to_keep_sim_output': [],
	'modules_to_keep_executable': []
}