Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 15 19:41:29 2024
| Host         : Eliot_Abramo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (303)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: RSTxRI (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (303)
--------------------------------
 There are 303 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.155        0.000                      0                  763        0.114        0.000                      0                  763        2.000        0.000                       0                   308  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK125xCI               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK125xCI                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.155        0.000                      0                  677        0.184        0.000                      0                  677        6.167        0.000                       0                   305  
  clkfbout_clk_wiz_0                                                                                                                                                      6.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.156        0.000                      0                  677        0.184        0.000                      0                  677        6.167        0.000                       0                   305  
  clkfbout_clk_wiz_0_1                                                                                                                                                    6.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.155        0.000                      0                  677        0.114        0.000                      0                  677  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.155        0.000                      0                  677        0.114        0.000                      0                  677  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          8.010        0.000                      0                   86        1.025        0.000                      0                   86  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          8.010        0.000                      0                   86        0.955        0.000                      0                   86  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        8.010        0.000                      0                   86        0.955        0.000                      0                   86  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        8.011        0.000                      0                   86        1.025        0.000                      0                   86  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK125xCI
  To Clock:  CLK125xCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK125xCI
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.987ns  (logic 4.385ns (43.906%)  route 5.602ns (56.094%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns = ( 19.676 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 f  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.703    11.163    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X98Y24         LDCE (SetClr_ldce_CLR_Q)     1.106    12.269 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC/Q
                         net (fo=12, routed)          0.774    13.043    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_n_0
    SLICE_X98Y26         LUT4 (Prop_lut4_I1_O)        0.124    13.167 r  i_pong_fsm/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    13.167    i_pong_fsm/i__carry__0_i_4__0_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    13.625 f  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[1]
                         net (fo=3, routed)           0.892    14.518    i_pong_fsm/FsmState216_in
    SLICE_X98Y31         LUT3 (Prop_lut3_I2_O)        0.358    14.876 r  i_pong_fsm/FsmStatexDP[1]_i_10/O
                         net (fo=2, routed)           0.620    15.495    i_pong_fsm/FsmStatexDP[1]_i_10_n_0
    SLICE_X96Y31         LUT6 (Prop_lut6_I4_O)        0.328    15.823 r  i_pong_fsm/FsmStatexDP[1]_i_5/O
                         net (fo=2, routed)           0.575    16.398    i_pong_fsm/FsmStatexDP[1]_i_5_n_0
    SLICE_X95Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.522 r  i_pong_fsm/FsmStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.379    16.901    i_pong_fsm/FsmStatexDP[0]_i_1_n_0
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.614    19.676    i_pong_fsm/clk_out1
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
                         clock pessimism              0.517    20.193    
                         clock uncertainty           -0.070    20.123    
    SLICE_X95Y31         FDCE (Setup_fdce_C_D)       -0.067    20.056    i_pong_fsm/FsmStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.056    
                         arrival time                         -16.901    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 4.362ns (44.443%)  route 5.453ns (55.557%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=18, routed)          0.761     8.131    i_pong_fsm/Q[2]
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.805 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     8.805    i_pong_fsm/ARG_carry_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.044 f  i_pong_fsm/ARG_carry__0/O[2]
                         net (fo=2, routed)           0.655     9.699    i_pong_fsm/RESIZE[7]
    SLICE_X106Y27        LUT2 (Prop_lut2_I1_O)        0.298     9.997 r  i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_i_2/O
                         net (fo=4, routed)           0.680    10.677    i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_i_2_n_0
    SLICE_X108Y27        LDCE (SetClr_ldce_CLR_Q)     1.101    11.778 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC/Q
                         net (fo=6, routed)           0.679    12.458    i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_n_0
    SLICE_X108Y27        LUT4 (Prop_lut4_I1_O)        0.124    12.582 f  i_pong_fsm/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    12.582    i_pong_fsm/i__carry_i_4__4_n_0
    SLICE_X108Y27        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.962 r  i_pong_fsm/FsmState2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.962    i_pong_fsm/FsmState2_inferred__1/i__carry_n_0
    SLICE_X108Y28        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.216 r  i_pong_fsm/FsmState2_inferred__1/i__carry__0/CO[0]
                         net (fo=3, routed)           1.183    14.399    i_pong_fsm/FsmState227_in
    SLICE_X95Y26         LUT4 (Prop_lut4_I1_O)        0.393    14.792 f  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=5, routed)           0.534    15.327    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X94Y27         LUT6 (Prop_lut6_I5_O)        0.326    15.653 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.435    16.088    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X94Y26         LUT5 (Prop_lut5_I3_O)        0.117    16.205 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.524    16.728    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X94Y26         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X94Y26         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism              0.517    20.188    
                         clock uncertainty           -0.070    20.118    
    SLICE_X94Y26         FDCE (Setup_fdce_C_D)       -0.223    19.895    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         19.895    
                         arrival time                         -16.728    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 3.872ns (39.486%)  route 5.934ns (60.514%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.516    16.720    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y24         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y24         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y24         FDPE (Setup_fdpe_C_CE)      -0.169    19.947    i_pong_fsm/HighscorexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.947    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 3.872ns (39.486%)  route 5.934ns (60.514%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.516    16.720    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y24         FDCE (Setup_fdce_C_CE)      -0.169    19.947    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.947    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 3.872ns (39.619%)  route 5.901ns (60.381%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.483    16.687    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y25         FDCE (Setup_fdce_C_CE)      -0.169    19.947    i_pong_fsm/HighscorexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.947    
                         arrival time                         -16.687    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 3.872ns (39.619%)  route 5.901ns (60.381%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.483    16.687    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y25         FDCE (Setup_fdce_C_CE)      -0.169    19.947    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.947    
                         arrival time                         -16.687    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.834ns  (logic 3.996ns (40.636%)  route 5.838ns (59.364%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns = ( 19.676 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.822    14.826    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT6 (Prop_lut6_I3_O)        0.329    15.155 r  i_pong_fsm/FsmStatexDP[1]_i_6/O
                         net (fo=2, routed)           0.553    15.708    i_pong_fsm/FsmStatexDP[1]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I0_O)        0.124    15.832 f  i_pong_fsm/FsmStatexDP[1]_i_2/O
                         net (fo=2, routed)           0.412    16.244    i_pong_fsm/FsmStatexDP[1]_i_2_n_0
    SLICE_X95Y31         LUT6 (Prop_lut6_I0_O)        0.124    16.368 r  i_pong_fsm/FsmStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.379    16.747    i_pong_fsm/FsmStatexDP[1]_i_1_n_0
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.614    19.676    i_pong_fsm/clk_out1
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]/C
                         clock pessimism              0.517    20.193    
                         clock uncertainty           -0.070    20.123    
    SLICE_X95Y31         FDCE (Setup_fdce_C_D)       -0.081    20.042    i_pong_fsm/FsmStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.042    
                         arrival time                         -16.747    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 3.996ns (42.149%)  route 5.485ns (57.851%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.346ns = ( 19.679 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.521    15.713    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X97Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.837 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.434    16.270    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2_n_0
    SLICE_X98Y32         LUT4 (Prop_lut4_I2_O)        0.124    16.394 r  i_pong_fsm/BallsxDP[2][BallYSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000    16.394    i_pong_fsm/BallsxDP[2][BallYSpeed][0]_i_1_n_0
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.617    19.679    i_pong_fsm/clk_out1
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/C
                         clock pessimism              0.517    20.196    
                         clock uncertainty           -0.070    20.126    
    SLICE_X98Y32         FDCE (Setup_fdce_C_D)        0.077    20.203    i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]
  -------------------------------------------------------------------
                         required time                         20.203    
                         arrival time                         -16.394    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 3.988ns (42.100%)  route 5.485ns (57.900%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.346ns = ( 19.679 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.521    15.713    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X97Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.837 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.434    16.270    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2_n_0
    SLICE_X98Y32         LUT4 (Prop_lut4_I2_O)        0.116    16.386 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000    16.386    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1_n_0
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.617    19.679    i_pong_fsm/clk_out1
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/C
                         clock pessimism              0.517    20.196    
                         clock uncertainty           -0.070    20.126    
    SLICE_X98Y32         FDCE (Setup_fdce_C_D)        0.118    20.244    i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         20.244    
                         arrival time                         -16.386    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 3.872ns (41.231%)  route 5.519ns (58.769%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.989    16.181    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X94Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.305 r  i_pong_fsm/HighscorexDP[1]_i_1/O
                         net (fo=1, routed)           0.000    16.305    i_pong_fsm/HighscorexDN[1]
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y24         FDCE (Setup_fdce_C_D)        0.077    20.193    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.193    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                  3.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.367%)  route 0.323ns (69.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.578     2.009    i_vga_controller/CLK
    SLICE_X88Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDCE (Prop_fdce_C_Q)         0.141     2.150 r  i_vga_controller/XCoordxDP_reg[8]/Q
                         net (fo=36, routed)          0.323     2.473    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X87Y25         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=3, routed)           0.133     2.282    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X87Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.843     2.563    i_vga_controller/CLK
    SLICE_X87Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/C
                         clock pessimism             -0.541     2.022    
    SLICE_X87Y26         FDCE (Hold_fdce_C_D)         0.075     2.097    i_vga_controller/XCoordxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.533%)  route 0.336ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.578     2.009    i_vga_controller/CLK
    SLICE_X88Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDCE (Prop_fdce_C_Q)         0.141     2.150 r  i_vga_controller/XCoordxDP_reg[7]/Q
                         net (fo=36, routed)          0.336     2.487    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[5]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.426%)  route 0.338ns (70.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.578     2.009    i_vga_controller/CLK
    SLICE_X88Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDCE (Prop_fdce_C_Q)         0.141     2.150 r  i_vga_controller/XCoordxDP_reg[6]/Q
                         net (fo=36, routed)          0.338     2.488    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 i_vga_controller/VSEdgexSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.417%)  route 0.132ns (44.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.603     2.034    i_vga_controller/CLK
    SLICE_X92Y20         FDRE                                         r  i_vga_controller/VSEdgexSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y20         FDRE (Prop_fdre_C_Q)         0.164     2.198 r  i_vga_controller/VSEdgexSN_reg/Q
                         net (fo=1, routed)           0.132     2.330    i_vga_controller/VSEdgexSN_reg_n_0
    SLICE_X94Y20         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.872     2.592    i_vga_controller/CLK
    SLICE_X94Y20         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/C
                         clock pessimism             -0.522     2.070    
    SLICE_X94Y20         FDCE (Hold_fdce_C_D)         0.059     2.129    i_vga_controller/VSEdgexSP_reg
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[4]/Q
                         net (fo=36, routed)          0.344     2.493    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.589%)  route 0.352ns (71.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=36, routed)          0.352     2.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.589%)  route 0.352ns (71.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=36, routed)          0.352     2.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.518%)  route 0.353ns (71.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=36, routed)          0.353     2.503    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X101Y21        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y21        FDCE (Prop_fdce_C_Q)         0.141     2.176 r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/Q
                         net (fo=6, routed)           0.123     2.299    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C_n_0
    SLICE_X101Y21        LUT5 (Prop_lut5_I4_O)        0.045     2.344 r  i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1/O
                         net (fo=1, routed)           0.000     2.344    i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1_n_0
    SLICE_X101Y21        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X101Y21        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                         clock pessimism             -0.556     2.035    
    SLICE_X101Y21        FDCE (Hold_fdce_C_D)         0.092     2.127    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.333      10.441     RAMB36_X5Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.333      10.441     RAMB36_X5Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.333      10.441     RAMB36_X5Y5      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.333      10.441     RAMB36_X5Y5      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y8      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y8      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_pong_fsm/BallsxDP_reg[0][BallX][8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_pong_fsm/BallsxDP_reg[0][BallX][9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_pong_fsm/BallsxDP_reg[0][BallY][11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_pong_fsm/BallsxDP_reg[0][BallY][8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X93Y32     i_pong_fsm/BallsxDP_reg[0][IsActive][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y26     i_vga_controller/BluexDP_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y26     i_vga_controller/BluexDP_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X85Y26     i_vga_controller/HCntxDP_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X85Y26     i_vga_controller/HCntxDP_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X85Y26     i_vga_controller/HCntxDP_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X91Y26     i_vga_controller/BluexDP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X91Y26     i_vga_controller/BluexDP_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X94Y26     i_vga_controller/BluexDP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.987ns  (logic 4.385ns (43.906%)  route 5.602ns (56.094%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns = ( 19.676 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 f  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.703    11.163    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X98Y24         LDCE (SetClr_ldce_CLR_Q)     1.106    12.269 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC/Q
                         net (fo=12, routed)          0.774    13.043    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_n_0
    SLICE_X98Y26         LUT4 (Prop_lut4_I1_O)        0.124    13.167 r  i_pong_fsm/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    13.167    i_pong_fsm/i__carry__0_i_4__0_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    13.625 f  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[1]
                         net (fo=3, routed)           0.892    14.518    i_pong_fsm/FsmState216_in
    SLICE_X98Y31         LUT3 (Prop_lut3_I2_O)        0.358    14.876 r  i_pong_fsm/FsmStatexDP[1]_i_10/O
                         net (fo=2, routed)           0.620    15.495    i_pong_fsm/FsmStatexDP[1]_i_10_n_0
    SLICE_X96Y31         LUT6 (Prop_lut6_I4_O)        0.328    15.823 r  i_pong_fsm/FsmStatexDP[1]_i_5/O
                         net (fo=2, routed)           0.575    16.398    i_pong_fsm/FsmStatexDP[1]_i_5_n_0
    SLICE_X95Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.522 r  i_pong_fsm/FsmStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.379    16.901    i_pong_fsm/FsmStatexDP[0]_i_1_n_0
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.614    19.676    i_pong_fsm/clk_out1
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
                         clock pessimism              0.517    20.193    
                         clock uncertainty           -0.069    20.124    
    SLICE_X95Y31         FDCE (Setup_fdce_C_D)       -0.067    20.057    i_pong_fsm/FsmStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.057    
                         arrival time                         -16.901    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 4.362ns (44.443%)  route 5.453ns (55.557%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=18, routed)          0.761     8.131    i_pong_fsm/Q[2]
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.805 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     8.805    i_pong_fsm/ARG_carry_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.044 f  i_pong_fsm/ARG_carry__0/O[2]
                         net (fo=2, routed)           0.655     9.699    i_pong_fsm/RESIZE[7]
    SLICE_X106Y27        LUT2 (Prop_lut2_I1_O)        0.298     9.997 r  i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_i_2/O
                         net (fo=4, routed)           0.680    10.677    i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_i_2_n_0
    SLICE_X108Y27        LDCE (SetClr_ldce_CLR_Q)     1.101    11.778 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC/Q
                         net (fo=6, routed)           0.679    12.458    i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_n_0
    SLICE_X108Y27        LUT4 (Prop_lut4_I1_O)        0.124    12.582 f  i_pong_fsm/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    12.582    i_pong_fsm/i__carry_i_4__4_n_0
    SLICE_X108Y27        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.962 r  i_pong_fsm/FsmState2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.962    i_pong_fsm/FsmState2_inferred__1/i__carry_n_0
    SLICE_X108Y28        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.216 r  i_pong_fsm/FsmState2_inferred__1/i__carry__0/CO[0]
                         net (fo=3, routed)           1.183    14.399    i_pong_fsm/FsmState227_in
    SLICE_X95Y26         LUT4 (Prop_lut4_I1_O)        0.393    14.792 f  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=5, routed)           0.534    15.327    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X94Y27         LUT6 (Prop_lut6_I5_O)        0.326    15.653 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.435    16.088    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X94Y26         LUT5 (Prop_lut5_I3_O)        0.117    16.205 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.524    16.728    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X94Y26         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X94Y26         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism              0.517    20.188    
                         clock uncertainty           -0.069    20.119    
    SLICE_X94Y26         FDCE (Setup_fdce_C_D)       -0.223    19.896    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         19.896    
                         arrival time                         -16.728    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 3.872ns (39.486%)  route 5.934ns (60.514%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.516    16.720    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y24         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y24         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.069    20.117    
    SLICE_X94Y24         FDPE (Setup_fdpe_C_CE)      -0.169    19.948    i_pong_fsm/HighscorexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 3.872ns (39.486%)  route 5.934ns (60.514%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.516    16.720    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.069    20.117    
    SLICE_X94Y24         FDCE (Setup_fdce_C_CE)      -0.169    19.948    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 3.872ns (39.619%)  route 5.901ns (60.381%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.483    16.687    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.069    20.117    
    SLICE_X94Y25         FDCE (Setup_fdce_C_CE)      -0.169    19.948    i_pong_fsm/HighscorexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -16.687    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 3.872ns (39.619%)  route 5.901ns (60.381%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.483    16.687    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.069    20.117    
    SLICE_X94Y25         FDCE (Setup_fdce_C_CE)      -0.169    19.948    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -16.687    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.834ns  (logic 3.996ns (40.636%)  route 5.838ns (59.364%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns = ( 19.676 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.822    14.826    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT6 (Prop_lut6_I3_O)        0.329    15.155 r  i_pong_fsm/FsmStatexDP[1]_i_6/O
                         net (fo=2, routed)           0.553    15.708    i_pong_fsm/FsmStatexDP[1]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I0_O)        0.124    15.832 f  i_pong_fsm/FsmStatexDP[1]_i_2/O
                         net (fo=2, routed)           0.412    16.244    i_pong_fsm/FsmStatexDP[1]_i_2_n_0
    SLICE_X95Y31         LUT6 (Prop_lut6_I0_O)        0.124    16.368 r  i_pong_fsm/FsmStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.379    16.747    i_pong_fsm/FsmStatexDP[1]_i_1_n_0
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.614    19.676    i_pong_fsm/clk_out1
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]/C
                         clock pessimism              0.517    20.193    
                         clock uncertainty           -0.069    20.124    
    SLICE_X95Y31         FDCE (Setup_fdce_C_D)       -0.081    20.043    i_pong_fsm/FsmStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.043    
                         arrival time                         -16.747    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 3.996ns (42.149%)  route 5.485ns (57.851%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.346ns = ( 19.679 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.521    15.713    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X97Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.837 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.434    16.270    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2_n_0
    SLICE_X98Y32         LUT4 (Prop_lut4_I2_O)        0.124    16.394 r  i_pong_fsm/BallsxDP[2][BallYSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000    16.394    i_pong_fsm/BallsxDP[2][BallYSpeed][0]_i_1_n_0
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.617    19.679    i_pong_fsm/clk_out1
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/C
                         clock pessimism              0.517    20.196    
                         clock uncertainty           -0.069    20.127    
    SLICE_X98Y32         FDCE (Setup_fdce_C_D)        0.077    20.204    i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]
  -------------------------------------------------------------------
                         required time                         20.204    
                         arrival time                         -16.394    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 3.988ns (42.100%)  route 5.485ns (57.900%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.346ns = ( 19.679 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.521    15.713    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X97Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.837 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.434    16.270    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2_n_0
    SLICE_X98Y32         LUT4 (Prop_lut4_I2_O)        0.116    16.386 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000    16.386    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1_n_0
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.617    19.679    i_pong_fsm/clk_out1
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/C
                         clock pessimism              0.517    20.196    
                         clock uncertainty           -0.069    20.127    
    SLICE_X98Y32         FDCE (Setup_fdce_C_D)        0.118    20.245    i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         20.245    
                         arrival time                         -16.386    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 3.872ns (41.231%)  route 5.519ns (58.769%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.989    16.181    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X94Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.305 r  i_pong_fsm/HighscorexDP[1]_i_1/O
                         net (fo=1, routed)           0.000    16.305    i_pong_fsm/HighscorexDN[1]
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.069    20.117    
    SLICE_X94Y24         FDCE (Setup_fdce_C_D)        0.077    20.194    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.194    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                  3.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.367%)  route 0.323ns (69.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.578     2.009    i_vga_controller/CLK
    SLICE_X88Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDCE (Prop_fdce_C_Q)         0.141     2.150 r  i_vga_controller/XCoordxDP_reg[8]/Q
                         net (fo=36, routed)          0.323     2.473    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X87Y25         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=3, routed)           0.133     2.282    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X87Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.843     2.563    i_vga_controller/CLK
    SLICE_X87Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/C
                         clock pessimism             -0.541     2.022    
    SLICE_X87Y26         FDCE (Hold_fdce_C_D)         0.075     2.097    i_vga_controller/XCoordxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.533%)  route 0.336ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.578     2.009    i_vga_controller/CLK
    SLICE_X88Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDCE (Prop_fdce_C_Q)         0.141     2.150 r  i_vga_controller/XCoordxDP_reg[7]/Q
                         net (fo=36, routed)          0.336     2.487    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[5]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.426%)  route 0.338ns (70.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.578     2.009    i_vga_controller/CLK
    SLICE_X88Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDCE (Prop_fdce_C_Q)         0.141     2.150 r  i_vga_controller/XCoordxDP_reg[6]/Q
                         net (fo=36, routed)          0.338     2.488    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 i_vga_controller/VSEdgexSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.417%)  route 0.132ns (44.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.603     2.034    i_vga_controller/CLK
    SLICE_X92Y20         FDRE                                         r  i_vga_controller/VSEdgexSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y20         FDRE (Prop_fdre_C_Q)         0.164     2.198 r  i_vga_controller/VSEdgexSN_reg/Q
                         net (fo=1, routed)           0.132     2.330    i_vga_controller/VSEdgexSN_reg_n_0
    SLICE_X94Y20         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.872     2.592    i_vga_controller/CLK
    SLICE_X94Y20         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/C
                         clock pessimism             -0.522     2.070    
    SLICE_X94Y20         FDCE (Hold_fdce_C_D)         0.059     2.129    i_vga_controller/VSEdgexSP_reg
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[4]/Q
                         net (fo=36, routed)          0.344     2.493    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.589%)  route 0.352ns (71.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=36, routed)          0.352     2.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.589%)  route 0.352ns (71.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=36, routed)          0.352     2.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.518%)  route 0.353ns (71.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=36, routed)          0.353     2.503    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.290    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X101Y21        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y21        FDCE (Prop_fdce_C_Q)         0.141     2.176 r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/Q
                         net (fo=6, routed)           0.123     2.299    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C_n_0
    SLICE_X101Y21        LUT5 (Prop_lut5_I4_O)        0.045     2.344 r  i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1/O
                         net (fo=1, routed)           0.000     2.344    i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1_n_0
    SLICE_X101Y21        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X101Y21        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                         clock pessimism             -0.556     2.035    
    SLICE_X101Y21        FDCE (Hold_fdce_C_D)         0.092     2.127    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.333      10.441     RAMB36_X5Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.333      10.441     RAMB36_X5Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.333      10.441     RAMB36_X5Y5      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.333      10.441     RAMB36_X5Y5      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y8      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y8      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_pong_fsm/BallsxDP_reg[0][BallX][8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_pong_fsm/BallsxDP_reg[0][BallX][9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_pong_fsm/BallsxDP_reg[0][BallY][11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_pong_fsm/BallsxDP_reg[0][BallY][8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X93Y32     i_pong_fsm/BallsxDP_reg[0][IsActive][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y26     i_vga_controller/BluexDP_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y26     i_vga_controller/BluexDP_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X85Y26     i_vga_controller/HCntxDP_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X85Y26     i_vga_controller/HCntxDP_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X85Y26     i_vga_controller/HCntxDP_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X91Y26     i_vga_controller/BluexDP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X91Y26     i_vga_controller/BluexDP_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X94Y26     i_vga_controller/BluexDP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y28     i_vga_controller/GreenxDP_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.987ns  (logic 4.385ns (43.906%)  route 5.602ns (56.094%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns = ( 19.676 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 f  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.703    11.163    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X98Y24         LDCE (SetClr_ldce_CLR_Q)     1.106    12.269 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC/Q
                         net (fo=12, routed)          0.774    13.043    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_n_0
    SLICE_X98Y26         LUT4 (Prop_lut4_I1_O)        0.124    13.167 r  i_pong_fsm/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    13.167    i_pong_fsm/i__carry__0_i_4__0_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    13.625 f  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[1]
                         net (fo=3, routed)           0.892    14.518    i_pong_fsm/FsmState216_in
    SLICE_X98Y31         LUT3 (Prop_lut3_I2_O)        0.358    14.876 r  i_pong_fsm/FsmStatexDP[1]_i_10/O
                         net (fo=2, routed)           0.620    15.495    i_pong_fsm/FsmStatexDP[1]_i_10_n_0
    SLICE_X96Y31         LUT6 (Prop_lut6_I4_O)        0.328    15.823 r  i_pong_fsm/FsmStatexDP[1]_i_5/O
                         net (fo=2, routed)           0.575    16.398    i_pong_fsm/FsmStatexDP[1]_i_5_n_0
    SLICE_X95Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.522 r  i_pong_fsm/FsmStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.379    16.901    i_pong_fsm/FsmStatexDP[0]_i_1_n_0
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.614    19.676    i_pong_fsm/clk_out1
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
                         clock pessimism              0.517    20.193    
                         clock uncertainty           -0.070    20.123    
    SLICE_X95Y31         FDCE (Setup_fdce_C_D)       -0.067    20.056    i_pong_fsm/FsmStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.056    
                         arrival time                         -16.901    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 4.362ns (44.443%)  route 5.453ns (55.557%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=18, routed)          0.761     8.131    i_pong_fsm/Q[2]
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.805 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     8.805    i_pong_fsm/ARG_carry_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.044 f  i_pong_fsm/ARG_carry__0/O[2]
                         net (fo=2, routed)           0.655     9.699    i_pong_fsm/RESIZE[7]
    SLICE_X106Y27        LUT2 (Prop_lut2_I1_O)        0.298     9.997 r  i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_i_2/O
                         net (fo=4, routed)           0.680    10.677    i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_i_2_n_0
    SLICE_X108Y27        LDCE (SetClr_ldce_CLR_Q)     1.101    11.778 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC/Q
                         net (fo=6, routed)           0.679    12.458    i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_n_0
    SLICE_X108Y27        LUT4 (Prop_lut4_I1_O)        0.124    12.582 f  i_pong_fsm/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    12.582    i_pong_fsm/i__carry_i_4__4_n_0
    SLICE_X108Y27        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.962 r  i_pong_fsm/FsmState2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.962    i_pong_fsm/FsmState2_inferred__1/i__carry_n_0
    SLICE_X108Y28        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.216 r  i_pong_fsm/FsmState2_inferred__1/i__carry__0/CO[0]
                         net (fo=3, routed)           1.183    14.399    i_pong_fsm/FsmState227_in
    SLICE_X95Y26         LUT4 (Prop_lut4_I1_O)        0.393    14.792 f  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=5, routed)           0.534    15.327    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X94Y27         LUT6 (Prop_lut6_I5_O)        0.326    15.653 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.435    16.088    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X94Y26         LUT5 (Prop_lut5_I3_O)        0.117    16.205 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.524    16.728    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X94Y26         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X94Y26         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism              0.517    20.188    
                         clock uncertainty           -0.070    20.118    
    SLICE_X94Y26         FDCE (Setup_fdce_C_D)       -0.223    19.895    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         19.895    
                         arrival time                         -16.728    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 3.872ns (39.486%)  route 5.934ns (60.514%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.516    16.720    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y24         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y24         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y24         FDPE (Setup_fdpe_C_CE)      -0.169    19.947    i_pong_fsm/HighscorexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.947    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 3.872ns (39.486%)  route 5.934ns (60.514%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.516    16.720    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y24         FDCE (Setup_fdce_C_CE)      -0.169    19.947    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.947    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 3.872ns (39.619%)  route 5.901ns (60.381%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.483    16.687    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y25         FDCE (Setup_fdce_C_CE)      -0.169    19.947    i_pong_fsm/HighscorexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.947    
                         arrival time                         -16.687    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 3.872ns (39.619%)  route 5.901ns (60.381%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.483    16.687    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y25         FDCE (Setup_fdce_C_CE)      -0.169    19.947    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.947    
                         arrival time                         -16.687    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.834ns  (logic 3.996ns (40.636%)  route 5.838ns (59.364%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns = ( 19.676 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.822    14.826    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT6 (Prop_lut6_I3_O)        0.329    15.155 r  i_pong_fsm/FsmStatexDP[1]_i_6/O
                         net (fo=2, routed)           0.553    15.708    i_pong_fsm/FsmStatexDP[1]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I0_O)        0.124    15.832 f  i_pong_fsm/FsmStatexDP[1]_i_2/O
                         net (fo=2, routed)           0.412    16.244    i_pong_fsm/FsmStatexDP[1]_i_2_n_0
    SLICE_X95Y31         LUT6 (Prop_lut6_I0_O)        0.124    16.368 r  i_pong_fsm/FsmStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.379    16.747    i_pong_fsm/FsmStatexDP[1]_i_1_n_0
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.614    19.676    i_pong_fsm/clk_out1
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]/C
                         clock pessimism              0.517    20.193    
                         clock uncertainty           -0.070    20.123    
    SLICE_X95Y31         FDCE (Setup_fdce_C_D)       -0.081    20.042    i_pong_fsm/FsmStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.042    
                         arrival time                         -16.747    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 3.996ns (42.149%)  route 5.485ns (57.851%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.346ns = ( 19.679 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.521    15.713    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X97Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.837 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.434    16.270    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2_n_0
    SLICE_X98Y32         LUT4 (Prop_lut4_I2_O)        0.124    16.394 r  i_pong_fsm/BallsxDP[2][BallYSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000    16.394    i_pong_fsm/BallsxDP[2][BallYSpeed][0]_i_1_n_0
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.617    19.679    i_pong_fsm/clk_out1
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/C
                         clock pessimism              0.517    20.196    
                         clock uncertainty           -0.070    20.126    
    SLICE_X98Y32         FDCE (Setup_fdce_C_D)        0.077    20.203    i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]
  -------------------------------------------------------------------
                         required time                         20.203    
                         arrival time                         -16.394    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 3.988ns (42.100%)  route 5.485ns (57.900%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.346ns = ( 19.679 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.521    15.713    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X97Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.837 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.434    16.270    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2_n_0
    SLICE_X98Y32         LUT4 (Prop_lut4_I2_O)        0.116    16.386 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000    16.386    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1_n_0
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.617    19.679    i_pong_fsm/clk_out1
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/C
                         clock pessimism              0.517    20.196    
                         clock uncertainty           -0.070    20.126    
    SLICE_X98Y32         FDCE (Setup_fdce_C_D)        0.118    20.244    i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         20.244    
                         arrival time                         -16.386    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 3.872ns (41.231%)  route 5.519ns (58.769%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.989    16.181    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X94Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.305 r  i_pong_fsm/HighscorexDP[1]_i_1/O
                         net (fo=1, routed)           0.000    16.305    i_pong_fsm/HighscorexDN[1]
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y24         FDCE (Setup_fdce_C_D)        0.077    20.193    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.193    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                  3.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.367%)  route 0.323ns (69.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.578     2.009    i_vga_controller/CLK
    SLICE_X88Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDCE (Prop_fdce_C_Q)         0.141     2.150 r  i_vga_controller/XCoordxDP_reg[8]/Q
                         net (fo=36, routed)          0.323     2.473    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X87Y25         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=3, routed)           0.133     2.282    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X87Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.843     2.563    i_vga_controller/CLK
    SLICE_X87Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/C
                         clock pessimism             -0.541     2.022    
                         clock uncertainty            0.070     2.092    
    SLICE_X87Y26         FDCE (Hold_fdce_C_D)         0.075     2.167    i_vga_controller/XCoordxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.533%)  route 0.336ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.578     2.009    i_vga_controller/CLK
    SLICE_X88Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDCE (Prop_fdce_C_Q)         0.141     2.150 r  i_vga_controller/XCoordxDP_reg[7]/Q
                         net (fo=36, routed)          0.336     2.487    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[5]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.426%)  route 0.338ns (70.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.578     2.009    i_vga_controller/CLK
    SLICE_X88Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDCE (Prop_fdce_C_Q)         0.141     2.150 r  i_vga_controller/XCoordxDP_reg[6]/Q
                         net (fo=36, routed)          0.338     2.488    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_vga_controller/VSEdgexSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.417%)  route 0.132ns (44.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.603     2.034    i_vga_controller/CLK
    SLICE_X92Y20         FDRE                                         r  i_vga_controller/VSEdgexSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y20         FDRE (Prop_fdre_C_Q)         0.164     2.198 r  i_vga_controller/VSEdgexSN_reg/Q
                         net (fo=1, routed)           0.132     2.330    i_vga_controller/VSEdgexSN_reg_n_0
    SLICE_X94Y20         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.872     2.592    i_vga_controller/CLK
    SLICE_X94Y20         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/C
                         clock pessimism             -0.522     2.070    
                         clock uncertainty            0.070     2.140    
    SLICE_X94Y20         FDCE (Hold_fdce_C_D)         0.059     2.199    i_vga_controller/VSEdgexSP_reg
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[4]/Q
                         net (fo=36, routed)          0.344     2.493    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.589%)  route 0.352ns (71.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=36, routed)          0.352     2.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.589%)  route 0.352ns (71.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=36, routed)          0.352     2.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.518%)  route 0.353ns (71.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=36, routed)          0.353     2.503    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X101Y21        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y21        FDCE (Prop_fdce_C_Q)         0.141     2.176 r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/Q
                         net (fo=6, routed)           0.123     2.299    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C_n_0
    SLICE_X101Y21        LUT5 (Prop_lut5_I4_O)        0.045     2.344 r  i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1/O
                         net (fo=1, routed)           0.000     2.344    i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1_n_0
    SLICE_X101Y21        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X101Y21        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                         clock pessimism             -0.556     2.035    
                         clock uncertainty            0.070     2.105    
    SLICE_X101Y21        FDCE (Hold_fdce_C_D)         0.092     2.197    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.987ns  (logic 4.385ns (43.906%)  route 5.602ns (56.094%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns = ( 19.676 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 f  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.703    11.163    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X98Y24         LDCE (SetClr_ldce_CLR_Q)     1.106    12.269 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC/Q
                         net (fo=12, routed)          0.774    13.043    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_n_0
    SLICE_X98Y26         LUT4 (Prop_lut4_I1_O)        0.124    13.167 r  i_pong_fsm/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    13.167    i_pong_fsm/i__carry__0_i_4__0_n_0
    SLICE_X98Y26         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    13.625 f  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[1]
                         net (fo=3, routed)           0.892    14.518    i_pong_fsm/FsmState216_in
    SLICE_X98Y31         LUT3 (Prop_lut3_I2_O)        0.358    14.876 r  i_pong_fsm/FsmStatexDP[1]_i_10/O
                         net (fo=2, routed)           0.620    15.495    i_pong_fsm/FsmStatexDP[1]_i_10_n_0
    SLICE_X96Y31         LUT6 (Prop_lut6_I4_O)        0.328    15.823 r  i_pong_fsm/FsmStatexDP[1]_i_5/O
                         net (fo=2, routed)           0.575    16.398    i_pong_fsm/FsmStatexDP[1]_i_5_n_0
    SLICE_X95Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.522 r  i_pong_fsm/FsmStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.379    16.901    i_pong_fsm/FsmStatexDP[0]_i_1_n_0
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.614    19.676    i_pong_fsm/clk_out1
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
                         clock pessimism              0.517    20.193    
                         clock uncertainty           -0.070    20.123    
    SLICE_X95Y31         FDCE (Setup_fdce_C_D)       -0.067    20.056    i_pong_fsm/FsmStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.056    
                         arrival time                         -16.901    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 4.362ns (44.443%)  route 5.453ns (55.557%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=18, routed)          0.761     8.131    i_pong_fsm/Q[2]
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.805 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     8.805    i_pong_fsm/ARG_carry_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.044 f  i_pong_fsm/ARG_carry__0/O[2]
                         net (fo=2, routed)           0.655     9.699    i_pong_fsm/RESIZE[7]
    SLICE_X106Y27        LUT2 (Prop_lut2_I1_O)        0.298     9.997 r  i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_i_2/O
                         net (fo=4, routed)           0.680    10.677    i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_i_2_n_0
    SLICE_X108Y27        LDCE (SetClr_ldce_CLR_Q)     1.101    11.778 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC/Q
                         net (fo=6, routed)           0.679    12.458    i_pong_fsm/PlateBumpxDP_reg[1][Left][7]_LDC_n_0
    SLICE_X108Y27        LUT4 (Prop_lut4_I1_O)        0.124    12.582 f  i_pong_fsm/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    12.582    i_pong_fsm/i__carry_i_4__4_n_0
    SLICE_X108Y27        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.962 r  i_pong_fsm/FsmState2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.962    i_pong_fsm/FsmState2_inferred__1/i__carry_n_0
    SLICE_X108Y28        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.216 r  i_pong_fsm/FsmState2_inferred__1/i__carry__0/CO[0]
                         net (fo=3, routed)           1.183    14.399    i_pong_fsm/FsmState227_in
    SLICE_X95Y26         LUT4 (Prop_lut4_I1_O)        0.393    14.792 f  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=5, routed)           0.534    15.327    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X94Y27         LUT6 (Prop_lut6_I5_O)        0.326    15.653 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.435    16.088    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X94Y26         LUT5 (Prop_lut5_I3_O)        0.117    16.205 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.524    16.728    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X94Y26         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X94Y26         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism              0.517    20.188    
                         clock uncertainty           -0.070    20.118    
    SLICE_X94Y26         FDCE (Setup_fdce_C_D)       -0.223    19.895    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         19.895    
                         arrival time                         -16.728    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 3.872ns (39.486%)  route 5.934ns (60.514%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.516    16.720    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y24         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y24         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y24         FDPE (Setup_fdpe_C_CE)      -0.169    19.947    i_pong_fsm/HighscorexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.947    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 3.872ns (39.486%)  route 5.934ns (60.514%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.516    16.720    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y24         FDCE (Setup_fdce_C_CE)      -0.169    19.947    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.947    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 3.872ns (39.619%)  route 5.901ns (60.381%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.483    16.687    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y25         FDCE (Setup_fdce_C_CE)      -0.169    19.947    i_pong_fsm/HighscorexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.947    
                         arrival time                         -16.687    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 3.872ns (39.619%)  route 5.901ns (60.381%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.888    16.079    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.483    16.687    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y25         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y25         FDCE (Setup_fdce_C_CE)      -0.169    19.947    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.947    
                         arrival time                         -16.687    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.834ns  (logic 3.996ns (40.636%)  route 5.838ns (59.364%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns = ( 19.676 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.822    14.826    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT6 (Prop_lut6_I3_O)        0.329    15.155 r  i_pong_fsm/FsmStatexDP[1]_i_6/O
                         net (fo=2, routed)           0.553    15.708    i_pong_fsm/FsmStatexDP[1]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I0_O)        0.124    15.832 f  i_pong_fsm/FsmStatexDP[1]_i_2/O
                         net (fo=2, routed)           0.412    16.244    i_pong_fsm/FsmStatexDP[1]_i_2_n_0
    SLICE_X95Y31         LUT6 (Prop_lut6_I0_O)        0.124    16.368 r  i_pong_fsm/FsmStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.379    16.747    i_pong_fsm/FsmStatexDP[1]_i_1_n_0
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.614    19.676    i_pong_fsm/clk_out1
    SLICE_X95Y31         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]/C
                         clock pessimism              0.517    20.193    
                         clock uncertainty           -0.070    20.123    
    SLICE_X95Y31         FDCE (Setup_fdce_C_D)       -0.081    20.042    i_pong_fsm/FsmStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.042    
                         arrival time                         -16.747    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 3.996ns (42.149%)  route 5.485ns (57.851%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.346ns = ( 19.679 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.521    15.713    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X97Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.837 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.434    16.270    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2_n_0
    SLICE_X98Y32         LUT4 (Prop_lut4_I2_O)        0.124    16.394 r  i_pong_fsm/BallsxDP[2][BallYSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000    16.394    i_pong_fsm/BallsxDP[2][BallYSpeed][0]_i_1_n_0
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.617    19.679    i_pong_fsm/clk_out1
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/C
                         clock pessimism              0.517    20.196    
                         clock uncertainty           -0.070    20.126    
    SLICE_X98Y32         FDCE (Setup_fdce_C_D)        0.077    20.203    i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]
  -------------------------------------------------------------------
                         required time                         20.203    
                         arrival time                         -16.394    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 3.988ns (42.100%)  route 5.485ns (57.900%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.346ns = ( 19.679 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.521    15.713    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X97Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.837 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.434    16.270    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_2_n_0
    SLICE_X98Y32         LUT4 (Prop_lut4_I2_O)        0.116    16.386 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000    16.386    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1_n_0
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.617    19.679    i_pong_fsm/clk_out1
    SLICE_X98Y32         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/C
                         clock pessimism              0.517    20.196    
                         clock uncertainty           -0.070    20.126    
    SLICE_X98Y32         FDCE (Setup_fdce_C_D)        0.118    20.244    i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         20.244    
                         arrival time                         -16.386    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 3.872ns (41.231%)  route 5.519ns (58.769%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.084 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.647     9.731    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.321    10.052 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2/O
                         net (fo=4, routed)           0.643    10.694    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_2_n_0
    SLICE_X103Y22        LDCE (SetClr_ldce_CLR_Q)     1.087    11.781 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC/Q
                         net (fo=12, routed)          1.000    12.781    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.905 r  i_pong_fsm/i__carry_i_2__0/O
                         net (fo=1, routed)           0.544    13.449    i_pong_fsm/i__carry_i_2__0_n_0
    SLICE_X99Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.847 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.004 r  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           0.859    14.862    i_pong_fsm/FsmState25_in
    SLICE_X98Y31         LUT4 (Prop_lut4_I1_O)        0.329    15.191 f  i_pong_fsm/HighscorexDP[3]_i_4/O
                         net (fo=9, routed)           0.989    16.181    i_pong_fsm/HighscorexDP[3]_i_4_n_0
    SLICE_X94Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.305 r  i_pong_fsm/HighscorexDP[1]_i_1/O
                         net (fo=1, routed)           0.000    16.305    i_pong_fsm/HighscorexDN[1]
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X94Y24         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X94Y24         FDCE (Setup_fdce_C_D)        0.077    20.193    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.193    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                  3.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.367%)  route 0.323ns (69.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.578     2.009    i_vga_controller/CLK
    SLICE_X88Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDCE (Prop_fdce_C_Q)         0.141     2.150 r  i_vga_controller/XCoordxDP_reg[8]/Q
                         net (fo=36, routed)          0.323     2.473    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X87Y25         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=3, routed)           0.133     2.282    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X87Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.843     2.563    i_vga_controller/CLK
    SLICE_X87Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/C
                         clock pessimism             -0.541     2.022    
                         clock uncertainty            0.070     2.092    
    SLICE_X87Y26         FDCE (Hold_fdce_C_D)         0.075     2.167    i_vga_controller/XCoordxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.533%)  route 0.336ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.578     2.009    i_vga_controller/CLK
    SLICE_X88Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDCE (Prop_fdce_C_Q)         0.141     2.150 r  i_vga_controller/XCoordxDP_reg[7]/Q
                         net (fo=36, routed)          0.336     2.487    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[5]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.426%)  route 0.338ns (70.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.578     2.009    i_vga_controller/CLK
    SLICE_X88Y26         FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDCE (Prop_fdce_C_Q)         0.141     2.150 r  i_vga_controller/XCoordxDP_reg[6]/Q
                         net (fo=36, routed)          0.338     2.488    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_vga_controller/VSEdgexSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.417%)  route 0.132ns (44.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.603     2.034    i_vga_controller/CLK
    SLICE_X92Y20         FDRE                                         r  i_vga_controller/VSEdgexSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y20         FDRE (Prop_fdre_C_Q)         0.164     2.198 r  i_vga_controller/VSEdgexSN_reg/Q
                         net (fo=1, routed)           0.132     2.330    i_vga_controller/VSEdgexSN_reg_n_0
    SLICE_X94Y20         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.872     2.592    i_vga_controller/CLK
    SLICE_X94Y20         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/C
                         clock pessimism             -0.522     2.070    
                         clock uncertainty            0.070     2.140    
    SLICE_X94Y20         FDCE (Hold_fdce_C_D)         0.059     2.199    i_vga_controller/VSEdgexSP_reg
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[4]/Q
                         net (fo=36, routed)          0.344     2.493    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.589%)  route 0.352ns (71.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=36, routed)          0.352     2.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.589%)  route 0.352ns (71.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=36, routed)          0.352     2.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X4Y11         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.518%)  route 0.353ns (71.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     2.008    i_vga_controller/CLK
    SLICE_X88Y25         FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=36, routed)          0.353     2.503    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.908     2.629    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y10         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.107    
                         clock uncertainty            0.070     2.176    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.359    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X101Y21        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y21        FDCE (Prop_fdce_C_Q)         0.141     2.176 r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/Q
                         net (fo=6, routed)           0.123     2.299    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C_n_0
    SLICE_X101Y21        LUT5 (Prop_lut5_I4_O)        0.045     2.344 r  i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1/O
                         net (fo=1, routed)           0.000     2.344    i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1_n_0
    SLICE_X101Y21        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X101Y21        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                         clock pessimism             -0.556     2.035    
                         clock uncertainty            0.070     2.105    
    SLICE_X101Y21        FDCE (Hold_fdce_C_D)         0.092     2.197    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.799ns (38.577%)  route 2.864ns (61.423%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.221 f  i_pong_fsm/ARG_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           1.190    10.411    i_pong_fsm/ARG_inferred__2/i__carry__1_n_5
    SLICE_X104Y26        LUT2 (Prop_lut2_I1_O)        0.330    10.741 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1/O
                         net (fo=2, routed)           0.836    11.577    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1_n_0
    SLICE_X102Y25        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X102Y25        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P/C
                         clock pessimism              0.555    20.225    
                         clock uncertainty           -0.070    20.155    
    SLICE_X102Y25        FDPE (Recov_fdpe_C_PRE)     -0.568    19.587    i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P
  -------------------------------------------------------------------
                         required time                         19.587    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.217ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.646ns (37.779%)  route 2.711ns (62.221%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.104 r  i_pong_fsm/ARG_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.595     9.699    i_pong_fsm/ARG_inferred__2/i__carry__0_n_5
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.294     9.993 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           1.278    11.271    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X95Y25         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X95Y25         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X95Y25         FDCE (Recov_fdce_C_CLR)     -0.629    19.487    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.487    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  8.217    

Slack (MET) :             8.356ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.299ns (29.273%)  route 3.139ns (70.727%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.920ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.789     6.920    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.518     7.438 r  i_pong_fsm/PlateXxDP_reg[9]/Q
                         net (fo=17, routed)          1.028     8.466    i_pong_fsm/Q[9]
    SLICE_X102Y23        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.123 f  i_pong_fsm/ARG_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           0.864     9.986    i_pong_fsm/ARG_inferred__2/i__carry__1_n_0
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.124    10.110 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_LDC_i_2/O
                         net (fo=4, routed)           1.247    11.357    i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_LDC_i_2_n_0
    SLICE_X97Y26         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X97Y26         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C/C
                         clock pessimism              0.517    20.188    
                         clock uncertainty           -0.070    20.118    
    SLICE_X97Y26         FDCE (Recov_fdce_C_CLR)     -0.405    19.713    i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C
  -------------------------------------------------------------------
                         required time                         19.713    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  8.356    

Slack (MET) :             8.359ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.773ns (41.017%)  route 2.550ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.201 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[0]
                         net (fo=2, routed)           0.590     9.791    i_pong_fsm/ARG_inferred__2/i__carry__1_n_7
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.324    10.115 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2/O
                         net (fo=4, routed)           1.121    11.236    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0
    SLICE_X100Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y24        FDCE (Recov_fdce_C_CLR)     -0.522    19.595    i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  8.359    

Slack (MET) :             8.359ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.773ns (41.017%)  route 2.550ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.201 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[0]
                         net (fo=2, routed)           0.590     9.791    i_pong_fsm/ARG_inferred__2/i__carry__1_n_7
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.324    10.115 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2/O
                         net (fo=4, routed)           1.121    11.236    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0
    SLICE_X100Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y24        FDCE (Recov_fdce_C_CLR)     -0.522    19.595    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  8.359    

Slack (MET) :             8.359ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.773ns (41.017%)  route 2.550ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.201 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[0]
                         net (fo=2, routed)           0.590     9.791    i_pong_fsm/ARG_inferred__2/i__carry__1_n_7
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.324    10.115 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2/O
                         net (fo=4, routed)           1.121    11.236    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0
    SLICE_X100Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y24        FDCE (Recov_fdce_C_CLR)     -0.522    19.595    i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  8.359    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.785ns (39.595%)  route 2.723ns (60.405%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.418ns = ( 19.751 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=18, routed)          0.761     8.131    i_pong_fsm/Q[2]
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.805 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     8.805    i_pong_fsm/ARG_carry_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.919 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.919    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.147 f  i_pong_fsm/ARG_carry__1/CO[2]
                         net (fo=2, routed)           0.684     9.831    i_pong_fsm/ARG_carry__1_n_1
    SLICE_X104Y28        LUT2 (Prop_lut2_I1_O)        0.313    10.144 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][11]_LDC_i_2/O
                         net (fo=4, routed)           1.278    11.422    i_pong_fsm/PlateBumpxDP_reg[1][Left][11]_LDC_i_2_n_0
    SLICE_X107Y30        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.689    19.751    i_pong_fsm/clk_out1
    SLICE_X107Y30        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C/C
                         clock pessimism              0.517    20.268    
                         clock uncertainty           -0.070    20.198    
    SLICE_X107Y30        FDCE (Recov_fdce_C_CLR)     -0.405    19.793    i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.887ns (44.008%)  route 2.401ns (55.992%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.741    11.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X100Y25        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y25        FDCE (Recov_fdce_C_CLR)     -0.527    19.590    i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C
  -------------------------------------------------------------------
                         required time                         19.590    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.887ns (44.008%)  route 2.401ns (55.992%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.741    11.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X100Y25        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y25        FDCE (Recov_fdce_C_CLR)     -0.527    19.590    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C
  -------------------------------------------------------------------
                         required time                         19.590    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.887ns (44.008%)  route 2.401ns (55.992%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.741    11.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X100Y25        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y25        FDCE (Recov_fdce_C_CLR)     -0.527    19.590    i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C
  -------------------------------------------------------------------
                         required time                         19.590    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  8.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.381ns (38.529%)  route 0.608ns (61.471%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=16, routed)          0.215     2.415    i_pong_fsm/Q[10]
    SLICE_X105Y30        LUT1 (Prop_lut1_I0_O)        0.045     2.460 r  i_pong_fsm/ARG_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.460    i_pong_fsm/ARG_carry__1_i_2_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.525 f  i_pong_fsm/ARG_carry__1/O[1]
                         net (fo=2, routed)           0.207     2.732    i_pong_fsm/RESIZE[10]
    SLICE_X104Y30        LUT2 (Prop_lut2_I1_O)        0.107     2.839 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][10]_LDC_i_1/O
                         net (fo=2, routed)           0.185     3.024    i_pong_fsm/PlateBumpxDP_reg[1][Left][10]_LDC_i_1_n_0
    SLICE_X104Y28        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.872     2.592    i_pong_fsm/clk_out1
    SLICE_X104Y28        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P/C
                         clock pessimism             -0.522     2.070    
    SLICE_X104Y28        FDPE (Remov_fdpe_C_PRE)     -0.071     1.999    i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.361ns (36.071%)  route 0.640ns (63.929%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.141     2.173 f  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=18, routed)          0.286     2.459    i_pong_fsm/Q[3]
    SLICE_X102Y21        LUT1 (Prop_lut1_I0_O)        0.045     2.504 r  i_pong_fsm/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     2.504    i_pong_fsm/i__carry_i_3__10_n_0
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.568 f  i_pong_fsm/ARG_inferred__2/i__carry/O[3]
                         net (fo=2, routed)           0.222     2.791    i_pong_fsm/ARG_inferred__2/i__carry_n_4
    SLICE_X103Y21        LUT2 (Prop_lut2_I1_O)        0.111     2.902 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.033    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_1_n_0
    SLICE_X103Y21        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.872     2.592    i_pong_fsm/clk_out1
    SLICE_X103Y21        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P/C
                         clock pessimism             -0.522     2.070    
    SLICE_X103Y21        FDPE (Remov_fdpe_C_PRE)     -0.095     1.975    i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.361ns (35.199%)  route 0.665ns (64.801%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.141     2.173 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=14, routed)          0.370     2.543    i_pong_fsm/Q[0]
    SLICE_X102Y21        LUT1 (Prop_lut1_I0_O)        0.045     2.588 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     2.588    i_pong_fsm/i__carry_i_4__7_n_0
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.658 f  i_pong_fsm/ARG_inferred__2/i__carry/O[0]
                         net (fo=2, routed)           0.164     2.822    i_pong_fsm/ARG_inferred__2/i__carry_n_7
    SLICE_X101Y21        LUT2 (Prop_lut2_I1_O)        0.105     2.927 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][0]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.058    i_pong_fsm/PlateBumpxDP_reg[1][Right][0]_LDC_i_1_n_0
    SLICE_X100Y21        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X100Y21        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P/C
                         clock pessimism             -0.522     2.069    
    SLICE_X100Y21        FDPE (Remov_fdpe_C_PRE)     -0.071     1.998    i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.382ns (37.021%)  route 0.650ns (62.979%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y27        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[6]/Q
                         net (fo=18, routed)          0.273     2.472    i_pong_fsm/Q[6]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.517 r  i_pong_fsm/i__carry__0_i_2__8/O
                         net (fo=1, routed)           0.000     2.517    i_pong_fsm/i__carry__0_i_2__8_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.582 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.207     2.789    i_pong_fsm/ARG_inferred__2/i__carry__0_n_5
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.108     2.897 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1/O
                         net (fo=2, routed)           0.170     3.067    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0
    SLICE_X98Y22         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.870     2.590    i_pong_fsm/clk_out1
    SLICE_X98Y22         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P/C
                         clock pessimism             -0.522     2.068    
    SLICE_X98Y22         FDPE (Remov_fdpe_C_PRE)     -0.071     1.997    i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.383ns (37.701%)  route 0.633ns (62.299%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X104Y27        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y27        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[5]/Q
                         net (fo=17, routed)          0.305     2.505    i_pong_fsm/Q[5]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.550 r  i_pong_fsm/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     2.550    i_pong_fsm/i__carry__0_i_3__3_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.616 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.146     2.762    i_pong_fsm/ARG_inferred__2/i__carry__0_n_6
    SLICE_X103Y23        LUT2 (Prop_lut2_I1_O)        0.108     2.870 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_1/O
                         net (fo=2, routed)           0.181     3.051    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_1_n_0
    SLICE_X103Y23        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.869     2.589    i_pong_fsm/clk_out1
    SLICE_X103Y23        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P/C
                         clock pessimism             -0.522     2.067    
    SLICE_X103Y23        FDPE (Remov_fdpe_C_PRE)     -0.095     1.972    i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.359ns (34.074%)  route 0.695ns (65.926%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.141     2.173 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=18, routed)          0.298     2.471    i_pong_fsm/Q[2]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.581 f  i_pong_fsm/ARG_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.159     2.740    i_pong_fsm/ARG_inferred__2/i__carry_n_5
    SLICE_X103Y21        LUT2 (Prop_lut2_I1_O)        0.108     2.848 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1/O
                         net (fo=2, routed)           0.237     3.086    i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1_n_0
    SLICE_X102Y22        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X102Y22        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/C
                         clock pessimism             -0.522     2.069    
    SLICE_X102Y22        FDPE (Remov_fdpe_C_PRE)     -0.071     1.998    i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.384ns (37.150%)  route 0.650ns (62.850%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X104Y27        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y27        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=18, routed)          0.267     2.466    i_pong_fsm/Q[7]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.511 r  i_pong_fsm/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.511    i_pong_fsm/i__carry__0_i_1__3_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.575 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[3]
                         net (fo=2, routed)           0.199     2.774    i_pong_fsm/ARG_inferred__2/i__carry__0_n_4
    SLICE_X101Y22        LUT2 (Prop_lut2_I1_O)        0.111     2.885 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1/O
                         net (fo=2, routed)           0.184     3.069    i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0
    SLICE_X101Y22        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.870     2.590    i_pong_fsm/clk_out1
    SLICE_X101Y22        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/C
                         clock pessimism             -0.522     2.068    
    SLICE_X101Y22        FDPE (Remov_fdpe_C_PRE)     -0.095     1.973    i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.384ns (35.383%)  route 0.701ns (64.617%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y27        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=17, routed)          0.294     2.493    i_pong_fsm/Q[4]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.538 r  i_pong_fsm/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.538    i_pong_fsm/i__carry__0_i_4_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.608 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.217     2.825    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.105     2.930 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_1/O
                         net (fo=2, routed)           0.191     3.120    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_1_n_0
    SLICE_X104Y22        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X104Y22        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P/C
                         clock pessimism             -0.522     2.069    
    SLICE_X104Y22        FDPE (Remov_fdpe_C_PRE)     -0.071     1.998    i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.382ns (35.113%)  route 0.706ns (64.887%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=16, routed)          0.316     2.515    i_pong_fsm/Q[10]
    SLICE_X102Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.560 r  i_pong_fsm/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.560    i_pong_fsm/i__carry__1_i_3__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.625 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           0.153     2.777    i_pong_fsm/ARG_inferred__2/i__carry__1_n_5
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.108     2.885 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2/O
                         net (fo=4, routed)           0.238     3.123    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2_n_0
    SLICE_X101Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.867     2.587    i_pong_fsm/clk_out1
    SLICE_X101Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C/C
                         clock pessimism             -0.522     2.065    
    SLICE_X101Y24        FDCE (Remov_fdce_C_CLR)     -0.092     1.973    i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.382ns (35.113%)  route 0.706ns (64.887%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=16, routed)          0.316     2.515    i_pong_fsm/Q[10]
    SLICE_X102Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.560 r  i_pong_fsm/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.560    i_pong_fsm/i__carry__1_i_3__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.625 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           0.153     2.777    i_pong_fsm/ARG_inferred__2/i__carry__1_n_5
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.108     2.885 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2/O
                         net (fo=4, routed)           0.238     3.123    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2_n_0
    SLICE_X101Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.867     2.587    i_pong_fsm/clk_out1
    SLICE_X101Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C/C
                         clock pessimism             -0.522     2.065    
    SLICE_X101Y24        FDCE (Remov_fdce_C_CLR)     -0.092     1.973    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  1.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.955ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.799ns (38.577%)  route 2.864ns (61.423%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.221 f  i_pong_fsm/ARG_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           1.190    10.411    i_pong_fsm/ARG_inferred__2/i__carry__1_n_5
    SLICE_X104Y26        LUT2 (Prop_lut2_I1_O)        0.330    10.741 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1/O
                         net (fo=2, routed)           0.836    11.577    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1_n_0
    SLICE_X102Y25        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X102Y25        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P/C
                         clock pessimism              0.555    20.225    
                         clock uncertainty           -0.070    20.155    
    SLICE_X102Y25        FDPE (Recov_fdpe_C_PRE)     -0.568    19.587    i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P
  -------------------------------------------------------------------
                         required time                         19.587    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.217ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.646ns (37.779%)  route 2.711ns (62.221%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.104 r  i_pong_fsm/ARG_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.595     9.699    i_pong_fsm/ARG_inferred__2/i__carry__0_n_5
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.294     9.993 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           1.278    11.271    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X95Y25         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X95Y25         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X95Y25         FDCE (Recov_fdce_C_CLR)     -0.629    19.487    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.487    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  8.217    

Slack (MET) :             8.356ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.299ns (29.273%)  route 3.139ns (70.727%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.920ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.789     6.920    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.518     7.438 r  i_pong_fsm/PlateXxDP_reg[9]/Q
                         net (fo=17, routed)          1.028     8.466    i_pong_fsm/Q[9]
    SLICE_X102Y23        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.123 f  i_pong_fsm/ARG_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           0.864     9.986    i_pong_fsm/ARG_inferred__2/i__carry__1_n_0
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.124    10.110 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_LDC_i_2/O
                         net (fo=4, routed)           1.247    11.357    i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_LDC_i_2_n_0
    SLICE_X97Y26         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X97Y26         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C/C
                         clock pessimism              0.517    20.188    
                         clock uncertainty           -0.070    20.118    
    SLICE_X97Y26         FDCE (Recov_fdce_C_CLR)     -0.405    19.713    i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C
  -------------------------------------------------------------------
                         required time                         19.713    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  8.356    

Slack (MET) :             8.359ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.773ns (41.017%)  route 2.550ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.201 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[0]
                         net (fo=2, routed)           0.590     9.791    i_pong_fsm/ARG_inferred__2/i__carry__1_n_7
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.324    10.115 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2/O
                         net (fo=4, routed)           1.121    11.236    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0
    SLICE_X100Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y24        FDCE (Recov_fdce_C_CLR)     -0.522    19.595    i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  8.359    

Slack (MET) :             8.359ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.773ns (41.017%)  route 2.550ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.201 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[0]
                         net (fo=2, routed)           0.590     9.791    i_pong_fsm/ARG_inferred__2/i__carry__1_n_7
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.324    10.115 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2/O
                         net (fo=4, routed)           1.121    11.236    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0
    SLICE_X100Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y24        FDCE (Recov_fdce_C_CLR)     -0.522    19.595    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  8.359    

Slack (MET) :             8.359ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.773ns (41.017%)  route 2.550ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.201 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[0]
                         net (fo=2, routed)           0.590     9.791    i_pong_fsm/ARG_inferred__2/i__carry__1_n_7
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.324    10.115 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2/O
                         net (fo=4, routed)           1.121    11.236    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0
    SLICE_X100Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y24        FDCE (Recov_fdce_C_CLR)     -0.522    19.595    i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  8.359    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.785ns (39.595%)  route 2.723ns (60.405%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.418ns = ( 19.751 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=18, routed)          0.761     8.131    i_pong_fsm/Q[2]
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.805 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     8.805    i_pong_fsm/ARG_carry_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.919 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.919    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.147 f  i_pong_fsm/ARG_carry__1/CO[2]
                         net (fo=2, routed)           0.684     9.831    i_pong_fsm/ARG_carry__1_n_1
    SLICE_X104Y28        LUT2 (Prop_lut2_I1_O)        0.313    10.144 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][11]_LDC_i_2/O
                         net (fo=4, routed)           1.278    11.422    i_pong_fsm/PlateBumpxDP_reg[1][Left][11]_LDC_i_2_n_0
    SLICE_X107Y30        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.689    19.751    i_pong_fsm/clk_out1
    SLICE_X107Y30        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C/C
                         clock pessimism              0.517    20.268    
                         clock uncertainty           -0.070    20.198    
    SLICE_X107Y30        FDCE (Recov_fdce_C_CLR)     -0.405    19.793    i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.887ns (44.008%)  route 2.401ns (55.992%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.741    11.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X100Y25        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y25        FDCE (Recov_fdce_C_CLR)     -0.527    19.590    i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C
  -------------------------------------------------------------------
                         required time                         19.590    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.887ns (44.008%)  route 2.401ns (55.992%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.741    11.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X100Y25        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y25        FDCE (Recov_fdce_C_CLR)     -0.527    19.590    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C
  -------------------------------------------------------------------
                         required time                         19.590    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.887ns (44.008%)  route 2.401ns (55.992%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.741    11.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X100Y25        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y25        FDCE (Recov_fdce_C_CLR)     -0.527    19.590    i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C
  -------------------------------------------------------------------
                         required time                         19.590    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  8.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.381ns (38.529%)  route 0.608ns (61.471%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=16, routed)          0.215     2.415    i_pong_fsm/Q[10]
    SLICE_X105Y30        LUT1 (Prop_lut1_I0_O)        0.045     2.460 r  i_pong_fsm/ARG_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.460    i_pong_fsm/ARG_carry__1_i_2_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.525 f  i_pong_fsm/ARG_carry__1/O[1]
                         net (fo=2, routed)           0.207     2.732    i_pong_fsm/RESIZE[10]
    SLICE_X104Y30        LUT2 (Prop_lut2_I1_O)        0.107     2.839 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][10]_LDC_i_1/O
                         net (fo=2, routed)           0.185     3.024    i_pong_fsm/PlateBumpxDP_reg[1][Left][10]_LDC_i_1_n_0
    SLICE_X104Y28        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.872     2.592    i_pong_fsm/clk_out1
    SLICE_X104Y28        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P/C
                         clock pessimism             -0.522     2.070    
                         clock uncertainty            0.070     2.140    
    SLICE_X104Y28        FDPE (Remov_fdpe_C_PRE)     -0.071     2.069    i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.361ns (36.071%)  route 0.640ns (63.929%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.141     2.173 f  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=18, routed)          0.286     2.459    i_pong_fsm/Q[3]
    SLICE_X102Y21        LUT1 (Prop_lut1_I0_O)        0.045     2.504 r  i_pong_fsm/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     2.504    i_pong_fsm/i__carry_i_3__10_n_0
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.568 f  i_pong_fsm/ARG_inferred__2/i__carry/O[3]
                         net (fo=2, routed)           0.222     2.791    i_pong_fsm/ARG_inferred__2/i__carry_n_4
    SLICE_X103Y21        LUT2 (Prop_lut2_I1_O)        0.111     2.902 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.033    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_1_n_0
    SLICE_X103Y21        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.872     2.592    i_pong_fsm/clk_out1
    SLICE_X103Y21        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P/C
                         clock pessimism             -0.522     2.070    
                         clock uncertainty            0.070     2.140    
    SLICE_X103Y21        FDPE (Remov_fdpe_C_PRE)     -0.095     2.045    i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.361ns (35.199%)  route 0.665ns (64.801%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.141     2.173 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=14, routed)          0.370     2.543    i_pong_fsm/Q[0]
    SLICE_X102Y21        LUT1 (Prop_lut1_I0_O)        0.045     2.588 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     2.588    i_pong_fsm/i__carry_i_4__7_n_0
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.658 f  i_pong_fsm/ARG_inferred__2/i__carry/O[0]
                         net (fo=2, routed)           0.164     2.822    i_pong_fsm/ARG_inferred__2/i__carry_n_7
    SLICE_X101Y21        LUT2 (Prop_lut2_I1_O)        0.105     2.927 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][0]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.058    i_pong_fsm/PlateBumpxDP_reg[1][Right][0]_LDC_i_1_n_0
    SLICE_X100Y21        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X100Y21        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P/C
                         clock pessimism             -0.522     2.069    
                         clock uncertainty            0.070     2.139    
    SLICE_X100Y21        FDPE (Remov_fdpe_C_PRE)     -0.071     2.068    i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.382ns (37.021%)  route 0.650ns (62.979%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y27        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[6]/Q
                         net (fo=18, routed)          0.273     2.472    i_pong_fsm/Q[6]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.517 r  i_pong_fsm/i__carry__0_i_2__8/O
                         net (fo=1, routed)           0.000     2.517    i_pong_fsm/i__carry__0_i_2__8_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.582 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.207     2.789    i_pong_fsm/ARG_inferred__2/i__carry__0_n_5
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.108     2.897 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1/O
                         net (fo=2, routed)           0.170     3.067    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0
    SLICE_X98Y22         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.870     2.590    i_pong_fsm/clk_out1
    SLICE_X98Y22         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P/C
                         clock pessimism             -0.522     2.068    
                         clock uncertainty            0.070     2.138    
    SLICE_X98Y22         FDPE (Remov_fdpe_C_PRE)     -0.071     2.067    i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.383ns (37.701%)  route 0.633ns (62.299%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X104Y27        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y27        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[5]/Q
                         net (fo=17, routed)          0.305     2.505    i_pong_fsm/Q[5]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.550 r  i_pong_fsm/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     2.550    i_pong_fsm/i__carry__0_i_3__3_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.616 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.146     2.762    i_pong_fsm/ARG_inferred__2/i__carry__0_n_6
    SLICE_X103Y23        LUT2 (Prop_lut2_I1_O)        0.108     2.870 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_1/O
                         net (fo=2, routed)           0.181     3.051    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_1_n_0
    SLICE_X103Y23        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.869     2.589    i_pong_fsm/clk_out1
    SLICE_X103Y23        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P/C
                         clock pessimism             -0.522     2.067    
                         clock uncertainty            0.070     2.137    
    SLICE_X103Y23        FDPE (Remov_fdpe_C_PRE)     -0.095     2.042    i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.359ns (34.074%)  route 0.695ns (65.926%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.141     2.173 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=18, routed)          0.298     2.471    i_pong_fsm/Q[2]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.581 f  i_pong_fsm/ARG_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.159     2.740    i_pong_fsm/ARG_inferred__2/i__carry_n_5
    SLICE_X103Y21        LUT2 (Prop_lut2_I1_O)        0.108     2.848 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1/O
                         net (fo=2, routed)           0.237     3.086    i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1_n_0
    SLICE_X102Y22        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X102Y22        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/C
                         clock pessimism             -0.522     2.069    
                         clock uncertainty            0.070     2.139    
    SLICE_X102Y22        FDPE (Remov_fdpe_C_PRE)     -0.071     2.068    i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.384ns (37.150%)  route 0.650ns (62.850%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X104Y27        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y27        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=18, routed)          0.267     2.466    i_pong_fsm/Q[7]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.511 r  i_pong_fsm/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.511    i_pong_fsm/i__carry__0_i_1__3_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.575 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[3]
                         net (fo=2, routed)           0.199     2.774    i_pong_fsm/ARG_inferred__2/i__carry__0_n_4
    SLICE_X101Y22        LUT2 (Prop_lut2_I1_O)        0.111     2.885 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1/O
                         net (fo=2, routed)           0.184     3.069    i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0
    SLICE_X101Y22        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.870     2.590    i_pong_fsm/clk_out1
    SLICE_X101Y22        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/C
                         clock pessimism             -0.522     2.068    
                         clock uncertainty            0.070     2.138    
    SLICE_X101Y22        FDPE (Remov_fdpe_C_PRE)     -0.095     2.043    i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.384ns (35.383%)  route 0.701ns (64.617%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y27        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=17, routed)          0.294     2.493    i_pong_fsm/Q[4]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.538 r  i_pong_fsm/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.538    i_pong_fsm/i__carry__0_i_4_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.608 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.217     2.825    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.105     2.930 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_1/O
                         net (fo=2, routed)           0.191     3.120    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_1_n_0
    SLICE_X104Y22        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X104Y22        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P/C
                         clock pessimism             -0.522     2.069    
                         clock uncertainty            0.070     2.139    
    SLICE_X104Y22        FDPE (Remov_fdpe_C_PRE)     -0.071     2.068    i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.382ns (35.113%)  route 0.706ns (64.887%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=16, routed)          0.316     2.515    i_pong_fsm/Q[10]
    SLICE_X102Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.560 r  i_pong_fsm/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.560    i_pong_fsm/i__carry__1_i_3__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.625 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           0.153     2.777    i_pong_fsm/ARG_inferred__2/i__carry__1_n_5
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.108     2.885 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2/O
                         net (fo=4, routed)           0.238     3.123    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2_n_0
    SLICE_X101Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.867     2.587    i_pong_fsm/clk_out1
    SLICE_X101Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C/C
                         clock pessimism             -0.522     2.065    
                         clock uncertainty            0.070     2.135    
    SLICE_X101Y24        FDCE (Remov_fdce_C_CLR)     -0.092     2.043    i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.382ns (35.113%)  route 0.706ns (64.887%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=16, routed)          0.316     2.515    i_pong_fsm/Q[10]
    SLICE_X102Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.560 r  i_pong_fsm/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.560    i_pong_fsm/i__carry__1_i_3__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.625 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           0.153     2.777    i_pong_fsm/ARG_inferred__2/i__carry__1_n_5
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.108     2.885 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2/O
                         net (fo=4, routed)           0.238     3.123    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2_n_0
    SLICE_X101Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.867     2.587    i_pong_fsm/clk_out1
    SLICE_X101Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C/C
                         clock pessimism             -0.522     2.065    
                         clock uncertainty            0.070     2.135    
    SLICE_X101Y24        FDCE (Remov_fdce_C_CLR)     -0.092     2.043    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  1.080    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.955ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.799ns (38.577%)  route 2.864ns (61.423%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.221 f  i_pong_fsm/ARG_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           1.190    10.411    i_pong_fsm/ARG_inferred__2/i__carry__1_n_5
    SLICE_X104Y26        LUT2 (Prop_lut2_I1_O)        0.330    10.741 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1/O
                         net (fo=2, routed)           0.836    11.577    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1_n_0
    SLICE_X102Y25        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X102Y25        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P/C
                         clock pessimism              0.555    20.225    
                         clock uncertainty           -0.070    20.155    
    SLICE_X102Y25        FDPE (Recov_fdpe_C_PRE)     -0.568    19.587    i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P
  -------------------------------------------------------------------
                         required time                         19.587    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.217ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.646ns (37.779%)  route 2.711ns (62.221%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.104 r  i_pong_fsm/ARG_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.595     9.699    i_pong_fsm/ARG_inferred__2/i__carry__0_n_5
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.294     9.993 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           1.278    11.271    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X95Y25         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X95Y25         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X95Y25         FDCE (Recov_fdce_C_CLR)     -0.629    19.487    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.487    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  8.217    

Slack (MET) :             8.356ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.299ns (29.273%)  route 3.139ns (70.727%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.920ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.789     6.920    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.518     7.438 r  i_pong_fsm/PlateXxDP_reg[9]/Q
                         net (fo=17, routed)          1.028     8.466    i_pong_fsm/Q[9]
    SLICE_X102Y23        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.123 f  i_pong_fsm/ARG_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           0.864     9.986    i_pong_fsm/ARG_inferred__2/i__carry__1_n_0
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.124    10.110 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_LDC_i_2/O
                         net (fo=4, routed)           1.247    11.357    i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_LDC_i_2_n_0
    SLICE_X97Y26         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X97Y26         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C/C
                         clock pessimism              0.517    20.188    
                         clock uncertainty           -0.070    20.118    
    SLICE_X97Y26         FDCE (Recov_fdce_C_CLR)     -0.405    19.713    i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C
  -------------------------------------------------------------------
                         required time                         19.713    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  8.356    

Slack (MET) :             8.359ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.773ns (41.017%)  route 2.550ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.201 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[0]
                         net (fo=2, routed)           0.590     9.791    i_pong_fsm/ARG_inferred__2/i__carry__1_n_7
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.324    10.115 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2/O
                         net (fo=4, routed)           1.121    11.236    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0
    SLICE_X100Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y24        FDCE (Recov_fdce_C_CLR)     -0.522    19.595    i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  8.359    

Slack (MET) :             8.359ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.773ns (41.017%)  route 2.550ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.201 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[0]
                         net (fo=2, routed)           0.590     9.791    i_pong_fsm/ARG_inferred__2/i__carry__1_n_7
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.324    10.115 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2/O
                         net (fo=4, routed)           1.121    11.236    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0
    SLICE_X100Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y24        FDCE (Recov_fdce_C_CLR)     -0.522    19.595    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  8.359    

Slack (MET) :             8.359ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.773ns (41.017%)  route 2.550ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.201 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[0]
                         net (fo=2, routed)           0.590     9.791    i_pong_fsm/ARG_inferred__2/i__carry__1_n_7
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.324    10.115 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2/O
                         net (fo=4, routed)           1.121    11.236    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0
    SLICE_X100Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y24        FDCE (Recov_fdce_C_CLR)     -0.522    19.595    i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  8.359    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.785ns (39.595%)  route 2.723ns (60.405%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.418ns = ( 19.751 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=18, routed)          0.761     8.131    i_pong_fsm/Q[2]
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.805 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     8.805    i_pong_fsm/ARG_carry_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.919 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.919    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.147 f  i_pong_fsm/ARG_carry__1/CO[2]
                         net (fo=2, routed)           0.684     9.831    i_pong_fsm/ARG_carry__1_n_1
    SLICE_X104Y28        LUT2 (Prop_lut2_I1_O)        0.313    10.144 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][11]_LDC_i_2/O
                         net (fo=4, routed)           1.278    11.422    i_pong_fsm/PlateBumpxDP_reg[1][Left][11]_LDC_i_2_n_0
    SLICE_X107Y30        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.689    19.751    i_pong_fsm/clk_out1
    SLICE_X107Y30        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C/C
                         clock pessimism              0.517    20.268    
                         clock uncertainty           -0.070    20.198    
    SLICE_X107Y30        FDCE (Recov_fdce_C_CLR)     -0.405    19.793    i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.887ns (44.008%)  route 2.401ns (55.992%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.741    11.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X100Y25        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y25        FDCE (Recov_fdce_C_CLR)     -0.527    19.590    i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C
  -------------------------------------------------------------------
                         required time                         19.590    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.887ns (44.008%)  route 2.401ns (55.992%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.741    11.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X100Y25        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y25        FDCE (Recov_fdce_C_CLR)     -0.527    19.590    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C
  -------------------------------------------------------------------
                         required time                         19.590    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.887ns (44.008%)  route 2.401ns (55.992%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.741    11.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X100Y25        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X100Y25        FDCE (Recov_fdce_C_CLR)     -0.527    19.590    i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C
  -------------------------------------------------------------------
                         required time                         19.590    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  8.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.381ns (38.529%)  route 0.608ns (61.471%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=16, routed)          0.215     2.415    i_pong_fsm/Q[10]
    SLICE_X105Y30        LUT1 (Prop_lut1_I0_O)        0.045     2.460 r  i_pong_fsm/ARG_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.460    i_pong_fsm/ARG_carry__1_i_2_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.525 f  i_pong_fsm/ARG_carry__1/O[1]
                         net (fo=2, routed)           0.207     2.732    i_pong_fsm/RESIZE[10]
    SLICE_X104Y30        LUT2 (Prop_lut2_I1_O)        0.107     2.839 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][10]_LDC_i_1/O
                         net (fo=2, routed)           0.185     3.024    i_pong_fsm/PlateBumpxDP_reg[1][Left][10]_LDC_i_1_n_0
    SLICE_X104Y28        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.872     2.592    i_pong_fsm/clk_out1
    SLICE_X104Y28        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P/C
                         clock pessimism             -0.522     2.070    
                         clock uncertainty            0.070     2.140    
    SLICE_X104Y28        FDPE (Remov_fdpe_C_PRE)     -0.071     2.069    i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.361ns (36.071%)  route 0.640ns (63.929%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.141     2.173 f  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=18, routed)          0.286     2.459    i_pong_fsm/Q[3]
    SLICE_X102Y21        LUT1 (Prop_lut1_I0_O)        0.045     2.504 r  i_pong_fsm/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     2.504    i_pong_fsm/i__carry_i_3__10_n_0
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.568 f  i_pong_fsm/ARG_inferred__2/i__carry/O[3]
                         net (fo=2, routed)           0.222     2.791    i_pong_fsm/ARG_inferred__2/i__carry_n_4
    SLICE_X103Y21        LUT2 (Prop_lut2_I1_O)        0.111     2.902 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.033    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_1_n_0
    SLICE_X103Y21        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.872     2.592    i_pong_fsm/clk_out1
    SLICE_X103Y21        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P/C
                         clock pessimism             -0.522     2.070    
                         clock uncertainty            0.070     2.140    
    SLICE_X103Y21        FDPE (Remov_fdpe_C_PRE)     -0.095     2.045    i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.361ns (35.199%)  route 0.665ns (64.801%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.141     2.173 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=14, routed)          0.370     2.543    i_pong_fsm/Q[0]
    SLICE_X102Y21        LUT1 (Prop_lut1_I0_O)        0.045     2.588 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     2.588    i_pong_fsm/i__carry_i_4__7_n_0
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.658 f  i_pong_fsm/ARG_inferred__2/i__carry/O[0]
                         net (fo=2, routed)           0.164     2.822    i_pong_fsm/ARG_inferred__2/i__carry_n_7
    SLICE_X101Y21        LUT2 (Prop_lut2_I1_O)        0.105     2.927 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][0]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.058    i_pong_fsm/PlateBumpxDP_reg[1][Right][0]_LDC_i_1_n_0
    SLICE_X100Y21        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X100Y21        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P/C
                         clock pessimism             -0.522     2.069    
                         clock uncertainty            0.070     2.139    
    SLICE_X100Y21        FDPE (Remov_fdpe_C_PRE)     -0.071     2.068    i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.382ns (37.021%)  route 0.650ns (62.979%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y27        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[6]/Q
                         net (fo=18, routed)          0.273     2.472    i_pong_fsm/Q[6]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.517 r  i_pong_fsm/i__carry__0_i_2__8/O
                         net (fo=1, routed)           0.000     2.517    i_pong_fsm/i__carry__0_i_2__8_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.582 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.207     2.789    i_pong_fsm/ARG_inferred__2/i__carry__0_n_5
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.108     2.897 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1/O
                         net (fo=2, routed)           0.170     3.067    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0
    SLICE_X98Y22         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.870     2.590    i_pong_fsm/clk_out1
    SLICE_X98Y22         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P/C
                         clock pessimism             -0.522     2.068    
                         clock uncertainty            0.070     2.138    
    SLICE_X98Y22         FDPE (Remov_fdpe_C_PRE)     -0.071     2.067    i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.383ns (37.701%)  route 0.633ns (62.299%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X104Y27        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y27        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[5]/Q
                         net (fo=17, routed)          0.305     2.505    i_pong_fsm/Q[5]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.550 r  i_pong_fsm/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     2.550    i_pong_fsm/i__carry__0_i_3__3_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.616 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.146     2.762    i_pong_fsm/ARG_inferred__2/i__carry__0_n_6
    SLICE_X103Y23        LUT2 (Prop_lut2_I1_O)        0.108     2.870 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_1/O
                         net (fo=2, routed)           0.181     3.051    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_1_n_0
    SLICE_X103Y23        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.869     2.589    i_pong_fsm/clk_out1
    SLICE_X103Y23        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P/C
                         clock pessimism             -0.522     2.067    
                         clock uncertainty            0.070     2.137    
    SLICE_X103Y23        FDPE (Remov_fdpe_C_PRE)     -0.095     2.042    i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.359ns (34.074%)  route 0.695ns (65.926%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.141     2.173 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=18, routed)          0.298     2.471    i_pong_fsm/Q[2]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.581 f  i_pong_fsm/ARG_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.159     2.740    i_pong_fsm/ARG_inferred__2/i__carry_n_5
    SLICE_X103Y21        LUT2 (Prop_lut2_I1_O)        0.108     2.848 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1/O
                         net (fo=2, routed)           0.237     3.086    i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1_n_0
    SLICE_X102Y22        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X102Y22        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/C
                         clock pessimism             -0.522     2.069    
                         clock uncertainty            0.070     2.139    
    SLICE_X102Y22        FDPE (Remov_fdpe_C_PRE)     -0.071     2.068    i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.384ns (37.150%)  route 0.650ns (62.850%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X104Y27        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y27        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=18, routed)          0.267     2.466    i_pong_fsm/Q[7]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.511 r  i_pong_fsm/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.511    i_pong_fsm/i__carry__0_i_1__3_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.575 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[3]
                         net (fo=2, routed)           0.199     2.774    i_pong_fsm/ARG_inferred__2/i__carry__0_n_4
    SLICE_X101Y22        LUT2 (Prop_lut2_I1_O)        0.111     2.885 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1/O
                         net (fo=2, routed)           0.184     3.069    i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0
    SLICE_X101Y22        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.870     2.590    i_pong_fsm/clk_out1
    SLICE_X101Y22        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/C
                         clock pessimism             -0.522     2.068    
                         clock uncertainty            0.070     2.138    
    SLICE_X101Y22        FDPE (Remov_fdpe_C_PRE)     -0.095     2.043    i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.384ns (35.383%)  route 0.701ns (64.617%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y27        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=17, routed)          0.294     2.493    i_pong_fsm/Q[4]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.538 r  i_pong_fsm/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.538    i_pong_fsm/i__carry__0_i_4_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.608 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.217     2.825    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.105     2.930 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_1/O
                         net (fo=2, routed)           0.191     3.120    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_1_n_0
    SLICE_X104Y22        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X104Y22        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P/C
                         clock pessimism             -0.522     2.069    
                         clock uncertainty            0.070     2.139    
    SLICE_X104Y22        FDPE (Remov_fdpe_C_PRE)     -0.071     2.068    i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.382ns (35.113%)  route 0.706ns (64.887%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=16, routed)          0.316     2.515    i_pong_fsm/Q[10]
    SLICE_X102Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.560 r  i_pong_fsm/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.560    i_pong_fsm/i__carry__1_i_3__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.625 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           0.153     2.777    i_pong_fsm/ARG_inferred__2/i__carry__1_n_5
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.108     2.885 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2/O
                         net (fo=4, routed)           0.238     3.123    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2_n_0
    SLICE_X101Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.867     2.587    i_pong_fsm/clk_out1
    SLICE_X101Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C/C
                         clock pessimism             -0.522     2.065    
                         clock uncertainty            0.070     2.135    
    SLICE_X101Y24        FDCE (Remov_fdce_C_CLR)     -0.092     2.043    i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.382ns (35.113%)  route 0.706ns (64.887%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=16, routed)          0.316     2.515    i_pong_fsm/Q[10]
    SLICE_X102Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.560 r  i_pong_fsm/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.560    i_pong_fsm/i__carry__1_i_3__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.625 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           0.153     2.777    i_pong_fsm/ARG_inferred__2/i__carry__1_n_5
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.108     2.885 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2/O
                         net (fo=4, routed)           0.238     3.123    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2_n_0
    SLICE_X101Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.867     2.587    i_pong_fsm/clk_out1
    SLICE_X101Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C/C
                         clock pessimism             -0.522     2.065    
                         clock uncertainty            0.070     2.135    
    SLICE_X101Y24        FDCE (Remov_fdce_C_CLR)     -0.092     2.043    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  1.080    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.011ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.799ns (38.577%)  route 2.864ns (61.423%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.221 f  i_pong_fsm/ARG_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           1.190    10.411    i_pong_fsm/ARG_inferred__2/i__carry__1_n_5
    SLICE_X104Y26        LUT2 (Prop_lut2_I1_O)        0.330    10.741 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1/O
                         net (fo=2, routed)           0.836    11.577    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1_n_0
    SLICE_X102Y25        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X102Y25        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P/C
                         clock pessimism              0.555    20.225    
                         clock uncertainty           -0.069    20.156    
    SLICE_X102Y25        FDPE (Recov_fdpe_C_PRE)     -0.568    19.588    i_pong_fsm/PlateBumpxDP_reg[2][Right][10]_P
  -------------------------------------------------------------------
                         required time                         19.588    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             8.217ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.646ns (37.779%)  route 2.711ns (62.221%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.669 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.104 r  i_pong_fsm/ARG_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.595     9.699    i_pong_fsm/ARG_inferred__2/i__carry__0_n_5
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.294     9.993 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           1.278    11.271    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X95Y25         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.607    19.669    i_pong_fsm/clk_out1
    SLICE_X95Y25         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/C
                         clock pessimism              0.517    20.186    
                         clock uncertainty           -0.069    20.117    
    SLICE_X95Y25         FDCE (Recov_fdce_C_CLR)     -0.629    19.488    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.488    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  8.217    

Slack (MET) :             8.356ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.299ns (29.273%)  route 3.139ns (70.727%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.920ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.789     6.920    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.518     7.438 r  i_pong_fsm/PlateXxDP_reg[9]/Q
                         net (fo=17, routed)          1.028     8.466    i_pong_fsm/Q[9]
    SLICE_X102Y23        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.123 f  i_pong_fsm/ARG_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           0.864     9.986    i_pong_fsm/ARG_inferred__2/i__carry__1_n_0
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.124    10.110 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_LDC_i_2/O
                         net (fo=4, routed)           1.247    11.357    i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_LDC_i_2_n_0
    SLICE_X97Y26         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X97Y26         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C/C
                         clock pessimism              0.517    20.188    
                         clock uncertainty           -0.069    20.119    
    SLICE_X97Y26         FDCE (Recov_fdce_C_CLR)     -0.405    19.714    i_pong_fsm/PlateBumpxDP_reg[1][Right][11]_C
  -------------------------------------------------------------------
                         required time                         19.714    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  8.356    

Slack (MET) :             8.360ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.773ns (41.017%)  route 2.550ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.201 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[0]
                         net (fo=2, routed)           0.590     9.791    i_pong_fsm/ARG_inferred__2/i__carry__1_n_7
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.324    10.115 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2/O
                         net (fo=4, routed)           1.121    11.236    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0
    SLICE_X100Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.069    20.118    
    SLICE_X100Y24        FDCE (Recov_fdce_C_CLR)     -0.522    19.596    i_pong_fsm/PlateBumpxDP_reg[0][Right][8]_C
  -------------------------------------------------------------------
                         required time                         19.596    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  8.360    

Slack (MET) :             8.360ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.773ns (41.017%)  route 2.550ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.201 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[0]
                         net (fo=2, routed)           0.590     9.791    i_pong_fsm/ARG_inferred__2/i__carry__1_n_7
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.324    10.115 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2/O
                         net (fo=4, routed)           1.121    11.236    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0
    SLICE_X100Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.069    20.118    
    SLICE_X100Y24        FDCE (Recov_fdce_C_CLR)     -0.522    19.596    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_C
  -------------------------------------------------------------------
                         required time                         19.596    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  8.360    

Slack (MET) :             8.360ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.773ns (41.017%)  route 2.550ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.201 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[0]
                         net (fo=2, routed)           0.590     9.791    i_pong_fsm/ARG_inferred__2/i__carry__1_n_7
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.324    10.115 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2/O
                         net (fo=4, routed)           1.121    11.236    i_pong_fsm/PlateBumpxDP_reg[1][Right][8]_LDC_i_2_n_0
    SLICE_X100Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.069    20.118    
    SLICE_X100Y24        FDCE (Recov_fdce_C_CLR)     -0.522    19.596    i_pong_fsm/PlateBumpxDP_reg[2][Right][8]_C
  -------------------------------------------------------------------
                         required time                         19.596    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  8.360    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.785ns (39.595%)  route 2.723ns (60.405%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.418ns = ( 19.751 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=18, routed)          0.761     8.131    i_pong_fsm/Q[2]
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.805 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     8.805    i_pong_fsm/ARG_carry_n_0
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.919 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.919    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.147 f  i_pong_fsm/ARG_carry__1/CO[2]
                         net (fo=2, routed)           0.684     9.831    i_pong_fsm/ARG_carry__1_n_1
    SLICE_X104Y28        LUT2 (Prop_lut2_I1_O)        0.313    10.144 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][11]_LDC_i_2/O
                         net (fo=4, routed)           1.278    11.422    i_pong_fsm/PlateBumpxDP_reg[1][Left][11]_LDC_i_2_n_0
    SLICE_X107Y30        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.689    19.751    i_pong_fsm/clk_out1
    SLICE_X107Y30        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C/C
                         clock pessimism              0.517    20.268    
                         clock uncertainty           -0.069    20.199    
    SLICE_X107Y30        FDCE (Recov_fdce_C_CLR)     -0.405    19.794    i_pong_fsm/PlateBumpxDP_reg[2][Left][11]_C
  -------------------------------------------------------------------
                         required time                         19.794    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.887ns (44.008%)  route 2.401ns (55.992%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.741    11.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X100Y25        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.069    20.118    
    SLICE_X100Y25        FDCE (Recov_fdce_C_CLR)     -0.527    19.591    i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C
  -------------------------------------------------------------------
                         required time                         19.591    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.887ns (44.008%)  route 2.401ns (55.992%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.741    11.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X100Y25        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.069    20.118    
    SLICE_X100Y25        FDCE (Recov_fdce_C_CLR)     -0.527    19.591    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C
  -------------------------------------------------------------------
                         required time                         19.591    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.887ns (44.008%)  route 2.401ns (55.992%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.783     6.914    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456     7.370 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=18, routed)          0.838     8.208    i_pong_fsm/Q[1]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.865 r  i_pong_fsm/ARG_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_pong_fsm/ARG_inferred__2/i__carry_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  i_pong_fsm/ARG_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.982    i_pong_fsm/ARG_inferred__2/i__carry__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.305 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.821    10.126    i_pong_fsm/ARG_inferred__2/i__carry__1_n_6
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.334    10.460 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.741    11.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X100Y25        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/C
                         clock pessimism              0.517    20.187    
                         clock uncertainty           -0.069    20.118    
    SLICE_X100Y25        FDCE (Recov_fdce_C_CLR)     -0.527    19.591    i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C
  -------------------------------------------------------------------
                         required time                         19.591    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  8.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.381ns (38.529%)  route 0.608ns (61.471%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=16, routed)          0.215     2.415    i_pong_fsm/Q[10]
    SLICE_X105Y30        LUT1 (Prop_lut1_I0_O)        0.045     2.460 r  i_pong_fsm/ARG_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.460    i_pong_fsm/ARG_carry__1_i_2_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.525 f  i_pong_fsm/ARG_carry__1/O[1]
                         net (fo=2, routed)           0.207     2.732    i_pong_fsm/RESIZE[10]
    SLICE_X104Y30        LUT2 (Prop_lut2_I1_O)        0.107     2.839 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][10]_LDC_i_1/O
                         net (fo=2, routed)           0.185     3.024    i_pong_fsm/PlateBumpxDP_reg[1][Left][10]_LDC_i_1_n_0
    SLICE_X104Y28        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.872     2.592    i_pong_fsm/clk_out1
    SLICE_X104Y28        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P/C
                         clock pessimism             -0.522     2.070    
    SLICE_X104Y28        FDPE (Remov_fdpe_C_PRE)     -0.071     1.999    i_pong_fsm/PlateBumpxDP_reg[2][Left][10]_P
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.361ns (36.071%)  route 0.640ns (63.929%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.141     2.173 f  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=18, routed)          0.286     2.459    i_pong_fsm/Q[3]
    SLICE_X102Y21        LUT1 (Prop_lut1_I0_O)        0.045     2.504 r  i_pong_fsm/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     2.504    i_pong_fsm/i__carry_i_3__10_n_0
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.568 f  i_pong_fsm/ARG_inferred__2/i__carry/O[3]
                         net (fo=2, routed)           0.222     2.791    i_pong_fsm/ARG_inferred__2/i__carry_n_4
    SLICE_X103Y21        LUT2 (Prop_lut2_I1_O)        0.111     2.902 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.033    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_1_n_0
    SLICE_X103Y21        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.872     2.592    i_pong_fsm/clk_out1
    SLICE_X103Y21        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P/C
                         clock pessimism             -0.522     2.070    
    SLICE_X103Y21        FDPE (Remov_fdpe_C_PRE)     -0.095     1.975    i_pong_fsm/PlateBumpxDP_reg[2][Right][3]_P
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.361ns (35.199%)  route 0.665ns (64.801%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.141     2.173 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=14, routed)          0.370     2.543    i_pong_fsm/Q[0]
    SLICE_X102Y21        LUT1 (Prop_lut1_I0_O)        0.045     2.588 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     2.588    i_pong_fsm/i__carry_i_4__7_n_0
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.658 f  i_pong_fsm/ARG_inferred__2/i__carry/O[0]
                         net (fo=2, routed)           0.164     2.822    i_pong_fsm/ARG_inferred__2/i__carry_n_7
    SLICE_X101Y21        LUT2 (Prop_lut2_I1_O)        0.105     2.927 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][0]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.058    i_pong_fsm/PlateBumpxDP_reg[1][Right][0]_LDC_i_1_n_0
    SLICE_X100Y21        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X100Y21        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P/C
                         clock pessimism             -0.522     2.069    
    SLICE_X100Y21        FDPE (Remov_fdpe_C_PRE)     -0.071     1.998    i_pong_fsm/PlateBumpxDP_reg[2][Right][0]_P
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.382ns (37.021%)  route 0.650ns (62.979%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y27        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[6]/Q
                         net (fo=18, routed)          0.273     2.472    i_pong_fsm/Q[6]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.517 r  i_pong_fsm/i__carry__0_i_2__8/O
                         net (fo=1, routed)           0.000     2.517    i_pong_fsm/i__carry__0_i_2__8_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.582 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.207     2.789    i_pong_fsm/ARG_inferred__2/i__carry__0_n_5
    SLICE_X100Y21        LUT2 (Prop_lut2_I1_O)        0.108     2.897 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1/O
                         net (fo=2, routed)           0.170     3.067    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0
    SLICE_X98Y22         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.870     2.590    i_pong_fsm/clk_out1
    SLICE_X98Y22         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P/C
                         clock pessimism             -0.522     2.068    
    SLICE_X98Y22         FDPE (Remov_fdpe_C_PRE)     -0.071     1.997    i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_P
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.383ns (37.701%)  route 0.633ns (62.299%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X104Y27        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y27        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[5]/Q
                         net (fo=17, routed)          0.305     2.505    i_pong_fsm/Q[5]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.550 r  i_pong_fsm/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     2.550    i_pong_fsm/i__carry__0_i_3__3_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.616 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.146     2.762    i_pong_fsm/ARG_inferred__2/i__carry__0_n_6
    SLICE_X103Y23        LUT2 (Prop_lut2_I1_O)        0.108     2.870 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_1/O
                         net (fo=2, routed)           0.181     3.051    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_1_n_0
    SLICE_X103Y23        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.869     2.589    i_pong_fsm/clk_out1
    SLICE_X103Y23        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P/C
                         clock pessimism             -0.522     2.067    
    SLICE_X103Y23        FDPE (Remov_fdpe_C_PRE)     -0.095     1.972    i_pong_fsm/PlateBumpxDP_reg[2][Right][5]_P
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.359ns (34.074%)  route 0.695ns (65.926%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X103Y25        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDPE (Prop_fdpe_C_Q)         0.141     2.173 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=18, routed)          0.298     2.471    i_pong_fsm/Q[2]
    SLICE_X102Y21        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.581 f  i_pong_fsm/ARG_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.159     2.740    i_pong_fsm/ARG_inferred__2/i__carry_n_5
    SLICE_X103Y21        LUT2 (Prop_lut2_I1_O)        0.108     2.848 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1/O
                         net (fo=2, routed)           0.237     3.086    i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1_n_0
    SLICE_X102Y22        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X102Y22        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/C
                         clock pessimism             -0.522     2.069    
    SLICE_X102Y22        FDPE (Remov_fdpe_C_PRE)     -0.071     1.998    i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.384ns (37.150%)  route 0.650ns (62.850%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X104Y27        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y27        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=18, routed)          0.267     2.466    i_pong_fsm/Q[7]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.511 r  i_pong_fsm/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.511    i_pong_fsm/i__carry__0_i_1__3_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.575 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[3]
                         net (fo=2, routed)           0.199     2.774    i_pong_fsm/ARG_inferred__2/i__carry__0_n_4
    SLICE_X101Y22        LUT2 (Prop_lut2_I1_O)        0.111     2.885 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1/O
                         net (fo=2, routed)           0.184     3.069    i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0
    SLICE_X101Y22        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.870     2.590    i_pong_fsm/clk_out1
    SLICE_X101Y22        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/C
                         clock pessimism             -0.522     2.068    
    SLICE_X101Y22        FDPE (Remov_fdpe_C_PRE)     -0.095     1.973    i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.384ns (35.383%)  route 0.701ns (64.617%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y27        FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=17, routed)          0.294     2.493    i_pong_fsm/Q[4]
    SLICE_X102Y22        LUT1 (Prop_lut1_I0_O)        0.045     2.538 r  i_pong_fsm/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.538    i_pong_fsm/i__carry__0_i_4_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.608 f  i_pong_fsm/ARG_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.217     2.825    i_pong_fsm/ARG_inferred__2/i__carry__0_n_7
    SLICE_X103Y22        LUT2 (Prop_lut2_I1_O)        0.105     2.930 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_1/O
                         net (fo=2, routed)           0.191     3.120    i_pong_fsm/PlateBumpxDP_reg[1][Right][4]_LDC_i_1_n_0
    SLICE_X104Y22        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.871     2.591    i_pong_fsm/clk_out1
    SLICE_X104Y22        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P/C
                         clock pessimism             -0.522     2.069    
    SLICE_X104Y22        FDPE (Remov_fdpe_C_PRE)     -0.071     1.998    i_pong_fsm/PlateBumpxDP_reg[2][Right][4]_P
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.382ns (35.113%)  route 0.706ns (64.887%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=16, routed)          0.316     2.515    i_pong_fsm/Q[10]
    SLICE_X102Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.560 r  i_pong_fsm/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.560    i_pong_fsm/i__carry__1_i_3__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.625 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           0.153     2.777    i_pong_fsm/ARG_inferred__2/i__carry__1_n_5
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.108     2.885 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2/O
                         net (fo=4, routed)           0.238     3.123    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2_n_0
    SLICE_X101Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.867     2.587    i_pong_fsm/clk_out1
    SLICE_X101Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C/C
                         clock pessimism             -0.522     2.065    
    SLICE_X101Y24        FDCE (Remov_fdce_C_CLR)     -0.092     1.973    i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_C
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.382ns (35.113%)  route 0.706ns (64.887%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.604     2.035    i_pong_fsm/clk_out1
    SLICE_X102Y28        FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y28        FDCE (Prop_fdce_C_Q)         0.164     2.199 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=16, routed)          0.316     2.515    i_pong_fsm/Q[10]
    SLICE_X102Y23        LUT1 (Prop_lut1_I0_O)        0.045     2.560 r  i_pong_fsm/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.560    i_pong_fsm/i__carry__1_i_3__0_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.625 r  i_pong_fsm/ARG_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           0.153     2.777    i_pong_fsm/ARG_inferred__2/i__carry__1_n_5
    SLICE_X103Y24        LUT2 (Prop_lut2_I1_O)        0.108     2.885 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2/O
                         net (fo=4, routed)           0.238     3.123    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_2_n_0
    SLICE_X101Y24        FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.867     2.587    i_pong_fsm/clk_out1
    SLICE_X101Y24        FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C/C
                         clock pessimism             -0.522     2.065    
    SLICE_X101Y24        FDCE (Remov_fdce_C_CLR)     -0.092     1.973    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_C
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  1.150    





