Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler.qsys --synthesis=VERILOG --greybox --output-directory=/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Quartus/ProcessorClockEnabler.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: ProcessorClockEnabler.altclkctrl_0: Targeting device family: Cyclone IV E.
: ProcessorClockEnabler.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: ProcessorClockEnabler: Generating ProcessorClockEnabler "ProcessorClockEnabler" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity ProcessorClockEnabler_altclkctrl_0.
Info: altclkctrl_0: "ProcessorClockEnabler" instantiated altclkctrl "altclkctrl_0"
Info: ProcessorClockEnabler: Done "ProcessorClockEnabler" with 2 modules, 2 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
