Model {
  Name			  "FaceDet_x4"
  Version		  7.7
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    3
    Inport {
      BusObject		      ""
      Name		      "SDRAMIn"
    }
    Inport {
      BusObject		      ""
      Name		      "SDRAMICtrlEn"
    }
    Inport {
      BusObject		      ""
      Name		      "SDRAMCtrlAddr"
    }
    NumRootOutports	    1
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Result"
    }
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.91"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  slprops.hdlmdlprops {
    $PropName		    "HDLParams"
    $ObjectID		    1
    Array {
      Type		      "Cell"
      Dimension		      14
      Cell		      "CastBeforeSum"
      Cell		      "off"
      Cell		      "ClockInputPort"
      Cell		      "clk1x"
      Cell		      "HDLSubsystem"
      Cell		      "FaceDet_x4"
      Cell		      "ResetAssertedLevel"
      Cell		      "Active-low"
      Cell		      "ResetInputPort"
      Cell		      "rst_n"
      Cell		      "TargetDirectory"
      Cell		      "hdlsrc_x4_atomic"
      Cell		      "TargetLanguage"
      Cell		      "Verilog"
      PropName		      "mdlProps"
    }
  }
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Mon Jul 11 08:18:07 2011"
  Creator		  "Ilia"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "iliav"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Nov 22 17:55:03 2011"
  RTWModifiedTimeStamp	  243860921
  ModelVersionFormat	  "1.%<AutoIncrement:91>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  on
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      2
      Version		      "1.11.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  3
	  Version		  "1.11.0"
	  StartTime		  "0"
	  StopTime		  "10"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  4
	  Version		  "1.11.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  5
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  on
	  ConditionallyExecuteInputs off
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  AccelParallelForEachSubsystem	on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  6
	  Version		  "1.11.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  7
	  Version		  "1.11.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  8
	  Version		  "1.11.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  9
	  Version		  "1.11.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  10
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  GenerateCodeMetricsReport off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      11
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      12
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      FunctionExecutionProfile off
	      CodeExecutionProfiling  off
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  13
	  Version		  "1.11.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "HDL Code Generation"
      ConfigPrmDlgPosition     [ 236, 78, 1204, 718 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    2
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Assignment
      NumberOfDimensions      "1"
      IndexMode		      "One-based"
      OutputInitialize	      "Initialize using input port <Y0>"
      DiagnosticForDimensions "None"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Ground
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      MultiPortSwitch
      DataPortOrder	      "One-based contiguous"
      Inputs		      "3"
      DataPortIndices	      "{1,2,3}"
      DataPortForDefault      "Last data port"
      DiagnosticForDefault    "Error"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      S-Function
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      Selector
      NumberOfDimensions      "1"
      IndexMode		      "One-based"
      InputPortWidth	      "-1"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SignalSpecification
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Dimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      InputProcessing	      "Inherited"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
  }
  System {
    Name		    "FaceDet_x4"
    Location		    [595, 254, 937, 476]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "3666"
    Block {
      BlockType		      Inport
      Name		      "SDRAMIn"
      SID		      "2509"
      Position		      [35, 38, 65, 52]
      IconDisplay	      "Port number"
      OutDataTypeStr	      "uint(5)"
    }
    Block {
      BlockType		      Inport
      Name		      "SDRAMICtrlEn"
      SID		      "2519"
      Position		      [35, 88, 65, 102]
      Port		      "2"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Inport
      Name		      "SDRAMCtrlAddr"
      SID		      "2520"
      Position		      [35, 138, 65, 152]
      Port		      "3"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "uint(12)"
    }
    Block {
      BlockType		      SubSystem
      Name		      "FaceDetection"
      SID		      "2513"
      Ports		      [3, 1]
      Position		      [115, 23, 230, 167]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"FaceDetection"
	Location		[432, 124, 1046, 328]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"[0.752941, 0.752941, 0.752941]"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "SDRAMIn"
	  SID			  "2515"
	  Position		  [25, 118, 55, 132]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "SDRAMCtrlEn"
	  SID			  "2517"
	  Position		  [25, 88, 55, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "SDRAMCtrlAddr"
	  SID			  "2518"
	  Position		  [25, 58, 55, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DU"
	  SID			  "1878"
	  Ports			  [3, 1]
	  Position		  [120, 48, 280, 142]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskDisplay		  "disp( 'Delay Lines\\nUnit\\n' )"
	  MaskIconFrame		  on
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "DU"
	    Location		    [447, 93, 1014, 416]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "DLCtrlAdr"
	      SID		      "1881"
	      Position		      [25, 33, 55, 47]
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DLCtrlEn"
	      SID		      "1882"
	      Position		      [25, 63, 55, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Data"
	      SID		      "2508"
	      Position		      [25, 248, 55, 262]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Comb24DL"
	      SID		      "1885"
	      Ports		      [3, 1]
	      Position		      [425, 20, 440, 280]
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "SplittedDL1"
	      SID		      "3424"
	      Ports		      [4, 1]
	      Position		      [140, 203, 365, 262]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskDisplay	      "disp( 'Splitted DL\\n8x512x5' )"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"SplittedDL1"
		Location		[336, 93, 1192, 785]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"[0.752941, 0.752941, 0.752941]"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "WrAdr"
		  SID			  "3425"
		  Position		  [25, 138, 55, 152]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "RdAdr"
		  SID			  "3426"
		  Position		  [25, 28, 55, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "WrEn"
		  SID			  "3427"
		  Position		  [40, 633, 70, 647]
		  NamePlacement		  "alternate"
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "DIn1x5"
		  SID			  "3428"
		  Position		  [40, 653, 70, 667]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Mux
		  Name			  "CombBus"
		  SID			  "3429"
		  Ports			  [8, 1]
		  Position		  [730, 308, 740, 642]
		  Inputs		  "8"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant0"
		  SID			  "3430"
		  Ports			  [1, 1]
		  Position		  [240, 50, 270, 80]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "0"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant1"
		  SID			  "3431"
		  Ports			  [1, 1]
		  Position		  [240, 130, 270, 160]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "1"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant2"
		  SID			  "3432"
		  Ports			  [1, 1]
		  Position		  [240, 210, 270, 240]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "2"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant3"
		  SID			  "3433"
		  Ports			  [1, 1]
		  Position		  [240, 290, 270, 320]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "3"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant4"
		  SID			  "3434"
		  Ports			  [1, 1]
		  Position		  [240, 370, 270, 400]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "4"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant5"
		  SID			  "3435"
		  Ports			  [1, 1]
		  Position		  [240, 450, 270, 480]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "5"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant6"
		  SID			  "3436"
		  Ports			  [1, 1]
		  Position		  [240, 530, 270, 560]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "6"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant7"
		  SID			  "3437"
		  Ports			  [1, 1]
		  Position		  [240, 610, 270, 640]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "7"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion1"
		  SID			  "3438"
		  Position		  [645, 318, 690, 352]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion2"
		  SID			  "3439"
		  Position		  [645, 358, 690, 392]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion3"
		  SID			  "3440"
		  Position		  [645, 398, 690, 432]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion4"
		  SID			  "3441"
		  Position		  [645, 438, 690, 472]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion5"
		  SID			  "3442"
		  Position		  [645, 478, 690, 512]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion6"
		  SID			  "3443"
		  Position		  [645, 518, 690, 552]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion7"
		  SID			  "3444"
		  Position		  [645, 558, 690, 592]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion8"
		  SID			  "3445"
		  Position		  [645, 598, 690, 632]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine0_SPRAM_512x5"
		  SID			  "3446"
		  Ports			  [3, 1]
		  Position		  [430, 25, 520, 85]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    14
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine0'|9|5|New data"
		  System {
		    Name		    "DelLine0_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3446:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3446:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3446:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3446:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3446:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3446:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3446:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3446:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3446:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3446:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3446:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3446:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3446:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3446:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3446:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3446:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3446:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3446:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine1_SPRAM_512x5"
		  SID			  "3447"
		  Ports			  [3, 1]
		  Position		  [430, 105, 520, 165]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    15
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine1'|9|5|New data"
		  System {
		    Name		    "DelLine1_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3447:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3447:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3447:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3447:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3447:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3447:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3447:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3447:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3447:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3447:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3447:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3447:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3447:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3447:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3447:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3447:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3447:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3447:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine2_SPRAM_512x5"
		  SID			  "3448"
		  Ports			  [3, 1]
		  Position		  [430, 185, 520, 245]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    16
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine2'|9|5|New data"
		  System {
		    Name		    "DelLine2_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3448:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3448:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3448:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3448:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3448:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3448:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3448:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3448:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3448:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3448:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3448:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3448:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3448:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3448:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3448:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3448:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3448:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3448:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine3_SPRAM_512x5"
		  SID			  "3449"
		  Ports			  [3, 1]
		  Position		  [430, 265, 520, 325]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    17
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine3'|9|5|New data"
		  System {
		    Name		    "DelLine3_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3449:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3449:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3449:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3449:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3449:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3449:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3449:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3449:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3449:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3449:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3449:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3449:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3449:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3449:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3449:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3449:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3449:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3449:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine4_SPRAM_512x5"
		  SID			  "3450"
		  Ports			  [3, 1]
		  Position		  [430, 345, 520, 405]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    18
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine4'|9|5|New data"
		  System {
		    Name		    "DelLine4_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3450:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3450:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3450:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3450:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3450:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3450:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3450:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3450:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3450:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3450:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3450:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3450:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3450:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3450:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3450:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3450:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3450:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3450:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine5_SPRAM_512x5"
		  SID			  "3451"
		  Ports			  [3, 1]
		  Position		  [430, 425, 520, 485]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    19
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine5'|9|5|New data"
		  System {
		    Name		    "DelLine5_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3451:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3451:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3451:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3451:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3451:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3451:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3451:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3451:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3451:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3451:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3451:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3451:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3451:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3451:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3451:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3451:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3451:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3451:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine6_SPRAM_512x5"
		  SID			  "3452"
		  Ports			  [3, 1]
		  Position		  [430, 505, 520, 565]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    20
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine6'|9|5|New data"
		  System {
		    Name		    "DelLine6_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3452:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3452:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3452:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3452:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3452:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3452:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3452:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3452:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3452:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3452:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3452:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3452:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3452:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3452:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3452:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3452:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3452:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3452:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine7_SPRAM_512x5"
		  SID			  "3453"
		  Ports			  [3, 1]
		  Position		  [430, 585, 520, 645]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    21
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine7'|9|5|New data"
		  System {
		    Name		    "DelLine7_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3453:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3453:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3453:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3453:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3453:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3453:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3453:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3453:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3453:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3453:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3453:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3453:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3453:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3453:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3453:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3453:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3453:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3453:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "GetAdr"
		  SID			  "3454"
		  Ports			  [1, 1]
		  Position		  [110, 15, 190, 55]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[0 8]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "GetWrChunk"
		  SID			  "3455"
		  Ports			  [1, 1]
		  Position		  [110, 125, 190, 165]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[9 11]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator0"
		  SID			  "3456"
		  Ports			  [2, 1]
		  Position		  [330, 57, 360, 88]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator1"
		  SID			  "3457"
		  Ports			  [2, 1]
		  Position		  [330, 137, 360, 168]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator2"
		  SID			  "3458"
		  Ports			  [2, 1]
		  Position		  [330, 217, 360, 248]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator3"
		  SID			  "3459"
		  Ports			  [2, 1]
		  Position		  [330, 297, 360, 328]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator4"
		  SID			  "3460"
		  Ports			  [2, 1]
		  Position		  [330, 377, 360, 408]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator5"
		  SID			  "3461"
		  Ports			  [2, 1]
		  Position		  [330, 457, 360, 488]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator6"
		  SID			  "3462"
		  Ports			  [2, 1]
		  Position		  [330, 537, 360, 568]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator7"
		  SID			  "3463"
		  Ports			  [2, 1]
		  Position		  [330, 617, 360, 648]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "DOut8x5"
		  SID			  "3464"
		  Position		  [795, 468, 825, 482]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "CompareToConstant7"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant6"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant5"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant4"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant3"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant2"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant1"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "GetWrChunk"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "CompareToConstant7"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "CompareToConstant6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "CompareToConstant5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "CompareToConstant4"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "CompareToConstant3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "CompareToConstant2"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "CompareToConstant1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -80]
		    DstBlock		    "CompareToConstant0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "CompareToConstant0"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "WrEn"
		  SrcPort		  1
		  Points		  [235, 0]
		  Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "LogicalOperator0"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "LogicalOperator1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "LogicalOperator2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "LogicalOperator3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "LogicalOperator4"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "LogicalOperator5"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "LogicalOperator6"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "LogicalOperator7"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "LogicalOperator7"
		  SrcPort		  1
		  DstBlock		  "DelLine7_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator6"
		  SrcPort		  1
		  DstBlock		  "DelLine6_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator5"
		  SrcPort		  1
		  DstBlock		  "DelLine5_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator4"
		  SrcPort		  1
		  DstBlock		  "DelLine4_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator3"
		  SrcPort		  1
		  DstBlock		  "DelLine3_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DIn1x5"
		  SrcPort		  1
		  Points		  [325, 0; 0, -45]
		  Branch {
		    DstBlock		    "DelLine7_SPRAM_512x5"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "DelLine6_SPRAM_512x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "DelLine5_SPRAM_512x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "DelLine4_SPRAM_512x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "DelLine3_SPRAM_512x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "DelLine2_SPRAM_512x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "DelLine0_SPRAM_512x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "DelLine1_SPRAM_512x5"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "LogicalOperator2"
		  SrcPort		  1
		  DstBlock		  "DelLine2_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator0"
		  SrcPort		  1
		  DstBlock		  "DelLine0_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator1"
		  SrcPort		  1
		  DstBlock		  "DelLine1_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "WrAdr"
		  SrcPort		  1
		  DstBlock		  "GetWrChunk"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "GetAdr"
		  SrcPort		  1
		  Points		  [215, 0]
		  Branch {
		    DstBlock		    "DelLine0_SPRAM_512x5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "DelLine2_SPRAM_512x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "DelLine3_SPRAM_512x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "DelLine4_SPRAM_512x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "DelLine5_SPRAM_512x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "DelLine7_SPRAM_512x5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "DelLine6_SPRAM_512x5"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "DelLine1_SPRAM_512x5"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "DataTypeConversion8"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "DataTypeConversion7"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "DataTypeConversion6"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "DataTypeConversion5"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "DataTypeConversion4"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "DataTypeConversion3"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DataTypeConversion2"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DataTypeConversion1"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine7_SPRAM_512x5"
		  SrcPort		  1
		  DstBlock		  "DataTypeConversion8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine6_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [40, 0; 0, 40]
		  DstBlock		  "DataTypeConversion7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine5_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [50, 0; 0, 80]
		  DstBlock		  "DataTypeConversion6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine4_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [60, 0; 0, 120]
		  DstBlock		  "DataTypeConversion5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine3_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [70, 0; 0, 160]
		  DstBlock		  "DataTypeConversion4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine2_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [80, 0; 0, 200]
		  DstBlock		  "DataTypeConversion3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine1_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [90, 0; 0, 240]
		  DstBlock		  "DataTypeConversion2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CombBus"
		  SrcPort		  1
		  DstBlock		  "DOut8x5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "RdAdr"
		  SrcPort		  1
		  DstBlock		  "GetAdr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine0_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [100, 0; 0, 280]
		  DstBlock		  "DataTypeConversion1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "SplittedDL2"
	      SID		      "3383"
	      Ports		      [4, 1]
	      Position		      [140, 118, 365, 177]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskDisplay	      "disp( 'Splitted DL\\n8x512x5' )"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"SplittedDL2"
		Location		[336, 93, 1192, 785]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"[0.752941, 0.752941, 0.752941]"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "WrAdr"
		  SID			  "3384"
		  Position		  [25, 138, 55, 152]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "RdAdr"
		  SID			  "3385"
		  Position		  [25, 28, 55, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "WrEn"
		  SID			  "3386"
		  Position		  [40, 633, 70, 647]
		  NamePlacement		  "alternate"
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "DIn1x5"
		  SID			  "3387"
		  Position		  [40, 653, 70, 667]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Mux
		  Name			  "CombBus"
		  SID			  "3388"
		  Ports			  [8, 1]
		  Position		  [730, 308, 740, 642]
		  Inputs		  "8"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant0"
		  SID			  "3389"
		  Ports			  [1, 1]
		  Position		  [240, 50, 270, 80]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "0"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant1"
		  SID			  "3390"
		  Ports			  [1, 1]
		  Position		  [240, 130, 270, 160]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "1"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant2"
		  SID			  "3391"
		  Ports			  [1, 1]
		  Position		  [240, 210, 270, 240]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "2"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant3"
		  SID			  "3392"
		  Ports			  [1, 1]
		  Position		  [240, 290, 270, 320]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "3"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant4"
		  SID			  "3393"
		  Ports			  [1, 1]
		  Position		  [240, 370, 270, 400]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "4"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant5"
		  SID			  "3394"
		  Ports			  [1, 1]
		  Position		  [240, 450, 270, 480]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "5"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant6"
		  SID			  "3395"
		  Ports			  [1, 1]
		  Position		  [240, 530, 270, 560]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "6"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant7"
		  SID			  "3396"
		  Ports			  [1, 1]
		  Position		  [240, 610, 270, 640]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "7"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion1"
		  SID			  "3397"
		  Position		  [645, 318, 690, 352]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion2"
		  SID			  "3398"
		  Position		  [645, 358, 690, 392]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion3"
		  SID			  "3399"
		  Position		  [645, 398, 690, 432]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion4"
		  SID			  "3400"
		  Position		  [645, 438, 690, 472]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion5"
		  SID			  "3401"
		  Position		  [645, 478, 690, 512]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion6"
		  SID			  "3402"
		  Position		  [645, 518, 690, 552]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion7"
		  SID			  "3403"
		  Position		  [645, 558, 690, 592]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion8"
		  SID			  "3404"
		  Position		  [645, 598, 690, 632]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine0_SPRAM_512x5"
		  SID			  "3405"
		  Ports			  [3, 1]
		  Position		  [430, 25, 520, 85]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    22
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine0'|9|5|New data"
		  System {
		    Name		    "DelLine0_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3405:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3405:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3405:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3405:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3405:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3405:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3405:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3405:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3405:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3405:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3405:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3405:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3405:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3405:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3405:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3405:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3405:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3405:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine1_SPRAM_512x5"
		  SID			  "3406"
		  Ports			  [3, 1]
		  Position		  [430, 105, 520, 165]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    23
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine1'|9|5|New data"
		  System {
		    Name		    "DelLine1_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3406:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3406:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3406:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3406:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3406:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3406:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3406:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3406:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3406:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3406:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3406:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3406:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3406:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3406:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3406:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3406:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3406:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3406:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine2_SPRAM_512x5"
		  SID			  "3407"
		  Ports			  [3, 1]
		  Position		  [430, 185, 520, 245]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    24
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine2'|9|5|New data"
		  System {
		    Name		    "DelLine2_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3407:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3407:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3407:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3407:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3407:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3407:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3407:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3407:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3407:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3407:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3407:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3407:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3407:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3407:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3407:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3407:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3407:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3407:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine3_SPRAM_512x5"
		  SID			  "3408"
		  Ports			  [3, 1]
		  Position		  [430, 265, 520, 325]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    25
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine3'|9|5|New data"
		  System {
		    Name		    "DelLine3_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3408:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3408:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3408:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3408:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3408:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3408:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3408:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3408:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3408:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3408:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3408:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3408:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3408:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3408:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3408:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3408:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3408:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3408:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine4_SPRAM_512x5"
		  SID			  "3409"
		  Ports			  [3, 1]
		  Position		  [430, 345, 520, 405]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    26
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine4'|9|5|New data"
		  System {
		    Name		    "DelLine4_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3409:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3409:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3409:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3409:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3409:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3409:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3409:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3409:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3409:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3409:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3409:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3409:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3409:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3409:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3409:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3409:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3409:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3409:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine5_SPRAM_512x5"
		  SID			  "3410"
		  Ports			  [3, 1]
		  Position		  [430, 425, 520, 485]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    27
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine5'|9|5|New data"
		  System {
		    Name		    "DelLine5_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3410:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3410:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3410:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3410:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3410:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3410:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3410:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3410:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3410:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3410:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3410:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3410:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3410:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3410:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3410:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3410:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3410:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3410:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine6_SPRAM_512x5"
		  SID			  "3411"
		  Ports			  [3, 1]
		  Position		  [430, 505, 520, 565]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    28
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine6'|9|5|New data"
		  System {
		    Name		    "DelLine6_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3411:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3411:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3411:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3411:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3411:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3411:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3411:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3411:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3411:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3411:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3411:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3411:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3411:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3411:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3411:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3411:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3411:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3411:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine7_SPRAM_512x5"
		  SID			  "3412"
		  Ports			  [3, 1]
		  Position		  [430, 585, 520, 645]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    29
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine7'|9|5|New data"
		  System {
		    Name		    "DelLine7_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3412:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3412:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3412:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3412:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3412:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3412:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3412:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3412:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3412:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3412:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3412:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3412:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3412:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3412:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3412:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3412:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3412:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3412:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "GetAdr"
		  SID			  "3413"
		  Ports			  [1, 1]
		  Position		  [110, 15, 190, 55]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[0 8]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "GetWrChunk"
		  SID			  "3414"
		  Ports			  [1, 1]
		  Position		  [110, 125, 190, 165]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[9 11]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator0"
		  SID			  "3415"
		  Ports			  [2, 1]
		  Position		  [330, 57, 360, 88]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator1"
		  SID			  "3416"
		  Ports			  [2, 1]
		  Position		  [330, 137, 360, 168]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator2"
		  SID			  "3417"
		  Ports			  [2, 1]
		  Position		  [330, 217, 360, 248]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator3"
		  SID			  "3418"
		  Ports			  [2, 1]
		  Position		  [330, 297, 360, 328]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator4"
		  SID			  "3419"
		  Ports			  [2, 1]
		  Position		  [330, 377, 360, 408]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator5"
		  SID			  "3420"
		  Ports			  [2, 1]
		  Position		  [330, 457, 360, 488]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator6"
		  SID			  "3421"
		  Ports			  [2, 1]
		  Position		  [330, 537, 360, 568]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator7"
		  SID			  "3422"
		  Ports			  [2, 1]
		  Position		  [330, 617, 360, 648]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "DOut8x5"
		  SID			  "3423"
		  Position		  [795, 468, 825, 482]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "DelLine0_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [100, 0; 0, 280]
		  DstBlock		  "DataTypeConversion1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "RdAdr"
		  SrcPort		  1
		  DstBlock		  "GetAdr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CombBus"
		  SrcPort		  1
		  DstBlock		  "DOut8x5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine1_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [90, 0; 0, 240]
		  DstBlock		  "DataTypeConversion2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine2_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [80, 0; 0, 200]
		  DstBlock		  "DataTypeConversion3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine3_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [70, 0; 0, 160]
		  DstBlock		  "DataTypeConversion4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine4_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [60, 0; 0, 120]
		  DstBlock		  "DataTypeConversion5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine5_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [50, 0; 0, 80]
		  DstBlock		  "DataTypeConversion6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine6_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [40, 0; 0, 40]
		  DstBlock		  "DataTypeConversion7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine7_SPRAM_512x5"
		  SrcPort		  1
		  DstBlock		  "DataTypeConversion8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DataTypeConversion1"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DataTypeConversion2"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DataTypeConversion3"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DataTypeConversion4"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "DataTypeConversion5"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "DataTypeConversion6"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "DataTypeConversion7"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "DataTypeConversion8"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "GetAdr"
		  SrcPort		  1
		  Points		  [215, 0]
		  Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "DelLine1_SPRAM_512x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "DelLine6_SPRAM_512x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "DelLine7_SPRAM_512x5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "DelLine5_SPRAM_512x5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "DelLine4_SPRAM_512x5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "DelLine3_SPRAM_512x5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "DelLine2_SPRAM_512x5"
		    DstPort		    1
		    }
		    }
		  }
		  Branch {
		    DstBlock		    "DelLine0_SPRAM_512x5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "WrAdr"
		  SrcPort		  1
		  DstBlock		  "GetWrChunk"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LogicalOperator1"
		  SrcPort		  1
		  DstBlock		  "DelLine1_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator0"
		  SrcPort		  1
		  DstBlock		  "DelLine0_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator2"
		  SrcPort		  1
		  DstBlock		  "DelLine2_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DIn1x5"
		  SrcPort		  1
		  Points		  [325, 0; 0, -45]
		  Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "DelLine1_SPRAM_512x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "DelLine0_SPRAM_512x5"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "DelLine2_SPRAM_512x5"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "DelLine3_SPRAM_512x5"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "DelLine4_SPRAM_512x5"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "DelLine5_SPRAM_512x5"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "DelLine6_SPRAM_512x5"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "DelLine7_SPRAM_512x5"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "LogicalOperator3"
		  SrcPort		  1
		  DstBlock		  "DelLine3_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator4"
		  SrcPort		  1
		  DstBlock		  "DelLine4_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator5"
		  SrcPort		  1
		  DstBlock		  "DelLine5_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator6"
		  SrcPort		  1
		  DstBlock		  "DelLine6_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator7"
		  SrcPort		  1
		  DstBlock		  "DelLine7_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "WrEn"
		  SrcPort		  1
		  Points		  [235, 0]
		  Branch {
		    DstBlock		    "LogicalOperator7"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "LogicalOperator6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "LogicalOperator5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "LogicalOperator4"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "LogicalOperator3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "LogicalOperator2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "LogicalOperator1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "LogicalOperator0"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "CompareToConstant0"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "GetWrChunk"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -80]
		    DstBlock		    "CompareToConstant0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "CompareToConstant1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "CompareToConstant2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "CompareToConstant3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "CompareToConstant4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "CompareToConstant5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "CompareToConstant6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "CompareToConstant7"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "CompareToConstant1"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant2"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant3"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant4"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant5"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant6"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant7"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator7"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "SplittedDL3"
	      SID		      "3097"
	      Ports		      [4, 1]
	      Position		      [140, 33, 365, 92]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskDisplay	      "disp( 'Splitted DL\\n8x512x5' )"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"SplittedDL3"
		Location		[336, 93, 1192, 785]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"[0.752941, 0.752941, 0.752941]"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "WrAdr"
		  SID			  "3098"
		  Position		  [25, 138, 55, 152]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "RdAdr"
		  SID			  "3099"
		  Position		  [25, 28, 55, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "WrEn"
		  SID			  "3100"
		  Position		  [40, 633, 70, 647]
		  NamePlacement		  "alternate"
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "DIn1x5"
		  SID			  "3101"
		  Position		  [40, 653, 70, 667]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Mux
		  Name			  "CombBus"
		  SID			  "3102"
		  Ports			  [8, 1]
		  Position		  [730, 308, 740, 642]
		  Inputs		  "8"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant0"
		  SID			  "3103"
		  Ports			  [1, 1]
		  Position		  [240, 50, 270, 80]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "0"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant1"
		  SID			  "3104"
		  Ports			  [1, 1]
		  Position		  [240, 130, 270, 160]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "1"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant2"
		  SID			  "3105"
		  Ports			  [1, 1]
		  Position		  [240, 210, 270, 240]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "2"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant3"
		  SID			  "3106"
		  Ports			  [1, 1]
		  Position		  [240, 290, 270, 320]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "3"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant4"
		  SID			  "3107"
		  Ports			  [1, 1]
		  Position		  [240, 370, 270, 400]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "4"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant5"
		  SID			  "3108"
		  Ports			  [1, 1]
		  Position		  [240, 450, 270, 480]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "5"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant6"
		  SID			  "3109"
		  Ports			  [1, 1]
		  Position		  [240, 530, 270, 560]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "6"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "CompareToConstant7"
		  SID			  "3110"
		  Ports			  [1, 1]
		  Position		  [240, 610, 270, 640]
		  ShowName		  off
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  relop			  "=="
		  const			  "7"
		  LogicOutDataTypeMode	  "boolean"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion1"
		  SID			  "3111"
		  Position		  [645, 318, 690, 352]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion2"
		  SID			  "3112"
		  Position		  [645, 358, 690, 392]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion3"
		  SID			  "3113"
		  Position		  [645, 398, 690, 432]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion4"
		  SID			  "3114"
		  Position		  [645, 438, 690, 472]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion5"
		  SID			  "3115"
		  Position		  [645, 478, 690, 512]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion6"
		  SID			  "3116"
		  Position		  [645, 518, 690, 552]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion7"
		  SID			  "3117"
		  Position		  [645, 558, 690, 592]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "DataTypeConversion8"
		  SID			  "3118"
		  Position		  [645, 598, 690, 632]
		  ShowName		  off
		  OutDataTypeStr	  "uint(5)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine0_SPRAM_512x5"
		  SID			  "3119"
		  Ports			  [3, 1]
		  Position		  [430, 25, 520, 85]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    30
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine0'|9|5|New data"
		  System {
		    Name		    "DelLine0_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3119:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3119:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3119:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3119:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3119:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3119:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3119:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3119:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3119:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3119:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3119:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3119:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3119:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3119:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3119:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3119:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3119:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3119:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine1_SPRAM_512x5"
		  SID			  "3382"
		  Ports			  [3, 1]
		  Position		  [430, 105, 520, 165]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    31
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine1'|9|5|New data"
		  System {
		    Name		    "DelLine1_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3382:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3382:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3382:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3382:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3382:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3382:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3382:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3382:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3382:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3382:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3382:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3382:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3382:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3382:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3382:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3382:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3382:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3382:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine2_SPRAM_512x5"
		  SID			  "3121"
		  Ports			  [3, 1]
		  Position		  [430, 185, 520, 245]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    32
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine2'|9|5|New data"
		  System {
		    Name		    "DelLine2_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3121:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3121:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3121:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3121:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3121:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3121:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3121:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3121:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3121:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3121:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3121:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3121:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3121:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3121:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3121:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3121:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3121:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3121:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine3_SPRAM_512x5"
		  SID			  "3122"
		  Ports			  [3, 1]
		  Position		  [430, 265, 520, 325]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    33
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine3'|9|5|New data"
		  System {
		    Name		    "DelLine3_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3122:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3122:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3122:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3122:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3122:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3122:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3122:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3122:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3122:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3122:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3122:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3122:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3122:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3122:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3122:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3122:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3122:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3122:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine4_SPRAM_512x5"
		  SID			  "3123"
		  Ports			  [3, 1]
		  Position		  [430, 345, 520, 405]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    34
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine4'|9|5|New data"
		  System {
		    Name		    "DelLine4_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3123:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3123:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3123:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3123:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3123:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3123:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3123:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3123:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3123:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3123:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3123:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3123:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3123:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3123:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3123:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3123:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3123:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3123:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine5_SPRAM_512x5"
		  SID			  "3124"
		  Ports			  [3, 1]
		  Position		  [430, 425, 520, 485]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    35
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine5'|9|5|New data"
		  System {
		    Name		    "DelLine5_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3124:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3124:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3124:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3124:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3124:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3124:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3124:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3124:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3124:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3124:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3124:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3124:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3124:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3124:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3124:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3124:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3124:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3124:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine6_SPRAM_512x5"
		  SID			  "3125"
		  Ports			  [3, 1]
		  Position		  [430, 505, 520, 565]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    36
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine6'|9|5|New data"
		  System {
		    Name		    "DelLine6_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3125:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3125:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3125:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3125:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3125:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3125:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3125:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3125:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3125:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3125:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3125:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3125:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3125:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3125:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3125:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3125:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3125:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3125:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DelLine7_SPRAM_512x5"
		  SID			  "3126"
		  Ports			  [3, 1]
		  Position		  [430, 585, 520, 645]
		  slprops.hdlblkprops {
		    $PropName		    "HDLData"
		    $ObjectID		    37
		    archSelection	    "BlackBox"
		  }
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Single-port RAM"
		  MaskDescription	  "This block simulates a single-port RAM (based on hdllib).\n\nThe address port width is limited "
		  "to between 2 to 16 bits.\n\n"
		  MaskPromptString	  "Block name prefix:|Address port width (2 to 16):|Data port width:|Output data during write:"
		  MaskStyleString	  "edit,edit,edit,popup(New data|Old data)"
		  MaskVariables		  "BlkNamePrefix=@1;depth_bits=@2;width_bits=@3;dout_type=@4;"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,off"
		  MaskToolTipString	  "on,on,on,on"
		  MaskInitialization	  "\ndout_type = 1;\n\nif (isempty(depth_bits) || isempty(width_bits))\n    set_param(gcb, 'Nam"
		  "e', 'Single Port RAM');\nelse\n    \n    ram_elements = 2^depth_bits;\n    \n    NewName = ['SPRAM_', int2str(ram_"
		  "elements), ...\n        'x', int2str(width_bits)];\n    \n    if ~isempty(BlkNamePrefix)\n        NewName = [BlkNa"
		  "mePrefix, '_', NewName];\n    end\n    \n    set_param(gcb, 'Name', NewName);\n\nend"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "color('gray'); text(.5, .05, '{\\fontsize{6}BRCM}', 'texmode', 'on', 'verticalAlignment', 'bottom'"
		  ", 'horizontalAlignment', 'center');\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "'DelLine7'|9|5|New data"
		  System {
		    Name		    "DelLine7_SPRAM_512x5"
		    Location		    [428, 302, 1389, 636]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "82"
		    Block {
		    BlockType		    Inport
		    Name		    "addr"
		    SID			    "3126:56"
		    Position		    [55, 208, 85, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "3126:82"
		    Position		    [55, 173, 85, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    SID			    "3126:57"
		    Position		    [350, 98, 380, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "AddressSpec"
		    SID			    "3126:59"
		    Position		    [120, 203, 170, 227]
		    OutDataTypeStr	    "fixdt(0,depth_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "And"
		    SID			    "3126:58"
		    Ports		    [2, 1]
		    Position		    [715, 89, 750, 156]
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SignalSpecification
		    Name		    "DataSpec"
		    SID			    "3126:80"
		    Position		    [120, 168, 170, 192]
		    NamePlacement	    "alternate"
		    OutDataTypeStr	    "fixdt(0,width_bits,0)"
		    Dimensions		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "3126:60"
		    Position		    [795, 97, 825, 153]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "3126:61"
		    Position		    [210, 202, 255, 228]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "din_d"
		    SID			    "3126:62"
		    Position		    [635, 33, 670, 67]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "dout_type"
		    SID			    "3126:63"
		    Position		    [580, 124, 630, 156]
		    Value		    "dout_type"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "is_new"
		    SID			    "3126:64"
		    Ports		    [1, 1]
		    Position		    [660, 125, 690, 155]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "3126:65"
		    Position		    [520, 183, 555, 217]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram_data"
		    SID			    "3126:66"
		    Position		    [715, 193, 750, 227]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "3126:67"
		    Ports		    [2, 1]
		    Position		    [635, 191, 675, 229]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^depth_bits"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "3126:68"
		    Position		    [435, 169, 465, 231]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "we_d"
		    SID			    "3126:69"
		    Position		    [485, 88, 520, 122]
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "3126:70"
		    Ports		    [3, 1]
		    Position		    [300, 130, 380, 230]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "3126:71"
		    Position		    [870, 118, 900, 132]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 60; -190, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [-30, 0]
		    Branch {
		    Points		    [0, -130; -290, 0; 0, 75]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "DataSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "we_d"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "addr"
		    SrcPort		    1
		    DstBlock		    "AddressSpec"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "ram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65; 340, 0; 0, -60]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddressSpec"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_d"
		    SrcPort		    1
		    Points		    [95, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "And"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram_data"
		    SrcPort		    1
		    Points		    [15, 0; 0, -65]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "dout_type"
		    SrcPort		    1
		    DstBlock		    "is_new"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "is_new"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "we_d"
		    SrcPort		    1
		    DstBlock		    "And"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataSpec"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "din_d"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "GetAdr"
		  SID			  "3127"
		  Ports			  [1, 1]
		  Position		  [110, 15, 190, 55]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[0 8]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "GetWrChunk"
		  SID			  "3128"
		  Ports			  [1, 1]
		  Position		  [110, 125, 190, 165]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[9 11]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator0"
		  SID			  "3129"
		  Ports			  [2, 1]
		  Position		  [330, 57, 360, 88]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator1"
		  SID			  "3130"
		  Ports			  [2, 1]
		  Position		  [330, 137, 360, 168]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator2"
		  SID			  "3131"
		  Ports			  [2, 1]
		  Position		  [330, 217, 360, 248]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator3"
		  SID			  "3132"
		  Ports			  [2, 1]
		  Position		  [330, 297, 360, 328]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator4"
		  SID			  "3133"
		  Ports			  [2, 1]
		  Position		  [330, 377, 360, 408]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator5"
		  SID			  "3134"
		  Ports			  [2, 1]
		  Position		  [330, 457, 360, 488]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator6"
		  SID			  "3135"
		  Ports			  [2, 1]
		  Position		  [330, 537, 360, 568]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "LogicalOperator7"
		  SID			  "3136"
		  Ports			  [2, 1]
		  Position		  [330, 617, 360, 648]
		  ShowName		  off
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "DOut8x5"
		  SID			  "3137"
		  Position		  [795, 468, 825, 482]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "CompareToConstant7"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant6"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant5"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant4"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant3"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant2"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CompareToConstant1"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "GetWrChunk"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "CompareToConstant7"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "CompareToConstant6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "CompareToConstant5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "CompareToConstant4"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "CompareToConstant3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "CompareToConstant2"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "CompareToConstant1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -80]
		    DstBlock		    "CompareToConstant0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "CompareToConstant0"
		  SrcPort		  1
		  DstBlock		  "LogicalOperator0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "WrEn"
		  SrcPort		  1
		  Points		  [235, 0]
		  Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "LogicalOperator0"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "LogicalOperator1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "LogicalOperator2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "LogicalOperator3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "LogicalOperator4"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "LogicalOperator5"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "LogicalOperator6"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "LogicalOperator7"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "LogicalOperator7"
		  SrcPort		  1
		  DstBlock		  "DelLine7_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator6"
		  SrcPort		  1
		  DstBlock		  "DelLine6_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator5"
		  SrcPort		  1
		  DstBlock		  "DelLine5_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator4"
		  SrcPort		  1
		  DstBlock		  "DelLine4_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator3"
		  SrcPort		  1
		  DstBlock		  "DelLine3_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DIn1x5"
		  SrcPort		  1
		  Points		  [325, 0; 0, -45]
		  Branch {
		    DstBlock		    "DelLine7_SPRAM_512x5"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "DelLine6_SPRAM_512x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "DelLine5_SPRAM_512x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "DelLine4_SPRAM_512x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "DelLine3_SPRAM_512x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "DelLine2_SPRAM_512x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "DelLine0_SPRAM_512x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "DelLine1_SPRAM_512x5"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "LogicalOperator2"
		  SrcPort		  1
		  DstBlock		  "DelLine2_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator0"
		  SrcPort		  1
		  DstBlock		  "DelLine0_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LogicalOperator1"
		  SrcPort		  1
		  DstBlock		  "DelLine1_SPRAM_512x5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "WrAdr"
		  SrcPort		  1
		  DstBlock		  "GetWrChunk"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "GetAdr"
		  SrcPort		  1
		  Points		  [215, 0]
		  Branch {
		    DstBlock		    "DelLine0_SPRAM_512x5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "DelLine2_SPRAM_512x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "DelLine3_SPRAM_512x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "DelLine4_SPRAM_512x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "DelLine5_SPRAM_512x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "DelLine7_SPRAM_512x5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "DelLine6_SPRAM_512x5"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "DelLine1_SPRAM_512x5"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "DataTypeConversion8"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "DataTypeConversion7"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "DataTypeConversion6"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "DataTypeConversion5"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "DataTypeConversion4"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "DataTypeConversion3"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DataTypeConversion2"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DataTypeConversion1"
		  SrcPort		  1
		  DstBlock		  "CombBus"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine7_SPRAM_512x5"
		  SrcPort		  1
		  DstBlock		  "DataTypeConversion8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine6_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [40, 0; 0, 40]
		  DstBlock		  "DataTypeConversion7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine5_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [50, 0; 0, 80]
		  DstBlock		  "DataTypeConversion6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine4_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [60, 0; 0, 120]
		  DstBlock		  "DataTypeConversion5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine3_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [70, 0; 0, 160]
		  DstBlock		  "DataTypeConversion4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine2_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [80, 0; 0, 200]
		  DstBlock		  "DataTypeConversion3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine1_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [90, 0; 0, 240]
		  DstBlock		  "DataTypeConversion2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CombBus"
		  SrcPort		  1
		  DstBlock		  "DOut8x5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "RdAdr"
		  SrcPort		  1
		  DstBlock		  "GetAdr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DelLine0_SPRAM_512x5"
		  SrcPort		  1
		  Points		  [100, 0; 0, 280]
		  DstBlock		  "DataTypeConversion1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DOut24x5"
	      SID		      "2505"
	      Position		      [500, 143, 530, 157]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "DLCtrlAdr"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		Points			[10, 0]
		Branch {
		  Points		  [0, 85]
		  Branch {
		    DstBlock		    "SplittedDL2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "SplittedDL1"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "SplittedDL3"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 15]
		Branch {
		  Points		  [0, 85]
		  Branch {
		    DstBlock		    "SplittedDL2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "SplittedDL1"
		    DstPort		    2
		  }
		}
		Branch {
		  DstBlock		  "SplittedDL3"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Comb24DL"
	      SrcPort		      1
	      DstBlock		      "DOut24x5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SplittedDL3"
	      SrcPort		      1
	      DstBlock		      "Comb24DL"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SplittedDL1"
	      SrcPort		      1
	      DstBlock		      "Comb24DL"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "SplittedDL2"
	      SrcPort		      1
	      DstBlock		      "Comb24DL"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "DLCtrlEn"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, 85]
		Branch {
		  DstBlock		  "SplittedDL2"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 85]
		  DstBlock		  "SplittedDL1"
		  DstPort		  3
		}
	      }
	      Branch {
		DstBlock		"SplittedDL3"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Data"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		Points			[0, -85]
		Branch {
		  Points		  [0, -85]
		  DstBlock		  "SplittedDL3"
		  DstPort		  4
		}
		Branch {
		  DstBlock		  "SplittedDL2"
		  DstPort		  4
		}
	      }
	      Branch {
		DstBlock		"SplittedDL1"
		DstPort			4
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "FU"
	  SID			  "1"
	  Ports			  [1, 1]
	  Position		  [340, 48, 500, 142]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskDisplay		  "disp( 'Face Detection\\nUnit' )"
	  MaskIconFrame		  on
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "FU"
	    Location		    [50, 107, 1380, 787]
	    Open		    on
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "DIn24x5"
	      SID		      "2"
	      Position		      [25, 68, 55, 82]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "AccumulateAllFeatures"
	      SID		      "3"
	      Ports		      [3, 1]
	      Position		      [1050, 372, 1150, 418]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Accumulator"
	      MaskDescription	      "Accumulates incoming data. On reset only the state is initialized, meaning that when the"
	      " reset is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not "
	      "to overcome the capacity of the accumulator."
	      MaskHelp		      "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
	      MaskPromptString	      "Number of Bits"
	      MaskStyleString	      "edit"
	      MaskVariables	      "NBits=@1;"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskDisplay	      "disp( 'Acc Blk\\nBDelay = 0' )"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "18"
	      System {
		Name			"AccumulateAllFeatures"
		Location		[342, 235, 576, 540]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"[0.752941, 0.752941, 0.752941]"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  SID			  "4"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "En"
		  SID			  "5"
		  Position		  [25, 213, 55, 227]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Rst"
		  SID			  "6"
		  Position		  [25, 178, 55, 192]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Adder"
		  SID			  "7"
		  Ports			  [2, 1]
		  Position		  [95, 26, 130, 79]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(NBits)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "UDlyER"
		  SID			  "8"
		  Ports			  [3, 1]
		  Position		  [95, 112, 130, 148]
		  BlockMirror		  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Unit Delay Enabled Resettable"
		  MaskDescription	  "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R is "
		  "true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and suppo"
		  "rts scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output values do "
		  "not change except for resets.  The enable action is vectorized and supports scalar expansion."
		  MaskPromptString	  "Initial condition:|Sample time:"
		  MaskStyleString	  "edit,edit"
		  MaskVariables		  "vinit=@1;tsamp=@2;"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskSelfModifiable	  on
		  MaskDisplay		  "dpoly(1,[1 0],'z')"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "0|-1"
		  MaskCapabilities	  "slmaskedcaps(gcbh)"
		  System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "8:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "8:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "8:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "8:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "8:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "8:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "8:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "8:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Acc"
		  SID			  "9"
		  Position		  [175, 48, 205, 62]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "En"
		  SrcPort		  1
		  Points		  [100, 0; 0, -90]
		  DstBlock		  "UDlyER"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Rst"
		  SrcPort		  1
		  Points		  [90, 0; 0, -45]
		  DstBlock		  "UDlyER"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  DstBlock		  "Adder"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Adder"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "UDlyER"
		  SrcPort		  1
		  Points		  [-15, 0; 0, -65]
		  DstBlock		  "Adder"
		  DstPort		  2
		}
		Annotation {
		  Name			  "AccumulatorBlock"
		  Position		  [114, 267]
		  BackgroundColor	  "[0.752941, 0.752941, 0.752941]"
		  FontSize		  14
		  FontWeight		  "bold"
		}
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "AddAllFeatures"
	      SID		      "10"
	      Ports		      [4, 1]
	      Position		      [960, 164, 995, 596]
	      Inputs		      "++++"
	      InputSameDT	      off
	      OutDataTypeStr	      "uint(18)"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CalcIntegralImg"
	      SID		      "11"
	      RequirementInfo	      "{} %GIDa_13edc57c_8db7_4be7_a667_2f88c1a358e2"
	      Ports		      [3, 3]
	      Position		      [355, 63, 455, 127]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"CalcIntegralImg"
		Location		[510, 425, 1306, 633]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"[0.752941, 0.752941, 0.752941]"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "DIn24x5"
		  SID			  "12"
		  Position		  [15, 38, 45, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Rst"
		  SID			  "2620"
		  Position		  [15, 108, 45, 122]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "En"
		  SID			  "2621"
		  Position		  [15, 73, 45, 87]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "HorzRunningSum"
		  SID			  "15"
		  RequirementInfo	  "{} %GIDa_145c4b4e_900d_47e9_af66_464ac97b5d3c"
		  Ports			  [3, 1]
		  Position		  [105, 27, 285, 133]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskDisplay		  "disp('Running Sum')"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "HorzRunningSum"
		    Location		    [268, 93, 729, 935]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "DIn24x5"
		    SID			    "16"
		    Position		    [15, 383, 45, 397]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "17"
		    Position		    [20, 778, 50, 792]
		    NamePlacement	    "alternate"
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "18"
		    Position		    [20, 808, 50, 822]
		    NamePlacement	    "alternate"
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator0"
		    SID			    "19"
		    Ports		    [3, 1]
		    Position		    [180, 41, 280, 69]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator0"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "20"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "21"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "22"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "23"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "24"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "24:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "24:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "24:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "24:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "24:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "24:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "24:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "24:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "25"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator1"
		    SID			    "3221"
		    Ports		    [3, 1]
		    Position		    [180, 71, 280, 99]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator1"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3222"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3223"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3224"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3225"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3226"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3226:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3226:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3226:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3226:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3226:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3226:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3226:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3226:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3227"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator10"
		    SID			    "3284"
		    Ports		    [3, 1]
		    Position		    [180, 341, 280, 369]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator10"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3285"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3286"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3287"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3288"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3289"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3289:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3289:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3289:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3289:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3289:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3289:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3289:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3289:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3290"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator11"
		    SID			    "3291"
		    Ports		    [3, 1]
		    Position		    [180, 371, 280, 399]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator11"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3292"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3293"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3294"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3295"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3296"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3296:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3296:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3296:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3296:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3296:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3296:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3296:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3296:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3297"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator12"
		    SID			    "3298"
		    Ports		    [3, 1]
		    Position		    [180, 401, 280, 429]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator12"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3299"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3300"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3301"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3302"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3303"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3303:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3303:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3303:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3303:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3303:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3303:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3303:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3303:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3304"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator13"
		    SID			    "3305"
		    Ports		    [3, 1]
		    Position		    [180, 431, 280, 459]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator13"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3306"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3307"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3308"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3309"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3310"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3310:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3310:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3310:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3310:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3310:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3310:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3310:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3310:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3311"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator14"
		    SID			    "3312"
		    Ports		    [3, 1]
		    Position		    [180, 461, 280, 489]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator14"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3313"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3314"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3315"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3316"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3317"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3317:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3317:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3317:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3317:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3317:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3317:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3317:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3317:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3318"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator15"
		    SID			    "3319"
		    Ports		    [3, 1]
		    Position		    [180, 491, 280, 519]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator15"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3320"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3321"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3322"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3323"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3324"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3324:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3324:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3324:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3324:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3324:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3324:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3324:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3324:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3325"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator16"
		    SID			    "3326"
		    Ports		    [3, 1]
		    Position		    [180, 521, 280, 549]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator16"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3327"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3328"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3329"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3330"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3331"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3331:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3331:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3331:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3331:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3331:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3331:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3331:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3331:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3332"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator17"
		    SID			    "3333"
		    Ports		    [3, 1]
		    Position		    [180, 551, 280, 579]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator17"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3334"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3335"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3336"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3337"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3338"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3338:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3338:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3338:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3338:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3338:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3338:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3338:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3338:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3339"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator18"
		    SID			    "3340"
		    Ports		    [3, 1]
		    Position		    [180, 581, 280, 609]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator18"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3341"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3342"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3343"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3344"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3345"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3345:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3345:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3345:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3345:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3345:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3345:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3345:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3345:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3346"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator19"
		    SID			    "3347"
		    Ports		    [3, 1]
		    Position		    [180, 611, 280, 639]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator19"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3348"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3349"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3350"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3351"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3352"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3352:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3352:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3352:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3352:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3352:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3352:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3352:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3352:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3353"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator2"
		    SID			    "3228"
		    Ports		    [3, 1]
		    Position		    [180, 101, 280, 129]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator2"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3229"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3230"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3231"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3232"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3233"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3233:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3233:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3233:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3233:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3233:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3233:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3233:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3233:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3234"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator20"
		    SID			    "3354"
		    Ports		    [3, 1]
		    Position		    [180, 641, 280, 669]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator20"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3355"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3356"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3357"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3358"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3359"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3359:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3359:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3359:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3359:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3359:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3359:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3359:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3359:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3360"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator21"
		    SID			    "3361"
		    Ports		    [3, 1]
		    Position		    [180, 671, 280, 699]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator21"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3362"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3363"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3364"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3365"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3366"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3366:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3366:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3366:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3366:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3366:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3366:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3366:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3366:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3367"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator22"
		    SID			    "3368"
		    Ports		    [3, 1]
		    Position		    [180, 701, 280, 729]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator22"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3369"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3370"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3371"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3372"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3373"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3373:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3373:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3373:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3373:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3373:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3373:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3373:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3373:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3374"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator23"
		    SID			    "3375"
		    Ports		    [3, 1]
		    Position		    [180, 731, 280, 759]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator23"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3376"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3377"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3378"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3379"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3380"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3380:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3380:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3380:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3380:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3380:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3380:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3380:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3380:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3381"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator3"
		    SID			    "3235"
		    Ports		    [3, 1]
		    Position		    [180, 131, 280, 159]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator3"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3236"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3237"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3238"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3239"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3240"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3240:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3240:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3240:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3240:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3240:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3240:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3240:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3240:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3241"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator4"
		    SID			    "3242"
		    Ports		    [3, 1]
		    Position		    [180, 161, 280, 189]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator4"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3243"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3244"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3245"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3246"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3247"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3247:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3247:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3247:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3247:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3247:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3247:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3247:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3247:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3248"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator5"
		    SID			    "3249"
		    Ports		    [3, 1]
		    Position		    [180, 191, 280, 219]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator5"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3250"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3251"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3252"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3253"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3254"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3254:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3254:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3254:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3254:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3254:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3254:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3254:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3254:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3255"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator6"
		    SID			    "3256"
		    Ports		    [3, 1]
		    Position		    [180, 221, 280, 249]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator6"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3257"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3258"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3259"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3260"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3261"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3261:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3261:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3261:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3261:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3261:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3261:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3261:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3261:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3262"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator7"
		    SID			    "3263"
		    Ports		    [3, 1]
		    Position		    [180, 251, 280, 279]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator7"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3264"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3265"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3266"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3267"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3268"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3268:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3268:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3268:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3268:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3268:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3268:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3268:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3268:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3269"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator8"
		    SID			    "3270"
		    Ports		    [3, 1]
		    Position		    [180, 281, 280, 309]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator8"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3271"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3272"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3273"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3274"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3275"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3275:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3275:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3275:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3275:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3275:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3275:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3275:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3275:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3276"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Accumulator9"
		    SID			    "3277"
		    Ports		    [3, 1]
		    Position		    [180, 311, 280, 339]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Accumulator"
		    MaskDescription	    "Accumulates incoming data. On reset only the state is initialized, meaning that when the re"
		    "set is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to o"
		    "vercome the capacity of the accumulator."
		    MaskHelp		    "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		    MaskPromptString	    "Number of Bits"
		    MaskStyleString	    "edit"
		    MaskVariables	    "NBits=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskDisplay		    "disp( 'Acc Blk\\nBDelay = 0' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10"
		    System {
		    Name		    "Accumulator9"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "3278"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "3279"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "3280"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "3281"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "3282"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "3282:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "3282:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    PropagatedSignals	    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "3282:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "3282:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "3282:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "3282:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "3282:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "3282:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "3283"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    SID			    "187"
		    Ports		    [1, 24]
		    Position		    [105, 16, 115, 764]
		    BackgroundColor	    "black"
		    Outputs		    "24"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    SID			    "188"
		    Ports		    [24, 1]
		    Position		    [325, 27, 335, 773]
		    Inputs		    "24"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "DOut24x10"
		    SID			    "189"
		    RequirementInfo	    "{} %GIDa_f25d4dfd_08ec_4fe4_83ec_06833589800f"
		    Position		    [400, 393, 430, 407]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DIn24x5"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "DOut24x10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    DstBlock		    "Accumulator0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    DstBlock		    "Accumulator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    DstBlock		    "Accumulator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    4
		    DstBlock		    "Accumulator3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    5
		    DstBlock		    "Accumulator4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    6
		    DstBlock		    "Accumulator5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    7
		    DstBlock		    "Accumulator6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    8
		    DstBlock		    "Accumulator7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    9
		    DstBlock		    "Accumulator8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    10
		    DstBlock		    "Accumulator9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    11
		    DstBlock		    "Accumulator10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    12
		    DstBlock		    "Accumulator11"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    13
		    DstBlock		    "Accumulator12"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    14
		    DstBlock		    "Accumulator13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    15
		    DstBlock		    "Accumulator14"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    16
		    DstBlock		    "Accumulator15"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    17
		    DstBlock		    "Accumulator16"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    18
		    DstBlock		    "Accumulator17"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    19
		    DstBlock		    "Accumulator18"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    20
		    DstBlock		    "Accumulator19"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    21
		    DstBlock		    "Accumulator20"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    22
		    DstBlock		    "Accumulator21"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    23
		    DstBlock		    "Accumulator22"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    24
		    DstBlock		    "Accumulator23"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [95, 0; 0, -40]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Accumulator0"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Accumulator1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator4"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator5"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator8"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator9"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator10"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator11"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator12"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator13"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator14"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator15"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator16"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator17"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator18"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator19"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator20"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator21"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator22"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator23"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [105, 0; 0, -60]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Accumulator0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Accumulator1"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator2"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator3"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator4"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator5"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator6"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator7"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator8"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator9"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator10"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator11"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator12"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator13"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator14"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator15"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator16"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator17"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator18"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator19"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator20"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator21"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator22"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Accumulator23"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Accumulator0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Accumulator2"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Accumulator3"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Accumulator4"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Accumulator5"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "Accumulator6"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "Accumulator7"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    Line {
		    SrcBlock		    "Accumulator8"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    9
		    }
		    Line {
		    SrcBlock		    "Accumulator9"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    10
		    }
		    Line {
		    SrcBlock		    "Accumulator10"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    11
		    }
		    Line {
		    SrcBlock		    "Accumulator11"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    12
		    }
		    Line {
		    SrcBlock		    "Accumulator12"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    13
		    }
		    Line {
		    SrcBlock		    "Accumulator13"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    14
		    }
		    Line {
		    SrcBlock		    "Accumulator14"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    15
		    }
		    Line {
		    SrcBlock		    "Accumulator15"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    16
		    }
		    Line {
		    SrcBlock		    "Accumulator16"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    17
		    }
		    Line {
		    SrcBlock		    "Accumulator17"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    18
		    }
		    Line {
		    SrcBlock		    "Accumulator18"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    19
		    }
		    Line {
		    SrcBlock		    "Accumulator19"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    20
		    }
		    Line {
		    SrcBlock		    "Accumulator20"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    21
		    }
		    Line {
		    SrcBlock		    "Accumulator21"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    22
		    }
		    Line {
		    SrcBlock		    "Accumulator22"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    23
		    }
		    Line {
		    SrcBlock		    "Accumulator23"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    24
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "TestValidNN"
		  SID			  "190"
		  Ports			  [1, 1]
		  Position		  [575, 73, 670, 137]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "TestValidNN"
		    Location		    [462, 481, 950, 717]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "MeanBlkVal"
		    SID			    "191"
		    Position		    [25, 23, 55, 37]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    SID			    "192"
		    Ports		    [2, 1]
		    Position		    [195, 52, 220, 183]
		    Operator		    "OR"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "MeanMax"
		    SID			    "193"
		    Position		    [20, 76, 55, 104]
		    Value		    "17508"
		    OutDataTypeStr	    "ufix(15)"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "MeanMin"
		    SID			    "194"
		    Position		    [20, 141, 55, 169]
		    Value		    "1543"
		    OutDataTypeStr	    "ufix(11)"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "PassFail"
		    SID			    "195"
		    Ports		    [1, 1]
		    Position		    [270, 104, 300, 136]
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "UnitDelay"
		    SID			    "196"
		    Position		    [350, 103, 385, 137]
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "aboveMax"
		    SID			    "197"
		    Ports		    [2, 1]
		    Position		    [115, 67, 145, 98]
		    Operator		    ">"
		    InputSameDT		    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "belowMin"
		    SID			    "198"
		    Ports		    [2, 1]
		    Position		    [115, 132, 145, 163]
		    Operator		    "<"
		    InputSameDT		    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ValidNN"
		    SID			    "199"
		    Position		    [435, 113, 465, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "MeanMin"
		    SrcPort		    1
		    DstBlock		    "belowMin"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "MeanBlkVal"
		    SrcPort		    1
		    Points		    [30, 0; 0, 45]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "belowMin"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "aboveMax"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "aboveMax"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "belowMin"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    DstBlock		    "PassFail"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "MeanMax"
		    SrcPort		    1
		    DstBlock		    "aboveMax"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "PassFail"
		    SrcPort		    1
		    DstBlock		    "UnitDelay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "UnitDelay"
		    SrcPort		    1
		    DstBlock		    "ValidNN"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "VerticalSum"
		  SID			  "200"
		  Ports			  [1, 2]
		  Position		  [350, 24, 530, 131]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskDisplay		  "disp('Vertical Sum')"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "VerticalSum"
		    Location		    [35, 93, 1303, 836]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "DIn24x10"
		    SID			    "201"
		    Position		    [13, 15, 27, 45]
		    BlockRotation	    270
		    BlockMirror		    on
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion1"
		    SID			    "202"
		    Position		    [1060, 95, 1100, 115]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion10"
		    SID			    "203"
		    Position		    [1060, 320, 1100, 340]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion11"
		    SID			    "204"
		    Position		    [1060, 295, 1100, 315]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion12"
		    SID			    "205"
		    Position		    [1060, 345, 1100, 365]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion13"
		    SID			    "206"
		    Position		    [1060, 395, 1100, 415]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion14"
		    SID			    "207"
		    Position		    [1060, 620, 1100, 640]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion15"
		    SID			    "208"
		    Position		    [1060, 595, 1100, 615]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion16"
		    SID			    "209"
		    Position		    [1060, 645, 1100, 665]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion17"
		    SID			    "210"
		    Position		    [1060, 370, 1100, 390]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion18"
		    SID			    "211"
		    Position		    [1060, 420, 1100, 440]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion19"
		    SID			    "212"
		    Position		    [1060, 470, 1100, 490]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion2"
		    SID			    "213"
		    Position		    [1060, 70, 1100, 90]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion20"
		    SID			    "214"
		    Position		    [1060, 445, 1100, 465]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion21"
		    SID			    "215"
		    Position		    [1060, 495, 1100, 515]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion22"
		    SID			    "216"
		    Position		    [1060, 545, 1100, 565]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion23"
		    SID			    "217"
		    Position		    [1060, 520, 1100, 540]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion24"
		    SID			    "218"
		    Position		    [1060, 570, 1100, 590]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion3"
		    SID			    "219"
		    Position		    [1060, 120, 1100, 140]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion4"
		    SID			    "220"
		    Position		    [1060, 170, 1100, 190]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion5"
		    SID			    "221"
		    Position		    [1060, 145, 1100, 165]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion6"
		    SID			    "222"
		    Position		    [1060, 195, 1100, 215]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion7"
		    SID			    "223"
		    Position		    [1060, 245, 1100, 265]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion8"
		    SID			    "224"
		    Position		    [1060, 220, 1100, 240]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "DataTypeConversion9"
		    SID			    "225"
		    Position		    [1060, 270, 1100, 290]
		    ShowName		    off
		    OutDataTypeStr	    "uint(15)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    SID			    "226"
		    Ports		    [1, 24]
		    Position		    [50, 65, 60, 670]
		    BackgroundColor	    "black"
		    ShowName		    off
		    Outputs		    "24"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay0_0"
		    SID			    "227"
		    Ports		    [1, 1]
		    Position		    [185, 70, 220, 90]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag0"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay0_1"
		    SID			    "228"
		    Ports		    [1, 1]
		    Position		    [345, 70, 380, 90]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag1"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay0_2"
		    SID			    "229"
		    Ports		    [1, 1]
		    Position		    [505, 70, 540, 90]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag2"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay0_3"
		    SID			    "230"
		    Ports		    [1, 1]
		    Position		    [665, 70, 700, 90]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag3"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay0_4"
		    SID			    "231"
		    Ports		    [1, 1]
		    Position		    [825, 70, 860, 90]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag4"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay0_5"
		    SID			    "232"
		    Ports		    [1, 1]
		    Position		    [985, 70, 1020, 90]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag5"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay10_0"
		    SID			    "233"
		    Ports		    [1, 1]
		    Position		    [185, 320, 220, 340]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag6"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay10_1"
		    SID			    "234"
		    Ports		    [1, 1]
		    Position		    [345, 320, 380, 340]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag7"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay10_2"
		    SID			    "235"
		    Ports		    [1, 1]
		    Position		    [505, 320, 540, 340]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag8"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay10_3"
		    SID			    "236"
		    Ports		    [1, 1]
		    Position		    [665, 320, 700, 340]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag9"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay10_4"
		    SID			    "237"
		    Ports		    [1, 1]
		    Position		    [825, 320, 860, 340]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag10"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay10_5"
		    SID			    "238"
		    Ports		    [1, 1]
		    Position		    [985, 320, 1020, 340]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag11"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay11_0"
		    SID			    "239"
		    Ports		    [1, 1]
		    Position		    [185, 345, 220, 365]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag12"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay11_1"
		    SID			    "240"
		    Ports		    [1, 1]
		    Position		    [345, 345, 380, 365]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag13"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay11_2"
		    SID			    "241"
		    Ports		    [1, 1]
		    Position		    [505, 345, 540, 365]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag14"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay11_3"
		    SID			    "242"
		    Ports		    [1, 1]
		    Position		    [665, 345, 700, 365]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag15"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay11_4"
		    SID			    "243"
		    Ports		    [1, 1]
		    Position		    [825, 345, 860, 365]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag16"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay11_5"
		    SID			    "244"
		    Ports		    [1, 1]
		    Position		    [985, 345, 1020, 365]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag17"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay12_0"
		    SID			    "245"
		    Ports		    [1, 1]
		    Position		    [185, 370, 220, 390]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag18"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay12_1"
		    SID			    "246"
		    Ports		    [1, 1]
		    Position		    [345, 370, 380, 390]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag19"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay12_2"
		    SID			    "247"
		    Ports		    [1, 1]
		    Position		    [505, 370, 540, 390]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag20"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay12_3"
		    SID			    "248"
		    Ports		    [1, 1]
		    Position		    [665, 370, 700, 390]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag21"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay12_4"
		    SID			    "249"
		    Ports		    [1, 1]
		    Position		    [825, 370, 860, 390]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag22"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay12_5"
		    SID			    "250"
		    Ports		    [1, 1]
		    Position		    [985, 370, 1020, 390]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag23"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay13_0"
		    SID			    "251"
		    Ports		    [1, 1]
		    Position		    [185, 395, 220, 415]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag24"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay13_1"
		    SID			    "252"
		    Ports		    [1, 1]
		    Position		    [345, 395, 380, 415]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag25"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay13_2"
		    SID			    "253"
		    Ports		    [1, 1]
		    Position		    [505, 395, 540, 415]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag26"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay13_3"
		    SID			    "254"
		    Ports		    [1, 1]
		    Position		    [665, 395, 700, 415]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag27"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay13_4"
		    SID			    "255"
		    Ports		    [1, 1]
		    Position		    [825, 395, 860, 415]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag28"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay13_5"
		    SID			    "256"
		    Ports		    [1, 1]
		    Position		    [985, 395, 1020, 415]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag29"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay14_0"
		    SID			    "257"
		    Ports		    [1, 1]
		    Position		    [185, 420, 220, 440]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag30"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay14_1"
		    SID			    "258"
		    Ports		    [1, 1]
		    Position		    [345, 420, 380, 440]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag31"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay14_2"
		    SID			    "259"
		    Ports		    [1, 1]
		    Position		    [505, 420, 540, 440]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag32"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay14_3"
		    SID			    "260"
		    Ports		    [1, 1]
		    Position		    [665, 420, 700, 440]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag33"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay14_4"
		    SID			    "261"
		    Ports		    [1, 1]
		    Position		    [825, 420, 860, 440]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag34"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay14_5"
		    SID			    "262"
		    Ports		    [1, 1]
		    Position		    [985, 420, 1020, 440]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag35"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay15_0"
		    SID			    "263"
		    Ports		    [1, 1]
		    Position		    [185, 445, 220, 465]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag36"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay15_1"
		    SID			    "264"
		    Ports		    [1, 1]
		    Position		    [345, 445, 380, 465]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag37"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay15_2"
		    SID			    "265"
		    Ports		    [1, 1]
		    Position		    [505, 445, 540, 465]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag38"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay15_3"
		    SID			    "266"
		    Ports		    [1, 1]
		    Position		    [665, 445, 700, 465]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag39"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay15_4"
		    SID			    "267"
		    Ports		    [1, 1]
		    Position		    [825, 445, 860, 465]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag40"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay15_5"
		    SID			    "268"
		    Ports		    [1, 1]
		    Position		    [985, 445, 1020, 465]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag41"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay16_0"
		    SID			    "269"
		    Ports		    [1, 1]
		    Position		    [185, 470, 220, 490]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag42"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay16_1"
		    SID			    "270"
		    Ports		    [1, 1]
		    Position		    [345, 470, 380, 490]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag43"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay16_2"
		    SID			    "271"
		    Ports		    [1, 1]
		    Position		    [505, 470, 540, 490]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag44"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay16_3"
		    SID			    "272"
		    Ports		    [1, 1]
		    Position		    [665, 470, 700, 490]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag45"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay16_4"
		    SID			    "273"
		    Ports		    [1, 1]
		    Position		    [825, 470, 860, 490]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag46"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay16_5"
		    SID			    "274"
		    Ports		    [1, 1]
		    Position		    [985, 470, 1020, 490]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag47"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay17_0"
		    SID			    "275"
		    Ports		    [1, 1]
		    Position		    [185, 495, 220, 515]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag48"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay17_1"
		    SID			    "276"
		    Ports		    [1, 1]
		    Position		    [345, 495, 380, 515]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag49"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay17_2"
		    SID			    "277"
		    Ports		    [1, 1]
		    Position		    [505, 495, 540, 515]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag50"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay17_3"
		    SID			    "278"
		    Ports		    [1, 1]
		    Position		    [665, 495, 700, 515]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag51"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay17_4"
		    SID			    "279"
		    Ports		    [1, 1]
		    Position		    [825, 495, 860, 515]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag52"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay17_5"
		    SID			    "280"
		    Ports		    [1, 1]
		    Position		    [985, 495, 1020, 515]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag53"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay18_0"
		    SID			    "281"
		    Ports		    [1, 1]
		    Position		    [185, 520, 220, 540]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag54"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay18_1"
		    SID			    "282"
		    Ports		    [1, 1]
		    Position		    [345, 520, 380, 540]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag55"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay18_2"
		    SID			    "283"
		    Ports		    [1, 1]
		    Position		    [505, 520, 540, 540]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag56"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay18_3"
		    SID			    "284"
		    Ports		    [1, 1]
		    Position		    [665, 520, 700, 540]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag57"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay18_4"
		    SID			    "285"
		    Ports		    [1, 1]
		    Position		    [825, 520, 860, 540]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag58"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay18_5"
		    SID			    "286"
		    Ports		    [1, 1]
		    Position		    [985, 520, 1020, 540]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag59"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay19_0"
		    SID			    "287"
		    Ports		    [1, 1]
		    Position		    [185, 545, 220, 565]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag60"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay19_1"
		    SID			    "288"
		    Ports		    [1, 1]
		    Position		    [345, 545, 380, 565]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag61"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay19_2"
		    SID			    "289"
		    Ports		    [1, 1]
		    Position		    [505, 545, 540, 565]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag62"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay19_3"
		    SID			    "290"
		    Ports		    [1, 1]
		    Position		    [665, 545, 700, 565]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag63"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay19_4"
		    SID			    "291"
		    Ports		    [1, 1]
		    Position		    [825, 545, 860, 565]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag64"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay19_5"
		    SID			    "292"
		    Ports		    [1, 1]
		    Position		    [985, 545, 1020, 565]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag65"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay1_0"
		    SID			    "293"
		    Ports		    [1, 1]
		    Position		    [185, 95, 220, 115]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag66"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay1_1"
		    SID			    "294"
		    Ports		    [1, 1]
		    Position		    [345, 95, 380, 115]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag67"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay1_2"
		    SID			    "295"
		    Ports		    [1, 1]
		    Position		    [505, 95, 540, 115]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag68"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay1_3"
		    SID			    "296"
		    Ports		    [1, 1]
		    Position		    [665, 95, 700, 115]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag69"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay1_4"
		    SID			    "297"
		    Ports		    [1, 1]
		    Position		    [825, 95, 860, 115]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag70"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay1_5"
		    SID			    "298"
		    Ports		    [1, 1]
		    Position		    [985, 95, 1020, 115]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag71"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay20_0"
		    SID			    "299"
		    Ports		    [1, 1]
		    Position		    [185, 570, 220, 590]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag72"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay20_1"
		    SID			    "300"
		    Ports		    [1, 1]
		    Position		    [345, 570, 380, 590]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag73"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay20_2"
		    SID			    "301"
		    Ports		    [1, 1]
		    Position		    [505, 570, 540, 590]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag74"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay20_3"
		    SID			    "302"
		    Ports		    [1, 1]
		    Position		    [665, 570, 700, 590]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag75"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay20_4"
		    SID			    "303"
		    Ports		    [1, 1]
		    Position		    [825, 570, 860, 590]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag76"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay20_5"
		    SID			    "304"
		    Ports		    [1, 1]
		    Position		    [985, 570, 1020, 590]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag77"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay21_0"
		    SID			    "305"
		    Ports		    [1, 1]
		    Position		    [185, 595, 220, 615]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag78"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay21_1"
		    SID			    "306"
		    Ports		    [1, 1]
		    Position		    [345, 595, 380, 615]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag79"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay21_2"
		    SID			    "307"
		    Ports		    [1, 1]
		    Position		    [505, 595, 540, 615]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag80"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay21_3"
		    SID			    "308"
		    Ports		    [1, 1]
		    Position		    [665, 595, 700, 615]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag81"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay21_4"
		    SID			    "309"
		    Ports		    [1, 1]
		    Position		    [825, 595, 860, 615]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag82"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay21_5"
		    SID			    "310"
		    Ports		    [1, 1]
		    Position		    [985, 595, 1020, 615]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag83"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay22_0"
		    SID			    "311"
		    Ports		    [1, 1]
		    Position		    [185, 620, 220, 640]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag84"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay22_1"
		    SID			    "312"
		    Ports		    [1, 1]
		    Position		    [345, 620, 380, 640]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag85"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay22_2"
		    SID			    "313"
		    Ports		    [1, 1]
		    Position		    [505, 620, 540, 640]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag86"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay22_3"
		    SID			    "314"
		    Ports		    [1, 1]
		    Position		    [665, 620, 700, 640]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag87"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay22_4"
		    SID			    "315"
		    Ports		    [1, 1]
		    Position		    [825, 620, 860, 640]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag88"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay22_5"
		    SID			    "316"
		    Ports		    [1, 1]
		    Position		    [985, 620, 1020, 640]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag89"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay23_0"
		    SID			    "317"
		    Ports		    [1, 1]
		    Position		    [185, 645, 220, 665]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag90"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay23_1"
		    SID			    "318"
		    Ports		    [1, 1]
		    Position		    [345, 645, 380, 665]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag91"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay23_2"
		    SID			    "319"
		    Ports		    [1, 1]
		    Position		    [505, 645, 540, 665]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag92"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay23_3"
		    SID			    "320"
		    Ports		    [1, 1]
		    Position		    [665, 645, 700, 665]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag93"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay23_4"
		    SID			    "321"
		    Ports		    [1, 1]
		    Position		    [825, 645, 860, 665]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag94"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay23_5"
		    SID			    "322"
		    Ports		    [1, 1]
		    Position		    [985, 645, 1020, 665]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag95"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay2_0"
		    SID			    "323"
		    Ports		    [1, 1]
		    Position		    [185, 120, 220, 140]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag96"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay2_1"
		    SID			    "324"
		    Ports		    [1, 1]
		    Position		    [345, 120, 380, 140]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag97"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay2_2"
		    SID			    "325"
		    Ports		    [1, 1]
		    Position		    [505, 120, 540, 140]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag98"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay2_3"
		    SID			    "326"
		    Ports		    [1, 1]
		    Position		    [665, 120, 700, 140]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag99"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay2_4"
		    SID			    "327"
		    Ports		    [1, 1]
		    Position		    [825, 120, 860, 140]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag100"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay2_5"
		    SID			    "328"
		    Ports		    [1, 1]
		    Position		    [985, 120, 1020, 140]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag101"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay3_0"
		    SID			    "329"
		    Ports		    [1, 1]
		    Position		    [185, 145, 220, 165]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag102"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay3_1"
		    SID			    "330"
		    Ports		    [1, 1]
		    Position		    [345, 145, 380, 165]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag103"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay3_2"
		    SID			    "331"
		    Ports		    [1, 1]
		    Position		    [505, 145, 540, 165]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag104"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay3_3"
		    SID			    "332"
		    Ports		    [1, 1]
		    Position		    [665, 145, 700, 165]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag105"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay3_4"
		    SID			    "333"
		    Ports		    [1, 1]
		    Position		    [825, 145, 860, 165]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag106"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay3_5"
		    SID			    "334"
		    Ports		    [1, 1]
		    Position		    [985, 145, 1020, 165]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag107"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay4_0"
		    SID			    "335"
		    Ports		    [1, 1]
		    Position		    [185, 170, 220, 190]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag108"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay4_1"
		    SID			    "336"
		    Ports		    [1, 1]
		    Position		    [345, 170, 380, 190]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag109"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay4_2"
		    SID			    "337"
		    Ports		    [1, 1]
		    Position		    [505, 170, 540, 190]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag110"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay4_3"
		    SID			    "338"
		    Ports		    [1, 1]
		    Position		    [665, 170, 700, 190]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag111"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay4_4"
		    SID			    "339"
		    Ports		    [1, 1]
		    Position		    [825, 170, 860, 190]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag112"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay4_5"
		    SID			    "340"
		    Ports		    [1, 1]
		    Position		    [985, 170, 1020, 190]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag113"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay5_0"
		    SID			    "341"
		    Ports		    [1, 1]
		    Position		    [185, 195, 220, 215]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag114"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay5_1"
		    SID			    "342"
		    Ports		    [1, 1]
		    Position		    [345, 195, 380, 215]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag115"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay5_2"
		    SID			    "343"
		    Ports		    [1, 1]
		    Position		    [505, 195, 540, 215]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag116"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay5_3"
		    SID			    "344"
		    Ports		    [1, 1]
		    Position		    [665, 195, 700, 215]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag117"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay5_4"
		    SID			    "345"
		    Ports		    [1, 1]
		    Position		    [825, 195, 860, 215]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag118"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay5_5"
		    SID			    "346"
		    Ports		    [1, 1]
		    Position		    [985, 195, 1020, 215]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag119"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay6_0"
		    SID			    "347"
		    Ports		    [1, 1]
		    Position		    [185, 220, 220, 240]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag120"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay6_1"
		    SID			    "348"
		    Ports		    [1, 1]
		    Position		    [345, 220, 380, 240]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag121"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay6_2"
		    SID			    "349"
		    Ports		    [1, 1]
		    Position		    [505, 220, 540, 240]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag122"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay6_3"
		    SID			    "350"
		    Ports		    [1, 1]
		    Position		    [665, 220, 700, 240]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag123"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay6_4"
		    SID			    "351"
		    Ports		    [1, 1]
		    Position		    [825, 220, 860, 240]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag124"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay6_5"
		    SID			    "352"
		    Ports		    [1, 1]
		    Position		    [985, 220, 1020, 240]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag125"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay7_0"
		    SID			    "353"
		    Ports		    [1, 1]
		    Position		    [185, 245, 220, 265]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag126"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay7_1"
		    SID			    "354"
		    Ports		    [1, 1]
		    Position		    [345, 245, 380, 265]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag127"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay7_2"
		    SID			    "355"
		    Ports		    [1, 1]
		    Position		    [505, 245, 540, 265]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag128"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay7_3"
		    SID			    "356"
		    Ports		    [1, 1]
		    Position		    [665, 245, 700, 265]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag129"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay7_4"
		    SID			    "357"
		    Ports		    [1, 1]
		    Position		    [825, 245, 860, 265]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag130"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay7_5"
		    SID			    "358"
		    Ports		    [1, 1]
		    Position		    [985, 245, 1020, 265]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag131"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay8_0"
		    SID			    "359"
		    Ports		    [1, 1]
		    Position		    [185, 270, 220, 290]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag132"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay8_1"
		    SID			    "360"
		    Ports		    [1, 1]
		    Position		    [345, 270, 380, 290]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag133"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay8_2"
		    SID			    "361"
		    Ports		    [1, 1]
		    Position		    [505, 270, 540, 290]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag134"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay8_3"
		    SID			    "362"
		    Ports		    [1, 1]
		    Position		    [665, 270, 700, 290]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag135"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay8_4"
		    SID			    "363"
		    Ports		    [1, 1]
		    Position		    [825, 270, 860, 290]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag136"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay8_5"
		    SID			    "364"
		    Ports		    [1, 1]
		    Position		    [985, 270, 1020, 290]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag137"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay9_0"
		    SID			    "365"
		    Ports		    [1, 1]
		    Position		    [185, 295, 220, 315]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag138"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay9_1"
		    SID			    "366"
		    Ports		    [1, 1]
		    Position		    [345, 295, 380, 315]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag139"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay9_2"
		    SID			    "367"
		    Ports		    [1, 1]
		    Position		    [505, 295, 540, 315]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag140"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay9_3"
		    SID			    "368"
		    Ports		    [1, 1]
		    Position		    [665, 295, 700, 315]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag141"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay9_4"
		    SID			    "369"
		    Ports		    [1, 1]
		    Position		    [825, 295, 860, 315]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag142"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "IntegerDelay9_5"
		    SID			    "370"
		    Ports		    [1, 1]
		    Position		    [985, 295, 1020, 315]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    UserDataPersistent	    on
		    UserData		    "DataTag143"
		    SourceBlock		    "simulink/Discrete/Integer Delay"
		    SourceType		    "Integer Delay"
		    NumDelays		    "1"
		    InputProcessing	    "Inherited"
		    vinit		    "0"
		    samptime		    "1"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "IntgImg1"
		    SID			    "371"
		    Ports		    [5, 5]
		    Position		    [100, 70, 145, 190]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "IntgImg1"
		    Location		    [549, 157, 957, 397]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "372"
		    Position		    [25, 28, 55, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "373"
		    Position		    [25, 83, 55, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    SID			    "374"
		    Position		    [25, 118, 55, 132]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "375"
		    Position		    [25, 158, 55, 172]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "376"
		    Position		    [25, 193, 55, 207]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum"
		    SID			    "377"
		    Ports		    [2, 1]
		    Position		    [100, 44, 130, 106]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(11)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    "378"
		    Ports		    [2, 1]
		    Position		    [160, 82, 190, 138]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(12)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum2"
		    SID			    "379"
		    Ports		    [2, 1]
		    Position		    [220, 119, 250, 181]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(12)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum3"
		    SID			    "380"
		    Ports		    [2, 1]
		    Position		    [280, 157, 310, 213]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(12)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "381"
		    Position		    [355, 28, 385, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "382"
		    Position		    [355, 68, 385, 82]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    SID			    "383"
		    Position		    [355, 103, 385, 117]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "384"
		    Position		    [355, 143, 385, 157]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out5"
		    SID			    "385"
		    Position		    [355, 178, 385, 192]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Sum"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum2"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Sum3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Sum2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Sum2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    DstBlock		    "Sum3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum3"
		    SrcPort		    1
		    DstBlock		    "Out5"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "IntgImg2"
		    SID			    "386"
		    Ports		    [5, 5]
		    Position		    [260, 169, 305, 291]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "IntgImg2"
		    Location		    [549, 157, 957, 397]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "387"
		    Position		    [25, 28, 55, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "388"
		    Position		    [25, 83, 55, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    SID			    "389"
		    Position		    [25, 118, 55, 132]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "390"
		    Position		    [25, 158, 55, 172]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "391"
		    Position		    [25, 193, 55, 207]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum"
		    SID			    "392"
		    Ports		    [2, 1]
		    Position		    [100, 44, 130, 106]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(12)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    "393"
		    Ports		    [2, 1]
		    Position		    [160, 82, 190, 138]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(13)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum2"
		    SID			    "394"
		    Ports		    [2, 1]
		    Position		    [220, 119, 250, 181]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(13)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum3"
		    SID			    "395"
		    Ports		    [2, 1]
		    Position		    [280, 157, 310, 213]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(13)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "396"
		    Position		    [355, 28, 385, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "397"
		    Position		    [355, 68, 385, 82]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    SID			    "398"
		    Position		    [355, 103, 385, 117]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "399"
		    Position		    [355, 143, 385, 157]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out5"
		    SID			    "400"
		    Position		    [355, 178, 385, 192]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum3"
		    SrcPort		    1
		    DstBlock		    "Out5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    DstBlock		    "Sum3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Sum2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Sum2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum2"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Sum3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "IntgImg3"
		    SID			    "401"
		    Ports		    [5, 5]
		    Position		    [420, 269, 465, 391]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "IntgImg3"
		    Location		    [549, 157, 957, 397]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "402"
		    Position		    [25, 28, 55, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "403"
		    Position		    [25, 83, 55, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    SID			    "404"
		    Position		    [25, 118, 55, 132]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "405"
		    Position		    [25, 158, 55, 172]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "406"
		    Position		    [25, 193, 55, 207]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum"
		    SID			    "407"
		    Ports		    [2, 1]
		    Position		    [100, 44, 130, 106]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(13)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    "408"
		    Ports		    [2, 1]
		    Position		    [160, 82, 190, 138]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(13)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum2"
		    SID			    "409"
		    Ports		    [2, 1]
		    Position		    [220, 119, 250, 181]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(14)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum3"
		    SID			    "410"
		    Ports		    [2, 1]
		    Position		    [280, 157, 310, 213]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(14)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "411"
		    Position		    [355, 28, 385, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "412"
		    Position		    [355, 68, 385, 82]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    SID			    "413"
		    Position		    [355, 103, 385, 117]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "414"
		    Position		    [355, 143, 385, 157]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out5"
		    SID			    "415"
		    Position		    [355, 178, 385, 192]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum3"
		    SrcPort		    1
		    DstBlock		    "Out5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    DstBlock		    "Sum3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Sum2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Sum2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum2"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Sum3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "IntgImg4"
		    SID			    "416"
		    Ports		    [5, 5]
		    Position		    [580, 369, 625, 491]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "IntgImg4"
		    Location		    [549, 157, 957, 397]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "417"
		    Position		    [25, 28, 55, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "418"
		    Position		    [25, 83, 55, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    SID			    "419"
		    Position		    [25, 118, 55, 132]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "420"
		    Position		    [25, 158, 55, 172]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "421"
		    Position		    [25, 193, 55, 207]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum"
		    SID			    "422"
		    Ports		    [2, 1]
		    Position		    [100, 44, 130, 106]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(14)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    "423"
		    Ports		    [2, 1]
		    Position		    [160, 82, 190, 138]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(14)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum2"
		    SID			    "424"
		    Ports		    [2, 1]
		    Position		    [220, 119, 250, 181]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(14)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum3"
		    SID			    "425"
		    Ports		    [2, 1]
		    Position		    [280, 157, 310, 213]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(14)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "426"
		    Position		    [355, 28, 385, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "427"
		    Position		    [355, 68, 385, 82]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    SID			    "428"
		    Position		    [355, 103, 385, 117]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "429"
		    Position		    [355, 143, 385, 157]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out5"
		    SID			    "430"
		    Position		    [355, 178, 385, 192]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum3"
		    SrcPort		    1
		    DstBlock		    "Out5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    DstBlock		    "Sum3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Sum2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Sum2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum2"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Sum3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "IntgImg5"
		    SID			    "431"
		    Ports		    [5, 5]
		    Position		    [740, 470, 785, 590]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "IntgImg5"
		    Location		    [549, 157, 957, 397]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "432"
		    Position		    [25, 28, 55, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "433"
		    Position		    [25, 83, 55, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    SID			    "434"
		    Position		    [25, 118, 55, 132]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "435"
		    Position		    [25, 158, 55, 172]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "436"
		    Position		    [25, 193, 55, 207]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum"
		    SID			    "437"
		    Ports		    [2, 1]
		    Position		    [100, 44, 130, 106]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(14)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    "438"
		    Ports		    [2, 1]
		    Position		    [160, 82, 190, 138]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(14)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum2"
		    SID			    "439"
		    Ports		    [2, 1]
		    Position		    [220, 119, 250, 181]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(14)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum3"
		    SID			    "440"
		    Ports		    [2, 1]
		    Position		    [280, 157, 310, 213]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(14)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "441"
		    Position		    [355, 28, 385, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "442"
		    Position		    [355, 68, 385, 82]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    SID			    "443"
		    Position		    [355, 103, 385, 117]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "444"
		    Position		    [355, 143, 385, 157]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out5"
		    SID			    "445"
		    Position		    [355, 178, 385, 192]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Sum3"
		    SrcPort		    1
		    DstBlock		    "Out5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    DstBlock		    "Sum3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Sum2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Sum2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum2"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Sum3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "IntgImg6"
		    SID			    "446"
		    Ports		    [4, 4]
		    Position		    [900, 563, 945, 672]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "IntgImg6"
		    Location		    [549, 157, 957, 397]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "447"
		    Position		    [25, 28, 55, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "448"
		    Position		    [25, 83, 55, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    SID			    "449"
		    Position		    [25, 118, 55, 132]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "450"
		    Position		    [25, 158, 55, 172]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum"
		    SID			    "451"
		    Ports		    [2, 1]
		    Position		    [100, 44, 130, 106]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(15)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    "452"
		    Ports		    [2, 1]
		    Position		    [160, 82, 190, 138]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(15)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum2"
		    SID			    "453"
		    Ports		    [2, 1]
		    Position		    [220, 119, 250, 181]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(15)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "454"
		    Position		    [355, 28, 385, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "455"
		    Position		    [355, 68, 385, 82]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    SID			    "456"
		    Position		    [355, 103, 385, 117]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "457"
		    Position		    [355, 143, 385, 157]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Sum2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Sum2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum2"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Sum"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Sum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    SID			    "458"
		    Ports		    [24, 1]
		    Position		    [1140, 55, 1150, 680]
		    ShowName		    off
		    Inputs		    "24"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "DOut24x15"
		    SID			    "459"
		    Position		    [1215, 363, 1245, 377]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "MeanBlkVal"
		    SID			    "460"
		    Position		    [1215, 683, 1245, 697]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "DIn24x10"
		    SrcPort		    1
		    Points		    [0, 320]
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    DstBlock		    "IntgImg1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    DstBlock		    "IntgImg1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    DstBlock		    "IntgImg1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    6
		    DstBlock		    "IntegerDelay5_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg1"
		    SrcPort		    3
		    DstBlock		    "IntegerDelay2_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay0_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "DOut24x15"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg1"
		    SrcPort		    2
		    DstBlock		    "IntegerDelay1_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay2_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay2_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay3_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay3_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay4_0"
		    SrcPort		    1
		    DstBlock		    "IntgImg2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    7
		    DstBlock		    "IntegerDelay6_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay0_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay0_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    8
		    DstBlock		    "IntegerDelay7_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    9
		    DstBlock		    "IntegerDelay8_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    10
		    DstBlock		    "IntegerDelay9_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    11
		    DstBlock		    "IntegerDelay10_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    12
		    DstBlock		    "IntegerDelay11_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    13
		    DstBlock		    "IntegerDelay12_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    14
		    DstBlock		    "IntegerDelay13_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    15
		    DstBlock		    "IntegerDelay14_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    16
		    DstBlock		    "IntegerDelay15_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    17
		    DstBlock		    "IntegerDelay16_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    18
		    DstBlock		    "IntegerDelay17_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    19
		    DstBlock		    "IntegerDelay18_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    20
		    DstBlock		    "IntegerDelay19_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    21
		    DstBlock		    "IntegerDelay20_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    22
		    DstBlock		    "IntegerDelay21_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    23
		    DstBlock		    "IntegerDelay22_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    24
		    DstBlock		    "IntegerDelay23_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay4_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay9_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay9_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay10_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay10_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay11_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay11_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay12_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay12_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay13_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay13_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay14_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay14_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay15_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay15_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay16_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay16_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay17_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay17_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay18_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay18_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay19_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay19_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay20_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay20_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay21_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay21_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay22_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay22_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay23_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay23_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    4
		    DstBlock		    "IntgImg1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    5
		    DstBlock		    "IntgImg1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "IntgImg1"
		    SrcPort		    4
		    DstBlock		    "IntegerDelay3_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg1"
		    SrcPort		    5
		    DstBlock		    "IntegerDelay4_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay1_0"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay1_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay5_0"
		    SrcPort		    1
		    DstBlock		    "IntgImg2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "IntegerDelay6_0"
		    SrcPort		    1
		    DstBlock		    "IntgImg2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "IntegerDelay7_0"
		    SrcPort		    1
		    DstBlock		    "IntgImg2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "IntegerDelay8_0"
		    SrcPort		    1
		    DstBlock		    "IntgImg2"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "IntgImg2"
		    SrcPort		    2
		    DstBlock		    "IntegerDelay5_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg2"
		    SrcPort		    3
		    DstBlock		    "IntegerDelay6_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg2"
		    SrcPort		    4
		    DstBlock		    "IntegerDelay7_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg2"
		    SrcPort		    5
		    DstBlock		    "IntegerDelay8_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay2_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay2_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay3_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay3_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay0_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay0_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay13_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay13_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay14_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay14_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay15_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay15_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay16_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay16_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay17_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay17_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay18_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay18_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay19_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay19_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay20_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay20_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay21_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay21_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay22_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay22_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay23_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay23_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay1_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay1_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay8_1"
		    SrcPort		    1
		    DstBlock		    "IntgImg3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay9_1"
		    SrcPort		    1
		    DstBlock		    "IntgImg3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "IntegerDelay10_1"
		    SrcPort		    1
		    DstBlock		    "IntgImg3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "IntegerDelay11_1"
		    SrcPort		    1
		    DstBlock		    "IntgImg3"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "IntegerDelay12_1"
		    SrcPort		    1
		    DstBlock		    "IntgImg3"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "IntegerDelay4_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay4_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay5_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay5_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay6_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay6_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay7_1"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay7_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay8_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg3"
		    SrcPort		    2
		    DstBlock		    "IntegerDelay9_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg3"
		    SrcPort		    3
		    DstBlock		    "IntegerDelay10_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg3"
		    SrcPort		    4
		    DstBlock		    "IntegerDelay11_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg3"
		    SrcPort		    5
		    DstBlock		    "IntegerDelay12_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay2_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay2_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay3_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay3_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay0_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay0_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay17_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay17_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay18_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay18_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay19_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay19_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay20_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay20_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay21_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay21_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay22_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay22_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay23_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay23_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay1_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay1_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay4_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay4_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay5_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay5_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay6_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay6_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay7_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay7_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay8_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay8_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay9_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay9_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay10_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay10_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay11_2"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay11_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay12_2"
		    SrcPort		    1
		    DstBlock		    "IntgImg4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay13_2"
		    SrcPort		    1
		    DstBlock		    "IntgImg4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "IntegerDelay14_2"
		    SrcPort		    1
		    DstBlock		    "IntgImg4"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "IntegerDelay15_2"
		    SrcPort		    1
		    DstBlock		    "IntgImg4"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "IntegerDelay16_2"
		    SrcPort		    1
		    DstBlock		    "IntgImg4"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "IntgImg4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay12_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg4"
		    SrcPort		    2
		    DstBlock		    "IntegerDelay13_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg4"
		    SrcPort		    3
		    DstBlock		    "IntegerDelay14_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg4"
		    SrcPort		    4
		    DstBlock		    "IntegerDelay15_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg4"
		    SrcPort		    5
		    DstBlock		    "IntegerDelay16_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay2_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay2_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay3_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay3_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay0_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay0_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay21_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay21_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay22_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay22_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay23_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay23_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay1_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay1_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay4_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay4_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay5_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay5_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay6_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay6_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay7_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay7_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay8_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay8_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay9_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay9_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay10_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay10_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay11_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay11_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay12_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay12_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay13_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay13_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay14_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay14_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay15_3"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay15_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay16_3"
		    SrcPort		    1
		    DstBlock		    "IntgImg5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay17_3"
		    SrcPort		    1
		    DstBlock		    "IntgImg5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "IntegerDelay18_3"
		    SrcPort		    1
		    DstBlock		    "IntgImg5"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "IntegerDelay19_3"
		    SrcPort		    1
		    DstBlock		    "IntgImg5"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "IntegerDelay20_3"
		    SrcPort		    1
		    DstBlock		    "IntgImg5"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "IntgImg5"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay16_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg5"
		    SrcPort		    2
		    DstBlock		    "IntegerDelay17_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg5"
		    SrcPort		    3
		    DstBlock		    "IntegerDelay18_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg5"
		    SrcPort		    4
		    DstBlock		    "IntegerDelay19_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg5"
		    SrcPort		    5
		    DstBlock		    "IntegerDelay20_4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay2_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay2_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay3_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay3_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay0_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay0_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay1_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay1_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay4_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay4_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay5_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay5_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay6_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay6_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay7_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay7_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay8_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay8_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay9_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay9_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay10_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay10_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay11_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay11_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay12_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay12_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay13_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay13_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay14_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay14_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay15_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay15_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay16_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay16_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay17_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay17_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay18_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay18_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay19_4"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay19_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay20_4"
		    SrcPort		    1
		    DstBlock		    "IntgImg6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay21_4"
		    SrcPort		    1
		    DstBlock		    "IntgImg6"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "IntegerDelay22_4"
		    SrcPort		    1
		    DstBlock		    "IntgImg6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "IntegerDelay23_4"
		    SrcPort		    1
		    DstBlock		    "IntgImg6"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "IntgImg6"
		    SrcPort		    1
		    DstBlock		    "IntegerDelay20_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg6"
		    SrcPort		    2
		    DstBlock		    "IntegerDelay21_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg6"
		    SrcPort		    3
		    DstBlock		    "IntegerDelay22_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntgImg6"
		    SrcPort		    4
		    DstBlock		    "IntegerDelay23_5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay0_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay1_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay2_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay3_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay4_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay5_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay6_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay7_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay8_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay9_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion11"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay10_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay11_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion12"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay12_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion17"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay13_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay14_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion18"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay15_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion20"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay16_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion19"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay17_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion21"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay19_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion22"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay18_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion23"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay20_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion24"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay21_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion15"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay22_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion14"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "IntegerDelay23_5"
		    SrcPort		    1
		    DstBlock		    "DataTypeConversion16"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion2"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion3"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion5"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion4"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion6"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion8"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion7"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion9"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    9
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion11"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    10
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion10"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    11
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion12"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    12
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion17"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    13
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion13"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    14
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion18"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    15
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion20"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    16
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion19"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    17
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion21"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    18
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion23"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    19
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion22"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    20
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion24"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    21
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion15"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    22
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion14"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    23
		    }
		    Line {
		    SrcBlock		    "DataTypeConversion16"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    24
		    }
		    Branch {
		    Points		    [0, 35]
		    DstBlock		    "MeanBlkVal"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "MeanBlkVal"
		  SID			  "461"
		  Position		  [720, 153, 750, 167]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "ValidNN"
		  SID			  "462"
		  Position		  [720, 98, 750, 112]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "DOut24x15"
		  SID			  "463"
		  Position		  [720, 43, 750, 57]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "HorzRunningSum"
		  SrcPort		  1
		  DstBlock		  "VerticalSum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "VerticalSum"
		  SrcPort		  2
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "TestValidNN"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "MeanBlkVal"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "VerticalSum"
		  SrcPort		  1
		  DstBlock		  "DOut24x15"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "TestValidNN"
		  SrcPort		  1
		  DstBlock		  "ValidNN"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DIn24x5"
		  SrcPort		  1
		  DstBlock		  "HorzRunningSum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "En"
		  SrcPort		  1
		  DstBlock		  "HorzRunningSum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Rst"
		  SrcPort		  1
		  DstBlock		  "HorzRunningSum"
		  DstPort		  3
		}
		Annotation {
		  Position		  [285, 79]
		}
		Annotation {
		  Position		  [265, 79]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CalcNNVariance"
	      SID		      "464"
	      Ports		      [3, 1]
	      Position		      [580, 23, 680, 87]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"CalcNNVariance"
		Location		[216, 126, 1343, 803]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"[0.752941, 0.752941, 0.752941]"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Rst"
		  SID			  "465"
		  Position		  [25, 51, 60, 69]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Lines24x15"
		  SID			  "466"
		  Position		  [25, 346, 60, 364]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "MeanBlkVal"
		  SID			  "467"
		  Position		  [25, 621, 60, 639]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "AccVar"
		  SID			  "468"
		  Ports			  [3, 1]
		  Position		  [505, 342, 605, 388]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Accumulator"
		  MaskDescription	  "Accumulates incoming data. On reset only the state is initialized, meaning that when the reset "
		  "is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to overcom"
		  "e the capacity of the accumulator."
		  MaskHelp		  "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		  MaskPromptString	  "Number of Bits"
		  MaskStyleString	  "edit"
		  MaskVariables		  "NBits=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskDisplay		  "disp( 'Acc Blk\\nBDelay = 0' )"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "19"
		  System {
		    Name		    "AccVar"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "469"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "470"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "471"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "472"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "473"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "473:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "473:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "473:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "473:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "473:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "473:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "473:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "473:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "474"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		  }
		}
		Block {
		  BlockType		  Sum
		  Name			  "AddVar"
		  SID			  "475"
		  Ports			  [12, 1]
		  Position		  [405, 108, 440, 592]
		  Inputs		  "++++++++++++"
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(14)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Clamp_u17"
		  SID			  "477"
		  Position		  [990, 343, 1030, 377]
		  OutDataTypeStr	  "uint(17)"
		  RndMeth		  "Floor"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant1"
		  SID			  "478"
		  Position		  [35, 22, 55, 38]
		  ShowName		  off
		  OutDataTypeStr	  "uint(1)"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant2"
		  SID			  "479"
		  Position		  [565, 312, 605, 338]
		  ShowName		  off
		  Value			  "838"
		  OutDataTypeStr	  "uint(10)"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant3"
		  SID			  "480"
		  Position		  [565, 577, 605, 603]
		  ShowName		  off
		  Value			  "419"
		  OutDataTypeStr	  "uint(9)"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "CounterModulo2"
		  SID			  "481"
		  Ports			  [3, 1]
		  Position		  [110, 22, 210, 68]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Accumulator"
		  MaskDescription	  "Accumulates incoming data. On reset only the state is initialized, meaning that when the reset "
		  "is asserted the first valid output will be available from the next clock.\nIt is user responsiblity not to overcom"
		  "e the capacity of the accumulator."
		  MaskHelp		  "web( ['E:\\Ilia\\Sightic\\MakeVerilog\\AccBlk\\', 'AccBlkHelp.htm'] )"
		  MaskPromptString	  "Number of Bits"
		  MaskStyleString	  "edit"
		  MaskVariables		  "NBits=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskDisplay		  "disp( 'Acc Blk\\nBDelay = 0' )"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "1"
		  System {
		    Name		    "CounterModulo2"
		    Location		    [342, 235, 576, 540]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "482"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "En"
		    SID			    "483"
		    Position		    [25, 213, 55, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    "484"
		    Position		    [25, 178, 55, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Adder"
		    SID			    "485"
		    Ports		    [2, 1]
		    Position		    [95, 26, 130, 79]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(NBits)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UDlyER"
		    SID			    "486"
		    Ports		    [3, 1]
		    Position		    [95, 112, 130, 148]
		    BlockMirror		    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Unit Delay Enabled Resettable"
		    MaskDescription	    "Normally, the output is the signal u delayed by one sample period.\nWhen the reset signal R"
		    " is true, the state is always set equal to the initial condition parameter.  This reset action is vectorized and"
		    " supports scalar expansion.\nWhen the enable signal is false, the block is disabled, and the state and output va"
		    "lues do not change except for resets.  The enable action is vectorized and supports scalar expansion."
		    MaskPromptString	    "Initial condition:|Sample time:"
		    MaskStyleString	    "edit,edit"
		    MaskVariables	    "vinit=@1;tsamp=@2;"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "dpoly(1,[1 0],'z')"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "0|-1"
		    MaskCapabilities	    "slmaskedcaps(gcbh)"
		    System {
		    Name		    "UDlyER"
		    Location		    [664, 223, 1141, 564]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "8"
		    Block {
		    BlockType		    Inport
		    Name		    "u"
		    SID			    "486:1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Data"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "E"
		    SID			    "486:2"
		    Position		    [15, 83, 45, 97]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Enable"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "R"
		    SID			    "486:3"
		    Position		    [15, 48, 45, 62]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "Reset"
		    PropagatedSignals	    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FixPt\nUnit Delay1"
		    SID			    "486:4"
		    Position		    [325, 100, 365, 140]
		    ShowName		    off
		    X0			    "vinit"
		    SampleTime		    "tsamp"
		    Port {
		    PortNumber		    1
		    Name		    "Xold"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ICond"
		    SID			    "486:5"
		    Position		    [155, 165, 195, 205]
		    Value		    "vinit"
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    Port {
		    PortNumber		    1
		    Name		    "IVal"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchEn"
		    SID			    "486:6"
		    Ports		    [3, 1]
		    Position		    [105, 73, 140, 167]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "SwitchRst"
		    SID			    "486:7"
		    Ports		    [3, 1]
		    Position		    [240, 21, 275, 219]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    Port {
		    PortNumber		    1
		    Name		    "Xnew"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y"
		    SID			    "486:8"
		    Position		    [415, 113, 445, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    Name		    "IVal"
		    Labels		    [0, 0]
		    SrcBlock		    "ICond"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    3
		    }
		    Line {
		    Name		    "Xnew"
		    Labels		    [0, 0]
		    SrcBlock		    "SwitchRst"
		    SrcPort		    1
		    DstBlock		    "FixPt\nUnit Delay1"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Xold"
		    Labels		    [0, 0]
		    SrcBlock		    "FixPt\nUnit Delay1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 0; 0, 130; -310, 0; 0, -130]
		    DstBlock		    "SwitchEn"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "y"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "Enable"
		    Labels		    [0, 0]
		    SrcBlock		    "E"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    1
		    }
		    Line {
		    Name		    "Data"
		    Labels		    [0, 0]
		    SrcBlock		    "u"
		    SrcPort		    1
		    DstBlock		    "SwitchEn"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SwitchEn"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    2
		    }
		    Line {
		    Name		    "Reset"
		    Labels		    [0, 0]
		    SrcBlock		    "R"
		    SrcPort		    1
		    DstBlock		    "SwitchRst"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "UnitDelayEnabledResettable"
		    Position		    [249, 292]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Acc"
		    SID			    "487"
		    Position		    [175, 48, 205, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "En"
		    SrcPort		    1
		    Points		    [100, 0; 0, -90]
		    DstBlock		    "UDlyER"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    Points		    [90, 0; 0, -45]
		    DstBlock		    "UDlyER"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    DstBlock		    "Adder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Adder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "UDlyER"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "UDlyER"
		    SrcPort		    1
		    Points		    [-15, 0; 0, -65]
		    DstBlock		    "Adder"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "AccumulatorBlock"
		    Position		    [114, 267]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		  }
		}
		Block {
		  BlockType		  Product
		  Name			  "Mult419"
		  SID			  "488"
		  Ports			  [2, 1]
		  Position		  [650, 568, 680, 652]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(24)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Mult838"
		  SID			  "489"
		  Ports			  [2, 1]
		  Position		  [650, 303, 680, 387]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(29)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product0"
		  SID			  "490"
		  Ports			  [2, 1]
		  Position		  [325, 119, 355, 141]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(10)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product1"
		  SID			  "491"
		  Ports			  [2, 1]
		  Position		  [325, 159, 355, 181]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(10)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product10"
		  SID			  "492"
		  Ports			  [2, 1]
		  Position		  [325, 519, 355, 541]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(10)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product11"
		  SID			  "493"
		  Ports			  [2, 1]
		  Position		  [325, 559, 355, 581]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(10)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product2"
		  SID			  "494"
		  Ports			  [2, 1]
		  Position		  [325, 199, 355, 221]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(10)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product3"
		  SID			  "495"
		  Ports			  [2, 1]
		  Position		  [325, 239, 355, 261]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(10)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product4"
		  SID			  "496"
		  Ports			  [2, 1]
		  Position		  [325, 279, 355, 301]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(10)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product5"
		  SID			  "497"
		  Ports			  [2, 1]
		  Position		  [325, 319, 355, 341]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(10)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product6"
		  SID			  "498"
		  Ports			  [2, 1]
		  Position		  [325, 359, 355, 381]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(10)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product7"
		  SID			  "499"
		  Ports			  [2, 1]
		  Position		  [325, 399, 355, 421]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(10)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product8"
		  SID			  "500"
		  Ports			  [2, 1]
		  Position		  [325, 439, 355, 461]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(10)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product9"
		  SID			  "501"
		  Ports			  [2, 1]
		  Position		  [325, 479, 355, 501]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(10)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ShiftRight12"
		  SID			  "502"
		  Ports			  [1, 1]
		  Position		  [725, 330, 780, 360]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[12 28]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ShiftRight15"
		  SID			  "503"
		  Ports			  [1, 1]
		  Position		  [725, 595, 780, 625]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[15 23]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Product
		  Name			  "SquareMean"
		  SID			  "504"
		  Ports			  [2, 1]
		  Position		  [825, 600, 855, 635]
		  InputSameDT		  off
		  OutDataTypeStr	  "uint(18)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "SubMean"
		  SID			  "476"
		  Ports			  [2, 1]
		  Position		  [910, 332, 945, 383]
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeStr	  "sint(19)"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Demux
		  Name			  "VarDemux"
		  SID			  "505"
		  Ports			  [1, 24]
		  Position		  [135, 119, 145, 591]
		  Outputs		  "24"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "VarMux0"
		  SID			  "506"
		  Ports			  [3, 1]
		  Position		  [240, 111, 270, 139]
		  DataPortOrder		  "Zero-based contiguous"
		  Inputs		  "2"
		  zeroidx		  on
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "VarMux1"
		  SID			  "507"
		  Ports			  [3, 1]
		  Position		  [240, 151, 270, 179]
		  DataPortOrder		  "Zero-based contiguous"
		  Inputs		  "2"
		  zeroidx		  on
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "VarMux10"
		  SID			  "508"
		  Ports			  [3, 1]
		  Position		  [240, 511, 270, 539]
		  DataPortOrder		  "Zero-based contiguous"
		  Inputs		  "2"
		  zeroidx		  on
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "VarMux11"
		  SID			  "509"
		  Ports			  [3, 1]
		  Position		  [240, 551, 270, 579]
		  DataPortOrder		  "Zero-based contiguous"
		  Inputs		  "2"
		  zeroidx		  on
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "VarMux2"
		  SID			  "510"
		  Ports			  [3, 1]
		  Position		  [240, 191, 270, 219]
		  DataPortOrder		  "Zero-based contiguous"
		  Inputs		  "2"
		  zeroidx		  on
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "VarMux3"
		  SID			  "511"
		  Ports			  [3, 1]
		  Position		  [240, 231, 270, 259]
		  DataPortOrder		  "Zero-based contiguous"
		  Inputs		  "2"
		  zeroidx		  on
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "VarMux4"
		  SID			  "512"
		  Ports			  [3, 1]
		  Position		  [240, 271, 270, 299]
		  DataPortOrder		  "Zero-based contiguous"
		  Inputs		  "2"
		  zeroidx		  on
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "VarMux5"
		  SID			  "513"
		  Ports			  [3, 1]
		  Position		  [240, 311, 270, 339]
		  DataPortOrder		  "Zero-based contiguous"
		  Inputs		  "2"
		  zeroidx		  on
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "VarMux6"
		  SID			  "514"
		  Ports			  [3, 1]
		  Position		  [240, 351, 270, 379]
		  DataPortOrder		  "Zero-based contiguous"
		  Inputs		  "2"
		  zeroidx		  on
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "VarMux7"
		  SID			  "515"
		  Ports			  [3, 1]
		  Position		  [240, 391, 270, 419]
		  DataPortOrder		  "Zero-based contiguous"
		  Inputs		  "2"
		  zeroidx		  on
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "VarMux8"
		  SID			  "516"
		  Ports			  [3, 1]
		  Position		  [240, 431, 270, 459]
		  DataPortOrder		  "Zero-based contiguous"
		  Inputs		  "2"
		  zeroidx		  on
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "VarMux9"
		  SID			  "517"
		  Ports			  [3, 1]
		  Position		  [240, 471, 270, 499]
		  DataPortOrder		  "Zero-based contiguous"
		  Inputs		  "2"
		  zeroidx		  on
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "SqVar"
		  SID			  "518"
		  Position		  [1075, 353, 1105, 367]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Rst"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "CounterModulo2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 25; 385, 0; 0, 295]
		    DstBlock		    "AccVar"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "CounterModulo2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "CounterModulo2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -15; 395, 0; 0, 350]
		    DstBlock		    "AccVar"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "CounterModulo2"
		  SrcPort		  1
		  Points		  [5, 0; 0, 70]
		  Branch {
		    DstBlock		    "VarMux0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40]
		    Branch {
		    DstBlock		    "VarMux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    DstBlock		    "VarMux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    DstBlock		    "VarMux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    DstBlock		    "VarMux4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    DstBlock		    "VarMux5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    DstBlock		    "VarMux6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    DstBlock		    "VarMux7"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    DstBlock		    "VarMux8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    DstBlock		    "VarMux9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    DstBlock		    "VarMux10"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "VarMux11"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "VarMux0"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Product0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Product0"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Product0"
		  SrcPort		  1
		  DstBlock		  "AddVar"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddVar"
		  SrcPort		  1
		  DstBlock		  "AccVar"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "MeanBlkVal"
		  SrcPort		  1
		  DstBlock		  "Mult419"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "SquareMean"
		  SrcPort		  1
		  Points		  [30, 0; 0, -250]
		  DstBlock		  "SubMean"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "SubMean"
		  SrcPort		  1
		  DstBlock		  "Clamp_u17"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Lines24x15"
		  SrcPort		  1
		  DstBlock		  "VarDemux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  1
		  DstBlock		  "VarMux0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  2
		  Points		  [0, -10]
		  DstBlock		  "VarMux0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  3
		  DstBlock		  "VarMux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  4
		  Points		  [0, -10]
		  DstBlock		  "VarMux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  5
		  DstBlock		  "VarMux2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  6
		  Points		  [0, -10]
		  DstBlock		  "VarMux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  7
		  DstBlock		  "VarMux3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  8
		  Points		  [0, -10]
		  DstBlock		  "VarMux3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  9
		  DstBlock		  "VarMux4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  10
		  Points		  [0, -10]
		  DstBlock		  "VarMux4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  11
		  DstBlock		  "VarMux5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  12
		  Points		  [0, -10]
		  DstBlock		  "VarMux5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  13
		  DstBlock		  "VarMux6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  14
		  Points		  [0, -10]
		  DstBlock		  "VarMux6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  15
		  DstBlock		  "VarMux7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  16
		  Points		  [0, -10]
		  DstBlock		  "VarMux7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  17
		  DstBlock		  "VarMux8"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  18
		  Points		  [0, -10]
		  DstBlock		  "VarMux8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  19
		  DstBlock		  "VarMux9"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  20
		  Points		  [0, -10]
		  DstBlock		  "VarMux9"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  21
		  DstBlock		  "VarMux10"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  22
		  Points		  [0, -10]
		  DstBlock		  "VarMux10"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  23
		  DstBlock		  "VarMux11"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "VarDemux"
		  SrcPort		  24
		  Points		  [0, -10]
		  DstBlock		  "VarMux11"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "VarMux1"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Product1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "VarMux2"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Product2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "VarMux3"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Product3"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "VarMux4"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Product4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Product4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "VarMux5"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Product5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Product5"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "VarMux6"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Product6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Product6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "VarMux7"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Product7"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Product7"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "VarMux8"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Product8"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Product8"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "VarMux9"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Product9"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Product9"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "VarMux10"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Product10"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Product10"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "VarMux11"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Product11"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Product11"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Product1"
		  SrcPort		  1
		  DstBlock		  "AddVar"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product2"
		  SrcPort		  1
		  DstBlock		  "AddVar"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Product3"
		  SrcPort		  1
		  DstBlock		  "AddVar"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Product4"
		  SrcPort		  1
		  DstBlock		  "AddVar"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Product5"
		  SrcPort		  1
		  DstBlock		  "AddVar"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Product6"
		  SrcPort		  1
		  DstBlock		  "AddVar"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Product7"
		  SrcPort		  1
		  DstBlock		  "AddVar"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "Product8"
		  SrcPort		  1
		  DstBlock		  "AddVar"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "Product9"
		  SrcPort		  1
		  DstBlock		  "AddVar"
		  DstPort		  10
		}
		Line {
		  SrcBlock		  "Product10"
		  SrcPort		  1
		  DstBlock		  "AddVar"
		  DstPort		  11
		}
		Line {
		  SrcBlock		  "Product11"
		  SrcPort		  1
		  DstBlock		  "AddVar"
		  DstPort		  12
		}
		Line {
		  SrcBlock		  "AccVar"
		  SrcPort		  1
		  DstBlock		  "Mult838"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Mult838"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult838"
		  SrcPort		  1
		  DstBlock		  "ShiftRight12"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ShiftRight12"
		  SrcPort		  1
		  DstBlock		  "SubMean"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Mult419"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult419"
		  SrcPort		  1
		  DstBlock		  "ShiftRight15"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ShiftRight15"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "SquareMean"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "SquareMean"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Clamp_u17"
		  SrcPort		  1
		  DstBlock		  "SqVar"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "CompToStrongTresh"
	      SID		      "520"
	      Ports		      [2, 1]
	      Position		      [1195, 366, 1220, 404]
	      Operator		      "<"
	      InputSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux1"
	      SID		      "530"
	      Ports		      [1, 4]
	      Position		      [565, 223, 575, 307]
	      BackgroundColor	      "black"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux2"
	      SID		      "531"
	      Ports		      [1, 4]
	      Position		      [565, 314, 575, 396]
	      BackgroundColor	      "black"
	      ShowName		      off
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "FaceDetectionControl"
	      SID		      "2614"
	      Ports		      [0, 14]
	      Position		      [20, 102, 240, 388]
	      ErrorFcn		      "Stateflow.Translate.translate"
	      PermitHierarchicalResolution "ExplicitOnly"
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Inline"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Stateflow"
	      MaskDescription	      "Embedded MATLAB block"
	      MaskSelfModifiable      on
	      MaskDisplay	      "bgColor = Simulink.Root.ColorString2Rgb(get_param(gcbh, 'BackgroundColor')); image(imread('p"
	      "rivate/eml_membrane_16.png','png','BackgroundColor',bgColor(1:3)),'center'); disp([10 10 'FaceDetCtrl']);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "normalized"
	      System {
		Name			"FaceDetectionControl"
		Location		[257, 457, 812, 717]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"59"
		SIDPrevWatermark	"37"
		Block {
		  BlockType		  Demux
		  Name			  " Demux "
		  SID			  "2614::35"
		  Ports			  [1, 1]
		  Position		  [270, 605, 320, 645]
		  Outputs		  "1"
		}
		Block {
		  BlockType		  Ground
		  Name			  " Ground "
		  SID			  "2614::59"
		  Position		  [20, 276, 40, 294]
		}
		Block {
		  BlockType		  S-Function
		  Name			  " SFunction "
		  SID			  "2614::34"
		  Tag			  "Stateflow S-Function FaceDet_x4 3"
		  Ports			  [1, 15]
		  Position		  [180, 125, 230, 445]
		  FunctionName		  "sf_sfun"
		  PortCounts		  "[1 15]"
		  EnableBusSupport	  on
		  Port {
		    PortNumber		    2
		    Name		    "En"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    3
		    Name		    "Rst"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    4
		    Name		    "LatchIdxLatch"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    5
		    Name		    "LatchIdxExt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    6
		    Name		    "NodeWeightsCtrlRdAdr"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    7
		    Name		    "NodeWeightsCtrlWrAdr"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    8
		    Name		    "NodeWeightsCtrlEn"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    9
		    Name		    "NodeWeightsExt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    10
		    Name		    "FeatureDataLatch"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    11
		    Name		    "FeatureDataExt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    12
		    Name		    "WeakTreshLatch"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    13
		    Name		    "WeakTreshExt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    14
		    Name		    "StrongTreshLatch"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    15
		    Name		    "StrongTreshExt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  " Terminator "
		  SID			  "2614::37"
		  Position		  [460, 616, 480, 634]
		}
		Block {
		  BlockType		  Outport
		  Name			  "En"
		  SID			  "2614::57"
		  Position		  [460, 101, 480, 119]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Rst"
		  SID			  "2614::58"
		  Position		  [460, 136, 480, 154]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "LatchIdxLatch"
		  SID			  "2614::45"
		  Position		  [460, 171, 480, 189]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "LatchIdxExt"
		  SID			  "2614::46"
		  Position		  [460, 206, 480, 224]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "NodeWeightsCtrlRdAdr"
		  SID			  "2614::48"
		  Position		  [460, 246, 480, 264]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "NodeWeightsCtrlWrAdr"
		  SID			  "2614::47"
		  Position		  [460, 281, 480, 299]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "NodeWeightsCtrlEn"
		  SID			  "2614::49"
		  Position		  [460, 316, 480, 334]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "NodeWeightsExt"
		  SID			  "2614::50"
		  Position		  [460, 351, 480, 369]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "FeatureDataLatch"
		  SID			  "2614::51"
		  Position		  [460, 386, 480, 404]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "FeatureDataExt"
		  SID			  "2614::52"
		  Position		  [460, 426, 480, 444]
		  Port			  "10"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "WeakTreshLatch"
		  SID			  "2614::53"
		  Position		  [460, 461, 480, 479]
		  Port			  "11"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "WeakTreshExt"
		  SID			  "2614::54"
		  Position		  [460, 496, 480, 514]
		  Port			  "12"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "StrongTreshLatch"
		  SID			  "2614::55"
		  Position		  [460, 531, 480, 549]
		  Port			  "13"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "StrongTreshExt"
		  SID			  "2614::56"
		  Position		  [460, 566, 480, 584]
		  Port			  "14"
		  IconDisplay		  "Port number"
		}
		Line {
		  Name			  "En"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  2
		  DstBlock		  "En"
		  DstPort		  1
		}
		Line {
		  Name			  "Rst"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  3
		  DstBlock		  "Rst"
		  DstPort		  1
		}
		Line {
		  Name			  "LatchIdxLatch"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  4
		  DstBlock		  "LatchIdxLatch"
		  DstPort		  1
		}
		Line {
		  Name			  "LatchIdxExt"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  5
		  DstBlock		  "LatchIdxExt"
		  DstPort		  1
		}
		Line {
		  Name			  "NodeWeightsCtrlRdAdr"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  6
		  DstBlock		  "NodeWeightsCtrlRdAdr"
		  DstPort		  1
		}
		Line {
		  Name			  "NodeWeightsCtrlWrAdr"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  7
		  DstBlock		  "NodeWeightsCtrlWrAdr"
		  DstPort		  1
		}
		Line {
		  Name			  "NodeWeightsCtrlEn"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  8
		  DstBlock		  "NodeWeightsCtrlEn"
		  DstPort		  1
		}
		Line {
		  Name			  "NodeWeightsExt"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  9
		  DstBlock		  "NodeWeightsExt"
		  DstPort		  1
		}
		Line {
		  Name			  "FeatureDataLatch"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  10
		  DstBlock		  "FeatureDataLatch"
		  DstPort		  1
		}
		Line {
		  Name			  "FeatureDataExt"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  11
		  DstBlock		  "FeatureDataExt"
		  DstPort		  1
		}
		Line {
		  Name			  "WeakTreshLatch"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  12
		  DstBlock		  "WeakTreshLatch"
		  DstPort		  1
		}
		Line {
		  Name			  "WeakTreshExt"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  13
		  DstBlock		  "WeakTreshExt"
		  DstPort		  1
		}
		Line {
		  Name			  "StrongTreshLatch"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  14
		  DstBlock		  "StrongTreshLatch"
		  DstPort		  1
		}
		Line {
		  Name			  "StrongTreshExt"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  15
		  DstBlock		  "StrongTreshExt"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  " Ground "
		  SrcPort		  1
		  DstBlock		  " SFunction "
		  DstPort		  1
		}
		Line {
		  SrcBlock		  " Demux "
		  SrcPort		  1
		  DstBlock		  " Terminator "
		  DstPort		  1
		}
		Line {
		  SrcBlock		  " SFunction "
		  SrcPort		  1
		  DstBlock		  " Demux "
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "FeatureCalcMachine0"
	      SID		      "3469"
	      Ports		      [6, 1]
	      Position		      [710, 167, 915, 258]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskDisplay	      "disp( 'BDelay = \\n' )"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"FeatureCalcMachine0"
		Location		[146, 120, 832, 666]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"[0.752941, 0.752941, 0.752941]"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "SqVar"
		  SID			  "3470"
		  Position		  [25, 206, 60, 224]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Lines24x15"
		  SID			  "3471"
		  Position		  [25, 56, 60, 74]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "LineIdxs"
		  SID			  "3472"
		  Position		  [25, 91, 60, 109]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "NodeWeights"
		  SID			  "3473"
		  Position		  [25, 126, 60, 144]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "FeatureData"
		  SID			  "3474"
		  Position		  [25, 321, 60, 339]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "WeakTresh"
		  SID			  "3475"
		  Position		  [25, 436, 60, 454]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "CalcFeatureVal"
		  SID			  "3476"
		  Ports			  [3, 1]
		  Position		  [230, 46, 365, 154]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskDisplay		  "disp( 'BDly = \\n\\n' )"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "CalcFeatureVal"
		    Location		    [212, 125, 1067, 570]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Lines24x15"
		    SID			    "3477"
		    Position		    [25, 26, 60, 44]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "LineIdxs"
		    SID			    "3478"
		    Position		    [25, 361, 60, 379]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "NodeWeights"
		    SID			    "3479"
		    Position		    [25, 396, 60, 414]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    SID			    "3480"
		    Ports		    [2, 1]
		    Position		    [525, 198, 560, 247]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv0_s3"
		    SID			    "3481"
		    Position		    [365, 58, 405, 92]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv0_u8"
		    SID			    "3482"
		    Position		    [165, 43, 205, 77]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv1_s3"
		    SID			    "3483"
		    Position		    [365, 138, 405, 172]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv1_u8"
		    SID			    "3484"
		    Position		    [165, 123, 205, 157]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv2_s3"
		    SID			    "3485"
		    Position		    [365, 228, 405, 262]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv2_u8"
		    SID			    "3486"
		    Position		    [165, 213, 205, 247]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv3_s3"
		    SID			    "3487"
		    Position		    [365, 298, 405, 332]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv3_u8"
		    SID			    "3488"
		    Position		    [165, 288, 205, 322]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DivideBy4"
		    SID			    "3489"
		    Ports		    [1, 1]
		    Position		    [685, 170, 740, 200]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 17]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "FeatureAdder"
		    SID			    "3490"
		    Ports		    [4, 1]
		    Position		    [605, 21, 640, 349]
		    Inputs		    "++++"
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(20)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "LineIdxDemux"
		    SID			    "3491"
		    Ports		    [1, 4]
		    Position		    [107, 340, 153, 350]
		    BlockRotation	    270
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "NodeWeightsDemux"
		    SID			    "3492"
		    Ports		    [1, 4]
		    Position		    [306, 375, 354, 385]
		    BlockRotation	    270
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt0"
		    SID			    "3493"
		    Ports		    [2, 1]
		    Position		    [445, 39, 475, 86]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt1"
		    SID			    "3494"
		    Ports		    [2, 1]
		    Position		    [445, 119, 475, 166]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt2"
		    SID			    "3495"
		    Ports		    [2, 1]
		    Position		    [445, 209, 475, 256]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt3"
		    SID			    "3496"
		    Ports		    [2, 1]
		    Position		    [445, 283, 475, 327]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine0"
		    SID			    "3497"
		    Ports		    [2, 1]
		    Position		    [245, 20, 280, 75]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine1"
		    SID			    "3498"
		    Ports		    [2, 1]
		    Position		    [245, 100, 280, 155]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine2"
		    SID			    "3499"
		    Ports		    [2, 1]
		    Position		    [245, 190, 280, 245]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine3"
		    SID			    "3500"
		    Ports		    [2, 1]
		    Position		    [245, 265, 280, 320]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ColFeatureVal"
		    SID			    "3501"
		    Position		    [785, 178, 815, 192]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "ProdWgt2"
		    SrcPort		    1
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Conv2_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Conv1_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Conv0_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "DivideBy4"
		    SrcPort		    1
		    DstBlock		    "ColFeatureVal"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv3_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    1
		    Points		    [0, -295]
		    DstBlock		    "Conv0_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    2
		    Points		    [0, -215]
		    DstBlock		    "Conv1_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    3
		    Points		    [0, -125]
		    DstBlock		    "Conv2_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    4
		    Points		    [0, -55]
		    DstBlock		    "Conv3_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeights"
		    SrcPort		    1
		    Points		    [265, 0]
		    DstBlock		    "NodeWeightsDemux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    3
		    Points		    [0, -105]
		    DstBlock		    "Conv2_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LineIdxs"
		    SrcPort		    1
		    Points		    [65, 0]
		    DstBlock		    "LineIdxDemux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Lines24x15"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    DstBlock		    "SelectLine0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "SelectLine1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 90]
		    Branch {
		    Points		    [0, 75]
		    DstBlock		    "SelectLine3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "SelectLine2"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "SelectLine3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv3_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    4
		    Points		    [0, -30]
		    DstBlock		    "Conv3_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SelectLine2"
		    SrcPort		    1
		    Points		    [140, 0]
		    Branch {
		    Points		    [0, -25; 80, 0; 0, 15]
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ProdWgt2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Conv2_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SelectLine1"
		    SrcPort		    1
		    DstBlock		    "ProdWgt1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv1_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    2
		    Points		    [0, -195]
		    DstBlock		    "Conv1_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SelectLine0"
		    SrcPort		    1
		    DstBlock		    "ProdWgt0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv0_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    1
		    Points		    [0, -275]
		    DstBlock		    "Conv0_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FeatureAdder"
		    SrcPort		    1
		    DstBlock		    "DivideBy4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ProdWgt3"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ProdWgt1"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ProdWgt0"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "Feature can't be bigger\nthan sfix18!!!"
		    Position		    [711, 156]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    }
		    Annotation {
		    Position		    [493, 58]
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "CalcFeatureWeight"
		  SID			  "3502"
		  Ports			  [4, 1]
		  Position		  [410, 39, 560, 506]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "CalcFeatureWeight"
		    Location		    [77, 241, 1141, 746]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "ColFeatureVal"
		    SID			    "3503"
		    Position		    [30, 233, 60, 247]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "SqVar"
		    SID			    "3504"
		    Position		    [30, 393, 60, 407]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "FeatureData"
		    SID			    "3505"
		    Position		    [30, 428, 60, 442]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "WeakTresh"
		    SID			    "3506"
		    Position		    [30, 358, 60, 372]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractBits5"
		    SID			    "3507"
		    Ports		    [1, 1]
		    Position		    [245, 110, 300, 140]
		    BlockMirror		    on
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 17]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractFeatureType"
		    SID			    "3508"
		    Ports		    [1, 1]
		    Position		    [135, 66, 200, 94]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 0]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractFeatureWeight"
		    SID			    "3509"
		    Ports		    [1, 1]
		    Position		    [135, 421, 200, 449]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[1 16]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractWeakTresh"
		    SID			    "3510"
		    Ports		    [1, 1]
		    Position		    [135, 351, 200, 379]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[1 24]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractWeakTreshParity"
		    SID			    "3511"
		    Ports		    [1, 1]
		    Position		    [135, 261, 200, 289]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 0]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FTNotZero"
		    SID			    "3512"
		    Ports		    [3, 1]
		    Position		    [785, 27, 820, 333]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "FeatureAdder"
		    SID			    "3513"
		    Ports		    [2, 1]
		    Position		    [255, 211, 290, 249]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(19)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FeatureVal"
		    SID			    "3514"
		    Position		    [255, 153, 290, 187]
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FilterAbove0"
		    SID			    "3515"
		    Ports		    [3, 1]
		    Position		    [705, 133, 735, 227]
		    NamePlacement	    "alternate"
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FilterAbove00"
		    SID			    "3516"
		    Ports		    [3, 1]
		    Position		    [900, 154, 935, 296]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FilterBelow0"
		    SID			    "3517"
		    Ports		    [3, 1]
		    Position		    [705, 233, 735, 327]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "GreatThanFeature"
		    SID			    "3518"
		    Ports		    [2, 1]
		    Position		    [440, 368, 465, 392]
		    ShowName		    off
		    Operator		    ">"
		    InputSameDT		    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "GreatThanZero"
		    SID			    "3519"
		    Ports		    [1, 1]
		    Position		    [440, 138, 465, 162]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    ">"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "LessThanFeature"
		    SID			    "3520"
		    Ports		    [2, 1]
		    Position		    [440, 398, 465, 422]
		    ShowName		    off
		    Operator		    "<"
		    InputSameDT		    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "LessThanZero"
		    SID			    "3521"
		    Ports		    [1, 1]
		    Position		    [440, 238, 465, 262]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "<"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator1"
		    SID			    "3522"
		    Ports		    [2, 1]
		    Position		    [535, 298, 560, 322]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    Operator		    "OR"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator2"
		    SID			    "3523"
		    Ports		    [2, 1]
		    Position		    [535, 268, 560, 292]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator3"
		    SID			    "3524"
		    Ports		    [1, 1]
		    Position		    [630, 168, 655, 192]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator4"
		    SID			    "3525"
		    Ports		    [1, 1]
		    Position		    [630, 198, 655, 222]
		    ShowName		    off
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator5"
		    SID			    "3526"
		    Ports		    [1, 1]
		    Position		    [440, 263, 465, 287]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWithSat1"
		    SID			    "3527"
		    Ports		    [2, 1]
		    Position		    [250, 348, 280, 417]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(32)"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWithSat2"
		    SID			    "3528"
		    Ports		    [2, 1]
		    Position		    [355, 162, 385, 193]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ShiftRight8"
		    SID			    "3529"
		    Ports		    [1, 1]
		    Position		    [320, 371, 385, 399]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[8 31]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Zero"
		    SID			    "3530"
		    Position		    [825, 210, 855, 240]
		    Value		    "0"
		    OutDataTypeStr	    "uint16"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "FinalFeatureWeight"
		    SID			    "3531"
		    Position		    [980, 218, 1010, 232]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "ExtractWeakTreshParity"
		    SrcPort		    1
		    DstBlock		    "LogicalOperator5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ExtractWeakTresh"
		    SrcPort		    1
		    DstBlock		    "ProdWithSat1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ExtractFeatureType"
		    SrcPort		    1
		    DstBlock		    "FTNotZero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ExtractFeatureWeight"
		    SrcPort		    1
		    Points		    [650, 0; 0, -165]
		    DstBlock		    "FilterAbove00"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ExtractBits5"
		    SrcPort		    1
		    Points		    [-30, 0; 0, 45]
		    DstBlock		    "FeatureVal"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ColFeatureVal"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FilterAbove00"
		    SrcPort		    1
		    DstBlock		    "FinalFeatureWeight"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FeatureData"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -355]
		    DstBlock		    "ExtractFeatureType"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ExtractFeatureWeight"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "SqVar"
		    SrcPort		    1
		    DstBlock		    "ProdWithSat1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "WeakTresh"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, -90]
		    DstBlock		    "ExtractWeakTreshParity"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ExtractWeakTresh"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "GreatThanFeature"
		    SrcPort		    1
		    Points		    [45, 0; 0, -65]
		    DstBlock		    "LogicalOperator1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LogicalOperator1"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "FilterBelow0"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "LogicalOperator3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "LogicalOperator2"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    DstBlock		    "FilterBelow0"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "LogicalOperator4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "LessThanFeature"
		    SrcPort		    1
		    Points		    [35, 0; 0, -125]
		    DstBlock		    "LogicalOperator2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LogicalOperator5"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "LogicalOperator1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "LogicalOperator2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "FTNotZero"
		    SrcPort		    1
		    DstBlock		    "FilterAbove00"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Zero"
		    SrcPort		    1
		    DstBlock		    "FilterAbove00"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LessThanZero"
		    SrcPort		    1
		    DstBlock		    "FilterBelow0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "GreatThanZero"
		    SrcPort		    1
		    DstBlock		    "FilterAbove0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LogicalOperator3"
		    SrcPort		    1
		    DstBlock		    "FilterAbove0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FilterAbove0"
		    SrcPort		    1
		    DstBlock		    "FTNotZero"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FilterBelow0"
		    SrcPort		    1
		    DstBlock		    "FTNotZero"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ProdWithSat1"
		    SrcPort		    1
		    DstBlock		    "ShiftRight8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ShiftRight8"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "GreatThanFeature"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "LessThanFeature"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "LogicalOperator4"
		    SrcPort		    1
		    DstBlock		    "FilterAbove0"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ProdWithSat2"
		    SrcPort		    1
		    Points		    [30, 0; 0, 195]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "LessThanFeature"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "GreatThanFeature"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "FeatureAdder"
		    SrcPort		    1
		    Points		    [30, 0; 0, -105]
		    DstBlock		    "ExtractBits5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FeatureVal"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 0; 0, 15]
		    Branch {
		    DstBlock		    "ProdWithSat2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "LessThanZero"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "ProdWithSat2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -20]
		    DstBlock		    "GreatThanZero"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 35; -80, 0; 0, 15]
		    DstBlock		    "FeatureAdder"
		    DstPort		    1
		    }
		    }
		    Annotation {
		    Name		    "Feature can't be bigger\nthan sfix18!!!"
		    Position		    [361, 116]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "ExtractBits1"
		  SID			  "3532"
		  Ports			  [1, 1]
		  Position		  [120, 120, 175, 150]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[0 2]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ExtractBits2"
		  SID			  "3533"
		  Ports			  [1, 1]
		  Position		  [120, 85, 175, 115]
		  NamePlacement		  "alternate"
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[0 4]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Outport
		  Name			  "FinalFeatureWeight"
		  SID			  "3534"
		  Position		  [605, 268, 635, 282]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "ExtractBits1"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureVal"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ExtractBits2"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureVal"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "SqVar"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "NodeWeights"
		  SrcPort		  1
		  DstBlock		  "ExtractBits1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LineIdxs"
		  SrcPort		  1
		  DstBlock		  "ExtractBits2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Lines24x15"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureVal"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CalcFeatureVal"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FeatureData"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "WeakTresh"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "CalcFeatureWeight"
		  SrcPort		  1
		  DstBlock		  "FinalFeatureWeight"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "FeatureCalcMachine1"
	      SID		      "2910"
	      Ports		      [6, 1]
	      Position		      [710, 277, 915, 368]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskDisplay	      "disp( 'BDelay = \\n' )"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"FeatureCalcMachine1"
		Location		[146, 120, 832, 666]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"[0.752941, 0.752941, 0.752941]"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "SqVar"
		  SID			  "2911"
		  Position		  [25, 206, 60, 224]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Lines24x15"
		  SID			  "2912"
		  Position		  [25, 56, 60, 74]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "LineIdxs"
		  SID			  "2913"
		  Position		  [25, 91, 60, 109]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "NodeWeights"
		  SID			  "2914"
		  Position		  [25, 126, 60, 144]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "FeatureData"
		  SID			  "2915"
		  Position		  [25, 321, 60, 339]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "WeakTresh"
		  SID			  "2916"
		  Position		  [25, 436, 60, 454]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "CalcFeatureVal"
		  SID			  "2917"
		  Ports			  [3, 1]
		  Position		  [230, 46, 365, 154]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskDisplay		  "disp( 'BDly = \\n\\n' )"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "CalcFeatureVal"
		    Location		    [212, 125, 1067, 570]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Lines24x15"
		    SID			    "2918"
		    Position		    [25, 26, 60, 44]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "LineIdxs"
		    SID			    "2919"
		    Position		    [25, 361, 60, 379]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "NodeWeights"
		    SID			    "2920"
		    Position		    [25, 396, 60, 414]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    SID			    "2921"
		    Ports		    [2, 1]
		    Position		    [525, 198, 560, 247]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv0_s3"
		    SID			    "2926"
		    Position		    [365, 58, 405, 92]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv0_u8"
		    SID			    "2922"
		    Position		    [165, 43, 205, 77]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv1_s3"
		    SID			    "2927"
		    Position		    [365, 138, 405, 172]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv1_u8"
		    SID			    "2923"
		    Position		    [165, 123, 205, 157]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv2_s3"
		    SID			    "2928"
		    Position		    [365, 228, 405, 262]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv2_u8"
		    SID			    "2924"
		    Position		    [165, 213, 205, 247]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv3_s3"
		    SID			    "2929"
		    Position		    [365, 298, 405, 332]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv3_u8"
		    SID			    "2925"
		    Position		    [165, 288, 205, 322]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DivideBy4"
		    SID			    "2938"
		    Ports		    [1, 1]
		    Position		    [685, 170, 740, 200]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 17]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "FeatureAdder"
		    SID			    "2939"
		    Ports		    [4, 1]
		    Position		    [605, 21, 640, 349]
		    Inputs		    "++++"
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(20)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "LineIdxDemux"
		    SID			    "2940"
		    Ports		    [1, 4]
		    Position		    [107, 340, 153, 350]
		    BlockRotation	    270
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "NodeWeightsDemux"
		    SID			    "2941"
		    Ports		    [1, 4]
		    Position		    [306, 375, 354, 385]
		    BlockRotation	    270
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt0"
		    SID			    "2942"
		    Ports		    [2, 1]
		    Position		    [445, 39, 475, 86]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt1"
		    SID			    "2943"
		    Ports		    [2, 1]
		    Position		    [445, 119, 475, 166]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt2"
		    SID			    "2944"
		    Ports		    [2, 1]
		    Position		    [445, 209, 475, 256]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt3"
		    SID			    "2945"
		    Ports		    [2, 1]
		    Position		    [445, 283, 475, 327]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine0"
		    SID			    "2946"
		    Ports		    [2, 1]
		    Position		    [245, 20, 280, 75]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine1"
		    SID			    "2947"
		    Ports		    [2, 1]
		    Position		    [245, 100, 280, 155]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine2"
		    SID			    "2948"
		    Ports		    [2, 1]
		    Position		    [245, 190, 280, 245]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine3"
		    SID			    "2949"
		    Ports		    [2, 1]
		    Position		    [245, 265, 280, 320]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ColFeatureVal"
		    SID			    "2950"
		    Position		    [785, 178, 815, 192]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "ProdWgt0"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ProdWgt1"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ProdWgt3"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "FeatureAdder"
		    SrcPort		    1
		    DstBlock		    "DivideBy4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    1
		    Points		    [0, -275]
		    DstBlock		    "Conv0_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv0_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SelectLine0"
		    SrcPort		    1
		    DstBlock		    "ProdWgt0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    2
		    Points		    [0, -195]
		    DstBlock		    "Conv1_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv1_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SelectLine1"
		    SrcPort		    1
		    DstBlock		    "ProdWgt1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv2_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SelectLine2"
		    SrcPort		    1
		    Points		    [140, 0]
		    Branch {
		    DstBlock		    "ProdWgt2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25; 80, 0; 0, 15]
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    4
		    Points		    [0, -30]
		    DstBlock		    "Conv3_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv3_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SelectLine3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Lines24x15"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 90]
		    Branch {
		    DstBlock		    "SelectLine2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 75]
		    DstBlock		    "SelectLine3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "SelectLine1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "SelectLine0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "LineIdxs"
		    SrcPort		    1
		    Points		    [65, 0]
		    DstBlock		    "LineIdxDemux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    3
		    Points		    [0, -105]
		    DstBlock		    "Conv2_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeights"
		    SrcPort		    1
		    Points		    [265, 0]
		    DstBlock		    "NodeWeightsDemux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    4
		    Points		    [0, -55]
		    DstBlock		    "Conv3_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    3
		    Points		    [0, -125]
		    DstBlock		    "Conv2_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    2
		    Points		    [0, -215]
		    DstBlock		    "Conv1_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    1
		    Points		    [0, -295]
		    DstBlock		    "Conv0_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv3_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "DivideBy4"
		    SrcPort		    1
		    DstBlock		    "ColFeatureVal"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv0_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Conv1_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Conv2_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ProdWgt2"
		    SrcPort		    1
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Annotation {
		    Position		    [493, 58]
		    }
		    Annotation {
		    Name		    "Feature can't be bigger\nthan sfix18!!!"
		    Position		    [711, 156]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "CalcFeatureWeight"
		  SID			  "2951"
		  Ports			  [4, 1]
		  Position		  [410, 39, 560, 506]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "CalcFeatureWeight"
		    Location		    [77, 241, 1141, 746]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "ColFeatureVal"
		    SID			    "2952"
		    Position		    [30, 233, 60, 247]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "SqVar"
		    SID			    "2953"
		    Position		    [30, 393, 60, 407]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "FeatureData"
		    SID			    "2954"
		    Position		    [30, 428, 60, 442]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "WeakTresh"
		    SID			    "2955"
		    Position		    [30, 358, 60, 372]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractBits5"
		    SID			    "2956"
		    Ports		    [1, 1]
		    Position		    [245, 110, 300, 140]
		    BlockMirror		    on
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 17]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractFeatureType"
		    SID			    "2957"
		    Ports		    [1, 1]
		    Position		    [135, 66, 200, 94]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 0]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractFeatureWeight"
		    SID			    "2958"
		    Ports		    [1, 1]
		    Position		    [135, 421, 200, 449]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[1 16]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractWeakTresh"
		    SID			    "2959"
		    Ports		    [1, 1]
		    Position		    [135, 351, 200, 379]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[1 24]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractWeakTreshParity"
		    SID			    "2960"
		    Ports		    [1, 1]
		    Position		    [135, 261, 200, 289]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 0]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FTNotZero"
		    SID			    "2961"
		    Ports		    [3, 1]
		    Position		    [785, 27, 820, 333]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "FeatureAdder"
		    SID			    "2962"
		    Ports		    [2, 1]
		    Position		    [255, 211, 290, 249]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(19)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FeatureVal"
		    SID			    "2963"
		    Position		    [255, 153, 290, 187]
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FilterAbove0"
		    SID			    "2964"
		    Ports		    [3, 1]
		    Position		    [705, 133, 735, 227]
		    NamePlacement	    "alternate"
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FilterAbove00"
		    SID			    "2965"
		    Ports		    [3, 1]
		    Position		    [900, 154, 935, 296]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FilterBelow0"
		    SID			    "2966"
		    Ports		    [3, 1]
		    Position		    [705, 233, 735, 327]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "GreatThanFeature"
		    SID			    "2967"
		    Ports		    [2, 1]
		    Position		    [440, 368, 465, 392]
		    ShowName		    off
		    Operator		    ">"
		    InputSameDT		    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "GreatThanZero"
		    SID			    "2968"
		    Ports		    [1, 1]
		    Position		    [440, 138, 465, 162]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    ">"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "LessThanFeature"
		    SID			    "2969"
		    Ports		    [2, 1]
		    Position		    [440, 398, 465, 422]
		    ShowName		    off
		    Operator		    "<"
		    InputSameDT		    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "LessThanZero"
		    SID			    "2970"
		    Ports		    [1, 1]
		    Position		    [440, 238, 465, 262]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "<"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator1"
		    SID			    "2971"
		    Ports		    [2, 1]
		    Position		    [535, 298, 560, 322]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    Operator		    "OR"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator2"
		    SID			    "2972"
		    Ports		    [2, 1]
		    Position		    [535, 268, 560, 292]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator3"
		    SID			    "2973"
		    Ports		    [1, 1]
		    Position		    [630, 168, 655, 192]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator4"
		    SID			    "2974"
		    Ports		    [1, 1]
		    Position		    [630, 198, 655, 222]
		    ShowName		    off
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator5"
		    SID			    "2975"
		    Ports		    [1, 1]
		    Position		    [440, 263, 465, 287]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWithSat1"
		    SID			    "2976"
		    Ports		    [2, 1]
		    Position		    [250, 348, 280, 417]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(32)"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWithSat2"
		    SID			    "2977"
		    Ports		    [2, 1]
		    Position		    [355, 162, 385, 193]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ShiftRight8"
		    SID			    "2978"
		    Ports		    [1, 1]
		    Position		    [320, 371, 385, 399]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[8 31]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Zero"
		    SID			    "2979"
		    Position		    [825, 210, 855, 240]
		    Value		    "0"
		    OutDataTypeStr	    "uint16"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "FinalFeatureWeight"
		    SID			    "2980"
		    Position		    [980, 218, 1010, 232]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "FeatureVal"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 35; -80, 0; 0, 15]
		    DstBlock		    "FeatureAdder"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, -20]
		    DstBlock		    "GreatThanZero"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ProdWithSat2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 15]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "LessThanZero"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ProdWithSat2"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "FeatureAdder"
		    SrcPort		    1
		    Points		    [30, 0; 0, -105]
		    DstBlock		    "ExtractBits5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ProdWithSat2"
		    SrcPort		    1
		    Points		    [30, 0; 0, 195]
		    Branch {
		    DstBlock		    "GreatThanFeature"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "LessThanFeature"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "LogicalOperator4"
		    SrcPort		    1
		    DstBlock		    "FilterAbove0"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ShiftRight8"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "LessThanFeature"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "GreatThanFeature"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "ProdWithSat1"
		    SrcPort		    1
		    DstBlock		    "ShiftRight8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FilterBelow0"
		    SrcPort		    1
		    DstBlock		    "FTNotZero"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "FilterAbove0"
		    SrcPort		    1
		    DstBlock		    "FTNotZero"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LogicalOperator3"
		    SrcPort		    1
		    DstBlock		    "FilterAbove0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "GreatThanZero"
		    SrcPort		    1
		    DstBlock		    "FilterAbove0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LessThanZero"
		    SrcPort		    1
		    DstBlock		    "FilterBelow0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Zero"
		    SrcPort		    1
		    DstBlock		    "FilterAbove00"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FTNotZero"
		    SrcPort		    1
		    DstBlock		    "FilterAbove00"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LogicalOperator5"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    DstBlock		    "LogicalOperator2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "LogicalOperator1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "LessThanFeature"
		    SrcPort		    1
		    Points		    [35, 0; 0, -125]
		    DstBlock		    "LogicalOperator2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LogicalOperator2"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "LogicalOperator4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "FilterBelow0"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "LogicalOperator1"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "LogicalOperator3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "FilterBelow0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "GreatThanFeature"
		    SrcPort		    1
		    Points		    [45, 0; 0, -65]
		    DstBlock		    "LogicalOperator1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "WeakTresh"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    DstBlock		    "ExtractWeakTresh"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -90]
		    DstBlock		    "ExtractWeakTreshParity"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "SqVar"
		    SrcPort		    1
		    DstBlock		    "ProdWithSat1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FeatureData"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "ExtractFeatureWeight"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -355]
		    DstBlock		    "ExtractFeatureType"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "FilterAbove00"
		    SrcPort		    1
		    DstBlock		    "FinalFeatureWeight"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ColFeatureVal"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ExtractBits5"
		    SrcPort		    1
		    Points		    [-30, 0; 0, 45]
		    DstBlock		    "FeatureVal"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ExtractFeatureWeight"
		    SrcPort		    1
		    Points		    [650, 0; 0, -165]
		    DstBlock		    "FilterAbove00"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ExtractFeatureType"
		    SrcPort		    1
		    DstBlock		    "FTNotZero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ExtractWeakTresh"
		    SrcPort		    1
		    DstBlock		    "ProdWithSat1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ExtractWeakTreshParity"
		    SrcPort		    1
		    DstBlock		    "LogicalOperator5"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "Feature can't be bigger\nthan sfix18!!!"
		    Position		    [361, 116]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "ExtractBits1"
		  SID			  "3467"
		  Ports			  [1, 1]
		  Position		  [120, 120, 175, 150]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[3 5]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ExtractBits2"
		  SID			  "3468"
		  Ports			  [1, 1]
		  Position		  [120, 85, 175, 115]
		  NamePlacement		  "alternate"
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[5 9]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Outport
		  Name			  "FinalFeatureWeight"
		  SID			  "2981"
		  Position		  [605, 268, 635, 282]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "CalcFeatureWeight"
		  SrcPort		  1
		  DstBlock		  "FinalFeatureWeight"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "WeakTresh"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "FeatureData"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "CalcFeatureVal"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Lines24x15"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureVal"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LineIdxs"
		  SrcPort		  1
		  DstBlock		  "ExtractBits2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "NodeWeights"
		  SrcPort		  1
		  DstBlock		  "ExtractBits1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "SqVar"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ExtractBits2"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureVal"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ExtractBits1"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureVal"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "FeatureCalcMachine2"
	      SID		      "3535"
	      Ports		      [6, 1]
	      Position		      [710, 387, 915, 478]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskDisplay	      "disp( 'BDelay = \\n' )"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"FeatureCalcMachine2"
		Location		[146, 120, 832, 666]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"[0.752941, 0.752941, 0.752941]"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "SqVar"
		  SID			  "3536"
		  Position		  [25, 206, 60, 224]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Lines24x15"
		  SID			  "3537"
		  Position		  [25, 56, 60, 74]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "LineIdxs"
		  SID			  "3538"
		  Position		  [25, 91, 60, 109]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "NodeWeights"
		  SID			  "3539"
		  Position		  [25, 126, 60, 144]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "FeatureData"
		  SID			  "3540"
		  Position		  [25, 321, 60, 339]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "WeakTresh"
		  SID			  "3541"
		  Position		  [25, 436, 60, 454]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "CalcFeatureVal"
		  SID			  "3542"
		  Ports			  [3, 1]
		  Position		  [230, 46, 365, 154]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskDisplay		  "disp( 'BDly = \\n\\n' )"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "CalcFeatureVal"
		    Location		    [212, 125, 1067, 570]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Lines24x15"
		    SID			    "3543"
		    Position		    [25, 26, 60, 44]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "LineIdxs"
		    SID			    "3544"
		    Position		    [25, 361, 60, 379]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "NodeWeights"
		    SID			    "3545"
		    Position		    [25, 396, 60, 414]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    SID			    "3546"
		    Ports		    [2, 1]
		    Position		    [525, 198, 560, 247]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv0_s3"
		    SID			    "3547"
		    Position		    [365, 58, 405, 92]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv0_u8"
		    SID			    "3548"
		    Position		    [165, 43, 205, 77]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv1_s3"
		    SID			    "3549"
		    Position		    [365, 138, 405, 172]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv1_u8"
		    SID			    "3550"
		    Position		    [165, 123, 205, 157]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv2_s3"
		    SID			    "3551"
		    Position		    [365, 228, 405, 262]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv2_u8"
		    SID			    "3552"
		    Position		    [165, 213, 205, 247]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv3_s3"
		    SID			    "3553"
		    Position		    [365, 298, 405, 332]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv3_u8"
		    SID			    "3554"
		    Position		    [165, 288, 205, 322]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DivideBy4"
		    SID			    "3555"
		    Ports		    [1, 1]
		    Position		    [685, 170, 740, 200]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 17]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "FeatureAdder"
		    SID			    "3556"
		    Ports		    [4, 1]
		    Position		    [605, 21, 640, 349]
		    Inputs		    "++++"
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(20)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "LineIdxDemux"
		    SID			    "3557"
		    Ports		    [1, 4]
		    Position		    [107, 340, 153, 350]
		    BlockRotation	    270
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "NodeWeightsDemux"
		    SID			    "3558"
		    Ports		    [1, 4]
		    Position		    [306, 375, 354, 385]
		    BlockRotation	    270
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt0"
		    SID			    "3559"
		    Ports		    [2, 1]
		    Position		    [445, 39, 475, 86]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt1"
		    SID			    "3560"
		    Ports		    [2, 1]
		    Position		    [445, 119, 475, 166]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt2"
		    SID			    "3561"
		    Ports		    [2, 1]
		    Position		    [445, 209, 475, 256]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt3"
		    SID			    "3562"
		    Ports		    [2, 1]
		    Position		    [445, 283, 475, 327]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine0"
		    SID			    "3563"
		    Ports		    [2, 1]
		    Position		    [245, 20, 280, 75]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine1"
		    SID			    "3564"
		    Ports		    [2, 1]
		    Position		    [245, 100, 280, 155]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine2"
		    SID			    "3565"
		    Ports		    [2, 1]
		    Position		    [245, 190, 280, 245]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine3"
		    SID			    "3566"
		    Ports		    [2, 1]
		    Position		    [245, 265, 280, 320]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ColFeatureVal"
		    SID			    "3567"
		    Position		    [785, 178, 815, 192]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "ProdWgt2"
		    SrcPort		    1
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Conv2_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Conv1_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Conv0_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "DivideBy4"
		    SrcPort		    1
		    DstBlock		    "ColFeatureVal"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv3_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    1
		    Points		    [0, -295]
		    DstBlock		    "Conv0_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    2
		    Points		    [0, -215]
		    DstBlock		    "Conv1_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    3
		    Points		    [0, -125]
		    DstBlock		    "Conv2_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    4
		    Points		    [0, -55]
		    DstBlock		    "Conv3_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeights"
		    SrcPort		    1
		    Points		    [265, 0]
		    DstBlock		    "NodeWeightsDemux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    3
		    Points		    [0, -105]
		    DstBlock		    "Conv2_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LineIdxs"
		    SrcPort		    1
		    Points		    [65, 0]
		    DstBlock		    "LineIdxDemux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Lines24x15"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    DstBlock		    "SelectLine0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "SelectLine1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 90]
		    Branch {
		    Points		    [0, 75]
		    DstBlock		    "SelectLine3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "SelectLine2"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "SelectLine3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv3_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    4
		    Points		    [0, -30]
		    DstBlock		    "Conv3_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SelectLine2"
		    SrcPort		    1
		    Points		    [140, 0]
		    Branch {
		    Points		    [0, -25; 80, 0; 0, 15]
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ProdWgt2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Conv2_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SelectLine1"
		    SrcPort		    1
		    DstBlock		    "ProdWgt1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv1_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    2
		    Points		    [0, -195]
		    DstBlock		    "Conv1_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SelectLine0"
		    SrcPort		    1
		    DstBlock		    "ProdWgt0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv0_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    1
		    Points		    [0, -275]
		    DstBlock		    "Conv0_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FeatureAdder"
		    SrcPort		    1
		    DstBlock		    "DivideBy4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ProdWgt3"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ProdWgt1"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ProdWgt0"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "Feature can't be bigger\nthan sfix18!!!"
		    Position		    [711, 156]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    }
		    Annotation {
		    Position		    [493, 58]
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "CalcFeatureWeight"
		  SID			  "3568"
		  Ports			  [4, 1]
		  Position		  [410, 39, 560, 506]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "CalcFeatureWeight"
		    Location		    [77, 241, 1141, 746]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "ColFeatureVal"
		    SID			    "3569"
		    Position		    [30, 233, 60, 247]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "SqVar"
		    SID			    "3570"
		    Position		    [30, 393, 60, 407]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "FeatureData"
		    SID			    "3571"
		    Position		    [30, 428, 60, 442]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "WeakTresh"
		    SID			    "3572"
		    Position		    [30, 358, 60, 372]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractBits5"
		    SID			    "3573"
		    Ports		    [1, 1]
		    Position		    [245, 110, 300, 140]
		    BlockMirror		    on
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 17]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractFeatureType"
		    SID			    "3574"
		    Ports		    [1, 1]
		    Position		    [135, 66, 200, 94]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 0]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractFeatureWeight"
		    SID			    "3575"
		    Ports		    [1, 1]
		    Position		    [135, 421, 200, 449]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[1 16]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractWeakTresh"
		    SID			    "3576"
		    Ports		    [1, 1]
		    Position		    [135, 351, 200, 379]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[1 24]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractWeakTreshParity"
		    SID			    "3577"
		    Ports		    [1, 1]
		    Position		    [135, 261, 200, 289]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 0]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FTNotZero"
		    SID			    "3578"
		    Ports		    [3, 1]
		    Position		    [785, 27, 820, 333]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "FeatureAdder"
		    SID			    "3579"
		    Ports		    [2, 1]
		    Position		    [255, 211, 290, 249]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(19)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FeatureVal"
		    SID			    "3580"
		    Position		    [255, 153, 290, 187]
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FilterAbove0"
		    SID			    "3581"
		    Ports		    [3, 1]
		    Position		    [705, 133, 735, 227]
		    NamePlacement	    "alternate"
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FilterAbove00"
		    SID			    "3582"
		    Ports		    [3, 1]
		    Position		    [900, 154, 935, 296]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FilterBelow0"
		    SID			    "3583"
		    Ports		    [3, 1]
		    Position		    [705, 233, 735, 327]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "GreatThanFeature"
		    SID			    "3584"
		    Ports		    [2, 1]
		    Position		    [440, 368, 465, 392]
		    ShowName		    off
		    Operator		    ">"
		    InputSameDT		    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "GreatThanZero"
		    SID			    "3585"
		    Ports		    [1, 1]
		    Position		    [440, 138, 465, 162]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    ">"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "LessThanFeature"
		    SID			    "3586"
		    Ports		    [2, 1]
		    Position		    [440, 398, 465, 422]
		    ShowName		    off
		    Operator		    "<"
		    InputSameDT		    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "LessThanZero"
		    SID			    "3587"
		    Ports		    [1, 1]
		    Position		    [440, 238, 465, 262]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "<"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator1"
		    SID			    "3588"
		    Ports		    [2, 1]
		    Position		    [535, 298, 560, 322]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    Operator		    "OR"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator2"
		    SID			    "3589"
		    Ports		    [2, 1]
		    Position		    [535, 268, 560, 292]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator3"
		    SID			    "3590"
		    Ports		    [1, 1]
		    Position		    [630, 168, 655, 192]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator4"
		    SID			    "3591"
		    Ports		    [1, 1]
		    Position		    [630, 198, 655, 222]
		    ShowName		    off
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator5"
		    SID			    "3592"
		    Ports		    [1, 1]
		    Position		    [440, 263, 465, 287]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWithSat1"
		    SID			    "3593"
		    Ports		    [2, 1]
		    Position		    [250, 348, 280, 417]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(32)"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWithSat2"
		    SID			    "3594"
		    Ports		    [2, 1]
		    Position		    [355, 162, 385, 193]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ShiftRight8"
		    SID			    "3595"
		    Ports		    [1, 1]
		    Position		    [320, 371, 385, 399]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[8 31]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Zero"
		    SID			    "3596"
		    Position		    [825, 210, 855, 240]
		    Value		    "0"
		    OutDataTypeStr	    "uint16"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "FinalFeatureWeight"
		    SID			    "3597"
		    Position		    [980, 218, 1010, 232]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "ExtractWeakTreshParity"
		    SrcPort		    1
		    DstBlock		    "LogicalOperator5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ExtractWeakTresh"
		    SrcPort		    1
		    DstBlock		    "ProdWithSat1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ExtractFeatureType"
		    SrcPort		    1
		    DstBlock		    "FTNotZero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ExtractFeatureWeight"
		    SrcPort		    1
		    Points		    [650, 0; 0, -165]
		    DstBlock		    "FilterAbove00"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ExtractBits5"
		    SrcPort		    1
		    Points		    [-30, 0; 0, 45]
		    DstBlock		    "FeatureVal"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ColFeatureVal"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FilterAbove00"
		    SrcPort		    1
		    DstBlock		    "FinalFeatureWeight"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FeatureData"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -355]
		    DstBlock		    "ExtractFeatureType"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ExtractFeatureWeight"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "SqVar"
		    SrcPort		    1
		    DstBlock		    "ProdWithSat1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "WeakTresh"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, -90]
		    DstBlock		    "ExtractWeakTreshParity"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ExtractWeakTresh"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "GreatThanFeature"
		    SrcPort		    1
		    Points		    [45, 0; 0, -65]
		    DstBlock		    "LogicalOperator1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LogicalOperator1"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "FilterBelow0"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "LogicalOperator3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "LogicalOperator2"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    DstBlock		    "FilterBelow0"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "LogicalOperator4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "LessThanFeature"
		    SrcPort		    1
		    Points		    [35, 0; 0, -125]
		    DstBlock		    "LogicalOperator2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LogicalOperator5"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "LogicalOperator1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "LogicalOperator2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "FTNotZero"
		    SrcPort		    1
		    DstBlock		    "FilterAbove00"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Zero"
		    SrcPort		    1
		    DstBlock		    "FilterAbove00"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LessThanZero"
		    SrcPort		    1
		    DstBlock		    "FilterBelow0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "GreatThanZero"
		    SrcPort		    1
		    DstBlock		    "FilterAbove0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LogicalOperator3"
		    SrcPort		    1
		    DstBlock		    "FilterAbove0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FilterAbove0"
		    SrcPort		    1
		    DstBlock		    "FTNotZero"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FilterBelow0"
		    SrcPort		    1
		    DstBlock		    "FTNotZero"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ProdWithSat1"
		    SrcPort		    1
		    DstBlock		    "ShiftRight8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ShiftRight8"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "GreatThanFeature"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "LessThanFeature"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "LogicalOperator4"
		    SrcPort		    1
		    DstBlock		    "FilterAbove0"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ProdWithSat2"
		    SrcPort		    1
		    Points		    [30, 0; 0, 195]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "LessThanFeature"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "GreatThanFeature"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "FeatureAdder"
		    SrcPort		    1
		    Points		    [30, 0; 0, -105]
		    DstBlock		    "ExtractBits5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FeatureVal"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 0; 0, 15]
		    Branch {
		    DstBlock		    "ProdWithSat2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "LessThanZero"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "ProdWithSat2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -20]
		    DstBlock		    "GreatThanZero"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 35; -80, 0; 0, 15]
		    DstBlock		    "FeatureAdder"
		    DstPort		    1
		    }
		    }
		    Annotation {
		    Name		    "Feature can't be bigger\nthan sfix18!!!"
		    Position		    [361, 116]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "ExtractBits1"
		  SID			  "3598"
		  Ports			  [1, 1]
		  Position		  [120, 120, 175, 150]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[6 8]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ExtractBits2"
		  SID			  "3599"
		  Ports			  [1, 1]
		  Position		  [120, 85, 175, 115]
		  NamePlacement		  "alternate"
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[10 14]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Outport
		  Name			  "FinalFeatureWeight"
		  SID			  "3600"
		  Position		  [605, 268, 635, 282]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "ExtractBits1"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureVal"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ExtractBits2"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureVal"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "SqVar"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "NodeWeights"
		  SrcPort		  1
		  DstBlock		  "ExtractBits1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LineIdxs"
		  SrcPort		  1
		  DstBlock		  "ExtractBits2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Lines24x15"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureVal"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CalcFeatureVal"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FeatureData"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "WeakTresh"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "CalcFeatureWeight"
		  SrcPort		  1
		  DstBlock		  "FinalFeatureWeight"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "FeatureCalcMachine3"
	      SID		      "3601"
	      Ports		      [6, 1]
	      Position		      [710, 497, 915, 588]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskDisplay	      "disp( 'BDelay = \\n' )"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"FeatureCalcMachine3"
		Location		[146, 120, 832, 666]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"[0.752941, 0.752941, 0.752941]"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "SqVar"
		  SID			  "3602"
		  Position		  [25, 206, 60, 224]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Lines24x15"
		  SID			  "3603"
		  Position		  [25, 56, 60, 74]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "LineIdxs"
		  SID			  "3604"
		  Position		  [25, 91, 60, 109]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "NodeWeights"
		  SID			  "3605"
		  Position		  [25, 126, 60, 144]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "FeatureData"
		  SID			  "3606"
		  Position		  [25, 321, 60, 339]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "WeakTresh"
		  SID			  "3607"
		  Position		  [25, 436, 60, 454]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "CalcFeatureVal"
		  SID			  "3608"
		  Ports			  [3, 1]
		  Position		  [230, 46, 365, 154]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskDisplay		  "disp( 'BDly = \\n\\n' )"
		  MaskIconFrame		  on
		  MaskIconOpaque	  off
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "CalcFeatureVal"
		    Location		    [212, 125, 1067, 570]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Lines24x15"
		    SID			    "3609"
		    Position		    [25, 26, 60, 44]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "LineIdxs"
		    SID			    "3610"
		    Position		    [25, 361, 60, 379]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "NodeWeights"
		    SID			    "3611"
		    Position		    [25, 396, 60, 414]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    SID			    "3612"
		    Ports		    [2, 1]
		    Position		    [525, 198, 560, 247]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv0_s3"
		    SID			    "3613"
		    Position		    [365, 58, 405, 92]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv0_u8"
		    SID			    "3614"
		    Position		    [165, 43, 205, 77]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv1_s3"
		    SID			    "3615"
		    Position		    [365, 138, 405, 172]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv1_u8"
		    SID			    "3616"
		    Position		    [165, 123, 205, 157]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv2_s3"
		    SID			    "3617"
		    Position		    [365, 228, 405, 262]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv2_u8"
		    SID			    "3618"
		    Position		    [165, 213, 205, 247]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv3_s3"
		    SID			    "3619"
		    Position		    [365, 298, 405, 332]
		    OutDataTypeStr	    "sint(3)"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Conv3_u8"
		    SID			    "3620"
		    Position		    [165, 288, 205, 322]
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DivideBy4"
		    SID			    "3621"
		    Ports		    [1, 1]
		    Position		    [685, 170, 740, 200]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 17]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "FeatureAdder"
		    SID			    "3622"
		    Ports		    [4, 1]
		    Position		    [605, 21, 640, 349]
		    Inputs		    "++++"
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(20)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "LineIdxDemux"
		    SID			    "3623"
		    Ports		    [1, 4]
		    Position		    [107, 340, 153, 350]
		    BlockRotation	    270
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "NodeWeightsDemux"
		    SID			    "3624"
		    Ports		    [1, 4]
		    Position		    [306, 375, 354, 385]
		    BlockRotation	    270
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt0"
		    SID			    "3625"
		    Ports		    [2, 1]
		    Position		    [445, 39, 475, 86]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt1"
		    SID			    "3626"
		    Ports		    [2, 1]
		    Position		    [445, 119, 475, 166]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt2"
		    SID			    "3627"
		    Ports		    [2, 1]
		    Position		    [445, 209, 475, 256]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWgt3"
		    SID			    "3628"
		    Ports		    [2, 1]
		    Position		    [445, 283, 475, 327]
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(18)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine0"
		    SID			    "3629"
		    Ports		    [2, 1]
		    Position		    [245, 20, 280, 75]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine1"
		    SID			    "3630"
		    Ports		    [2, 1]
		    Position		    [245, 100, 280, 155]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine2"
		    SID			    "3631"
		    Ports		    [2, 1]
		    Position		    [245, 190, 280, 245]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "SelectLine3"
		    SID			    "3632"
		    Ports		    [2, 1]
		    Position		    [245, 265, 280, 320]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ColFeatureVal"
		    SID			    "3633"
		    Position		    [785, 178, 815, 192]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "ProdWgt0"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ProdWgt1"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ProdWgt3"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "FeatureAdder"
		    SrcPort		    1
		    DstBlock		    "DivideBy4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    1
		    Points		    [0, -275]
		    DstBlock		    "Conv0_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv0_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SelectLine0"
		    SrcPort		    1
		    DstBlock		    "ProdWgt0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    2
		    Points		    [0, -195]
		    DstBlock		    "Conv1_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv1_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SelectLine1"
		    SrcPort		    1
		    DstBlock		    "ProdWgt1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv2_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SelectLine2"
		    SrcPort		    1
		    Points		    [140, 0]
		    Branch {
		    DstBlock		    "ProdWgt2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25; 80, 0; 0, 15]
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    4
		    Points		    [0, -30]
		    DstBlock		    "Conv3_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv3_u8"
		    SrcPort		    1
		    DstBlock		    "SelectLine3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SelectLine3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Lines24x15"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 90]
		    Branch {
		    DstBlock		    "SelectLine2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 75]
		    DstBlock		    "SelectLine3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "SelectLine1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "SelectLine0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "LineIdxs"
		    SrcPort		    1
		    Points		    [65, 0]
		    DstBlock		    "LineIdxDemux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LineIdxDemux"
		    SrcPort		    3
		    Points		    [0, -105]
		    DstBlock		    "Conv2_u8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeights"
		    SrcPort		    1
		    Points		    [265, 0]
		    DstBlock		    "NodeWeightsDemux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    4
		    Points		    [0, -55]
		    DstBlock		    "Conv3_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    3
		    Points		    [0, -125]
		    DstBlock		    "Conv2_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    2
		    Points		    [0, -215]
		    DstBlock		    "Conv1_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsDemux"
		    SrcPort		    1
		    Points		    [0, -295]
		    DstBlock		    "Conv0_s3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv3_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "DivideBy4"
		    SrcPort		    1
		    DstBlock		    "ColFeatureVal"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Conv0_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Conv1_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Conv2_s3"
		    SrcPort		    1
		    DstBlock		    "ProdWgt2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ProdWgt2"
		    SrcPort		    1
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Annotation {
		    Position		    [493, 58]
		    }
		    Annotation {
		    Name		    "Feature can't be bigger\nthan sfix18!!!"
		    Position		    [711, 156]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "CalcFeatureWeight"
		  SID			  "3634"
		  Ports			  [4, 1]
		  Position		  [410, 39, 560, 506]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "CalcFeatureWeight"
		    Location		    [77, 241, 1141, 746]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "ColFeatureVal"
		    SID			    "3635"
		    Position		    [30, 233, 60, 247]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "SqVar"
		    SID			    "3636"
		    Position		    [30, 393, 60, 407]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "FeatureData"
		    SID			    "3637"
		    Position		    [30, 428, 60, 442]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "WeakTresh"
		    SID			    "3638"
		    Position		    [30, 358, 60, 372]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractBits5"
		    SID			    "3639"
		    Ports		    [1, 1]
		    Position		    [245, 110, 300, 140]
		    BlockMirror		    on
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 17]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractFeatureType"
		    SID			    "3640"
		    Ports		    [1, 1]
		    Position		    [135, 66, 200, 94]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 0]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractFeatureWeight"
		    SID			    "3641"
		    Ports		    [1, 1]
		    Position		    [135, 421, 200, 449]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[1 16]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractWeakTresh"
		    SID			    "3642"
		    Ports		    [1, 1]
		    Position		    [135, 351, 200, 379]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[1 24]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ExtractWeakTreshParity"
		    SID			    "3643"
		    Ports		    [1, 1]
		    Position		    [135, 261, 200, 289]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[0 0]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FTNotZero"
		    SID			    "3644"
		    Ports		    [3, 1]
		    Position		    [785, 27, 820, 333]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "FeatureAdder"
		    SID			    "3645"
		    Ports		    [2, 1]
		    Position		    [255, 211, 290, 249]
		    ShowName		    off
		    InputSameDT		    off
		    OutDataTypeStr	    "sint(19)"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "FeatureVal"
		    SID			    "3646"
		    Position		    [255, 153, 290, 187]
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FilterAbove0"
		    SID			    "3647"
		    Ports		    [3, 1]
		    Position		    [705, 133, 735, 227]
		    NamePlacement	    "alternate"
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FilterAbove00"
		    SID			    "3648"
		    Ports		    [3, 1]
		    Position		    [900, 154, 935, 296]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "FilterBelow0"
		    SID			    "3649"
		    Ports		    [3, 1]
		    Position		    [705, 233, 735, 327]
		    DataPortOrder	    "Zero-based contiguous"
		    Inputs		    "2"
		    zeroidx		    on
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "GreatThanFeature"
		    SID			    "3650"
		    Ports		    [2, 1]
		    Position		    [440, 368, 465, 392]
		    ShowName		    off
		    Operator		    ">"
		    InputSameDT		    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "GreatThanZero"
		    SID			    "3651"
		    Ports		    [1, 1]
		    Position		    [440, 138, 465, 162]
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    ">"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "LessThanFeature"
		    SID			    "3652"
		    Ports		    [2, 1]
		    Position		    [440, 398, 465, 422]
		    ShowName		    off
		    Operator		    "<"
		    InputSameDT		    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "LessThanZero"
		    SID			    "3653"
		    Ports		    [1, 1]
		    Position		    [440, 238, 465, 262]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    relop		    "<"
		    LogicOutDataTypeMode    "boolean"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator1"
		    SID			    "3654"
		    Ports		    [2, 1]
		    Position		    [535, 298, 560, 322]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    Operator		    "OR"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator2"
		    SID			    "3655"
		    Ports		    [2, 1]
		    Position		    [535, 268, 560, 292]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator3"
		    SID			    "3656"
		    Ports		    [1, 1]
		    Position		    [630, 168, 655, 192]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator4"
		    SID			    "3657"
		    Ports		    [1, 1]
		    Position		    [630, 198, 655, 222]
		    ShowName		    off
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "LogicalOperator5"
		    SID			    "3658"
		    Ports		    [1, 1]
		    Position		    [440, 263, 465, 287]
		    NamePlacement	    "alternate"
		    ShowName		    off
		    Operator		    "NOT"
		    AllPortsSameDT	    off
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWithSat1"
		    SID			    "3659"
		    Ports		    [2, 1]
		    Position		    [250, 348, 280, 417]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint(32)"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ProdWithSat2"
		    SID			    "3660"
		    Ports		    [2, 1]
		    Position		    [355, 162, 385, 193]
		    InputSameDT		    off
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ShiftRight8"
		    SID			    "3661"
		    Ports		    [1, 1]
		    Position		    [320, 371, 385, 399]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Extract Bits"
		    SourceType		    "Extract Bits"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    bitsToExtract	    "Range of bits"
		    numBits		    "8"
		    bitIdxRange		    "[8 31]"
		    outScalingMode	    "Treat bit field as an integer"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Zero"
		    SID			    "3662"
		    Position		    [825, 210, 855, 240]
		    Value		    "0"
		    OutDataTypeStr	    "uint16"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "FinalFeatureWeight"
		    SID			    "3663"
		    Position		    [980, 218, 1010, 232]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "FeatureVal"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 35; -80, 0; 0, 15]
		    DstBlock		    "FeatureAdder"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, -20]
		    DstBlock		    "GreatThanZero"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ProdWithSat2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0; 0, 15]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "LessThanZero"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ProdWithSat2"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "FeatureAdder"
		    SrcPort		    1
		    Points		    [30, 0; 0, -105]
		    DstBlock		    "ExtractBits5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ProdWithSat2"
		    SrcPort		    1
		    Points		    [30, 0; 0, 195]
		    Branch {
		    DstBlock		    "GreatThanFeature"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "LessThanFeature"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "LogicalOperator4"
		    SrcPort		    1
		    DstBlock		    "FilterAbove0"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ShiftRight8"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "LessThanFeature"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "GreatThanFeature"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "ProdWithSat1"
		    SrcPort		    1
		    DstBlock		    "ShiftRight8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FilterBelow0"
		    SrcPort		    1
		    DstBlock		    "FTNotZero"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "FilterAbove0"
		    SrcPort		    1
		    DstBlock		    "FTNotZero"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LogicalOperator3"
		    SrcPort		    1
		    DstBlock		    "FilterAbove0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "GreatThanZero"
		    SrcPort		    1
		    DstBlock		    "FilterAbove0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LessThanZero"
		    SrcPort		    1
		    DstBlock		    "FilterBelow0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Zero"
		    SrcPort		    1
		    DstBlock		    "FilterAbove00"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FTNotZero"
		    SrcPort		    1
		    DstBlock		    "FilterAbove00"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LogicalOperator5"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    DstBlock		    "LogicalOperator2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "LogicalOperator1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "LessThanFeature"
		    SrcPort		    1
		    Points		    [35, 0; 0, -125]
		    DstBlock		    "LogicalOperator2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LogicalOperator2"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "LogicalOperator4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "FilterBelow0"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "LogicalOperator1"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "LogicalOperator3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "FilterBelow0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "GreatThanFeature"
		    SrcPort		    1
		    Points		    [45, 0; 0, -65]
		    DstBlock		    "LogicalOperator1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "WeakTresh"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    DstBlock		    "ExtractWeakTresh"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -90]
		    DstBlock		    "ExtractWeakTreshParity"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "SqVar"
		    SrcPort		    1
		    DstBlock		    "ProdWithSat1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FeatureData"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "ExtractFeatureWeight"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -355]
		    DstBlock		    "ExtractFeatureType"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "FilterAbove00"
		    SrcPort		    1
		    DstBlock		    "FinalFeatureWeight"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ColFeatureVal"
		    SrcPort		    1
		    DstBlock		    "FeatureAdder"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ExtractBits5"
		    SrcPort		    1
		    Points		    [-30, 0; 0, 45]
		    DstBlock		    "FeatureVal"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ExtractFeatureWeight"
		    SrcPort		    1
		    Points		    [650, 0; 0, -165]
		    DstBlock		    "FilterAbove00"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ExtractFeatureType"
		    SrcPort		    1
		    DstBlock		    "FTNotZero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ExtractWeakTresh"
		    SrcPort		    1
		    DstBlock		    "ProdWithSat1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ExtractWeakTreshParity"
		    SrcPort		    1
		    DstBlock		    "LogicalOperator5"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "Feature can't be bigger\nthan sfix18!!!"
		    Position		    [361, 116]
		    BackgroundColor	    "[0.752941, 0.752941, 0.752941]"
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "ExtractBits1"
		  SID			  "3664"
		  Ports			  [1, 1]
		  Position		  [120, 120, 175, 150]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[9 11]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ExtractBits2"
		  SID			  "3665"
		  Ports			  [1, 1]
		  Position		  [120, 85, 175, 115]
		  NamePlacement		  "alternate"
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract Bits"
		  SourceType		  "Extract Bits"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bitsToExtract		  "Range of bits"
		  numBits		  "8"
		  bitIdxRange		  "[15 19]"
		  outScalingMode	  "Treat bit field as an integer"
		}
		Block {
		  BlockType		  Outport
		  Name			  "FinalFeatureWeight"
		  SID			  "3666"
		  Position		  [605, 268, 635, 282]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "CalcFeatureWeight"
		  SrcPort		  1
		  DstBlock		  "FinalFeatureWeight"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "WeakTresh"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "FeatureData"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "CalcFeatureVal"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Lines24x15"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureVal"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LineIdxs"
		  SrcPort		  1
		  DstBlock		  "ExtractBits2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "NodeWeights"
		  SrcPort		  1
		  DstBlock		  "ExtractBits1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "SqVar"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureWeight"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ExtractBits2"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureVal"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ExtractBits1"
		  SrcPort		  1
		  DstBlock		  "CalcFeatureVal"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "MemBank"
	      SID		      "1748"
	      Ports		      [12, 5]
	      Position		      [310, 147, 495, 383]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskDisplay	      "disp( '            Memory Block\\n\\n' )"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"MemBank"
		Location		[673, 93, 1099, 607]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"[0.752941, 0.752941, 0.752941]"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "LineIdxsLatch"
		  SID			  "1749"
		  Position		  [45, 28, 75, 42]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "LineIdxsExt"
		  SID			  "1750"
		  Position		  [45, 58, 75, 72]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "NodeWeightsCtrlRdAdr"
		  SID			  "1751"
		  Position		  [45, 113, 75, 127]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "NodeWeightsCtrlWrAdr"
		  SID			  "2616"
		  Position		  [45, 143, 75, 157]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "NodeWeightsCtrlEn"
		  SID			  "1752"
		  Position		  [45, 173, 75, 187]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "NodeWeightsExt"
		  SID			  "1753"
		  Position		  [45, 203, 75, 217]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "FeatureDataLatch"
		  SID			  "1754"
		  Position		  [45, 258, 75, 272]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "FeatureDataExt"
		  SID			  "1755"
		  Position		  [45, 288, 75, 302]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "WeakTreshLatch"
		  SID			  "1756"
		  Position		  [45, 353, 75, 367]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "WeakTreshExt"
		  SID			  "1757"
		  Position		  [45, 383, 75, 397]
		  Port			  "10"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "StrongTreshLatch"
		  SID			  "1759"
		  Position		  [45, 458, 75, 472]
		  Port			  "11"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "StrongTreshExt"
		  SID			  "1758"
		  Position		  [45, 443, 75, 457]
		  NamePlacement		  "alternate"
		  Port			  "12"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "FeatureDataMem"
		  SID			  "1760"
		  Ports			  [2, 1]
		  Position		  [130, 249, 295, 311]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "FeatureDataMem"
		    Location		    [507, 244, 875, 501]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "FeatureDataLatch"
		    SID			    "1761"
		    Position		    [35, 58, 65, 72]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "FeatureDataExt"
		    SID			    "1762"
		    Position		    [35, 18, 65, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Comb4FeatureData"
		    SID			    "1763"
		    Ports		    [4, 1]
		    Position		    [230, 39, 240, 216]
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FeatureData0"
		    SID			    "1764"
		    Ports		    [2, 1]
		    Position		    [135, 42, 180, 73]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Additional Math\n& Discrete/Additional\nDiscrete/Unit Delay\nEnabled"
		    SourceType		    "Unit Delay Enabled"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    vinit		    "0"
		    tsamp		    "-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FeatureData1"
		    SID			    "1765"
		    Ports		    [2, 1]
		    Position		    [135, 87, 180, 118]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Additional Math\n& Discrete/Additional\nDiscrete/Unit Delay\nEnabled"
		    SourceType		    "Unit Delay Enabled"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    vinit		    "0"
		    tsamp		    "-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FeatureData2"
		    SID			    "1772"
		    Ports		    [2, 1]
		    Position		    [135, 132, 180, 163]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Additional Math\n& Discrete/Additional\nDiscrete/Unit Delay\nEnabled"
		    SourceType		    "Unit Delay Enabled"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    vinit		    "0"
		    tsamp		    "-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FeatureData3"
		    SID			    "1773"
		    Ports		    [2, 1]
		    Position		    [135, 177, 180, 208]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Additional Math\n& Discrete/Additional\nDiscrete/Unit Delay\nEnabled"
		    SourceType		    "Unit Delay Enabled"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    vinit		    "0"
		    tsamp		    "-1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "FeatureData"
		    SID			    "1780"
		    Position		    [305, 123, 335, 137]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "FeatureDataExt"
		    SrcPort		    1
		    Points		    [35, 0; 0, 25]
		    Branch {
		    DstBlock		    "FeatureData0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "FeatureData1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "FeatureData2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "FeatureData3"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "FeatureData0"
		    SrcPort		    1
		    DstBlock		    "Comb4FeatureData"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FeatureDataLatch"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    DstBlock		    "FeatureData0"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "FeatureData1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "FeatureData2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "FeatureData3"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Comb4FeatureData"
		    SrcPort		    1
		    DstBlock		    "FeatureData"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FeatureData1"
		    SrcPort		    1
		    DstBlock		    "Comb4FeatureData"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FeatureData2"
		    SrcPort		    1
		    DstBlock		    "Comb4FeatureData"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "FeatureData3"
		    SrcPort		    1
		    DstBlock		    "Comb4FeatureData"
		    DstPort		    4
		    }
		    Annotation {
		    Position		    [153, 96]
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "LineIdxsMem"
		  SID			  "1781"
		  Ports			  [2, 1]
		  Position		  [130, 18, 295, 82]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "LineIdxsMem"
		    Location		    [956, 130, 1294, 428]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "LineIdxsLatch"
		    SID			    "1782"
		    Position		    [25, 58, 55, 72]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "LineIdxsExt"
		    SID			    "1783"
		    Position		    [25, 18, 55, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Comb4LineIdxs"
		    SID			    "1784"
		    Ports		    [4, 1]
		    Position		    [220, 30, 230, 255]
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "LineIdxsBank0"
		    SID			    "1785"
		    Ports		    [2, 1]
		    Position		    [125, 42, 170, 73]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Additional Math\n& Discrete/Additional\nDiscrete/Unit Delay\nEnabled"
		    SourceType		    "Unit Delay Enabled"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    vinit		    "0"
		    tsamp		    "-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "LineIdxsBank1"
		    SID			    "1786"
		    Ports		    [2, 1]
		    Position		    [125, 97, 170, 128]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Additional Math\n& Discrete/Additional\nDiscrete/Unit Delay\nEnabled"
		    SourceType		    "Unit Delay Enabled"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    vinit		    "0"
		    tsamp		    "-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "LineIdxsBank2"
		    SID			    "1787"
		    Ports		    [2, 1]
		    Position		    [125, 152, 170, 183]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Additional Math\n& Discrete/Additional\nDiscrete/Unit Delay\nEnabled"
		    SourceType		    "Unit Delay Enabled"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    vinit		    "0"
		    tsamp		    "-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "LineIdxsBank3"
		    SID			    "1788"
		    Ports		    [2, 1]
		    Position		    [125, 207, 170, 238]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Additional Math\n& Discrete/Additional\nDiscrete/Unit Delay\nEnabled"
		    SourceType		    "Unit Delay Enabled"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    vinit		    "0"
		    tsamp		    "-1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "LineIdxs"
		    SID			    "1789"
		    Position		    [285, 138, 315, 152]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Comb4LineIdxs"
		    SrcPort		    1
		    DstBlock		    "LineIdxs"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LineIdxsLatch"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    DstBlock		    "LineIdxsBank0"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    DstBlock		    "LineIdxsBank1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    DstBlock		    "LineIdxsBank2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 55]
		    DstBlock		    "LineIdxsBank3"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "LineIdxsBank0"
		    SrcPort		    1
		    DstBlock		    "Comb4LineIdxs"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LineIdxsExt"
		    SrcPort		    1
		    Points		    [35, 0; 0, 25]
		    Branch {
		    DstBlock		    "LineIdxsBank0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    DstBlock		    "LineIdxsBank1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    DstBlock		    "LineIdxsBank2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55]
		    DstBlock		    "LineIdxsBank3"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "LineIdxsBank1"
		    SrcPort		    1
		    DstBlock		    "Comb4LineIdxs"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "LineIdxsBank3"
		    SrcPort		    1
		    DstBlock		    "Comb4LineIdxs"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "LineIdxsBank2"
		    SrcPort		    1
		    DstBlock		    "Comb4LineIdxs"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "NodeWeightsMem"
		  SID			  "1790"
		  Ports			  [4, 1]
		  Position		  [130, 107, 295, 223]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "NodeWeightsMem"
		    Location		    [86, 170, 594, 692]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "NodeWeightsCtrlRdAdr"
		    SID			    "1791"
		    Position		    [40, 68, 70, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "NodeWeightsCtrlWrAdr"
		    SID			    "2615"
		    Position		    [40, 153, 70, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "NodeWeightsCtrlEn"
		    SID			    "1792"
		    Position		    [40, 108, 70, 122]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "NodeWeightsExt"
		    SID			    "1793"
		    Position		    [40, 18, 70, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Comb4NodeWeights"
		    SID			    "1794"
		    Ports		    [4, 1]
		    Position		    [365, 52, 375, 443]
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "NodeWeightsBank0"
		    SID			    "1795"
		    Ports		    [4, 1]
		    Position		    [175, 68, 320, 142]
		    ErrorFcn		    "hdlblkmask_errfcn"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Dual-port RAM"
		    MaskDescription	    "This block simulates a dual-port RAM with registered address.\n\nThe read and write address"
		    " port width is limited to between 2 to 16 bits.\n\n"
		    MaskHelp		    "helpview([docroot '/toolbox/slhdlcoder/slhdlcoder_ug.map'],'HDL_dual_port_RAM');"
		    MaskPromptString	    "Address port width (2 to 16)"
		    MaskStyleString	    "edit"
		    MaskVariables	    "ram_size=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskInitialization	    "hdlblkmask_dpram;"
		    MaskDisplay		    "disp( 'DualPortRam' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "5"
		    System {
		    Name		    "NodeWeightsBank0"
		    Location		    [176, 493, 974, 861]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rd_addr"
		    SID			    "1796"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_din"
		    SID			    "1797"
		    Position		    [25, 163, 55, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_en"
		    SID			    "1798"
		    Position		    [360, 183, 390, 197]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_addr"
		    SID			    "1799"
		    Position		    [25, 198, 55, 212]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "1800"
		    Position		    [180, 192, 225, 218]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert1"
		    SID			    "1801"
		    Position		    [185, 37, 230, 63]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "1802"
		    Position		    [515, 173, 550, 207]
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "rd_addr_d"
		    SID			    "1803"
		    Position		    [105, 33, 140, 67]
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "1804"
		    Ports		    [2, 1]
		    Position		    [640, 181, 680, 219]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^ram_size"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "1805"
		    Position		    [430, 159, 460, 221]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "1806"
		    Ports		    [3, 1]
		    Position		    [270, 120, 350, 220]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rd_dout"
		    SID			    "1807"
		    Position		    [730, 193, 760, 207]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, -95; -345, 0; 0, 40]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -175, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "wr_din"
		    SrcPort		    1
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "wr_en"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "wr_addr"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rd_addr"
		    SrcPort		    1
		    DstBlock		    "rd_addr_d"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "rd_dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    Points		    [385, 0; 0, 160]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rd_addr_d"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "NodeWeightsBank1"
		    SID			    "1808"
		    Ports		    [4, 1]
		    Position		    [175, 163, 320, 237]
		    ErrorFcn		    "hdlblkmask_errfcn"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Dual-port RAM"
		    MaskDescription	    "This block simulates a dual-port RAM with registered address.\n\nThe read and write address"
		    " port width is limited to between 2 to 16 bits.\n\n"
		    MaskHelp		    "helpview([docroot '/toolbox/slhdlcoder/slhdlcoder_ug.map'],'HDL_dual_port_RAM');"
		    MaskPromptString	    "Address port width (2 to 16)"
		    MaskStyleString	    "edit"
		    MaskVariables	    "ram_size=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskInitialization	    "hdlblkmask_dpram;"
		    MaskDisplay		    "disp( 'DualPortRam' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "5"
		    System {
		    Name		    "NodeWeightsBank1"
		    Location		    [176, 493, 974, 861]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rd_addr"
		    SID			    "1809"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_din"
		    SID			    "1810"
		    Position		    [25, 163, 55, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_en"
		    SID			    "1811"
		    Position		    [360, 183, 390, 197]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_addr"
		    SID			    "1812"
		    Position		    [25, 198, 55, 212]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "1813"
		    Position		    [180, 192, 225, 218]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert1"
		    SID			    "1814"
		    Position		    [185, 37, 230, 63]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "1815"
		    Position		    [515, 173, 550, 207]
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "rd_addr_d"
		    SID			    "1816"
		    Position		    [105, 33, 140, 67]
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "1817"
		    Ports		    [2, 1]
		    Position		    [640, 181, 680, 219]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^ram_size"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "1818"
		    Position		    [430, 159, 460, 221]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "1819"
		    Ports		    [3, 1]
		    Position		    [270, 120, 350, 220]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rd_dout"
		    SID			    "1820"
		    Position		    [730, 193, 760, 207]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "rd_addr_d"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    Points		    [385, 0; 0, 160]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "rd_dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rd_addr"
		    SrcPort		    1
		    DstBlock		    "rd_addr_d"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_addr"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_en"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "wr_din"
		    SrcPort		    1
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 60; -175, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -95; -345, 0; 0, 40]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "NodeWeightsBank2"
		    SID			    "1821"
		    Ports		    [4, 1]
		    Position		    [175, 258, 320, 332]
		    ErrorFcn		    "hdlblkmask_errfcn"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Dual-port RAM"
		    MaskDescription	    "This block simulates a dual-port RAM with registered address.\n\nThe read and write address"
		    " port width is limited to between 2 to 16 bits.\n\n"
		    MaskHelp		    "helpview([docroot '/toolbox/slhdlcoder/slhdlcoder_ug.map'],'HDL_dual_port_RAM');"
		    MaskPromptString	    "Address port width (2 to 16)"
		    MaskStyleString	    "edit"
		    MaskVariables	    "ram_size=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskInitialization	    "hdlblkmask_dpram;"
		    MaskDisplay		    "disp( 'DualPortRam' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "5"
		    System {
		    Name		    "NodeWeightsBank2"
		    Location		    [176, 493, 974, 861]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rd_addr"
		    SID			    "1822"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_din"
		    SID			    "1823"
		    Position		    [25, 163, 55, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_en"
		    SID			    "1824"
		    Position		    [360, 183, 390, 197]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_addr"
		    SID			    "1825"
		    Position		    [25, 198, 55, 212]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "1826"
		    Position		    [180, 192, 225, 218]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert1"
		    SID			    "1827"
		    Position		    [185, 37, 230, 63]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "1828"
		    Position		    [515, 173, 550, 207]
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "rd_addr_d"
		    SID			    "1829"
		    Position		    [105, 33, 140, 67]
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "1830"
		    Ports		    [2, 1]
		    Position		    [640, 181, 680, 219]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^ram_size"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "1831"
		    Position		    [430, 159, 460, 221]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "1832"
		    Ports		    [3, 1]
		    Position		    [270, 120, 350, 220]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rd_dout"
		    SID			    "1833"
		    Position		    [730, 193, 760, 207]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, -95; -345, 0; 0, 40]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 60; -175, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "wr_din"
		    SrcPort		    1
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "wr_en"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "wr_addr"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rd_addr"
		    SrcPort		    1
		    DstBlock		    "rd_addr_d"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "rd_dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    Points		    [385, 0; 0, 160]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rd_addr_d"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "NodeWeightsBank3"
		    SID			    "1834"
		    Ports		    [4, 1]
		    Position		    [175, 353, 320, 427]
		    ErrorFcn		    "hdlblkmask_errfcn"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Dual-port RAM"
		    MaskDescription	    "This block simulates a dual-port RAM with registered address.\n\nThe read and write address"
		    " port width is limited to between 2 to 16 bits.\n\n"
		    MaskHelp		    "helpview([docroot '/toolbox/slhdlcoder/slhdlcoder_ug.map'],'HDL_dual_port_RAM');"
		    MaskPromptString	    "Address port width (2 to 16)"
		    MaskStyleString	    "edit"
		    MaskVariables	    "ram_size=@1;"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskInitialization	    "hdlblkmask_dpram;"
		    MaskDisplay		    "disp( 'DualPortRam' )"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "5"
		    System {
		    Name		    "NodeWeightsBank3"
		    Location		    [176, 493, 974, 861]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rd_addr"
		    SID			    "1835"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_din"
		    SID			    "1836"
		    Position		    [25, 163, 55, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_en"
		    SID			    "1837"
		    Position		    [360, 183, 390, 197]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_addr"
		    SID			    "1838"
		    Position		    [25, 198, 55, 212]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert"
		    SID			    "1839"
		    Position		    [180, 192, 225, 218]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "convert1"
		    SID			    "1840"
		    Position		    [185, 37, 230, 63]
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "ram"
		    SID			    "1841"
		    Position		    [515, 173, 550, 207]
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "rd_addr_d"
		    SID			    "1842"
		    Position		    [105, 33, 140, 67]
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select"
		    SID			    "1843"
		    Ports		    [2, 1]
		    Position		    [640, 181, 680, 219]
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "2^ram_size"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "[1 3]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "switch"
		    SID			    "1844"
		    Position		    [430, 159, 460, 221]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "wr_port"
		    SID			    "1845"
		    Ports		    [3, 1]
		    Position		    [270, 120, 350, 220]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (port)"
		    Indices		    "1"
		    OutputSizes		    "[1 1]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rd_dout"
		    SID			    "1846"
		    Position		    [730, 193, 760, 207]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "rd_addr_d"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    Points		    [385, 0; 0, 160]
		    DstBlock		    "select"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "convert"
		    SrcPort		    1
		    DstBlock		    "wr_port"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "select"
		    SrcPort		    1
		    DstBlock		    "rd_dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rd_addr"
		    SrcPort		    1
		    DstBlock		    "rd_addr_d"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_addr"
		    SrcPort		    1
		    DstBlock		    "convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_en"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "wr_din"
		    SrcPort		    1
		    DstBlock		    "wr_port"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ram"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 60; -175, 0; 0, -40]
		    DstBlock		    "switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "select"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -95; -345, 0; 0, 40]
		    DstBlock		    "wr_port"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "switch"
		    SrcPort		    1
		    DstBlock		    "ram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_port"
		    SrcPort		    1
		    DstBlock		    "switch"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "NodeWeights"
		    SID			    "1848"
		    Position		    [435, 243, 465, 257]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "NodeWeightsExt"
		    SrcPort		    1
		    Points		    [70, 0; 0, 70]
		    Branch {
		    DstBlock		    "NodeWeightsBank0"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 95]
		    Branch {
		    Points		    [0, 95]
		    Branch {
		    DstBlock		    "NodeWeightsBank2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "NodeWeightsBank3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "NodeWeightsBank1"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "NodeWeightsBank3"
		    SrcPort		    1
		    DstBlock		    "Comb4NodeWeights"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "NodeWeightsBank2"
		    SrcPort		    1
		    DstBlock		    "Comb4NodeWeights"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "NodeWeightsBank1"
		    SrcPort		    1
		    DstBlock		    "Comb4NodeWeights"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "NodeWeightsBank0"
		    SrcPort		    1
		    DstBlock		    "Comb4NodeWeights"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "NodeWeightsCtrlWrAdr"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, 70]
		    Branch {
		    Points		    [0, 0; 0, 95]
		    Branch {
		    DstBlock		    "NodeWeightsBank2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "NodeWeightsBank3"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "NodeWeightsBank1"
		    DstPort		    4
		    }
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "NodeWeightsBank0"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "NodeWeightsCtrlEn"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    Points		    [0, 95]
		    Branch {
		    Points		    [0, 95]
		    Branch {
		    DstBlock		    "NodeWeightsBank2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "NodeWeightsBank3"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "NodeWeightsBank1"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "NodeWeightsBank0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "NodeWeightsCtrlRdAdr"
		    SrcPort		    1
		    Points		    [80, 0]
		    Branch {
		    Points		    [0, 95]
		    Branch {
		    Points		    [0, 95]
		    Branch {
		    DstBlock		    "NodeWeightsBank2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "NodeWeightsBank3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "NodeWeightsBank1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "NodeWeightsBank0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Comb4NodeWeights"
		    SrcPort		    1
		    DstBlock		    "NodeWeights"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "StrongTreshReg"
		  SID			  "1849"
		  Ports			  [2, 1]
		  Position		  [190, 442, 235, 473]
		  LibraryVersion	  "1.236"
		  SourceBlock		  "simulink/Additional Math\n& Discrete/Additional\nDiscrete/Unit Delay\nEnabled"
		  SourceType		  "Unit Delay Enabled"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  vinit			  "0"
		  tsamp			  "-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "WeakTreshMem"
		  SID			  "1850"
		  Ports			  [2, 1]
		  Position		  [130, 343, 295, 407]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "WeakTreshMem"
		    Location		    [449, 215, 814, 469]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "[0.752941, 0.752941, 0.752941]"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "WeakTreshLatch"
		    SID			    "1851"
		    Position		    [35, 58, 65, 72]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "WeakTreshExt"
		    SID			    "1852"
		    Position		    [35, 18, 65, 32]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Comb4WeakTresh"
		    SID			    "1853"
		    Ports		    [4, 1]
		    Position		    [230, 39, 240, 216]
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "WeakTresh0"
		    SID			    "1854"
		    Ports		    [2, 1]
		    Position		    [135, 42, 180, 73]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Additional Math\n& Discrete/Additional\nDiscrete/Unit Delay\nEnabled"
		    SourceType		    "Unit Delay Enabled"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    vinit		    "0"
		    tsamp		    "-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "WeakTresh1"
		    SID			    "1855"
		    Ports		    [2, 1]
		    Position		    [135, 87, 180, 118]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Additional Math\n& Discrete/Additional\nDiscrete/Unit Delay\nEnabled"
		    SourceType		    "Unit Delay Enabled"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    vinit		    "0"
		    tsamp		    "-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "WeakTresh2"
		    SID			    "1862"
		    Ports		    [2, 1]
		    Position		    [135, 132, 180, 163]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Additional Math\n& Discrete/Additional\nDiscrete/Unit Delay\nEnabled"
		    SourceType		    "Unit Delay Enabled"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    vinit		    "0"
		    tsamp		    "-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "WeakTresh3"
		    SID			    "1863"
		    Ports		    [2, 1]
		    Position		    [135, 177, 180, 208]
		    LibraryVersion	    "1.236"
		    SourceBlock		    "simulink/Additional Math\n& Discrete/Additional\nDiscrete/Unit Delay\nEnabled"
		    SourceType		    "Unit Delay Enabled"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    vinit		    "0"
		    tsamp		    "-1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "WeakTresh"
		    SID			    "1870"
		    Position		    [305, 123, 335, 137]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "WeakTresh3"
		    SrcPort		    1
		    DstBlock		    "Comb4WeakTresh"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "WeakTresh2"
		    SrcPort		    1
		    DstBlock		    "Comb4WeakTresh"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "WeakTresh1"
		    SrcPort		    1
		    DstBlock		    "Comb4WeakTresh"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Comb4WeakTresh"
		    SrcPort		    1
		    DstBlock		    "WeakTresh"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "WeakTreshLatch"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "WeakTresh2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "WeakTresh3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "WeakTresh1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "WeakTresh0"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "WeakTresh0"
		    SrcPort		    1
		    DstBlock		    "Comb4WeakTresh"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "WeakTreshExt"
		    SrcPort		    1
		    Points		    [35, 0; 0, 25]
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "WeakTresh2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "WeakTresh3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "WeakTresh1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "WeakTresh0"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "LineIdxs"
		  SID			  "1871"
		  Position		  [360, 43, 390, 57]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "NodeWeights"
		  SID			  "1872"
		  Position		  [360, 158, 390, 172]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "FeatureData"
		  SID			  "1873"
		  Position		  [360, 273, 390, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "StrongTresh"
		  SID			  "1874"
		  Position		  [360, 453, 390, 467]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "WeakTresh"
		  SID			  "1875"
		  Position		  [360, 368, 390, 382]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "LineIdxsLatch"
		  SrcPort		  1
		  DstBlock		  "LineIdxsMem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LineIdxsExt"
		  SrcPort		  1
		  DstBlock		  "LineIdxsMem"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "LineIdxsMem"
		  SrcPort		  1
		  DstBlock		  "LineIdxs"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "NodeWeightsCtrlRdAdr"
		  SrcPort		  1
		  DstBlock		  "NodeWeightsMem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "NodeWeightsExt"
		  SrcPort		  1
		  DstBlock		  "NodeWeightsMem"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "NodeWeightsMem"
		  SrcPort		  1
		  DstBlock		  "NodeWeights"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FeatureDataMem"
		  SrcPort		  1
		  DstBlock		  "FeatureData"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FeatureDataLatch"
		  SrcPort		  1
		  DstBlock		  "FeatureDataMem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FeatureDataExt"
		  SrcPort		  1
		  DstBlock		  "FeatureDataMem"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "WeakTreshMem"
		  SrcPort		  1
		  DstBlock		  "WeakTresh"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "WeakTreshLatch"
		  SrcPort		  1
		  DstBlock		  "WeakTreshMem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "WeakTreshExt"
		  SrcPort		  1
		  DstBlock		  "WeakTreshMem"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "StrongTreshReg"
		  SrcPort		  1
		  DstBlock		  "StrongTresh"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "NodeWeightsCtrlEn"
		  SrcPort		  1
		  DstBlock		  "NodeWeightsMem"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "StrongTreshLatch"
		  SrcPort		  1
		  DstBlock		  "StrongTreshReg"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "StrongTreshExt"
		  SrcPort		  1
		  DstBlock		  "StrongTreshReg"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "NodeWeightsCtrlWrAdr"
		  SrcPort		  1
		  DstBlock		  "NodeWeightsMem"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "ValidNNTerm"
	      SID		      "1876"
	      Position		      [515, 85, 535, 105]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Result"
	      SID		      "1877"
	      Position		      [1270, 378, 1300, 392]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "DIn24x5"
	      SrcPort		      1
	      Points		      [275, 0]
	      Branch {
		DstBlock		"CalcIntegralImg"
		DstPort			1
	      }
	      Branch {
		Points			[0, -20]
		DstBlock		"CalcNNVariance"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CalcIntegralImg"
	      SrcPort		      3
	      Points		      [220, 0; 0, 75]
	      Branch {
		Points			[0, 110]
		Branch {
		  Points		  [0, 110]
		  Branch {
		    DstBlock		    "FeatureCalcMachine2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "FeatureCalcMachine3"
		    DstPort		    2
		  }
		}
		Branch {
		  DstBlock		  "FeatureCalcMachine1"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"FeatureCalcMachine0"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "MemBank"
	      SrcPort		      1
	      Points		      [170, 0; 0, 30]
	      Branch {
		Points			[0, 110]
		Branch {
		  Points		  [0, 110]
		  Branch {
		    DstBlock		    "FeatureCalcMachine2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "FeatureCalcMachine3"
		    DstPort		    3
		  }
		}
		Branch {
		  DstBlock		  "FeatureCalcMachine1"
		  DstPort		  3
		}
	      }
	      Branch {
		DstBlock		"FeatureCalcMachine0"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "MemBank"
	      SrcPort		      2
	      Points		      [160, 0]
	      Branch {
		Points			[0, 110]
		Branch {
		  Points		  [0, 110]
		  Branch {
		    DstBlock		    "FeatureCalcMachine2"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "FeatureCalcMachine3"
		    DstPort		    4
		  }
		}
		Branch {
		  DstBlock		  "FeatureCalcMachine1"
		  DstPort		  4
		}
	      }
	      Branch {
		DstBlock		"FeatureCalcMachine0"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "FeatureCalcMachine0"
	      SrcPort		      1
	      DstBlock		      "AddAllFeatures"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "MemBank"
	      SrcPort		      4
	      Points		      [45, 0; 0, -165; 630, 0; 0, 230]
	      DstBlock		      "CompToStrongTresh"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CompToStrongTresh"
	      SrcPort		      1
	      DstBlock		      "Result"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddAllFeatures"
	      SrcPort		      1
	      DstBlock		      "AccumulateAllFeatures"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "MemBank"
	      SrcPort		      3
	      DstBlock		      "Demux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      1
	      DstBlock		      "FeatureCalcMachine0"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "MemBank"
	      SrcPort		      5
	      DstBlock		      "Demux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      1
	      Points		      [70, 0; 0, -75]
	      DstBlock		      "FeatureCalcMachine0"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "FeatureCalcMachine1"
	      SrcPort		      1
	      DstBlock		      "AddAllFeatures"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "FeatureCalcMachine2"
	      SrcPort		      1
	      DstBlock		      "AddAllFeatures"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      2
	      Points		      [65, 0; 0, 90]
	      DstBlock		      "FeatureCalcMachine1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "AccumulateAllFeatures"
	      SrcPort		      1
	      DstBlock		      "CompToStrongTresh"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      3
	      Points		      [60, 0; 0, 180]
	      DstBlock		      "FeatureCalcMachine2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      2
	      Points		      [50, 0; 0, 15]
	      DstBlock		      "FeatureCalcMachine1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      3
	      Points		      [45, 0; 0, 105]
	      DstBlock		      "FeatureCalcMachine2"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "FeatureCalcMachine3"
	      SrcPort		      1
	      DstBlock		      "AddAllFeatures"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      4
	      Points		      [55, 0; 0, 270]
	      DstBlock		      "FeatureCalcMachine3"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      4
	      Points		      [40, 0; 0, 195]
	      DstBlock		      "FeatureCalcMachine3"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "CalcNNVariance"
	      SrcPort		      1
	      Points		      [5, 0; 0, 120]
	      Branch {
		Points			[0, 110]
		Branch {
		  Points		  [0, 110]
		  Branch {
		    DstBlock		    "FeatureCalcMachine2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "FeatureCalcMachine3"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "FeatureCalcMachine1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"FeatureCalcMachine0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "CalcIntegralImg"
	      SrcPort		      1
	      DstBlock		      "CalcNNVariance"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CalcIntegralImg"
	      SrcPort		      2
	      DstBlock		      "ValidNNTerm"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      3
	      DstBlock		      "MemBank"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      4
	      DstBlock		      "MemBank"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      5
	      DstBlock		      "MemBank"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      6
	      DstBlock		      "MemBank"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      7
	      DstBlock		      "MemBank"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      8
	      DstBlock		      "MemBank"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      9
	      DstBlock		      "MemBank"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      10
	      DstBlock		      "MemBank"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      11
	      DstBlock		      "MemBank"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      12
	      DstBlock		      "MemBank"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      13
	      DstBlock		      "MemBank"
	      DstPort		      11
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      14
	      DstBlock		      "MemBank"
	      DstPort		      12
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      2
	      Points		      [35, 0]
	      Branch {
		Points			[0, -40; 45, 0]
		Branch {
		  DstBlock		  "CalcIntegralImg"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -60]
		  DstBlock		  "CalcNNVariance"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 495; 750, 0; 0, -220]
		DstBlock		"AccumulateAllFeatures"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "FaceDetectionControl"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		DstBlock		"CalcIntegralImg"
		DstPort			3
	      }
	      Branch {
		Points			[0, 505; 730, 0; 0, -225]
		DstBlock		"AccumulateAllFeatures"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Result"
	  SID			  "2514"
	  Position		  [555, 88, 585, 102]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "DU"
	  SrcPort		  1
	  DstBlock		  "FU"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SDRAMIn"
	  SrcPort		  1
	  DstBlock		  "DU"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "SDRAMCtrlEn"
	  SrcPort		  1
	  DstBlock		  "DU"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SDRAMCtrlAddr"
	  SrcPort		  1
	  DstBlock		  "DU"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FU"
	  SrcPort		  1
	  DstBlock		  "Result"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Outport
      Name		      "Result"
      SID		      "2512"
      Position		      [280, 88, 310, 102]
      IconDisplay	      "Port number"
    }
    Line {
      SrcBlock		      "FaceDetection"
      SrcPort		      1
      DstBlock		      "Result"
      DstPort		      1
    }
    Line {
      SrcBlock		      "SDRAMIn"
      SrcPort		      1
      DstBlock		      "FaceDetection"
      DstPort		      1
    }
    Line {
      SrcBlock		      "SDRAMICtrlEn"
      SrcPort		      1
      DstBlock		      "FaceDetection"
      DstPort		      2
    }
    Line {
      SrcBlock		      "SDRAMCtrlAddr"
      SrcPort		      1
      DstBlock		      "FaceDetection"
      DstPort		      3
    }
  }
}
MatData {
  NumRecords		  144
  DataRecord {
    Tag			    DataTag143
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag142
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag141
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag140
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag139
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag138
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag137
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag136
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag135
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag134
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag133
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag132
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag131
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag130
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag129
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag128
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag127
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag126
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag125
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag124
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag123
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag122
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag121
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag120
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag119
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag118
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag117
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag116
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag115
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag114
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag113
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag112
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag111
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag110
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag109
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag108
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag107
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag106
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag105
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag104
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag103
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag102
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag101
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag100
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag99
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag98
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag97
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag96
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag95
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag94
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag93
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag92
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag91
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag90
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag89
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag88
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag87
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag86
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag85
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag84
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag83
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag82
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag81
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag80
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag79
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag78
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag77
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag76
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag75
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag74
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag73
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag72
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag71
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag70
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag69
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag68
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag67
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag66
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag65
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag64
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag63
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag62
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag61
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag60
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag59
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag58
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag57
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag56
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag55
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag54
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag53
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag52
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag51
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag50
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag49
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
}
# Finite State Machines
#
#    Stateflow Version 7.5 (R2010a) dated Mar  5 2011, 00:01:50
#
#


Stateflow {
  machine {
    id			    1
    name		    "FaceDet_x4"
    created		    "16-Nov-2011 19:19:27"
    isLibrary		    0
    firstTarget		    21
    sfVersion		    75014001
  }
  chart {
    id			    2
    name		    "FaceDetection/FU/FaceDetectionControl"
    windowPosition	    [295.895 322.319 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1440 900 1.611111111111111]
    treeNode		    [0 3 0 0]
    firstTransition	    5
    firstJunction	    4
    viewObj		    2
    machine		    1
    toolbarMode		    LIBRARY_TOOLBAR
    ssIdHighWaterMark	    27
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    6
    chartFileNumber	    3
    disableImplicitCasting  1
    eml {
      name		      "FaceDetCtrl"
    }
  }
  state {
    id			    3
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    2
    treeNode		    [2 0 0 0]
    superState		    SUBCHART
    subviewer		    2
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function [En, Rst, LatchIdxLatch, LatchIdxExt, NodeWeightsCtrlRdAdr, NodeWeightsCtrlWrAdr, ...\n "
      "         NodeWeightsCtrlEn, NodeWeightsExt, FeatureDataLatch, FeatureDataExt, ...\n          WeakTreshLatch, Wea"
      "kTreshExt, StrongTreshLatch, StrongTreshExt] ...\n          = FaceDetCtrl( )\n\npersistent En_r Rst_r LatchIdxLa"
      "tch_r LatchIdxExt_r NodeWeightsCtrlRdAdr_r NodeWeightsCtrlWrAdr_r;\npersistent NodeWeightsCtrlEn_r NodeWeightsEx"
      "t_r FeatureDataLatch_r FeatureDataExt_r;\npersistent WeakTreshLatch_r WeakTreshExt_r StrongTreshLatch_r StrongTr"
      "eshExt_r;\n        \nif( isempty( En_r ) ),\n    En_r = false;\nend\n\nif( isempty( Rst_r ) ),\n    Rst_r = fals"
      "e;\nend\n\nif( isempty( LatchIdxLatch_r ) ),\n    LatchIdxLatch_r = false;\nend\n\nif( isempty( LatchIdxExt_r ) "
      "),\n    LatchIdxExt_r = fi( 0, 0, 20, 0, 'overflowmode', 'wrap' );\nend\n\nif( isempty( NodeWeightsCtrlRdAdr_r )"
      " ),\n    NodeWeightsCtrlRdAdr_r = fi( 0, 0, 5, 0, 'overflowmode', 'wrap' );\nend\n\nif( isempty( NodeWeightsCtrl"
      "WrAdr_r ) ),\n    NodeWeightsCtrlWrAdr_r = fi( 0, 0, 5, 0, 'overflowmode', 'wrap' );\nend\n\nif( isempty( NodeWe"
      "ightsCtrlEn_r ) ),\n    NodeWeightsCtrlEn_r = false;\nend\n\nif( isempty( NodeWeightsExt_r ) ),\n    NodeWeights"
      "Ext_r = fi( 0, 0, 12, 0, 'overflowmode', 'wrap' );\nend\n\nif( isempty( FeatureDataLatch_r ) ),\n    FeatureData"
      "Latch_r = false;\nend\n\nif( isempty( FeatureDataExt_r ) ),\n    FeatureDataExt_r = fi( 0, 0, 17, 0, 'overflowmo"
      "de', 'wrap' );\nend\n\nif( isempty( WeakTreshLatch_r ) ),\n    WeakTreshLatch_r = false;\nend\n\nif( isempty( We"
      "akTreshExt_r ) ),\n    WeakTreshExt_r = fi( 0, 0, 25, 0, 'overflowmode', 'wrap' );\nend\n\nif( isempty( StrongTr"
      "eshLatch_r ) ),\n    StrongTreshLatch_r = false;\nend\n\nif( isempty( StrongTreshExt_r ) ),\n    StrongTreshExt_"
      "r = fi( 0, 0, 21, 0, 'overflowmode', 'wrap' );\nend\n\nEn = En_r;\nRst = Rst_r;\nLatchIdxLatch = LatchIdxLatch_r"
      ";\nLatchIdxExt = LatchIdxExt_r;\nNodeWeightsCtrlRdAdr = NodeWeightsCtrlRdAdr_r;\nNodeWeightsCtrlWrAdr = NodeWeig"
      "htsCtrlWrAdr_r;\nNodeWeightsCtrlEn = NodeWeightsCtrlEn_r;\nNodeWeightsExt = NodeWeightsExt_r;\nFeatureDataLatch "
      "= FeatureDataLatch_r;\nFeatureDataExt = FeatureDataExt_r;\nWeakTreshLatch = WeakTreshLatch_r;\nWeakTreshExt = We"
      "akTreshExt_r;\nStrongTreshLatch = StrongTreshLatch_r;\nStrongTreshExt = StrongTreshExt_r;\n\nEn_r = xor( En_r, t"
      "rue );\nRst_r = xor( Rst_r, true );\nLatchIdxLatch_r = xor( LatchIdxLatch_r, true );\nLatchIdxExt_r = fi( LatchI"
      "dxExt_r + fi( 1, 0, 20, 0, 'overflowmode', 'wrap' ), 0, 20, 0, 'overflowmode', 'wrap' );\nNodeWeightsCtrlRdAdr_r"
      " = fi( NodeWeightsCtrlRdAdr_r + fi( 1, 0, 5, 0, 'overflowmode', 'wrap' ), 0, 5, 0, 'overflowmode', 'wrap' );\nNo"
      "deWeightsCtrlWrAdr_r = fi( NodeWeightsCtrlWrAdr_r + fi( 1, 0, 5, 0, 'overflowmode', 'wrap' ), 0, 5, 0, 'overflow"
      "mode', 'wrap' );\nNodeWeightsCtrlEn_r = xor( NodeWeightsCtrlEn_r, true );\nNodeWeightsExt_r = fi( NodeWeightsExt"
      "_r + fi( 1, 0, 12, 0, 'overflowmode', 'wrap' ), 0, 12, 0, 'overflowmode', 'wrap' );\nFeatureDataLatch_r = xor( F"
      "eatureDataLatch_r, true );\nFeatureDataExt_r = fi( FeatureDataExt_r + fi( 1, 0, 17, 0, 'overflowmode', 'wrap' ),"
      " 0, 17, 0, 'overflowmode', 'wrap' );\nWeakTreshLatch_r = xor( WeakTreshLatch_r, true );\nWeakTreshExt_r = fi( We"
      "akTreshExt_r + fi( 1, 0, 25, 0, 'overflowmode', 'wrap' ), 0, 25, 0, 'overflowmode', 'wrap' );\nStrongTreshLatch_"
      "r = xor( StrongTreshLatch_r, true );\nStrongTreshExt_r = fi( StrongTreshExt_r + fi( 1, 0, 21, 0, 'overflowmode',"
      " 'wrap' ), 0, 21, 0, 'overflowmode', 'wrap' );\n\n"
      editorLayout	      "100 M4x1[604 39 996 659]"
    }
  }
  junction {
    id			    4
    position		    [23.5747 49.5747 7]
    chart		    2
    linkNode		    [2 0 0]
    subviewer		    2
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    5
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      4
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    2
    linkNode		    [2 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    2
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    6
    ssIdNumber		    26
    name		    "En"
    linkNode		    [2 0 7]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    7
    ssIdNumber		    27
    name		    "Rst"
    linkNode		    [2 6 8]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    8
    ssIdNumber		    21
    name		    "LatchIdxLatch"
    linkNode		    [2 7 9]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    9
    ssIdNumber		    13
    name		    "LatchIdxExt"
    linkNode		    [2 8 10]
    scope		    OUTPUT_DATA
    isNonTunable	    1
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    10
    ssIdNumber		    9
    name		    "NodeWeightsCtrlRdAdr"
    linkNode		    [2 9 11]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    11
    ssIdNumber		    6
    name		    "NodeWeightsCtrlWrAdr"
    linkNode		    [2 10 12]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    12
    ssIdNumber		    10
    name		    "NodeWeightsCtrlEn"
    linkNode		    [2 11 13]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    13
    ssIdNumber		    4
    name		    "NodeWeightsExt"
    linkNode		    [2 12 14]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"1"
      }
      type {
	method			SF_PARAMETERIZED_TYPE
	primitive		SF_BOOLEAN_TYPE
	expression		"uint(12)"
	busObject		"<object name>"
	isSigned		1
	wordLength		"16"
	fixpt {
	  scalingMode		  SF_FIXPT_BINARY_POINT
	  fractionLength	  "0"
	  slope			  "2^0"
	  bias			  "0"
	}
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "uint(12)"
  }
  data {
    id			    14
    ssIdNumber		    12
    name		    "FeatureDataLatch"
    linkNode		    [2 13 15]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    15
    ssIdNumber		    14
    name		    "FeatureDataExt"
    linkNode		    [2 14 16]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    16
    ssIdNumber		    22
    name		    "WeakTreshLatch"
    linkNode		    [2 15 17]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    17
    ssIdNumber		    23
    name		    "WeakTreshExt"
    linkNode		    [2 16 18]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    18
    ssIdNumber		    24
    name		    "StrongTreshLatch"
    linkNode		    [2 17 19]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    19
    ssIdNumber		    25
    name		    "StrongTreshExt"
    linkNode		    [2 18 0]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  instance {
    id			    20
    name		    "FaceDetection/FU/FaceDetectionControl"
    machine		    1
    chart		    2
  }
  target {
    id			    21
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    machine		    1
    linkNode		    [1 0 22]
  }
  target {
    id			    22
    name		    "slhdlc"
    codeFlags		    " comments=1 emitdescriptions=1"
    machine		    1
    linkNode		    [1 21 0]
  }
}
