INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/exercise_06/exercise_06.srcs/sources_1/new/tester.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tester'
