// Seed: 3233258131
module module_0 (
    input wire id_0,
    input tri1 id_1
);
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    input wor _id_0,
    input wor id_1,
    output tri id_2,
    input wire id_3,
    input supply0 id_4
    , id_10,
    input tri0 id_5,
    input wand id_6,
    output supply1 id_7,
    output tri0 id_8
);
  reg [id_0 : -1] id_11;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  wire id_12;
  assign id_12 = -1;
  always id_11 = -1;
  assign id_7 = id_12;
endmodule
