[04/01 15:34:42      0s] 
[04/01 15:34:42      0s] Cadence Innovus(TM) Implementation System.
[04/01 15:34:42      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/01 15:34:42      0s] 
[04/01 15:34:42      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[04/01 15:34:42      0s] Options:	-no_gui -abort_on_error -overwrite -file /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/scripts/fused_pnr.tcl -log /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/log/fused_pnr 
[04/01 15:34:42      0s] Date:		Tue Apr  1 15:34:42 2025
[04/01 15:34:42      0s] Host:		hpc001 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (24cores*96cpus*Intel(R) Xeon(R) Gold 6342 CPU @ 2.80GHz 36864KB)
[04/01 15:34:42      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/01 15:34:42      0s] 
[04/01 15:34:42      0s] License:
[04/01 15:34:42      0s] 		[15:34:42.038298] Configured Lic search path (21.01-s002): 5280@hpc001:28000@hpc001

[04/01 15:34:42      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[04/01 15:34:42      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/01 15:34:52     20s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[04/01 15:34:54     24s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[04/01 15:34:54     24s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[04/01 15:34:54     24s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[04/01 15:34:54     24s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[04/01 15:34:54     24s] @(#)CDS: CPE v21.14-s062
[04/01 15:34:54     24s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[04/01 15:34:54     24s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[04/01 15:34:54     24s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/01 15:34:54     24s] @(#)CDS: RCDB 11.15.0
[04/01 15:34:54     24s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[04/01 15:34:54     24s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp.

[04/01 15:34:54     24s] Change the soft stacksize limit to 0.2%RAM (3094 mbytes). Set global soft_stack_size_limit to change the value.
[04/01 15:34:55     26s] 
[04/01 15:34:55     26s] **INFO:  MMMC transition support version v31-84 
[04/01 15:34:55     26s] 
[04/01 15:34:55     26s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/01 15:34:55     26s] <CMD> suppressMessage ENCEXT-2799
[04/01 15:34:55     26s] Sourcing file "/home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/scripts/fused_pnr.tcl" ...
[04/01 15:34:55     26s] <CMD> set defHierChar /
[04/01 15:34:55     26s] <CMD> set init_gnd_net VSS
[04/01 15:34:55     26s] <CMD> set init_pwr_net VDD
[04/01 15:34:55     26s] <CMD> set init_verilog /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/genus-rundir/data/MultTop-mapped.v
[04/01 15:34:55     26s] <CMD> set init_lef_file {/home/yukunw/asap7-ry/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef /home/yukunw/asap7-ry/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef /home/yukunw/asap7-ry/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef /home/yukunw/asap7-ry/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef /home/yukunw/asap7-ry/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef}
[04/01 15:34:55     26s] <CMD> set init_mmmc_version 2
[04/01 15:34:55     26s] <CMD> set init_mmmc_file /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/scripts/mmmc.tcl
[04/01 15:34:55     26s] <CMD> set init_top_cell MultTop
[04/01 15:34:55     26s] <CMD> setMultiCpuUsage -localCpu 1
[04/01 15:34:55     26s] <CMD> init_design
[04/01 15:34:55     26s] #% Begin Load MMMC data ... (date=04/01 15:34:55, mem=743.5M)
[04/01 15:34:55     26s] #% End Load MMMC data ... (date=04/01 15:34:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=744.3M, current mem=744.3M)
[04/01 15:34:55     26s] 
[04/01 15:34:55     26s] Loading LEF file /home/yukunw/asap7-ry/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef ...
[04/01 15:34:55     26s] 
[04/01 15:34:55     26s] Loading LEF file /home/yukunw/asap7-ry/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef ...
[04/01 15:34:55     26s] Set DBUPerIGU to M1 pitch 576.
[04/01 15:34:55     26s] 
[04/01 15:34:55     26s] Loading LEF file /home/yukunw/asap7-ry/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef ...
[04/01 15:34:55     26s] 
[04/01 15:34:55     26s] Loading LEF file /home/yukunw/asap7-ry/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef ...
[04/01 15:34:55     26s] 
[04/01 15:34:55     26s] Loading LEF file /home/yukunw/asap7-ry/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef ...
[04/01 15:34:55     26s] 
[04/01 15:34:55     26s] viaInitial starts at Tue Apr  1 15:34:55 2025
viaInitial ends at Tue Apr  1 15:34:55 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/01 15:34:55     26s] Loading view definition file from /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/scripts/mmmc.tcl
[04/01 15:34:55     26s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_TT_nldm_201020.lib.gz' ...
[04/01 15:34:56     27s] Read 42 cells in library 'asap7sc7p5t_AO_RVT_TT_nldm_201020' 
[04/01 15:34:56     27s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_TT_nldm_201020.lib.gz' ...
[04/01 15:34:57     28s] Read 42 cells in library 'asap7sc7p5t_AO_LVT_TT_nldm_201020' 
[04/01 15:34:57     28s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_TT_nldm_201020.lib.gz' ...
[04/01 15:34:58     29s] Read 42 cells in library 'asap7sc7p5t_AO_SLVT_TT_nldm_201020' 
[04/01 15:34:58     29s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_TT_nldm_201020.lib.gz' ...
[04/01 15:34:59     30s] Read 42 cells in library 'asap7sc7p5t_AO_SRAM_TT_nldm_201020' 
[04/01 15:34:59     30s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_TT_nldm_201020.lib.gz' ...
[04/01 15:34:59     30s] Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_TT_nldm_201020' 
[04/01 15:34:59     30s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_TT_nldm_201020.lib.gz' ...
[04/01 15:34:59     30s] Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_TT_nldm_201020' 
[04/01 15:34:59     30s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_TT_nldm_201020.lib.gz' ...
[04/01 15:34:59     30s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_TT_nldm_201020' 
[04/01 15:34:59     30s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_TT_nldm_201020.lib.gz' ...
[04/01 15:34:59     30s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_TT_nldm_201020' 
[04/01 15:34:59     30s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_TT_nldm_201020.lib.gz' ...
[04/01 15:34:59     30s] Read 34 cells in library 'asap7sc7p5t_OA_LVT_TT_nldm_201020' 
[04/01 15:34:59     30s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_TT_nldm_201020.lib.gz' ...
[04/01 15:35:00     31s] Read 34 cells in library 'asap7sc7p5t_OA_RVT_TT_nldm_201020' 
[04/01 15:35:00     31s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_TT_nldm_201020.lib.gz' ...
[04/01 15:35:01     32s] Read 34 cells in library 'asap7sc7p5t_OA_SLVT_TT_nldm_201020' 
[04/01 15:35:01     32s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_TT_nldm_201020.lib.gz' ...
[04/01 15:35:02     33s] Read 34 cells in library 'asap7sc7p5t_OA_SRAM_TT_nldm_201020' 
[04/01 15:35:02     33s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_TT_nldm_201020.lib.gz' ...
[04/01 15:35:02     33s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_TT_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_TT_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_TT_nldm_201020' 
[04/01 15:35:02     33s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_TT_nldm_201020.lib.gz' ...
[04/01 15:35:02     33s] Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_TT_nldm_201020' 
[04/01 15:35:02     33s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_TT_nldm_201020.lib.gz' ...
[04/01 15:35:02     33s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_TT_nldm_201020.lib.gz, Line 2057)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_TT_nldm_201020.lib.gz, Line 2074)
Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_TT_nldm_201020' 
[04/01 15:35:02     33s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_TT_nldm_201020.lib.gz' ...
[04/01 15:35:02     33s] Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_TT_nldm_201020' 
[04/01 15:35:02     33s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_TT_nldm_201020.lib.gz' ...
[04/01 15:35:02     33s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_TT_nldm_201020.lib.gz, Line 11387)
[04/01 15:35:02     33s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_TT_nldm_201020.lib.gz, Line 14287)
[04/01 15:35:02     33s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_TT_nldm_201020' 
[04/01 15:35:02     33s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_TT_nldm_201020.lib.gz' ...
[04/01 15:35:02     33s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_TT_nldm_201020.lib.gz, Line 11387)
[04/01 15:35:02     33s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_TT_nldm_201020.lib.gz, Line 14287)
[04/01 15:35:02     33s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_TT_nldm_201020' 
[04/01 15:35:02     33s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_201020.lib.gz' ...
[04/01 15:35:02     33s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_201020.lib.gz, Line 11387)
[04/01 15:35:02     33s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_201020.lib.gz, Line 14287)
[04/01 15:35:02     33s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_TT_nldm_201020' 
[04/01 15:35:02     33s] Reading setup_set timing library '/home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_TT_nldm_201020.lib.gz' ...
[04/01 15:35:02     33s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_TT_nldm_201020.lib.gz, Line 11387)
[04/01 15:35:02     33s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_TT_nldm_201020.lib.gz, Line 14287)
[04/01 15:35:02     34s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_TT_nldm_201020' 
[04/01 15:35:02     34s] Ending "PreSetAnalysisView" (total cpu=0:00:07.4, real=0:00:07.0, peak res=952.1M, current mem=779.9M)
[04/01 15:35:02     34s] *** End library_loading (cpu=0.12min, real=0.12min, mem=43.0M, fe_cpu=0.57min, fe_real=0.33min, fe_mem=902.9M) ***
[04/01 15:35:02     34s] #% Begin Load netlist data ... (date=04/01 15:35:02, mem=779.9M)
[04/01 15:35:02     34s] *** Begin netlist parsing (mem=902.9M) ***
[04/01 15:35:02     34s] Created 808 new cells from 20 timing libraries.
[04/01 15:35:02     34s] Reading netlist ...
[04/01 15:35:02     34s] Backslashed names will retain backslash and a trailing blank character.
[04/01 15:35:02     34s] Reading verilog netlist '/home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/genus-rundir/data/MultTop-mapped.v'
[04/01 15:35:02     34s] 
[04/01 15:35:02     34s] *** Memory Usage v#1 (Current mem = 902.887M, initial mem = 398.133M) ***
[04/01 15:35:02     34s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=902.9M) ***
[04/01 15:35:02     34s] #% End Load netlist data ... (date=04/01 15:35:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=800.5M, current mem=800.5M)
[04/01 15:35:02     34s] Set top cell to MultTop.
[04/01 15:35:03     34s] Hooked 808 DB cells to tlib cells.
[04/01 15:35:03     34s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:01.0, peak res=907.2M, current mem=907.2M)
[04/01 15:35:03     34s] Starting recursive module instantiation check.
[04/01 15:35:03     34s] No recursion found.
[04/01 15:35:03     34s] Building hierarchical netlist for Cell MultTop ...
[04/01 15:35:03     34s] *** Netlist is unique.
[04/01 15:35:03     34s] Set DBUPerIGU to techSite asap7sc7p5t width 864.
[04/01 15:35:03     34s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[04/01 15:35:03     34s] ** info: there are 849 modules.
[04/01 15:35:03     34s] ** info: there are 1079 stdCell insts.
[04/01 15:35:03     34s] 
[04/01 15:35:03     34s] *** Memory Usage v#1 (Current mem = 986.312M, initial mem = 398.133M) ***
[04/01 15:35:03     34s] Start create_tracks
[04/01 15:35:03     34s] Extraction setup Started 
[04/01 15:35:03     34s] 
[04/01 15:35:03     34s] Trim Metal Layers:
[04/01 15:35:03     34s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/01 15:35:03     34s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[04/01 15:35:03     34s] __QRC_SADV_USE_LE__ is set 0
[04/01 15:35:04     35s] Metal Layer Id 1 is M1 
[04/01 15:35:04     35s] Metal Layer Id 2 is M2 
[04/01 15:35:04     35s] Metal Layer Id 3 is M3 
[04/01 15:35:04     35s] Metal Layer Id 4 is M4 
[04/01 15:35:04     35s] Metal Layer Id 5 is M5 
[04/01 15:35:04     35s] Metal Layer Id 6 is M6 
[04/01 15:35:04     35s] Metal Layer Id 7 is M7 
[04/01 15:35:04     35s] Metal Layer Id 8 is M8 
[04/01 15:35:04     35s] Metal Layer Id 9 is M9 
[04/01 15:35:04     35s] Metal Layer Id 10 is Pad 
[04/01 15:35:04     35s] Via Layer Id 33 is V0 
[04/01 15:35:04     35s] Via Layer Id 34 is V1 
[04/01 15:35:04     35s] Via Layer Id 35 is V2 
[04/01 15:35:04     35s] Via Layer Id 36 is V3 
[04/01 15:35:04     35s] Via Layer Id 37 is V4 
[04/01 15:35:04     35s] Via Layer Id 38 is V5 
[04/01 15:35:04     35s] Via Layer Id 39 is V6 
[04/01 15:35:04     35s] Via Layer Id 40 is V7 
[04/01 15:35:04     35s] Via Layer Id 41 is V8 
[04/01 15:35:04     35s] Via Layer Id 42 is V9 
[04/01 15:35:04     35s] 
[04/01 15:35:04     35s] Trim Metal Layers:
[04/01 15:35:04     35s] Generating auto layer map file.
[04/01 15:35:04     35s]  lef metal Layer Id 1 mapped to tech Id 2 of Layer lisd 
[04/01 15:35:04     35s]  lef via Layer Id 1 mapped to tech Id 3 of Layer v0 
[04/01 15:35:04     35s]  lef metal Layer Id 2 mapped to tech Id 4 of Layer m1 
[04/01 15:35:04     35s]  lef via Layer Id 2 mapped to tech Id 5 of Layer v1 
[04/01 15:35:04     35s]  lef metal Layer Id 3 mapped to tech Id 6 of Layer m2 
[04/01 15:35:04     35s]  lef via Layer Id 3 mapped to tech Id 7 of Layer v2 
[04/01 15:35:04     35s]  lef metal Layer Id 4 mapped to tech Id 8 of Layer m3 
[04/01 15:35:04     35s]  lef via Layer Id 4 mapped to tech Id 9 of Layer v3 
[04/01 15:35:04     35s]  lef metal Layer Id 5 mapped to tech Id 10 of Layer m4 
[04/01 15:35:04     35s]  lef via Layer Id 5 mapped to tech Id 11 of Layer v4 
[04/01 15:35:04     35s]  lef metal Layer Id 6 mapped to tech Id 12 of Layer m5 
[04/01 15:35:04     35s]  lef via Layer Id 6 mapped to tech Id 13 of Layer v5 
[04/01 15:35:04     35s]  lef metal Layer Id 7 mapped to tech Id 14 of Layer m6 
[04/01 15:35:04     35s]  lef via Layer Id 7 mapped to tech Id 15 of Layer v6 
[04/01 15:35:04     35s]  lef metal Layer Id 8 mapped to tech Id 16 of Layer m7 
[04/01 15:35:04     35s]  lef via Layer Id 8 mapped to tech Id 17 of Layer v7 
[04/01 15:35:04     35s]  lef metal Layer Id 9 mapped to tech Id 18 of Layer m8 
[04/01 15:35:04     35s]  lef via Layer Id 9 mapped to tech Id 19 of Layer v8 
[04/01 15:35:04     35s]  lef metal Layer Id 10 mapped to tech Id 20 of Layer m9 
[04/01 15:35:04     35s] Metal Layer Id 1 mapped to 2 
[04/01 15:35:04     35s] Via Layer Id 1 mapped to 3 
[04/01 15:35:04     35s] Metal Layer Id 2 mapped to 4 
[04/01 15:35:04     35s] Via Layer Id 2 mapped to 5 
[04/01 15:35:04     35s] Metal Layer Id 3 mapped to 6 
[04/01 15:35:04     35s] Via Layer Id 3 mapped to 7 
[04/01 15:35:04     35s] Metal Layer Id 4 mapped to 8 
[04/01 15:35:04     35s] Via Layer Id 4 mapped to 9 
[04/01 15:35:04     35s] Metal Layer Id 5 mapped to 10 
[04/01 15:35:04     35s] Via Layer Id 5 mapped to 11 
[04/01 15:35:04     35s] Metal Layer Id 6 mapped to 12 
[04/01 15:35:04     35s] Via Layer Id 6 mapped to 13 
[04/01 15:35:04     35s] Metal Layer Id 7 mapped to 14 
[04/01 15:35:04     35s] Via Layer Id 7 mapped to 15 
[04/01 15:35:04     35s] Metal Layer Id 8 mapped to 16 
[04/01 15:35:04     35s] Via Layer Id 8 mapped to 17 
[04/01 15:35:04     35s] Metal Layer Id 9 mapped to 18 
[04/01 15:35:04     35s] Via Layer Id 9 mapped to 19 
[04/01 15:35:04     35s] Metal Layer Id 10 mapped to 20 
[04/01 15:35:04     35s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[04/01 15:35:04     35s] eee: Reading patterns meta data.
[04/01 15:35:04     35s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[04/01 15:35:04     35s] Restore PreRoute Pattern Extraction data failed.
[04/01 15:35:04     35s] Importing multi-corner technology file(s) for preRoute extraction...
[04/01 15:35:04     35s] /home/yukunw/asap7-ry/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[04/01 15:35:04     35s] Metal Layer Id 1 is M1 
[04/01 15:35:04     35s] Metal Layer Id 2 is M2 
[04/01 15:35:04     35s] Metal Layer Id 3 is M3 
[04/01 15:35:04     35s] Metal Layer Id 4 is M4 
[04/01 15:35:04     35s] Metal Layer Id 5 is M5 
[04/01 15:35:04     35s] Metal Layer Id 6 is M6 
[04/01 15:35:04     35s] Metal Layer Id 7 is M7 
[04/01 15:35:04     35s] Metal Layer Id 8 is M8 
[04/01 15:35:04     35s] Metal Layer Id 9 is M9 
[04/01 15:35:04     35s] Metal Layer Id 10 is Pad 
[04/01 15:35:04     35s] Via Layer Id 33 is V0 
[04/01 15:35:04     35s] Via Layer Id 34 is V1 
[04/01 15:35:04     35s] Via Layer Id 35 is V2 
[04/01 15:35:04     35s] Via Layer Id 36 is V3 
[04/01 15:35:04     35s] Via Layer Id 37 is V4 
[04/01 15:35:04     35s] Via Layer Id 38 is V5 
[04/01 15:35:04     35s] Via Layer Id 39 is V6 
[04/01 15:35:04     35s] Via Layer Id 40 is V7 
[04/01 15:35:04     35s] Via Layer Id 41 is V8 
[04/01 15:35:04     35s] Via Layer Id 42 is V9 
[04/01 15:35:04     35s] 
[04/01 15:35:04     35s] Trim Metal Layers:
[04/01 15:35:04     35s] Generating auto layer map file.
[04/01 15:35:04     35s]  lef metal Layer Id 1 mapped to tech Id 2 of Layer lisd 
[04/01 15:35:04     35s]  lef via Layer Id 1 mapped to tech Id 3 of Layer v0 
[04/01 15:35:04     35s]  lef metal Layer Id 2 mapped to tech Id 4 of Layer m1 
[04/01 15:35:04     35s]  lef via Layer Id 2 mapped to tech Id 5 of Layer v1 
[04/01 15:35:04     35s]  lef metal Layer Id 3 mapped to tech Id 6 of Layer m2 
[04/01 15:35:04     35s]  lef via Layer Id 3 mapped to tech Id 7 of Layer v2 
[04/01 15:35:04     35s]  lef metal Layer Id 4 mapped to tech Id 8 of Layer m3 
[04/01 15:35:04     35s]  lef via Layer Id 4 mapped to tech Id 9 of Layer v3 
[04/01 15:35:04     35s]  lef metal Layer Id 5 mapped to tech Id 10 of Layer m4 
[04/01 15:35:04     35s]  lef via Layer Id 5 mapped to tech Id 11 of Layer v4 
[04/01 15:35:04     35s]  lef metal Layer Id 6 mapped to tech Id 12 of Layer m5 
[04/01 15:35:04     35s]  lef via Layer Id 6 mapped to tech Id 13 of Layer v5 
[04/01 15:35:04     35s]  lef metal Layer Id 7 mapped to tech Id 14 of Layer m6 
[04/01 15:35:04     35s]  lef via Layer Id 7 mapped to tech Id 15 of Layer v6 
[04/01 15:35:04     35s]  lef metal Layer Id 8 mapped to tech Id 16 of Layer m7 
[04/01 15:35:04     35s]  lef via Layer Id 8 mapped to tech Id 17 of Layer v7 
[04/01 15:35:04     35s]  lef metal Layer Id 9 mapped to tech Id 18 of Layer m8 
[04/01 15:35:04     35s]  lef via Layer Id 9 mapped to tech Id 19 of Layer v8 
[04/01 15:35:04     35s]  lef metal Layer Id 10 mapped to tech Id 20 of Layer m9 
[04/01 15:35:04     35s] Metal Layer Id 1 mapped to 2 
[04/01 15:35:04     35s] Via Layer Id 1 mapped to 3 
[04/01 15:35:04     35s] Metal Layer Id 2 mapped to 4 
[04/01 15:35:04     35s] Via Layer Id 2 mapped to 5 
[04/01 15:35:04     35s] Metal Layer Id 3 mapped to 6 
[04/01 15:35:04     35s] Via Layer Id 3 mapped to 7 
[04/01 15:35:04     35s] Metal Layer Id 4 mapped to 8 
[04/01 15:35:04     35s] Via Layer Id 4 mapped to 9 
[04/01 15:35:04     35s] Metal Layer Id 5 mapped to 10 
[04/01 15:35:04     35s] Via Layer Id 5 mapped to 11 
[04/01 15:35:04     35s] Metal Layer Id 6 mapped to 12 
[04/01 15:35:04     35s] Via Layer Id 6 mapped to 13 
[04/01 15:35:04     35s] Metal Layer Id 7 mapped to 14 
[04/01 15:35:04     35s] Via Layer Id 7 mapped to 15 
[04/01 15:35:04     35s] Metal Layer Id 8 mapped to 16 
[04/01 15:35:04     35s] Via Layer Id 8 mapped to 17 
[04/01 15:35:04     35s] Metal Layer Id 9 mapped to 18 
[04/01 15:35:04     35s] Via Layer Id 9 mapped to 19 
[04/01 15:35:04     35s] Metal Layer Id 10 mapped to 20 
[04/01 15:35:06     37s] Completed (cpu: 0:00:02.5 real: 0:00:03.0)
[04/01 15:35:06     37s] Set Shrink Factor to 1.00000
[04/01 15:35:06     37s] Summary of Active RC-Corners : 
[04/01 15:35:06     37s]  
[04/01 15:35:06     37s]  Analysis View: setup_view
[04/01 15:35:06     37s]     RC-Corner Name        : rc_corner
[04/01 15:35:06     37s]     RC-Corner Index       : 0
[04/01 15:35:06     37s]     RC-Corner Temperature : 25 Celsius
[04/01 15:35:06     37s]     RC-Corner Cap Table   : ''
[04/01 15:35:06     37s]     RC-Corner PreRoute Res Factor         : 1
[04/01 15:35:06     37s]     RC-Corner PreRoute Cap Factor         : 1
[04/01 15:35:06     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/01 15:35:06     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/01 15:35:06     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/01 15:35:06     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/01 15:35:06     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/01 15:35:06     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/01 15:35:06     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/01 15:35:06     37s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/01 15:35:06     37s]     RC-Corner Technology file: '/home/yukunw/asap7-ry/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
[04/01 15:35:06     37s]  
[04/01 15:35:06     37s]  Analysis View: hold_view
[04/01 15:35:06     37s]     RC-Corner Name        : rc_corner
[04/01 15:35:06     37s]     RC-Corner Index       : 0
[04/01 15:35:06     37s]     RC-Corner Temperature : 25 Celsius
[04/01 15:35:06     37s]     RC-Corner Cap Table   : ''
[04/01 15:35:06     37s]     RC-Corner PreRoute Res Factor         : 1
[04/01 15:35:06     37s]     RC-Corner PreRoute Cap Factor         : 1
[04/01 15:35:06     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/01 15:35:06     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/01 15:35:06     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/01 15:35:06     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/01 15:35:06     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/01 15:35:06     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/01 15:35:06     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/01 15:35:06     37s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/01 15:35:06     37s]     RC-Corner Technology file: '/home/yukunw/asap7-ry/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] Trim Metal Layers:
[04/01 15:35:06     37s] LayerId::1 widthSet size::1
[04/01 15:35:06     37s] LayerId::2 widthSet size::1
[04/01 15:35:06     37s] LayerId::3 widthSet size::1
[04/01 15:35:06     37s] LayerId::4 widthSet size::1
[04/01 15:35:06     37s] LayerId::5 widthSet size::1
[04/01 15:35:06     37s] LayerId::6 widthSet size::1
[04/01 15:35:06     37s] LayerId::7 widthSet size::1
[04/01 15:35:06     37s] LayerId::8 widthSet size::1
[04/01 15:35:06     37s] LayerId::9 widthSet size::1
[04/01 15:35:06     37s] LayerId::10 widthSet size::1
[04/01 15:35:06     37s] Updating RC grid for preRoute extraction ...
[04/01 15:35:06     37s] eee: pegSigSF::1.070000
[04/01 15:35:06     37s] Initializing multi-corner resistance tables ...
[04/01 15:35:06     37s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:35:06     37s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:35:06     37s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:35:06     37s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:35:06     37s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:35:06     37s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:35:06     37s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:35:06     37s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:35:06     37s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:35:06     37s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:35:06     37s] {RT rc_corner 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[04/01 15:35:06     37s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.640700 newSi=0.000000 wHLS=1.601750 siPrev=0 viaL=0.000000
[04/01 15:35:06     37s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[04/01 15:35:06     37s] *Info: initialize multi-corner CTS.
[04/01 15:35:06     37s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1176.1M, current mem=906.9M)
[04/01 15:35:06     37s] Reading timing constraints file '/home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/genus-rundir/data/constraint_hold.sdc' ...
[04/01 15:35:06     37s] Current (total cpu=0:00:37.5, real=0:00:24.0, peak res=1187.3M, current mem=1187.3M)
[04/01 15:35:06     37s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/genus-rundir/data/constraint_hold.sdc, Line 9).
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/genus-rundir/data/constraint_hold.sdc, Line 10).
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] INFO (CTE): Reading of timing constraints file /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/genus-rundir/data/constraint_hold.sdc completed, with 2 WARNING
[04/01 15:35:06     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1205.5M, current mem=1205.5M)
[04/01 15:35:06     37s] Current (total cpu=0:00:37.5, real=0:00:24.0, peak res=1205.5M, current mem=1205.5M)
[04/01 15:35:06     37s] Reading timing constraints file '/home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/genus-rundir/data/constraint_setup.sdc' ...
[04/01 15:35:06     37s] Current (total cpu=0:00:37.5, real=0:00:24.0, peak res=1205.5M, current mem=1205.5M)
[04/01 15:35:06     37s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/genus-rundir/data/constraint_setup.sdc, Line 9).
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/genus-rundir/data/constraint_setup.sdc, Line 10).
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] INFO (CTE): Reading of timing constraints file /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/genus-rundir/data/constraint_setup.sdc completed, with 2 WARNING
[04/01 15:35:06     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1205.7M, current mem=1205.7M)
[04/01 15:35:06     37s] Current (total cpu=0:00:37.6, real=0:00:24.0, peak res=1205.7M, current mem=1205.7M)
[04/01 15:35:06     37s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/01 15:35:06     37s] Summary for sequential cells identification: 
[04/01 15:35:06     37s]   Identified SBFF number: 68
[04/01 15:35:06     37s]   Identified MBFF number: 0
[04/01 15:35:06     37s]   Identified SB Latch number: 0
[04/01 15:35:06     37s]   Identified MB Latch number: 0
[04/01 15:35:06     37s]   Not identified SBFF number: 0
[04/01 15:35:06     37s]   Not identified MBFF number: 0
[04/01 15:35:06     37s]   Not identified SB Latch number: 0
[04/01 15:35:06     37s]   Not identified MB Latch number: 0
[04/01 15:35:06     37s]   Number of sequential cells which are not FFs: 64
[04/01 15:35:06     37s] Total number of combinational cells: 676
[04/01 15:35:06     37s] Total number of sequential cells: 132
[04/01 15:35:06     37s] Total number of tristate cells: 0
[04/01 15:35:06     37s] Total number of level shifter cells: 0
[04/01 15:35:06     37s] Total number of power gating cells: 0
[04/01 15:35:06     37s] Total number of isolation cells: 0
[04/01 15:35:06     37s] Total number of power switch cells: 0
[04/01 15:35:06     37s] Total number of pulse generator cells: 0
[04/01 15:35:06     37s] Total number of always on buffers: 0
[04/01 15:35:06     37s] Total number of retention cells: 0
[04/01 15:35:06     37s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L
[04/01 15:35:06     37s] Total number of usable buffers: 56
[04/01 15:35:06     37s] List of unusable buffers:
[04/01 15:35:06     37s] Total number of unusable buffers: 0
[04/01 15:35:06     37s] List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L
[04/01 15:35:06     37s] Total number of usable inverters: 84
[04/01 15:35:06     37s] List of unusable inverters:
[04/01 15:35:06     37s] Total number of unusable inverters: 0
[04/01 15:35:06     37s] List of identified usable delay cells: HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L
[04/01 15:35:06     37s] Total number of identified usable delay cells: 8
[04/01 15:35:06     37s] List of identified unusable delay cells:
[04/01 15:35:06     37s] Total number of identified unusable delay cells: 0
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] TimeStamp Deleting Cell Server End ...
[04/01 15:35:06     37s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1226.7M, current mem=1226.7M)
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:35:06     37s] Summary for sequential cells identification: 
[04/01 15:35:06     37s]   Identified SBFF number: 68
[04/01 15:35:06     37s]   Identified MBFF number: 0
[04/01 15:35:06     37s]   Identified SB Latch number: 0
[04/01 15:35:06     37s]   Identified MB Latch number: 0
[04/01 15:35:06     37s]   Not identified SBFF number: 0
[04/01 15:35:06     37s]   Not identified MBFF number: 0
[04/01 15:35:06     37s]   Not identified SB Latch number: 0
[04/01 15:35:06     37s]   Not identified MB Latch number: 0
[04/01 15:35:06     37s]   Number of sequential cells which are not FFs: 64
[04/01 15:35:06     37s]  Visiting view : setup_view
[04/01 15:35:06     37s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:06     37s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:06     37s]  Visiting view : hold_view
[04/01 15:35:06     37s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:06     37s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:06     37s] TLC MultiMap info (StdDelay):
[04/01 15:35:06     37s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:06     37s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:35:06     37s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:06     37s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:35:06     37s]  Setting StdDelay to: 4.4ps
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] *** Summary of all messages that are not suppressed in this session:
[04/01 15:35:06     37s] Severity  ID               Count  Summary                                  
[04/01 15:35:06     37s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[04/01 15:35:06     37s] ERROR     TECHLIB-1171         4  The attribute '%s' of group '%s' has one...
[04/01 15:35:06     37s] WARNING   TECHLIB-1277         8  The %s '%s' has been defined for %s %s '...
[04/01 15:35:06     37s] *** Message Summary: 12 warning(s), 4 error(s)
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] <CMD> checkDesign -netList -noHtml -outfile /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/check_netlist_upon_init.rpt
[04/01 15:35:06     37s] ############################################################################
[04/01 15:35:06     37s] # Innovus Netlist Design Rule Check
[04/01 15:35:06     37s] # Tue Apr  1 15:35:06 2025
############################################################################
[04/01 15:35:06     37s] Design: MultTop
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] ------ Design Summary:
[04/01 15:35:06     37s] Total Standard Cell Number   (cells) : 1079
[04/01 15:35:06     37s] Total Block Cell Number      (cells) : 0
[04/01 15:35:06     37s] Total I/O Pad Cell Number    (cells) : 0
[04/01 15:35:06     37s] Total Standard Cell Area     ( um^2) : 1733.74
[04/01 15:35:06     37s] Total Block Cell Area        ( um^2) : 0.00
[04/01 15:35:06     37s] Total I/O Pad Cell Area      ( um^2) : 0.00
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] ------ Design Statistics:
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] Number of Instances            : 1079
[04/01 15:35:06     37s] Number of Non-uniquified Insts : 1070
[04/01 15:35:06     37s] Number of Nets                 : 1115
[04/01 15:35:06     37s] Average number of Pins per Net : 3.13
[04/01 15:35:06     37s] Maximum number of Pins in Net  : 18
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] ------ I/O Port summary
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] Number of Primary I/O Ports    : 66
[04/01 15:35:06     37s] Number of Input Ports          : 34
[04/01 15:35:06     37s] Number of Output Ports         : 32
[04/01 15:35:06     37s] Number of Bidirectional Ports  : 0
[04/01 15:35:06     37s] Number of Power/Ground Ports   : 0
[04/01 15:35:06     37s] Number of Floating Ports                     *: 2
[04/01 15:35:06     37s] Number of Ports Connected to Multiple Pads   *: 0
[04/01 15:35:06     37s] Number of Ports Connected to Core Instances   : 64
[04/01 15:35:06     37s] **WARN: (IMPREPO-200):	There are 2 Floating Ports in the top design.
[04/01 15:35:06     37s] **WARN: (IMPREPO-202):	There are 64 Ports connected to core instances.
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] ------ Design Rule Checking:
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] Number of Output Pins connect to Power/Ground *: 0
[04/01 15:35:06     37s] Number of Insts with Input Pins tied together ?: 0
[04/01 15:35:06     37s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[04/01 15:35:06     37s] Number of Input/InOut Floating Pins            : 0
[04/01 15:35:06     37s] Number of Output Floating Pins                 : 0
[04/01 15:35:06     37s] Number of Output Term Marked TieHi/Lo         *: 0
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] Number of nets with tri-state drivers          : 0
[04/01 15:35:06     37s] Number of nets with parallel drivers           : 0
[04/01 15:35:06     37s] Number of nets with multiple drivers           : 0
[04/01 15:35:06     37s] Number of nets with no driver (No FanIn)       : 0
[04/01 15:35:06     37s] Number of Output Floating nets (No FanOut)     : 2
[04/01 15:35:06     37s] Number of High Fanout nets (>50)               : 0
[04/01 15:35:06     37s] Design check done.
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] ---
[04/01 15:35:06     37s] --- Please refer to file /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/check_netlist_upon_init.rpt for detailed report.
[04/01 15:35:06     37s] ---
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] *** Summary of all messages that are not suppressed in this session:
[04/01 15:35:06     37s] Severity  ID               Count  Summary                                  
[04/01 15:35:06     37s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[04/01 15:35:06     37s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[04/01 15:35:06     37s] *** Message Summary: 2 warning(s), 0 error(s)
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix prePlace -outDir /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/prePlace_timing
[04/01 15:35:06     37s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:37.8/0:00:23.9 (1.6), mem = 1341.2M
[04/01 15:35:06     37s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/01 15:35:06     37s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/01 15:35:06     37s] Set Using Default Delay Limit as 101.
[04/01 15:35:06     37s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 15:35:06     37s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[04/01 15:35:06     37s] Set Default Net Delay as 0 ps.
[04/01 15:35:06     37s] Set Default Net Load as 0 pF. 
[04/01 15:35:06     37s] Set Default Input Pin Transition as 1 ps.
[04/01 15:35:06     37s] All LLGs are deleted
[04/01 15:35:06     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:06     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:06     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1339.2M, EPOCH TIME: 1743492906.801323
[04/01 15:35:06     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1339.2M, EPOCH TIME: 1743492906.801658
[04/01 15:35:06     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1339.2M, EPOCH TIME: 1743492906.801940
[04/01 15:35:06     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:06     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:06     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1339.2M, EPOCH TIME: 1743492906.802148
[04/01 15:35:06     37s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:06     37s] Core basic site is asap7sc7p5t
[04/01 15:35:06     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1339.2M, EPOCH TIME: 1743492906.810089
[04/01 15:35:06     37s] After signature check, allow fast init is false, keep pre-filter is false.
[04/01 15:35:06     37s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/01 15:35:06     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1339.2M, EPOCH TIME: 1743492906.810260
[04/01 15:35:06     37s] Use non-trimmed site array because memory saving is not enough.
[04/01 15:35:06     37s] SiteArray: non-trimmed site array dimensions = 46 x 230
[04/01 15:35:06     37s] SiteArray: use 61,440 bytes
[04/01 15:35:06     37s] SiteArray: current memory after site array memory allocation 1339.3M
[04/01 15:35:06     37s] SiteArray: FP blocked sites are writable
[04/01 15:35:06     37s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1339.3M, EPOCH TIME: 1743492906.810850
[04/01 15:35:06     37s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1339.3M, EPOCH TIME: 1743492906.810900
[04/01 15:35:06     37s] SiteArray: number of non floorplan blocked sites for llg default is 10580
[04/01 15:35:06     37s] Atter site array init, number of instance map data is 0.
[04/01 15:35:06     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1339.3M, EPOCH TIME: 1743492906.812183
[04/01 15:35:06     37s] 
[04/01 15:35:06     37s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:06     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1339.3M, EPOCH TIME: 1743492906.812583
[04/01 15:35:06     37s] All LLGs are deleted
[04/01 15:35:06     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:06     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:06     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1339.3M, EPOCH TIME: 1743492906.813411
[04/01 15:35:06     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1339.3M, EPOCH TIME: 1743492906.813633
[04/01 15:35:06     37s] Starting delay calculation for Setup views
[04/01 15:35:06     37s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/01 15:35:07     38s] AAE DB initialization (MEM=1362.2 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/01 15:35:07     38s] #################################################################################
[04/01 15:35:07     38s] # Design Stage: PreRoute
[04/01 15:35:07     38s] # Design Name: MultTop
[04/01 15:35:07     38s] # Design Mode: 90nm
[04/01 15:35:07     38s] # Analysis Mode: MMMC Non-OCV 
[04/01 15:35:07     38s] # Parasitics Mode: No SPEF/RCDB 
[04/01 15:35:07     38s] # Signoff Settings: SI Off 
[04/01 15:35:07     38s] #################################################################################
[04/01 15:35:07     38s] Calculate delays in Single mode...
[04/01 15:35:07     38s] Topological Sorting (REAL = 0:00:00.0, MEM = 1384.3M, InitMEM = 1384.3M)
[04/01 15:35:07     38s] Start delay calculation (fullDC) (1 T). (MEM=1384.3)
[04/01 15:35:07     38s] siFlow : Timing analysis mode is single, using late cdB files
[04/01 15:35:07     38s] Start AAE Lib Loading. (MEM=1395.81)
[04/01 15:35:07     38s] End AAE Lib Loading. (MEM=1424.43 CPU=0:00:00.1 Real=0:00:00.0)
[04/01 15:35:07     38s] End AAE Lib Interpolated Model. (MEM=1424.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:35:07     38s] Total number of fetched objects 1111
[04/01 15:35:07     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:35:07     38s] End delay calculation. (MEM=1495.8 CPU=0:00:00.1 REAL=0:00:00.0)
[04/01 15:35:07     38s] End delay calculation (fullDC). (MEM=1449.65 CPU=0:00:00.3 REAL=0:00:00.0)
[04/01 15:35:07     38s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1449.6M) ***
[04/01 15:35:07     38s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:38.8 mem=1449.6M)
[04/01 15:35:07     38s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.694  |  0.694  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   32    |   32    |
+--------------------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/01 15:35:07     38s] All LLGs are deleted
[04/01 15:35:07     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:07     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:07     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1411.6M, EPOCH TIME: 1743492907.848394
[04/01 15:35:07     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1411.6M, EPOCH TIME: 1743492907.848631
[04/01 15:35:07     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1411.6M, EPOCH TIME: 1743492907.848838
[04/01 15:35:07     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:07     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:07     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1411.6M, EPOCH TIME: 1743492907.848990
[04/01 15:35:07     38s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:07     38s] Core basic site is asap7sc7p5t
[04/01 15:35:07     38s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1411.6M, EPOCH TIME: 1743492907.865169
[04/01 15:35:07     38s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:35:07     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:35:07     38s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1411.6M, EPOCH TIME: 1743492907.865352
[04/01 15:35:07     38s] Fast DP-INIT is on for default
[04/01 15:35:07     38s] Atter site array init, number of instance map data is 0.
[04/01 15:35:07     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:1411.6M, EPOCH TIME: 1743492907.866529
[04/01 15:35:07     38s] 
[04/01 15:35:07     38s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:07     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.018, MEM:1411.6M, EPOCH TIME: 1743492907.866826
[04/01 15:35:07     38s] All LLGs are deleted
[04/01 15:35:07     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:07     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:07     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1411.6M, EPOCH TIME: 1743492907.867518
[04/01 15:35:07     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1411.6M, EPOCH TIME: 1743492907.867712
[04/01 15:35:07     38s] Density: 70.246%
------------------------------------------------------------------
All LLGs are deleted
[04/01 15:35:07     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:07     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:07     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1411.6M, EPOCH TIME: 1743492907.872101
[04/01 15:35:07     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1411.6M, EPOCH TIME: 1743492907.872297
[04/01 15:35:07     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1411.6M, EPOCH TIME: 1743492907.872501
[04/01 15:35:07     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:07     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:07     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1411.6M, EPOCH TIME: 1743492907.872610
[04/01 15:35:07     38s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:07     38s] Core basic site is asap7sc7p5t
[04/01 15:35:07     38s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1411.6M, EPOCH TIME: 1743492907.879282
[04/01 15:35:07     38s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:35:07     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:35:07     38s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1411.6M, EPOCH TIME: 1743492907.879371
[04/01 15:35:07     38s] Fast DP-INIT is on for default
[04/01 15:35:07     38s] Atter site array init, number of instance map data is 0.
[04/01 15:35:07     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1411.6M, EPOCH TIME: 1743492907.880239
[04/01 15:35:07     38s] 
[04/01 15:35:07     38s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:07     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1411.6M, EPOCH TIME: 1743492907.880503
[04/01 15:35:07     38s] All LLGs are deleted
[04/01 15:35:07     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:07     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:07     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1411.6M, EPOCH TIME: 1743492907.881055
[04/01 15:35:07     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1411.6M, EPOCH TIME: 1743492907.881227
[04/01 15:35:07     38s] Set Using Default Delay Limit as 1000.
[04/01 15:35:07     38s] Resetting back High Fanout Nets as non-ideal
[04/01 15:35:07     38s] Set Default Net Delay as 1000 ps.
[04/01 15:35:07     38s] Set Default Input Pin Transition as 0.1 ps.
[04/01 15:35:07     38s] Set Default Net Load as 0.5 pF. 
[04/01 15:35:07     38s] Reported timing to dir /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/prePlace_timing
[04/01 15:35:07     38s] Total CPU time: 1.23 sec
[04/01 15:35:07     38s] Total Real time: 1.0 sec
[04/01 15:35:07     38s] Total Memory Usage: 1387.128906 Mbytes
[04/01 15:35:07     38s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:39.0/0:00:25.1 (1.6), mem = 1387.1M
[04/01 15:35:07     38s] 
[04/01 15:35:07     38s] =============================================================================================
[04/01 15:35:07     38s]  Final TAT Report : timeDesign #1                                               21.14-s109_1
[04/01 15:35:07     38s] =============================================================================================
[04/01 15:35:07     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:35:07     38s] ---------------------------------------------------------------------------------------------
[04/01 15:35:07     38s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:07     38s] [ OptSummaryReport       ]      1   0:00:00.1  (   6.1 % )     0:00:01.1 /  0:00:01.1    1.0
[04/01 15:35:07     38s] [ TimingUpdate           ]      1   0:00:00.6  (  46.8 % )     0:00:01.0 /  0:00:01.0    1.0
[04/01 15:35:07     38s] [ FullDelayCalc          ]      1   0:00:00.4  (  32.8 % )     0:00:00.4 /  0:00:00.4    1.0
[04/01 15:35:07     38s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:07     38s] [ GenerateReports        ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.9
[04/01 15:35:07     38s] [ MISC                   ]          0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/01 15:35:07     38s] ---------------------------------------------------------------------------------------------
[04/01 15:35:07     38s]  timeDesign #1 TOTAL                0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/01 15:35:07     38s] ---------------------------------------------------------------------------------------------
[04/01 15:35:07     38s] 
[04/01 15:35:07     38s] <CMD> report_timing -nworst 200 -unique_pins -machine_readable > ${report_dir}/timing.rpt   
[04/01 15:35:07     39s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/01 15:35:07     39s] #################################################################################
[04/01 15:35:07     39s] # Design Stage: PreRoute
[04/01 15:35:07     39s] # Design Name: MultTop
[04/01 15:35:07     39s] # Design Mode: 90nm
[04/01 15:35:07     39s] # Analysis Mode: MMMC Non-OCV 
[04/01 15:35:07     39s] # Parasitics Mode: No SPEF/RCDB 
[04/01 15:35:07     39s] # Signoff Settings: SI Off 
[04/01 15:35:07     39s] #################################################################################
[04/01 15:35:07     39s] Calculate delays in Single mode...
[04/01 15:35:07     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 1395.2M, InitMEM = 1395.2M)
[04/01 15:35:07     39s] Start delay calculation (fullDC) (1 T). (MEM=1395.19)
[04/01 15:35:08     39s] End AAE Lib Interpolated Model. (MEM=1406.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:35:08     39s] Total number of fetched objects 1111
[04/01 15:35:08     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:35:08     39s] End delay calculation. (MEM=1455.41 CPU=0:00:00.1 REAL=0:00:00.0)
[04/01 15:35:08     39s] End delay calculation (fullDC). (MEM=1455.41 CPU=0:00:00.2 REAL=0:00:01.0)
[04/01 15:35:08     39s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1455.4M) ***
[04/01 15:35:08     39s] <CMD> floorPlan -site asap7sc7p5t -su 1 0.600000 1 1 1 1
[04/01 15:35:08     39s] Start create_tracks
[04/01 15:35:08     39s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/01 15:35:08     39s] <CMD> defOut -floorplan -noStdCells /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/data/floorplan.def
[04/01 15:35:08     39s] Writing DEF file '/home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/data/floorplan.def', current time is Tue Apr  1 15:35:08 2025 ...
[04/01 15:35:08     39s] unitPerMicron=4000, dbgMicronPerDBU=0.000250, unitPerDBU=1.000000
[04/01 15:35:08     39s] DEF file '/home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/data/floorplan.def' is written, current time is Tue Apr  1 15:35:08 2025 ...
[04/01 15:35:08     39s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[04/01 15:35:08     39s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -inst *
[04/01 15:35:08     39s] <CMD> globalNetConnect VDD -type net -net VDD
[04/01 15:35:08     39s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[04/01 15:35:08     39s] <CMD> globalNetConnect VSS -type tielo -pin VSS -inst *
[04/01 15:35:08     39s] <CMD> globalNetConnect VSS -type net -net VSS
[04/01 15:35:08     39s] <CMD> addStripe -nets {VSS VDD} -layer M8 -direction vertical -width 6.000000 -spacing 4.000000 -set_to_set_distance 30.000000 -start_from left -uda power_stripe_v
[04/01 15:35:08     39s] #% Begin addStripe (date=04/01 15:35:08, mem=1333.6M)
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] Initialize fgc environment(mem: 1413.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1413.4M)
[04/01 15:35:08     39s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1413.4M)
[04/01 15:35:08     39s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1413.4M)
[04/01 15:35:08     39s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1413.4M)
[04/01 15:35:08     39s] Starting stripe generation ...
[04/01 15:35:08     39s] Non-Default Mode Option Settings :
[04/01 15:35:08     39s]   NONE
[04/01 15:35:08     39s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/01 15:35:08     39s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/01 15:35:08     39s] Stripe generation is complete.
[04/01 15:35:08     39s] vias are now being generated.
[04/01 15:35:08     39s] addStripe created 4 wires.
[04/01 15:35:08     39s] ViaGen created 0 via, deleted 0 via to avoid violation.
[04/01 15:35:08     39s] +--------+----------------+----------------+
[04/01 15:35:08     39s] |  Layer |     Created    |     Deleted    |
[04/01 15:35:08     39s] +--------+----------------+----------------+
[04/01 15:35:08     39s] |   M8   |        4       |       NA       |
[04/01 15:35:08     39s] +--------+----------------+----------------+
[04/01 15:35:08     39s] #% End addStripe (date=04/01 15:35:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1335.1M, current mem=1335.1M)
[04/01 15:35:08     39s] <CMD> addStripe -nets {VSS VDD} -layer M9 -direction horizontal -width 6.000000 -spacing 4.000000 -set_to_set_distance 30.000000 -start_from bottom -uda power_stripe_h
[04/01 15:35:08     39s] #% Begin addStripe (date=04/01 15:35:08, mem=1335.1M)
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] Initialize fgc environment(mem: 1413.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1413.4M)
[04/01 15:35:08     39s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1413.4M)
[04/01 15:35:08     39s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1413.4M)
[04/01 15:35:08     39s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1413.4M)
[04/01 15:35:08     39s] Starting stripe generation ...
[04/01 15:35:08     39s] Non-Default Mode Option Settings :
[04/01 15:35:08     39s]   NONE
[04/01 15:35:08     39s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/01 15:35:08     39s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/01 15:35:08     39s] Stripe generation is complete.
[04/01 15:35:08     39s] vias are now being generated.
[04/01 15:35:08     39s] addStripe created 4 wires.
[04/01 15:35:08     39s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/01 15:35:08     39s] +--------+----------------+----------------+
[04/01 15:35:08     39s] |  Layer |     Created    |     Deleted    |
[04/01 15:35:08     39s] +--------+----------------+----------------+
[04/01 15:35:08     39s] |   V8   |        8       |        0       |
[04/01 15:35:08     39s] |   M9   |        4       |       NA       |
[04/01 15:35:08     39s] +--------+----------------+----------------+
[04/01 15:35:08     39s] #% End addStripe (date=04/01 15:35:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1335.7M, current mem=1335.7M)
[04/01 15:35:08     39s] <CMD> sroute -connect { corePin } -layerChangeRange { M1 M8 } -corePinTarget { None } -allowJogging 1 -crossoverViaLayerRange { M1 M8 } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1 M8 } -uda power_rail
[04/01 15:35:08     39s] #% Begin sroute (date=04/01 15:35:08, mem=1335.7M)
[04/01 15:35:08     39s] *** Begin SPECIAL ROUTE on Tue Apr  1 15:35:08 2025 ***
[04/01 15:35:08     39s] SPECIAL ROUTE ran on directory: /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir
[04/01 15:35:08     39s] SPECIAL ROUTE ran on machine: hpc001 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.80Ghz)
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] Begin option processing ...
[04/01 15:35:08     39s] srouteConnectPowerBump set to false
[04/01 15:35:08     39s] routeSelectNet set to "VDD VSS"
[04/01 15:35:08     39s] routeSpecial set to true
[04/01 15:35:08     39s] srouteBottomLayerLimit set to 1
[04/01 15:35:08     39s] srouteBottomTargetLayerLimit set to 1
[04/01 15:35:08     39s] srouteConnectBlockPin set to false
[04/01 15:35:08     39s] srouteConnectConverterPin set to false
[04/01 15:35:08     39s] srouteConnectPadPin set to false
[04/01 15:35:08     39s] srouteConnectStripe set to false
[04/01 15:35:08     39s] srouteCrossoverViaBottomLayer set to 1
[04/01 15:35:08     39s] srouteCrossoverViaTopLayer set to 8
[04/01 15:35:08     39s] srouteFollowCorePinEnd set to 3
[04/01 15:35:08     39s] srouteFollowPadPin set to false
[04/01 15:35:08     39s] srouteJogControl set to "preferWithChanges differentLayer"
[04/01 15:35:08     39s] sroutePadPinAllPorts set to true
[04/01 15:35:08     39s] sroutePreserveExistingRoutes set to true
[04/01 15:35:08     39s] srouteRoutePowerBarPortOnBothDir set to true
[04/01 15:35:08     39s] srouteStopSCPin set to true
[04/01 15:35:08     39s] srouteTopLayerLimit set to 8
[04/01 15:35:08     39s] srouteTopTargetLayerLimit set to 8
[04/01 15:35:08     39s] srouteUda set to "power_rail"
[04/01 15:35:08     39s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2857.00 megs.
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] Reading DB technology information...
[04/01 15:35:08     39s] Finished reading DB technology information.
[04/01 15:35:08     39s] Reading floorplan and netlist information...
[04/01 15:35:08     39s] Finished reading floorplan and netlist information.
[04/01 15:35:08     39s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[04/01 15:35:08     39s] Read in 21 layers, 10 routing layers, 1 overlap layer
[04/01 15:35:08     39s] Read in 1 nondefault rule, 0 used
[04/01 15:35:08     39s] Read in 848 macros, 22 used
[04/01 15:35:08     39s] Read in 22 components
[04/01 15:35:08     39s]   22 core components: 22 unplaced, 0 placed, 0 fixed
[04/01 15:35:08     39s] Read in 66 logical pins
[04/01 15:35:08     39s] Read in 66 nets
[04/01 15:35:08     39s] Read in 2 special nets, 2 routed
[04/01 15:35:08     39s] Read in 44 terminals
[04/01 15:35:08     39s] 2 nets selected.
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] Begin power routing ...
[04/01 15:35:08     39s] CPU time for VDD FollowPin 0 seconds
[04/01 15:35:08     39s] CPU time for VSS FollowPin 0 seconds
[04/01 15:35:08     39s]   Number of Core ports routed: 0
[04/01 15:35:08     39s]   Number of Followpin connections: 50
[04/01 15:35:08     39s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2863.00 megs.
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s]  Begin updating DB with routing results ...
[04/01 15:35:08     39s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/01 15:35:08     39s] **WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
[04/01 15:35:08     39s] Temporarily expand pitch on layer M10 from 1280 to 11520 (9x).
[04/01 15:35:08     39s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 141 out of 141 tracks are narrower than 8.160um (space 8.000 + width 0.160).
[04/01 15:35:08     39s] Type 'man IMPTR-2108' for more detail.
[04/01 15:35:08     39s]  As a result, your trialRoute congestion could be incorrect.
[04/01 15:35:08     39s] Pin and blockage extraction finished
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] sroute created 50 wires.
[04/01 15:35:08     39s] ViaGen created 700 vias, deleted 0 via to avoid violation.
[04/01 15:35:08     39s] +--------+----------------+----------------+
[04/01 15:35:08     39s] |  Layer |     Created    |     Deleted    |
[04/01 15:35:08     39s] +--------+----------------+----------------+
[04/01 15:35:08     39s] |   M1   |       50       |       NA       |
[04/01 15:35:08     39s] |   V1   |       100      |        0       |
[04/01 15:35:08     39s] |   V2   |       100      |        0       |
[04/01 15:35:08     39s] |   V3   |       100      |        0       |
[04/01 15:35:08     39s] |   V4   |       100      |        0       |
[04/01 15:35:08     39s] |   V5   |       100      |        0       |
[04/01 15:35:08     39s] |   V6   |       100      |        0       |
[04/01 15:35:08     39s] |   V7   |       100      |        0       |
[04/01 15:35:08     39s] +--------+----------------+----------------+
[04/01 15:35:08     39s] #% End sroute (date=04/01 15:35:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1354.9M, current mem=1345.2M)
[04/01 15:35:08     39s] <CMD> verifyConnectivity -type special -noAntenna -noWeakConnect -noUnroutedNet -error 1000 -warning 50 -report /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/powerplan_connectivity.rpt
[04/01 15:35:08     39s] VERIFY_CONNECTIVITY use new engine.
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] ******** Start: VERIFY CONNECTIVITY ********
[04/01 15:35:08     39s] Start Time: Tue Apr  1 15:35:08 2025
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] Design Name: MultTop
[04/01 15:35:08     39s] Database Units: 4000
[04/01 15:35:08     39s] Design Boundary: (0.0000, 0.0000) (56.7360, 55.0080)
[04/01 15:35:08     39s] Error Limit = 1000; Warning Limit = 50
[04/01 15:35:08     39s] Check specified nets
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin clock of net clock has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin reset of net reset has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[15] of net multiplicand[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[14] of net multiplicand[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[13] of net multiplicand[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[12] of net multiplicand[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[11] of net multiplicand[11] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[10] of net multiplicand[10] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[9] of net multiplicand[9] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[8] of net multiplicand[8] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[7] of net multiplicand[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[6] of net multiplicand[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[5] of net multiplicand[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[4] of net multiplicand[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[3] of net multiplicand[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[2] of net multiplicand[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[1] of net multiplicand[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplicand[0] of net multiplicand[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplier[15] of net multiplier[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (IMPVFC-97):	IO pin multiplier[14] of net multiplier[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/01 15:35:08     39s] **WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
[04/01 15:35:08     39s] To increase the message display limit, refer to the product command reference manual.
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] Begin Summary 
[04/01 15:35:08     39s]   Found no problems or warnings.
[04/01 15:35:08     39s] End Summary
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] End Time: Tue Apr  1 15:35:08 2025
[04/01 15:35:08     39s] Time Elapsed: 0:00:00.0
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] ******** End: VERIFY CONNECTIVITY ********
[04/01 15:35:08     39s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/01 15:35:08     39s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] <CMD> verify_PG_short -no_routing_blkg -report /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/powerplan_PG_short.rpt
[04/01 15:35:08     39s]  *** Starting VERIFY PG SHORT(MEM: 1419.7) ***
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s]   VERIFY PG SHORT ...... Initializing
[04/01 15:35:08     39s]   VERIFY PG SHORT ...... Deleting Existing Violations
[04/01 15:35:08     39s]   VERIFY PG SHORT ...... Creating Sub-Areas
[04/01 15:35:08     39s]                   ...... bin size: 4608
[04/01 15:35:08     39s]   VERIFY PG SHORT ...... SubArea : 1 of 1
[04/01 15:35:08     39s]   VERIFY PG SHORT ...... Short:  0 Viols.
[04/01 15:35:08     39s]   Verification Complete : 0 Short Viols.
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] **********End: VERIFY PG SHORT**********
[04/01 15:35:08     39s]  *** verify PG short (CPU: 0:00:00.1  MEM: 376.1M)
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] <CMD> reset_path_group -all
[04/01 15:35:08     39s] **ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
**ERROR: (TCLCMD-923):	Specified argument '' is not a valid collection
<CMD> group_path -name reg2reg -from $reg -to $reg
[04/01 15:35:08     39s] **ERROR: (TCLNL-305):	group_path: empty list of pins passed
**ERROR: (TCLNL-305):	group_path: empty list of pins passed
<CMD> group_path -name reg2cg -from $reg -to $ckgating
[04/01 15:35:08     39s] **ERROR: (TCLNL-305):	group_path: empty list of pins passed
**ERROR: (TCLNL-305):	group_path: empty list of pins passed
<CMD> group_path -name in2reg -from $input
[04/01 15:35:08     39s] <CMD> group_path -name reg2out -to $output
[04/01 15:35:08     39s] <CMD> group_path -name feedthr -from $input -to $output
[04/01 15:35:08     39s] <CMD> setPathGroupOptions reg2reg -effortLevel high
[04/01 15:35:08     39s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[04/01 15:35:08     39s] Type 'man IMPOPT-3602' for more detail.
[04/01 15:35:08     39s] Effort level <high> specified for reg2reg path_group
[04/01 15:35:08     39s] <CMD> setPathGroupOptions reg2cg -effortLevel high
[04/01 15:35:08     39s] **WARN: (IMPOPT-3602):	The specified path group name reg2cg is not defined.
[04/01 15:35:08     39s] Type 'man IMPOPT-3602' for more detail.
[04/01 15:35:08     39s] Effort level <high> specified for reg2cg path_group
[04/01 15:35:08     39s] <CMD> setPathGroupOptions in2reg -effortLevel low
[04/01 15:35:08     39s] Effort level <low> specified for in2reg path_group
[04/01 15:35:08     39s] <CMD> setPathGroupOptions reg2out -effortLevel low
[04/01 15:35:08     39s] Effort level <low> specified for reg2out path_group
[04/01 15:35:08     39s] <CMD> setPathGroupOptions feedthr -effortLevel low
[04/01 15:35:08     39s] Effort level <low> specified for feedthr path_group
[04/01 15:35:08     39s] <CMD> setOptMode -ignorePathGroupsForHold {inp2reg reg2out reg2out feedthr}
[04/01 15:35:08     39s] Ignoring {inp2reg reg2out reg2out feedthr} groups for Hold optimization.
[04/01 15:35:08     39s] <CMD> setPlaceMode -reset
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_global_ignore_scan true
[04/01 15:35:08     39s] <CMD> setDesignMode -topRoutingLayer M8
[04/01 15:35:08     39s] <CMD> setDesignMode -bottomRoutingLayer M1
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_detail_eco_max_distance 10.0
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_detail_eco_priority_insts fixed
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_detail_activity_power_driven false
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_detail_wire_length_opt_effort high
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_detail_legalization_inst_gap 0
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_global_auto_blockage_in_channel soft
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_global_activity_power_driven false
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_global_activity_power_driven_effort high
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_global_clock_power_driven true
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_global_clock_power_driven_effort low
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_global_timing_effort high
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_global_cong_effort low
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_global_max_density -1.000
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_global_clock_gate_aware true
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_global_uniform_density true
[04/01 15:35:08     39s] <CMD> setPlaceMode -place_global_place_io_pins true
[04/01 15:35:08     39s] <CMD> place_opt_design
[04/01 15:35:08     39s] **INFO: User settings:
[04/01 15:35:08     39s] setDesignMode -bottomRoutingLayer                        M1
[04/01 15:35:08     39s] setDesignMode -topRoutingLayer                           M8
[04/01 15:35:08     39s] setDelayCalMode -enable_high_fanout                      true
[04/01 15:35:08     39s] setDelayCalMode -engine                                  aae
[04/01 15:35:08     39s] setDelayCalMode -ignoreNetLoad                           false
[04/01 15:35:08     39s] setDelayCalMode -socv_accuracy_mode                      low
[04/01 15:35:08     39s] setOptMode -ignorePathGroupsForHold                      {inp2reg reg2out reg2out feedthr}
[04/01 15:35:08     39s] setPlaceMode -place_detail_activity_power_driven         false
[04/01 15:35:08     39s] setPlaceMode -place_detail_eco_max_distance              10
[04/01 15:35:08     39s] setPlaceMode -place_detail_eco_priority_insts            fixed
[04/01 15:35:08     39s] setPlaceMode -place_detail_legalization_inst_gap         0
[04/01 15:35:08     39s] setPlaceMode -place_detail_wire_length_opt_effort        high
[04/01 15:35:08     39s] setPlaceMode -place_global_activity_power_driven         false
[04/01 15:35:08     39s] setPlaceMode -place_global_activity_power_driven_effort  high
[04/01 15:35:08     39s] setPlaceMode -place_global_auto_blockage_in_channel      soft
[04/01 15:35:08     39s] setPlaceMode -place_global_clock_gate_aware              true
[04/01 15:35:08     39s] setPlaceMode -place_global_clock_power_driven            true
[04/01 15:35:08     39s] setPlaceMode -place_global_clock_power_driven_effort     low
[04/01 15:35:08     39s] setPlaceMode -place_global_cong_effort                   low
[04/01 15:35:08     39s] setPlaceMode -place_global_ignore_scan                   true
[04/01 15:35:08     39s] setPlaceMode -place_global_max_density                   -1
[04/01 15:35:08     39s] setPlaceMode -place_global_place_io_pins                 true
[04/01 15:35:08     39s] setPlaceMode -place_global_timing_effort                 high
[04/01 15:35:08     39s] setPlaceMode -place_global_uniform_density               true
[04/01 15:35:08     39s] setAnalysisMode -analysisType                            single
[04/01 15:35:08     39s] setAnalysisMode -checkType                               setup
[04/01 15:35:08     39s] setAnalysisMode -clkSrcPath                              false
[04/01 15:35:08     39s] setAnalysisMode -clockPropagation                        forcedIdeal
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:39.7/0:00:25.9 (1.5), mem = 1795.8M
[04/01 15:35:08     39s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/01 15:35:08     39s] *** Starting GigaPlace ***
[04/01 15:35:08     39s] #optDebug: fT-E <X 2 3 1 0>
[04/01 15:35:08     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1795.8M, EPOCH TIME: 1743492908.681842
[04/01 15:35:08     39s] Processing tracks to init pin-track alignment.
[04/01 15:35:08     39s] z: 1, totalTracks: 1
[04/01 15:35:08     39s] z: 3, totalTracks: 1
[04/01 15:35:08     39s] z: 5, totalTracks: 1
[04/01 15:35:08     39s] z: 7, totalTracks: 1
[04/01 15:35:08     39s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:08     39s] All LLGs are deleted
[04/01 15:35:08     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:08     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:08     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1795.8M, EPOCH TIME: 1743492908.686736
[04/01 15:35:08     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1795.8M, EPOCH TIME: 1743492908.687026
[04/01 15:35:08     39s] # Building MultTop llgBox search-tree.
[04/01 15:35:08     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1795.8M, EPOCH TIME: 1743492908.687291
[04/01 15:35:08     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:08     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:08     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1795.8M, EPOCH TIME: 1743492908.687482
[04/01 15:35:08     39s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:08     39s] Core basic site is asap7sc7p5t
[04/01 15:35:08     39s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:35:08     39s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1795.8M, EPOCH TIME: 1743492908.695413
[04/01 15:35:08     39s] After signature check, allow fast init is false, keep pre-filter is false.
[04/01 15:35:08     39s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/01 15:35:08     39s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1795.8M, EPOCH TIME: 1743492908.695611
[04/01 15:35:08     39s] SiteArray: non-trimmed site array dimensions = 49 x 253
[04/01 15:35:08     39s] SiteArray: use 65,536 bytes
[04/01 15:35:08     39s] SiteArray: current memory after site array memory allocation 1795.8M
[04/01 15:35:08     39s] SiteArray: FP blocked sites are writable
[04/01 15:35:08     39s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[04/01 15:35:08     39s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1795.8M, EPOCH TIME: 1743492908.696134
[04/01 15:35:08     39s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1795.8M, EPOCH TIME: 1743492908.697087
[04/01 15:35:08     39s] SiteArray: number of non floorplan blocked sites for llg default is 12397
[04/01 15:35:08     39s] Atter site array init, number of instance map data is 0.
[04/01 15:35:08     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:1795.8M, EPOCH TIME: 1743492908.697746
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:08     39s] OPERPROF:     Starting CMU at level 3, MEM:1795.8M, EPOCH TIME: 1743492908.697989
[04/01 15:35:08     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1795.8M, EPOCH TIME: 1743492908.698260
[04/01 15:35:08     39s] 
[04/01 15:35:08     39s] Bad Lib Cell Checking (CMU) is done! (0)
[04/01 15:35:08     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1795.8M, EPOCH TIME: 1743492908.698400
[04/01 15:35:08     39s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1795.8M, EPOCH TIME: 1743492908.698429
[04/01 15:35:08     39s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1795.8M, EPOCH TIME: 1743492908.698474
[04/01 15:35:08     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1795.8MB).
[04/01 15:35:08     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.017, MEM:1795.8M, EPOCH TIME: 1743492908.699246
[04/01 15:35:08     39s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1795.8M, EPOCH TIME: 1743492908.699275
[04/01 15:35:08     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:08     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:08     39s] All LLGs are deleted
[04/01 15:35:08     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:08     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:08     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1795.8M, EPOCH TIME: 1743492908.699984
[04/01 15:35:08     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1795.8M, EPOCH TIME: 1743492908.700210
[04/01 15:35:08     39s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.013, MEM:1424.8M, EPOCH TIME: 1743492908.712394
[04/01 15:35:08     39s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:39.7/0:00:25.9 (1.5), mem = 1424.8M
[04/01 15:35:08     39s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/01 15:35:08     39s] no activity file in design. spp won't run.
[04/01 15:35:08     39s] #Start colorize_geometry on Tue Apr  1 15:35:08 2025
[04/01 15:35:08     39s] #
[04/01 15:35:08     39s] ### Time Record (colorize_geometry) is installed.
[04/01 15:35:08     39s] ### Time Record (Pre Callback) is installed.
[04/01 15:35:08     39s] ### Time Record (Pre Callback) is uninstalled.
[04/01 15:35:08     39s] ### Time Record (DB Import) is installed.
[04/01 15:35:08     39s] #create default rule from bind_ndr_rule rule=0x7f4e5a362270 0x7f4e52822018
[04/01 15:35:08     39s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[04/01 15:35:08     39s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[04/01 15:35:08     39s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[04/01 15:35:08     39s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[04/01 15:35:08     39s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=298149152 placement=984943660 pin_access=1 inst_pattern=1
[04/01 15:35:08     39s] ### Time Record (DB Import) is uninstalled.
[04/01 15:35:08     39s] ### Time Record (DB Export) is installed.
[04/01 15:35:08     39s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=298149152 placement=984943660 pin_access=1 inst_pattern=1
[04/01 15:35:08     39s] ### Time Record (DB Export) is uninstalled.
[04/01 15:35:08     39s] ### Time Record (Post Callback) is installed.
[04/01 15:35:08     39s] ### Time Record (Post Callback) is uninstalled.
[04/01 15:35:08     39s] #
[04/01 15:35:08     39s] #colorize_geometry statistics:
[04/01 15:35:08     39s] #Cpu time = 00:00:00
[04/01 15:35:08     39s] #Elapsed time = 00:00:00
[04/01 15:35:08     39s] #Increased memory = 4.08 (MB)
[04/01 15:35:08     39s] #Total memory = 1346.41 (MB)
[04/01 15:35:08     39s] #Peak memory = 1473.78 (MB)
[04/01 15:35:08     39s] #Number of warnings = 4
[04/01 15:35:08     39s] #Total number of warnings = 4
[04/01 15:35:08     39s] #Number of fails = 0
[04/01 15:35:08     39s] #Total number of fails = 0
[04/01 15:35:08     39s] #Complete colorize_geometry on Tue Apr  1 15:35:08 2025
[04/01 15:35:08     39s] #
[04/01 15:35:08     39s] ### Time Record (colorize_geometry) is uninstalled.
[04/01 15:35:08     39s] ### 
[04/01 15:35:08     39s] ###   Scalability Statistics
[04/01 15:35:08     39s] ### 
[04/01 15:35:08     39s] ### ------------------------+----------------+----------------+----------------+
[04/01 15:35:08     39s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/01 15:35:08     39s] ### ------------------------+----------------+----------------+----------------+
[04/01 15:35:08     39s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/01 15:35:08     39s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/01 15:35:08     39s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/01 15:35:08     39s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/01 15:35:08     39s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[04/01 15:35:08     39s] ### ------------------------+----------------+----------------+----------------+
[04/01 15:35:08     39s] ### 
[04/01 15:35:08     40s] {MMLU 0 0 1111}
[04/01 15:35:08     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.0 mem=1432.3M
[04/01 15:35:08     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.0 mem=1432.3M
[04/01 15:35:08     40s] *** Start deleteBufferTree ***
[04/01 15:35:09     40s] Info: Detect buffers to remove automatically.
[04/01 15:35:09     40s] Analyzing netlist ...
[04/01 15:35:09     40s] Updating netlist
[04/01 15:35:09     40s] 
[04/01 15:35:09     40s] *summary: 0 instances (buffers/inverters) removed
[04/01 15:35:09     40s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/01 15:35:09     40s] 
[04/01 15:35:09     40s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:35:09     40s] 
[04/01 15:35:09     40s] TimeStamp Deleting Cell Server End ...
[04/01 15:35:09     40s] Info: 1 threads available for lower-level modules during optimization.
[04/01 15:35:09     40s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1447.9M, EPOCH TIME: 1743492909.092697
[04/01 15:35:09     40s] Deleted 0 physical inst  (cell - / prefix -).
[04/01 15:35:09     40s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1447.9M, EPOCH TIME: 1743492909.092901
[04/01 15:35:09     40s] INFO: #ExclusiveGroups=0
[04/01 15:35:09     40s] INFO: There are no Exclusive Groups.
[04/01 15:35:09     40s] No user-set net weight.
[04/01 15:35:09     40s] Net fanout histogram:
[04/01 15:35:09     40s] 2		: 313 (28.2%) nets
[04/01 15:35:09     40s] 3		: 750 (67.5%) nets
[04/01 15:35:09     40s] 4     -	14	: 17 (1.5%) nets
[04/01 15:35:09     40s] 15    -	39	: 31 (2.8%) nets
[04/01 15:35:09     40s] 40    -	79	: 0 (0.0%) nets
[04/01 15:35:09     40s] 80    -	159	: 0 (0.0%) nets
[04/01 15:35:09     40s] 160   -	319	: 0 (0.0%) nets
[04/01 15:35:09     40s] 320   -	639	: 0 (0.0%) nets
[04/01 15:35:09     40s] 640   -	1279	: 0 (0.0%) nets
[04/01 15:35:09     40s] 1280  -	2559	: 0 (0.0%) nets
[04/01 15:35:09     40s] 2560  -	5119	: 0 (0.0%) nets
[04/01 15:35:09     40s] 5120+		: 0 (0.0%) nets
[04/01 15:35:09     40s] **WARN: (IMPSP-196):	User sets both -place_global_uniform_density and -place_global_initial_padding_level options. Overriding -place_global_initial_padding_level to 5.
[04/01 15:35:09     40s] no activity file in design. spp won't run.
[04/01 15:35:09     40s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
[04/01 15:35:09     40s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[04/01 15:35:09     40s] Define the scan chains before using this option.
[04/01 15:35:09     40s] Type 'man IMPSP-9042' for more detail.
[04/01 15:35:09     40s] Processing tracks to init pin-track alignment.
[04/01 15:35:09     40s] z: 1, totalTracks: 1
[04/01 15:35:09     40s] z: 3, totalTracks: 1
[04/01 15:35:09     40s] z: 5, totalTracks: 1
[04/01 15:35:09     40s] z: 7, totalTracks: 1
[04/01 15:35:09     40s] #spOpts: gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:09     40s] All LLGs are deleted
[04/01 15:35:09     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:09     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:09     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1447.9M, EPOCH TIME: 1743492909.104895
[04/01 15:35:09     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1447.9M, EPOCH TIME: 1743492909.105316
[04/01 15:35:09     40s] #std cell=1079 (0 fixed + 1079 movable) #buf cell=0 #inv cell=60 #block=0 (0 floating + 0 preplaced)
[04/01 15:35:09     40s] #ioInst=0 #net=1111 #term=3488 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=64
[04/01 15:35:09     40s] stdCell: 1079 single + 0 double + 0 multi
[04/01 15:35:09     40s] Total standard cell length = 1.6053 (mm), area = 0.0017 (mm^2)
[04/01 15:35:09     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1447.9M, EPOCH TIME: 1743492909.106226
[04/01 15:35:09     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:09     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:09     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1447.9M, EPOCH TIME: 1743492909.106504
[04/01 15:35:09     40s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:09     40s] Core basic site is asap7sc7p5t
[04/01 15:35:09     40s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:35:09     40s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1447.9M, EPOCH TIME: 1743492909.115092
[04/01 15:35:09     40s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:35:09     40s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/01 15:35:09     40s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1447.9M, EPOCH TIME: 1743492909.115311
[04/01 15:35:09     40s] SiteArray: non-trimmed site array dimensions = 49 x 253
[04/01 15:35:09     40s] SiteArray: use 65,536 bytes
[04/01 15:35:09     40s] SiteArray: current memory after site array memory allocation 1447.9M
[04/01 15:35:09     40s] SiteArray: FP blocked sites are writable
[04/01 15:35:09     40s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[04/01 15:35:09     40s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1447.9M, EPOCH TIME: 1743492909.115888
[04/01 15:35:09     40s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1447.9M, EPOCH TIME: 1743492909.116857
[04/01 15:35:09     40s] SiteArray: number of non floorplan blocked sites for llg default is 12397
[04/01 15:35:09     40s] Atter site array init, number of instance map data is 0.
[04/01 15:35:09     40s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1447.9M, EPOCH TIME: 1743492909.117505
[04/01 15:35:09     40s] 
[04/01 15:35:09     40s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:09     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1447.9M, EPOCH TIME: 1743492909.117825
[04/01 15:35:09     40s] 
[04/01 15:35:09     40s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:09     40s] OPERPROF: Starting ADS RRMInitG at level 1, MEM:1447.9M, EPOCH TIME: 1743492909.117964
[04/01 15:35:09     40s] OPERPROF: Finished ADS RRMInitG at level 1, CPU:0.000, REAL:0.000, MEM:1447.9M, EPOCH TIME: 1743492909.118027
[04/01 15:35:09     40s] OPERPROF: Starting ADS RRMCPTSL at level 1, MEM:1447.9M, EPOCH TIME: 1743492909.118058
[04/01 15:35:09     40s] OPERPROF:   Starting ADS RRMBLKB at level 2, MEM:1447.9M, EPOCH TIME: 1743492909.118086
[04/01 15:35:09     40s] OPERPROF:   Finished ADS RRMBLKB at level 2, CPU:0.000, REAL:0.000, MEM:1447.9M, EPOCH TIME: 1743492909.118325
[04/01 15:35:09     40s] OPERPROF:   Starting ADS RRMCPTTR at level 2, MEM:1447.9M, EPOCH TIME: 1743492909.118355
[04/01 15:35:09     40s] OPERPROF:   Finished ADS RRMCPTTR at level 2, CPU:0.000, REAL:0.000, MEM:1447.9M, EPOCH TIME: 1743492909.118456
[04/01 15:35:09     40s] OPERPROF: Finished ADS RRMCPTSL at level 1, CPU:0.000, REAL:0.000, MEM:1447.9M, EPOCH TIME: 1743492909.118499
[04/01 15:35:09     40s] Average module density = 0.599.
[04/01 15:35:09     40s] Density for the design = 0.599.
[04/01 15:35:09     40s]        = stdcell_area 7432 sites (1734 um^2) / alloc_area 12397 sites (2892 um^2).
[04/01 15:35:09     40s] Pin Density = 0.2814.
[04/01 15:35:09     40s]             = total # of pins 3488 / total area 12397.
[04/01 15:35:09     40s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1447.9M, EPOCH TIME: 1743492909.118982
[04/01 15:35:09     40s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1447.9M, EPOCH TIME: 1743492909.119157
[04/01 15:35:09     40s] OPERPROF: Starting pre-place ADS at level 1, MEM:1447.9M, EPOCH TIME: 1743492909.119227
[04/01 15:35:09     40s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1447.9M, EPOCH TIME: 1743492909.119607
[04/01 15:35:09     40s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1447.9M, EPOCH TIME: 1743492909.119643
[04/01 15:35:09     40s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1447.9M, EPOCH TIME: 1743492909.119682
[04/01 15:35:09     40s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1447.9M, EPOCH TIME: 1743492909.119712
[04/01 15:35:09     40s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1447.9M, EPOCH TIME: 1743492909.119740
[04/01 15:35:09     40s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1447.9M, EPOCH TIME: 1743492909.119946
[04/01 15:35:09     40s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1447.9M, EPOCH TIME: 1743492909.119977
[04/01 15:35:09     40s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1447.9M, EPOCH TIME: 1743492909.120079
[04/01 15:35:09     40s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1447.9M, EPOCH TIME: 1743492909.120108
[04/01 15:35:09     40s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1447.9M, EPOCH TIME: 1743492909.120143
[04/01 15:35:09     40s] ADSU 0.599 -> 0.647. site 12397.000 -> 11485.000. GS 8.640
[04/01 15:35:09     40s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1447.9M, EPOCH TIME: 1743492909.120708
[04/01 15:35:09     40s] OPERPROF: Starting spMPad at level 1, MEM:1438.9M, EPOCH TIME: 1743492909.121811
[04/01 15:35:09     40s] OPERPROF:   Starting spContextMPad at level 2, MEM:1438.9M, EPOCH TIME: 1743492909.121915
[04/01 15:35:09     40s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1438.9M, EPOCH TIME: 1743492909.121952
[04/01 15:35:09     40s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1438.9M, EPOCH TIME: 1743492909.121986
[04/01 15:35:09     40s] MP  (1079): mp=1.230. U=0.647.
[04/01 15:35:09     40s] InitP A=3478.750, MA=1707.645.
[04/01 15:35:09     40s] Initial padding reaches pin density 0.432 for top
[04/01 15:35:09     40s] InitPadU 0.647 -> 0.907 for top
[04/01 15:35:09     40s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1438.9M, EPOCH TIME: 1743492909.123912
[04/01 15:35:09     40s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1438.9M, EPOCH TIME: 1743492909.124082
[04/01 15:35:09     40s] === lastAutoLevel = 7 
[04/01 15:35:09     40s] OPERPROF: Starting spInitNetWt at level 1, MEM:1438.9M, EPOCH TIME: 1743492909.124430
[04/01 15:35:09     40s] no activity file in design. spp won't run.
[04/01 15:35:09     40s] [spp] 0
[04/01 15:35:09     40s] [adp] 0:2:1:3
[04/01 15:35:09     40s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1438.9M, EPOCH TIME: 1743492909.124627
[04/01 15:35:09     40s] Clock gating cells determined by native netlist tracing.
[04/01 15:35:09     40s] no activity file in design. spp won't run.
[04/01 15:35:09     40s] no activity file in design. spp won't run.
[04/01 15:35:09     40s] OPERPROF: Starting npMain at level 1, MEM:1438.9M, EPOCH TIME: 1743492909.124959
[04/01 15:35:10     40s] OPERPROF:   Starting npPlace at level 2, MEM:1438.9M, EPOCH TIME: 1743492910.134946
[04/01 15:35:10     40s] Iteration  1: Total net bbox = 1.625e-11 (8.96e-12 7.29e-12)
[04/01 15:35:10     40s]               Est.  stn bbox = 1.682e-11 (9.23e-12 7.59e-12)
[04/01 15:35:10     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1440.9M
[04/01 15:35:10     40s] Iteration  2: Total net bbox = 1.625e-11 (8.96e-12 7.29e-12)
[04/01 15:35:10     40s]               Est.  stn bbox = 1.682e-11 (9.23e-12 7.59e-12)
[04/01 15:35:10     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1440.9M
[04/01 15:35:10     40s] OPERPROF:     Starting InitSKP at level 3, MEM:1440.9M, EPOCH TIME: 1743492910.141260
[04/01 15:35:10     40s] 
[04/01 15:35:10     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:35:10     40s] TLC MultiMap info (StdDelay):
[04/01 15:35:10     40s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:10     40s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:35:10     40s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:10     40s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:35:10     40s]  Setting StdDelay to: 4.4ps
[04/01 15:35:10     40s] 
[04/01 15:35:10     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:35:10     40s] 
[04/01 15:35:10     40s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:35:10     40s] 
[04/01 15:35:10     40s] TimeStamp Deleting Cell Server End ...
[04/01 15:35:10     40s] 
[04/01 15:35:10     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:35:10     40s] TLC MultiMap info (StdDelay):
[04/01 15:35:10     40s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:10     40s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:35:10     40s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:10     40s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:35:10     40s]  Setting StdDelay to: 4.4ps
[04/01 15:35:10     40s] 
[04/01 15:35:10     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:35:11     42s] 
[04/01 15:35:11     42s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:35:11     42s] 
[04/01 15:35:11     42s] TimeStamp Deleting Cell Server End ...
[04/01 15:35:11     42s] 
[04/01 15:35:11     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:35:12     42s] TLC MultiMap info (StdDelay):
[04/01 15:35:12     42s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:12     42s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:35:12     42s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:12     42s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:35:12     42s]  Setting StdDelay to: 4.4ps
[04/01 15:35:12     42s] 
[04/01 15:35:12     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:35:14     44s] *** Finished SKP initialization (cpu=0:00:04.3, real=0:00:04.0)***
[04/01 15:35:14     44s] OPERPROF:     Finished InitSKP at level 3, CPU:4.330, REAL:4.323, MEM:1783.3M, EPOCH TIME: 1743492914.464095
[04/01 15:35:14     44s] exp_mt_sequential is set from setPlaceMode option to 1
[04/01 15:35:14     44s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/01 15:35:14     44s] place_exp_mt_interval set to default 32
[04/01 15:35:14     44s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/01 15:35:14     44s] Iteration  3: Total net bbox = 3.272e+02 (1.61e+02 1.67e+02)
[04/01 15:35:14     44s]               Est.  stn bbox = 3.668e+02 (1.80e+02 1.87e+02)
[04/01 15:35:14     44s]               cpu = 0:00:04.6 real = 0:00:04.0 mem = 1769.7M
[04/01 15:35:16     46s] Iteration  4: Total net bbox = 5.164e+03 (2.81e+03 2.36e+03)
[04/01 15:35:16     46s]               Est.  stn bbox = 6.048e+03 (3.25e+03 2.80e+03)
[04/01 15:35:16     46s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 1772.2M
[04/01 15:35:16     46s] Iteration  5: Total net bbox = 5.164e+03 (2.81e+03 2.36e+03)
[04/01 15:35:16     46s]               Est.  stn bbox = 6.048e+03 (3.25e+03 2.80e+03)
[04/01 15:35:16     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1772.2M
[04/01 15:35:16     46s] OPERPROF:   Finished npPlace at level 2, CPU:5.910, REAL:6.044, MEM:1772.2M, EPOCH TIME: 1743492916.178541
[04/01 15:35:16     46s] OPERPROF: Finished npMain at level 1, CPU:5.920, REAL:7.055, MEM:1772.2M, EPOCH TIME: 1743492916.179772
[04/01 15:35:16     46s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1772.2M, EPOCH TIME: 1743492916.180242
[04/01 15:35:16     46s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/01 15:35:16     46s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1772.2M, EPOCH TIME: 1743492916.180442
[04/01 15:35:16     46s] Legalizing MH Cells... 0 / 0 (level 7)
[04/01 15:35:16     46s] No instances found in the vector
[04/01 15:35:16     46s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1772.2M, DRC: 0)
[04/01 15:35:16     46s] 0 (out of 0) MH cells were successfully legalized.
[04/01 15:35:16     46s] OPERPROF: Starting npMain at level 1, MEM:1772.2M, EPOCH TIME: 1743492916.180617
[04/01 15:35:16     46s] OPERPROF:   Starting npPlace at level 2, MEM:1772.2M, EPOCH TIME: 1743492916.183368
[04/01 15:35:16     46s] Iteration  6: Total net bbox = 5.292e+03 (2.81e+03 2.48e+03)
[04/01 15:35:16     46s]               Est.  stn bbox = 6.168e+03 (3.21e+03 2.96e+03)
[04/01 15:35:16     46s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1770.2M
[04/01 15:35:17     47s] Iteration  7: Total net bbox = 5.516e+03 (2.93e+03 2.58e+03)
[04/01 15:35:17     47s]               Est.  stn bbox = 6.400e+03 (3.34e+03 3.06e+03)
[04/01 15:35:17     47s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1770.2M
[04/01 15:35:18     48s] Iteration  8: Total net bbox = 5.865e+03 (2.97e+03 2.89e+03)
[04/01 15:35:18     48s]               Est.  stn bbox = 6.745e+03 (3.37e+03 3.37e+03)
[04/01 15:35:18     48s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1770.2M
[04/01 15:35:18     48s] GP RA stats: MHOnly 0 nrInst 1079 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/01 15:35:19     49s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1770.2M, EPOCH TIME: 1743492919.484112
[04/01 15:35:19     49s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1743492919.484192
[04/01 15:35:19     49s] Iteration  9: Total net bbox = 5.921e+03 (3.04e+03 2.88e+03)
[04/01 15:35:19     49s]               Est.  stn bbox = 6.798e+03 (3.45e+03 3.35e+03)
[04/01 15:35:19     49s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1770.2M
[04/01 15:35:19     49s] OPERPROF:   Finished npPlace at level 2, CPU:3.150, REAL:3.301, MEM:1770.2M, EPOCH TIME: 1743492919.484670
[04/01 15:35:19     49s] OPERPROF: Finished npMain at level 1, CPU:3.160, REAL:3.305, MEM:1770.2M, EPOCH TIME: 1743492919.485726
[04/01 15:35:19     49s] Iteration 10: Total net bbox = 6.916e+03 (3.64e+03 3.27e+03)
[04/01 15:35:19     49s]               Est.  stn bbox = 8.099e+03 (4.16e+03 3.94e+03)
[04/01 15:35:19     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1770.2M
[04/01 15:35:19     49s] Iteration 11: Total net bbox = 6.916e+03 (3.64e+03 3.27e+03)
[04/01 15:35:19     49s]               Est.  stn bbox = 8.099e+03 (4.16e+03 3.94e+03)
[04/01 15:35:19     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1770.2M
[04/01 15:35:19     49s] [adp] clock
[04/01 15:35:19     49s] [adp] weight, nr nets, wire length
[04/01 15:35:19     49s] [adp]      0        0  0.000000
[04/01 15:35:19     49s] [adp] data
[04/01 15:35:19     49s] [adp] weight, nr nets, wire length
[04/01 15:35:19     49s] [adp]      0     1111  6940.022750
[04/01 15:35:19     49s] [adp] 0.000000|0.000000|0.000000
[04/01 15:35:19     49s] Iteration 12: Total net bbox = 6.916e+03 (3.64e+03 3.27e+03)
[04/01 15:35:19     49s]               Est.  stn bbox = 8.099e+03 (4.16e+03 3.94e+03)
[04/01 15:35:19     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1770.2M
[04/01 15:35:19     49s] Clear WL Bound Manager after Global Placement... 
[04/01 15:35:19     49s] Finished Global Placement (cpu=0:00:09.1, real=0:00:10.0, mem=1770.2M)
[04/01 15:35:19     49s] Keep Tdgp Graph and DB for later use
[04/01 15:35:19     49s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[04/01 15:35:19     49s] Saved padding area to DB
[04/01 15:35:19     49s] All LLGs are deleted
[04/01 15:35:19     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1770.2M, EPOCH TIME: 1743492919.489998
[04/01 15:35:19     49s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1743492919.490288
[04/01 15:35:19     49s] Solver runtime cpu: 0:00:04.6 real: 0:00:04.9
[04/01 15:35:19     49s] Core Placement runtime cpu: 0:00:09.1 real: 0:00:10.0
[04/01 15:35:19     49s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/01 15:35:19     49s] Type 'man IMPSP-9025' for more detail.
[04/01 15:35:19     49s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1770.2M, EPOCH TIME: 1743492919.492641
[04/01 15:35:19     49s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1770.2M, EPOCH TIME: 1743492919.492735
[04/01 15:35:19     49s] Processing tracks to init pin-track alignment.
[04/01 15:35:19     49s] z: 1, totalTracks: 1
[04/01 15:35:19     49s] z: 3, totalTracks: 1
[04/01 15:35:19     49s] z: 5, totalTracks: 1
[04/01 15:35:19     49s] z: 7, totalTracks: 1
[04/01 15:35:19     49s] #spOpts: gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:19     49s] All LLGs are deleted
[04/01 15:35:19     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1770.2M, EPOCH TIME: 1743492919.499136
[04/01 15:35:19     49s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1743492919.499390
[04/01 15:35:19     49s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1770.2M, EPOCH TIME: 1743492919.499614
[04/01 15:35:19     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1770.2M, EPOCH TIME: 1743492919.499857
[04/01 15:35:19     49s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:19     49s] Core basic site is asap7sc7p5t
[04/01 15:35:19     49s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:35:19     49s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1770.2M, EPOCH TIME: 1743492919.506809
[04/01 15:35:19     49s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:35:19     49s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:35:19     49s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1743492919.507003
[04/01 15:35:19     49s] Fast DP-INIT is on for default
[04/01 15:35:19     49s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[04/01 15:35:19     49s] Atter site array init, number of instance map data is 0.
[04/01 15:35:19     49s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.008, MEM:1770.2M, EPOCH TIME: 1743492919.507930
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:19     49s] OPERPROF:       Starting CMU at level 4, MEM:1770.2M, EPOCH TIME: 1743492919.508157
[04/01 15:35:19     49s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1743492919.508575
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s] Bad Lib Cell Checking (CMU) is done! (0)
[04/01 15:35:19     49s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1770.2M, EPOCH TIME: 1743492919.508713
[04/01 15:35:19     49s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1770.2M, EPOCH TIME: 1743492919.508741
[04/01 15:35:19     49s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1743492919.508784
[04/01 15:35:19     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1770.2MB).
[04/01 15:35:19     49s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.016, MEM:1770.2M, EPOCH TIME: 1743492919.509105
[04/01 15:35:19     49s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.017, MEM:1770.2M, EPOCH TIME: 1743492919.509147
[04/01 15:35:19     49s] TDRefine: refinePlace mode is spiral
[04/01 15:35:19     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.43158.1
[04/01 15:35:19     49s] OPERPROF: Starting RefinePlace at level 1, MEM:1770.2M, EPOCH TIME: 1743492919.509198
[04/01 15:35:19     49s] *** Starting refinePlace (0:00:49.3 mem=1770.2M) ***
[04/01 15:35:19     49s] Total net bbox length = 6.940e+03 (3.643e+03 3.297e+03) (ext = 6.988e+02)
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:19     49s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 15:35:19     49s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:19     49s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:19     49s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1770.2M, EPOCH TIME: 1743492919.512392
[04/01 15:35:19     49s] Starting refinePlace ...
[04/01 15:35:19     49s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:19     49s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:19     49s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1770.2M, EPOCH TIME: 1743492919.515588
[04/01 15:35:19     49s] DDP initSite1 nrRow 49 nrJob 49
[04/01 15:35:19     49s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1770.2M, EPOCH TIME: 1743492919.515649
[04/01 15:35:19     49s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1743492919.515691
[04/01 15:35:19     49s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1770.2M, EPOCH TIME: 1743492919.515720
[04/01 15:35:19     49s] DDP markSite nrRow 49 nrJob 49
[04/01 15:35:19     49s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1743492919.515770
[04/01 15:35:19     49s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1743492919.515797
[04/01 15:35:19     49s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/01 15:35:19     49s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1770.2M, EPOCH TIME: 1743492919.516581
[04/01 15:35:19     49s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1770.2M, EPOCH TIME: 1743492919.516611
[04/01 15:35:19     49s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1743492919.516779
[04/01 15:35:19     49s] ** Cut row section cpu time 0:00:00.0.
[04/01 15:35:19     49s]  ** Cut row section real time 0:00:00.0.
[04/01 15:35:19     49s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1743492919.516820
[04/01 15:35:19     49s]   Spread Effort: high, standalone mode, useDDP on.
[04/01 15:35:19     49s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1770.2MB) @(0:00:49.3 - 0:00:49.3).
[04/01 15:35:19     49s] Move report: preRPlace moves 1079 insts, mean move: 0.07 um, max move: 1.35 um 
[04/01 15:35:19     49s] 	Max move on inst (g17961__5526): (31.15, 9.71) --> (30.82, 10.73)
[04/01 15:35:19     49s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND2xp5_ASAP7_75t_SL
[04/01 15:35:19     49s] wireLenOptFixPriorityInst 0 inst fixed
[04/01 15:35:19     49s] Placement tweakage begins.
[04/01 15:35:19     49s] wire length = 7.718e+03
[04/01 15:35:19     49s] wire length = 7.004e+03
[04/01 15:35:19     49s] Placement tweakage ends.
[04/01 15:35:19     49s] Move report: tweak moves 130 insts, mean move: 1.84 um, max move: 4.54 um 
[04/01 15:35:19     49s] 	Max move on inst (g17987__1666): (45.72, 20.45) --> (43.34, 22.61)
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/01 15:35:19     49s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/01 15:35:19     49s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/01 15:35:19     49s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/01 15:35:19     49s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1794.2MB) @(0:00:49.3 - 0:00:49.4).
[04/01 15:35:19     49s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/01 15:35:19     49s] Move report: Detail placement moves 1079 insts, mean move: 0.28 um, max move: 4.59 um 
[04/01 15:35:19     49s] 	Max move on inst (g17987__1666): (45.77, 20.44) --> (43.34, 22.61)
[04/01 15:35:19     49s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1794.2MB
[04/01 15:35:19     49s] Statistics of distance of Instance movement in refine placement:
[04/01 15:35:19     49s]   maximum (X+Y) =         4.59 um
[04/01 15:35:19     49s]   inst (g17987__1666) with max move: (45.7713, 20.442) -> (43.344, 22.608)
[04/01 15:35:19     49s]   mean    (X+Y) =         0.28 um
[04/01 15:35:19     49s] Summary Report:
[04/01 15:35:19     49s] Instances move: 1079 (out of 1079 movable)
[04/01 15:35:19     49s] Instances flipped: 0
[04/01 15:35:19     49s] Mean displacement: 0.28 um
[04/01 15:35:19     49s] Max displacement: 4.59 um (Instance: g17987__1666) (45.7713, 20.442) -> (43.344, 22.608)
[04/01 15:35:19     49s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND2xp5_ASAP7_75t_SL
[04/01 15:35:19     49s] Total instances moved : 1079
[04/01 15:35:19     49s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.121, MEM:1794.2M, EPOCH TIME: 1743492919.632902
[04/01 15:35:19     49s] Total net bbox length = 6.271e+03 (2.979e+03 3.292e+03) (ext = 6.723e+02)
[04/01 15:35:19     49s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1794.2MB
[04/01 15:35:19     49s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1794.2MB) @(0:00:49.3 - 0:00:49.4).
[04/01 15:35:19     49s] *** Finished refinePlace (0:00:49.4 mem=1794.2M) ***
[04/01 15:35:19     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.43158.1
[04/01 15:35:19     49s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.124, MEM:1794.2M, EPOCH TIME: 1743492919.633449
[04/01 15:35:19     49s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1794.2M, EPOCH TIME: 1743492919.633492
[04/01 15:35:19     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1079).
[04/01 15:35:19     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] All LLGs are deleted
[04/01 15:35:19     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.2M, EPOCH TIME: 1743492919.634567
[04/01 15:35:19     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1794.2M, EPOCH TIME: 1743492919.634794
[04/01 15:35:19     49s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1794.2M, EPOCH TIME: 1743492919.636246
[04/01 15:35:19     49s] *** Finished Initial Placement (cpu=0:00:09.3, real=0:00:10.0, mem=1794.2M) ***
[04/01 15:35:19     49s] Processing tracks to init pin-track alignment.
[04/01 15:35:19     49s] z: 1, totalTracks: 1
[04/01 15:35:19     49s] z: 3, totalTracks: 1
[04/01 15:35:19     49s] z: 5, totalTracks: 1
[04/01 15:35:19     49s] z: 7, totalTracks: 1
[04/01 15:35:19     49s] #spOpts: gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:19     49s] All LLGs are deleted
[04/01 15:35:19     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1794.2M, EPOCH TIME: 1743492919.639248
[04/01 15:35:19     49s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1794.2M, EPOCH TIME: 1743492919.639442
[04/01 15:35:19     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1794.2M, EPOCH TIME: 1743492919.639619
[04/01 15:35:19     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1794.2M, EPOCH TIME: 1743492919.639723
[04/01 15:35:19     49s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:19     49s] Core basic site is asap7sc7p5t
[04/01 15:35:19     49s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:35:19     49s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1794.2M, EPOCH TIME: 1743492919.646211
[04/01 15:35:19     49s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:35:19     49s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:35:19     49s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1794.2M, EPOCH TIME: 1743492919.646365
[04/01 15:35:19     49s] Fast DP-INIT is on for default
[04/01 15:35:19     49s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[04/01 15:35:19     49s] Atter site array init, number of instance map data is 0.
[04/01 15:35:19     49s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1794.2M, EPOCH TIME: 1743492919.647254
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:19     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1794.2M, EPOCH TIME: 1743492919.647513
[04/01 15:35:19     49s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1794.2M, EPOCH TIME: 1743492919.647696
[04/01 15:35:19     49s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1794.2M, EPOCH TIME: 1743492919.647840
[04/01 15:35:19     49s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1794.2M, EPOCH TIME: 1743492919.648036
[04/01 15:35:19     49s] default core: bins with density > 0.750 = 13.33 % ( 4 / 30 )
[04/01 15:35:19     49s] Density distribution unevenness ratio = 11.897%
[04/01 15:35:19     49s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1794.2M, EPOCH TIME: 1743492919.648077
[04/01 15:35:19     49s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1794.2M, EPOCH TIME: 1743492919.648104
[04/01 15:35:19     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] All LLGs are deleted
[04/01 15:35:19     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.2M, EPOCH TIME: 1743492919.648730
[04/01 15:35:19     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1794.2M, EPOCH TIME: 1743492919.648907
[04/01 15:35:19     49s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1794.2M, EPOCH TIME: 1743492919.649884
[04/01 15:35:19     49s] Starting IO pin assignment...
[04/01 15:35:19     49s] The design is not routed. Using placement based method for pin assignment.
[04/01 15:35:19     49s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[04/01 15:35:19     49s] Completed IO pin assignment.
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s] *** Start incrementalPlace ***
[04/01 15:35:19     49s] User Input Parameters:
[04/01 15:35:19     49s] - Congestion Driven    : On
[04/01 15:35:19     49s] - Timing Driven        : On
[04/01 15:35:19     49s] - Area-Violation Based : On
[04/01 15:35:19     49s] - Start Rollback Level : -5
[04/01 15:35:19     49s] - Legalized            : On
[04/01 15:35:19     49s] - Window Based         : Off
[04/01 15:35:19     49s] - eDen incr mode       : Off
[04/01 15:35:19     49s] - Small incr mode      : Off
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s] No Views given, use default active views for adaptive view pruning
[04/01 15:35:19     49s] SKP will enable view:
[04/01 15:35:19     49s]   setup_view
[04/01 15:35:19     49s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1794.2M, EPOCH TIME: 1743492919.684044
[04/01 15:35:19     49s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/01 15:35:19     49s] Type 'man IMPPTN-1250' for more detail.
[04/01 15:35:19     49s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.006, MEM:1794.2M, EPOCH TIME: 1743492919.690268
[04/01 15:35:19     49s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1794.2M, EPOCH TIME: 1743492919.690340
[04/01 15:35:19     49s] Starting Early Global Route congestion estimation: mem = 1794.2M
[04/01 15:35:19     49s] (I)      ==================== Layers =====================
[04/01 15:35:19     49s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:19     49s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/01 15:35:19     49s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:19     49s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[04/01 15:35:19     49s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/01 15:35:19     49s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[04/01 15:35:19     49s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/01 15:35:19     49s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[04/01 15:35:19     49s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/01 15:35:19     49s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[04/01 15:35:19     49s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/01 15:35:19     49s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[04/01 15:35:19     49s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/01 15:35:19     49s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[04/01 15:35:19     49s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/01 15:35:19     49s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[04/01 15:35:19     49s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/01 15:35:19     49s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[04/01 15:35:19     49s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/01 15:35:19     49s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[04/01 15:35:19     49s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/01 15:35:19     49s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[04/01 15:35:19     49s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[04/01 15:35:19     49s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:19     49s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/01 15:35:19     49s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[04/01 15:35:19     49s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[04/01 15:35:19     49s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[04/01 15:35:19     49s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[04/01 15:35:19     49s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:19     49s] (I)      Started Import and model ( Curr Mem: 1794.16 MB )
[04/01 15:35:19     49s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:19     49s] (I)      == Non-default Options ==
[04/01 15:35:19     49s] (I)      Maximum routing layer                              : 8
[04/01 15:35:19     49s] (I)      Minimum routing layer                              : 1
[04/01 15:35:19     49s] (I)      Number of threads                                  : 1
[04/01 15:35:19     49s] (I)      Use non-blocking free Dbs wires                    : false
[04/01 15:35:19     49s] (I)      Method to set GCell size                           : row
[04/01 15:35:19     49s] (I)      Counted 766 PG shapes. We will not process PG shapes layer by layer.
[04/01 15:35:19     49s] (I)      Use row-based GCell size
[04/01 15:35:19     49s] (I)      Use row-based GCell align
[04/01 15:35:19     49s] (I)      layer 0 area = 170496
[04/01 15:35:19     49s] (I)      layer 1 area = 170496
[04/01 15:35:19     49s] (I)      layer 2 area = 170496
[04/01 15:35:19     49s] (I)      layer 3 area = 512000
[04/01 15:35:19     49s] (I)      layer 4 area = 512000
[04/01 15:35:19     49s] (I)      layer 5 area = 560000
[04/01 15:35:19     49s] (I)      layer 6 area = 560000
[04/01 15:35:19     49s] (I)      layer 7 area = 481279999
[04/01 15:35:19     49s] (I)      GCell unit size   : 4320
[04/01 15:35:19     49s] (I)      GCell multiplier  : 1
[04/01 15:35:19     49s] (I)      GCell row height  : 4320
[04/01 15:35:19     49s] (I)      Actual row height : 4320
[04/01 15:35:19     49s] (I)      GCell align ref   : 4032 4032
[04/01 15:35:19     49s] [NR-eGR] Track table information for default rule: 
[04/01 15:35:19     49s] [NR-eGR] M1 has single uniform track structure
[04/01 15:35:19     49s] [NR-eGR] M2 has non-uniform track structures
[04/01 15:35:19     49s] [NR-eGR] M3 has single uniform track structure
[04/01 15:35:19     49s] [NR-eGR] M4 has single uniform track structure
[04/01 15:35:19     49s] [NR-eGR] M5 has single uniform track structure
[04/01 15:35:19     49s] [NR-eGR] M6 has single uniform track structure
[04/01 15:35:19     49s] [NR-eGR] M7 has single uniform track structure
[04/01 15:35:19     49s] [NR-eGR] M8 has single uniform track structure
[04/01 15:35:19     49s] [NR-eGR] M9 has single uniform track structure
[04/01 15:35:19     49s] [NR-eGR] Pad has single uniform track structure
[04/01 15:35:19     49s] (I)      ============== Default via ===============
[04/01 15:35:19     49s] (I)      +---+------------------+-----------------+
[04/01 15:35:19     49s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 15:35:19     49s] (I)      +---+------------------+-----------------+
[04/01 15:35:19     49s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[04/01 15:35:19     49s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[04/01 15:35:19     49s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[04/01 15:35:19     49s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[04/01 15:35:19     49s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[04/01 15:35:19     49s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[04/01 15:35:19     49s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[04/01 15:35:19     49s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[04/01 15:35:19     49s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[04/01 15:35:19     49s] (I)      +---+------------------+-----------------+
[04/01 15:35:19     49s] [NR-eGR] Read 1462 PG shapes
[04/01 15:35:19     49s] [NR-eGR] Read 0 clock shapes
[04/01 15:35:19     49s] [NR-eGR] Read 0 other shapes
[04/01 15:35:19     49s] [NR-eGR] #Routing Blockages  : 0
[04/01 15:35:19     49s] [NR-eGR] #Instance Blockages : 15934
[04/01 15:35:19     49s] [NR-eGR] #PG Blockages       : 1462
[04/01 15:35:19     49s] [NR-eGR] #Halo Blockages     : 0
[04/01 15:35:19     49s] [NR-eGR] #Boundary Blockages : 0
[04/01 15:35:19     49s] [NR-eGR] #Clock Blockages    : 0
[04/01 15:35:19     49s] [NR-eGR] #Other Blockages    : 0
[04/01 15:35:19     49s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/01 15:35:19     49s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 15:35:19     49s] [NR-eGR] Read 1111 nets ( ignored 0 )
[04/01 15:35:19     49s] (I)      early_global_route_priority property id does not exist.
[04/01 15:35:19     49s] (I)      Read Num Blocks=17396  Num Prerouted Wires=0  Num CS=0
[04/01 15:35:19     49s] (I)      Layer 0 (V) : #blockages 16084 : #preroutes 0
[04/01 15:35:19     49s] (I)      Layer 1 (H) : #blockages 200 : #preroutes 0
[04/01 15:35:19     49s] (I)      Layer 2 (V) : #blockages 200 : #preroutes 0
[04/01 15:35:19     49s] (I)      Layer 3 (H) : #blockages 200 : #preroutes 0
[04/01 15:35:19     49s] (I)      Layer 4 (V) : #blockages 200 : #preroutes 0
[04/01 15:35:19     49s] (I)      Layer 5 (H) : #blockages 200 : #preroutes 0
[04/01 15:35:19     49s] (I)      Layer 6 (V) : #blockages 200 : #preroutes 0
[04/01 15:35:19     49s] (I)      Layer 7 (H) : #blockages 112 : #preroutes 0
[04/01 15:35:19     49s] (I)      Number of ignored nets                =      0
[04/01 15:35:19     49s] (I)      Number of connected nets              =      0
[04/01 15:35:19     49s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/01 15:35:19     49s] (I)      Number of clock nets                  =      0.  Ignored: No
[04/01 15:35:19     49s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/01 15:35:19     49s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/01 15:35:19     49s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 15:35:19     49s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/01 15:35:19     49s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/01 15:35:19     49s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 15:35:19     49s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 15:35:19     49s] (I)      Ndr track 0 does not exist
[04/01 15:35:19     49s] (I)      ---------------------Grid Graph Info--------------------
[04/01 15:35:19     49s] (I)      Routing area        : (0, 0) - (226944, 220032)
[04/01 15:35:19     49s] (I)      Core area           : (4032, 4032) - (222912, 215712)
[04/01 15:35:19     49s] (I)      Site width          :   864  (dbu)
[04/01 15:35:19     49s] (I)      Row height          :  4320  (dbu)
[04/01 15:35:19     49s] (I)      GCell row height    :  4320  (dbu)
[04/01 15:35:19     49s] (I)      GCell width         :  4320  (dbu)
[04/01 15:35:19     49s] (I)      GCell height        :  4320  (dbu)
[04/01 15:35:19     49s] (I)      Grid                :    52    50     8
[04/01 15:35:19     49s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8
[04/01 15:35:19     49s] (I)      Vertical capacity   :  4320     0  4320     0  4320     0  4320     0
[04/01 15:35:19     49s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0  4320
[04/01 15:35:19     49s] (I)      Default wire width  :   288   288   288   384   384   512   512   640
[04/01 15:35:19     49s] (I)      Default wire space  :   288   288   288   384   384   512   512   640
[04/01 15:35:19     49s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024  1280
[04/01 15:35:19     49s] (I)      Default pitch size  :   576   576   576   768   864  1152  1152  1536
[04/01 15:35:19     49s] (I)      First track coord   :   576   432   576  1008   576   576   576  2112
[04/01 15:35:19     49s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75  2.81
[04/01 15:35:19     49s] (I)      Total num of tracks :   393   356   393   285   262   191   197   142
[04/01 15:35:19     49s] (I)      Num of masks        :     1     1     1     1     1     1     1     1
[04/01 15:35:19     49s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0
[04/01 15:35:19     49s] (I)      --------------------------------------------------------
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s] [NR-eGR] ============ Routing rule table ============
[04/01 15:35:19     49s] [NR-eGR] Rule id: 0  Nets: 1111
[04/01 15:35:19     49s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/01 15:35:19     49s] (I)                    Layer    1    2    3    4    5     6     7     8 
[04/01 15:35:19     49s] (I)                    Pitch  576  576  576  768  864  1152  1152  1536 
[04/01 15:35:19     49s] (I)             #Used tracks    1    1    1    1    1     1     1     1 
[04/01 15:35:19     49s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1 
[04/01 15:35:19     49s] [NR-eGR] ========================================
[04/01 15:35:19     49s] [NR-eGR] 
[04/01 15:35:19     49s] (I)      =============== Blocked Tracks ===============
[04/01 15:35:19     49s] (I)      +-------+---------+----------+---------------+
[04/01 15:35:19     49s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/01 15:35:19     49s] (I)      +-------+---------+----------+---------------+
[04/01 15:35:19     49s] (I)      |     1 |   19650 |    19050 |        96.95% |
[04/01 15:35:19     49s] (I)      |     2 |   18512 |      650 |         3.51% |
[04/01 15:35:19     49s] (I)      |     3 |   19650 |     8514 |        43.33% |
[04/01 15:35:19     49s] (I)      |     4 |   14820 |     1300 |         8.77% |
[04/01 15:35:19     49s] (I)      |     5 |   13100 |     5742 |        43.83% |
[04/01 15:35:19     49s] (I)      |     6 |    9932 |     1794 |        18.06% |
[04/01 15:35:19     49s] (I)      |     7 |    9850 |     4654 |        47.25% |
[04/01 15:35:19     49s] (I)      |     8 |    7384 |     3614 |        48.94% |
[04/01 15:35:19     49s] (I)      +-------+---------+----------+---------------+
[04/01 15:35:19     49s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.16 MB )
[04/01 15:35:19     49s] (I)      Reset routing kernel
[04/01 15:35:19     49s] (I)      Started Global Routing ( Curr Mem: 1794.16 MB )
[04/01 15:35:19     49s] (I)      totalPins=3488  totalGlobalPin=3413 (97.85%)
[04/01 15:35:19     49s] (I)      total 2D Cap : 80348 = (43600 H, 36748 V)
[04/01 15:35:19     49s] [NR-eGR] Layer group 1: route 1111 net(s) in layer range [1, 8]
[04/01 15:35:19     49s] (I)      
[04/01 15:35:19     49s] (I)      ============  Phase 1a Route ============
[04/01 15:35:19     49s] (I)      Usage: 6273 = (2990 H, 3283 V) = (6.86% H, 8.93% V) = (3.229e+03um H, 3.546e+03um V)
[04/01 15:35:19     49s] (I)      
[04/01 15:35:19     49s] (I)      ============  Phase 1b Route ============
[04/01 15:35:19     49s] (I)      Usage: 6273 = (2990 H, 3283 V) = (6.86% H, 8.93% V) = (3.229e+03um H, 3.546e+03um V)
[04/01 15:35:19     49s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 6.774840e+03um
[04/01 15:35:19     49s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[04/01 15:35:19     49s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/01 15:35:19     49s] (I)      
[04/01 15:35:19     49s] (I)      ============  Phase 1c Route ============
[04/01 15:35:19     49s] (I)      Usage: 6273 = (2990 H, 3283 V) = (6.86% H, 8.93% V) = (3.229e+03um H, 3.546e+03um V)
[04/01 15:35:19     49s] (I)      
[04/01 15:35:19     49s] (I)      ============  Phase 1d Route ============
[04/01 15:35:19     49s] (I)      Usage: 6273 = (2990 H, 3283 V) = (6.86% H, 8.93% V) = (3.229e+03um H, 3.546e+03um V)
[04/01 15:35:19     49s] (I)      
[04/01 15:35:19     49s] (I)      ============  Phase 1e Route ============
[04/01 15:35:19     49s] (I)      Usage: 6273 = (2990 H, 3283 V) = (6.86% H, 8.93% V) = (3.229e+03um H, 3.546e+03um V)
[04/01 15:35:19     49s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 6.774840e+03um
[04/01 15:35:19     49s] (I)      
[04/01 15:35:19     49s] (I)      ============  Phase 1l Route ============
[04/01 15:35:19     49s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/01 15:35:19     49s] (I)      Layer  1:       2195        54        12       13635        5475    (71.35%) 
[04/01 15:35:19     49s] (I)      Layer  2:      17537      3432         0           0       19125    ( 0.00%) 
[04/01 15:35:19     49s] (I)      Layer  3:      15886      2406         0           0       19110    ( 0.00%) 
[04/01 15:35:19     49s] (I)      Layer  4:      13301       395         0           0       14344    ( 0.00%) 
[04/01 15:35:19     49s] (I)      Layer  5:      10556       194         0           0       12740    ( 0.00%) 
[04/01 15:35:19     49s] (I)      Layer  6:       8054        30         0           0        9562    ( 0.00%) 
[04/01 15:35:19     49s] (I)      Layer  7:       7796         4         0           0        9555    ( 0.00%) 
[04/01 15:35:19     49s] (I)      Layer  8:       3863         0         0        2683        4489    (37.41%) 
[04/01 15:35:19     49s] (I)      Total:         79188      6515        12       16318       94398    (14.74%) 
[04/01 15:35:19     49s] (I)      
[04/01 15:35:19     49s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/01 15:35:19     49s] [NR-eGR]                        OverCon            
[04/01 15:35:19     49s] [NR-eGR]                         #Gcell     %Gcell
[04/01 15:35:19     49s] [NR-eGR]        Layer             (1-2)    OverCon
[04/01 15:35:19     49s] [NR-eGR] ----------------------------------------------
[04/01 15:35:19     49s] [NR-eGR]      M1 ( 1)        12( 1.64%)   ( 1.64%) 
[04/01 15:35:19     49s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:19     49s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:19     49s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:19     49s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:19     49s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:19     49s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:19     49s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:19     49s] [NR-eGR] ----------------------------------------------
[04/01 15:35:19     49s] [NR-eGR]        Total        12( 0.07%)   ( 0.07%) 
[04/01 15:35:19     49s] [NR-eGR] 
[04/01 15:35:19     49s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1794.16 MB )
[04/01 15:35:19     49s] (I)      total 2D Cap : 81110 = (43726 H, 37384 V)
[04/01 15:35:19     49s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/01 15:35:19     49s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1794.2M
[04/01 15:35:19     49s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.032, MEM:1794.2M, EPOCH TIME: 1743492919.722739
[04/01 15:35:19     49s] OPERPROF: Starting HotSpotCal at level 1, MEM:1794.2M, EPOCH TIME: 1743492919.722781
[04/01 15:35:19     49s] [hotspot] +------------+---------------+---------------+
[04/01 15:35:19     49s] [hotspot] |            |   max hotspot | total hotspot |
[04/01 15:35:19     49s] [hotspot] +------------+---------------+---------------+
[04/01 15:35:19     49s] [hotspot] | normalized |          0.00 |          0.00 |
[04/01 15:35:19     49s] [hotspot] +------------+---------------+---------------+
[04/01 15:35:19     49s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/01 15:35:19     49s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/01 15:35:19     49s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1794.2M, EPOCH TIME: 1743492919.723150
[04/01 15:35:19     49s] Skipped repairing congestion.
[04/01 15:35:19     49s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1794.2M, EPOCH TIME: 1743492919.723219
[04/01 15:35:19     49s] Starting Early Global Route wiring: mem = 1794.2M
[04/01 15:35:19     49s] (I)      ============= Track Assignment ============
[04/01 15:35:19     49s] (I)      Started Track Assignment (1T) ( Curr Mem: 1794.16 MB )
[04/01 15:35:19     49s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/01 15:35:19     49s] (I)      Run Multi-thread track assignment
[04/01 15:35:19     49s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.16 MB )
[04/01 15:35:19     49s] (I)      Started Export ( Curr Mem: 1794.16 MB )
[04/01 15:35:19     49s] [NR-eGR]              Length (um)  Vias 
[04/01 15:35:19     49s] [NR-eGR] -------------------------------
[04/01 15:35:19     49s] [NR-eGR]  M1   (1V)          1079  3587 
[04/01 15:35:19     49s] [NR-eGR]  M2   (2H)          2935  1838 
[04/01 15:35:19     49s] [NR-eGR]  M3   (3V)          2583   177 
[04/01 15:35:19     49s] [NR-eGR]  M4   (4H)           399    94 
[04/01 15:35:19     49s] [NR-eGR]  M5   (5V)           211     8 
[04/01 15:35:19     49s] [NR-eGR]  M6   (6H)            32     2 
[04/01 15:35:19     49s] [NR-eGR]  M7   (7V)             5     0 
[04/01 15:35:19     49s] [NR-eGR]  M8   (8H)             0     0 
[04/01 15:35:19     49s] [NR-eGR]  M9   (9V)             0     0 
[04/01 15:35:19     49s] [NR-eGR]  Pad  (10H)            0     0 
[04/01 15:35:19     49s] [NR-eGR] -------------------------------
[04/01 15:35:19     49s] [NR-eGR]       Total         7245  5706 
[04/01 15:35:19     49s] [NR-eGR] --------------------------------------------------------------------------
[04/01 15:35:19     49s] [NR-eGR] Total half perimeter of net bounding box: 6260um
[04/01 15:35:19     49s] [NR-eGR] Total length: 7245um, number of vias: 5706
[04/01 15:35:19     49s] [NR-eGR] --------------------------------------------------------------------------
[04/01 15:35:19     49s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/01 15:35:19     49s] [NR-eGR] --------------------------------------------------------------------------
[04/01 15:35:19     49s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1794.16 MB )
[04/01 15:35:19     49s] Early Global Route wiring runtime: 0.02 seconds, mem = 1794.2M
[04/01 15:35:19     49s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.022, MEM:1794.2M, EPOCH TIME: 1743492919.745072
[04/01 15:35:19     49s] 0 delay mode for cte disabled.
[04/01 15:35:19     49s] SKP cleared!
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[04/01 15:35:19     49s] Tdgp not successfully inited but do clear! skip clearing
[04/01 15:35:19     49s] **placeDesign ... cpu = 0: 0:10, real = 0: 0:11, mem = 1790.2M **
[04/01 15:35:19     49s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/01 15:35:19     49s] VSMManager cleared!
[04/01 15:35:19     49s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.8/0:00:11.1 (0.9), totSession cpu/real = 0:00:49.6/0:00:37.0 (1.3), mem = 1790.2M
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s] =============================================================================================
[04/01 15:35:19     49s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.14-s109_1
[04/01 15:35:19     49s] =============================================================================================
[04/01 15:35:19     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:35:19     49s] ---------------------------------------------------------------------------------------------
[04/01 15:35:19     49s] [ CellServerInit         ]      3   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/01 15:35:19     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:19     49s] [ TimingUpdate           ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/01 15:35:19     49s] [ MISC                   ]          0:00:11.0  (  98.9 % )     0:00:11.0 /  0:00:09.7    0.9
[04/01 15:35:19     49s] ---------------------------------------------------------------------------------------------
[04/01 15:35:19     49s]  GlobalPlace #1 TOTAL               0:00:11.1  ( 100.0 % )     0:00:11.1 /  0:00:09.8    0.9
[04/01 15:35:19     49s] ---------------------------------------------------------------------------------------------
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s] Enable CTE adjustment.
[04/01 15:35:19     49s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1682.5M, totSessionCpu=0:00:50 **
[04/01 15:35:19     49s] GigaOpt running with 1 threads.
[04/01 15:35:19     49s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.6/0:00:37.0 (1.3), mem = 1788.2M
[04/01 15:35:19     49s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/01 15:35:19     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1788.2M, EPOCH TIME: 1743492919.844032
[04/01 15:35:19     49s] Processing tracks to init pin-track alignment.
[04/01 15:35:19     49s] z: 1, totalTracks: 1
[04/01 15:35:19     49s] z: 3, totalTracks: 1
[04/01 15:35:19     49s] z: 5, totalTracks: 1
[04/01 15:35:19     49s] z: 7, totalTracks: 1
[04/01 15:35:19     49s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:19     49s] All LLGs are deleted
[04/01 15:35:19     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1788.2M, EPOCH TIME: 1743492919.847165
[04/01 15:35:19     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1788.2M, EPOCH TIME: 1743492919.847402
[04/01 15:35:19     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1788.2M, EPOCH TIME: 1743492919.847607
[04/01 15:35:19     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1788.2M, EPOCH TIME: 1743492919.847778
[04/01 15:35:19     49s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:19     49s] Core basic site is asap7sc7p5t
[04/01 15:35:19     49s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:35:19     49s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1788.2M, EPOCH TIME: 1743492919.854354
[04/01 15:35:19     49s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:35:19     49s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:35:19     49s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1788.2M, EPOCH TIME: 1743492919.854548
[04/01 15:35:19     49s] Fast DP-INIT is on for default
[04/01 15:35:19     49s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[04/01 15:35:19     49s] Atter site array init, number of instance map data is 0.
[04/01 15:35:19     49s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1788.2M, EPOCH TIME: 1743492919.855471
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:19     49s] OPERPROF:     Starting CMU at level 3, MEM:1788.2M, EPOCH TIME: 1743492919.855687
[04/01 15:35:19     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1788.2M, EPOCH TIME: 1743492919.855902
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s] Bad Lib Cell Checking (CMU) is done! (0)
[04/01 15:35:19     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1788.2M, EPOCH TIME: 1743492919.856034
[04/01 15:35:19     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1788.2M, EPOCH TIME: 1743492919.856062
[04/01 15:35:19     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1788.2M, EPOCH TIME: 1743492919.856094
[04/01 15:35:19     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1788.2MB).
[04/01 15:35:19     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1788.2M, EPOCH TIME: 1743492919.856438
[04/01 15:35:19     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1788.2M, EPOCH TIME: 1743492919.856494
[04/01 15:35:19     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:19     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1788.2M, EPOCH TIME: 1743492919.859080
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s] Trim Metal Layers:
[04/01 15:35:19     49s] LayerId::1 widthSet size::1
[04/01 15:35:19     49s] LayerId::2 widthSet size::1
[04/01 15:35:19     49s] LayerId::3 widthSet size::1
[04/01 15:35:19     49s] LayerId::4 widthSet size::1
[04/01 15:35:19     49s] LayerId::5 widthSet size::1
[04/01 15:35:19     49s] LayerId::6 widthSet size::1
[04/01 15:35:19     49s] LayerId::7 widthSet size::1
[04/01 15:35:19     49s] LayerId::8 widthSet size::1
[04/01 15:35:19     49s] LayerId::9 widthSet size::1
[04/01 15:35:19     49s] LayerId::10 widthSet size::1
[04/01 15:35:19     49s] Updating RC grid for preRoute extraction ...
[04/01 15:35:19     49s] eee: pegSigSF::1.070000
[04/01 15:35:19     49s] Initializing multi-corner resistance tables ...
[04/01 15:35:19     49s] eee: l::1 avDens::0.047916 usedTrk::107.811621 availTrk::2250.000000 sigTrk::107.811621
[04/01 15:35:19     49s] eee: l::2 avDens::0.125708 usedTrk::282.842224 availTrk::2250.000000 sigTrk::282.842224
[04/01 15:35:19     49s] eee: l::3 avDens::0.110594 usedTrk::273.720878 availTrk::2475.000000 sigTrk::273.720878
[04/01 15:35:19     49s] eee: l::4 avDens::0.032393 usedTrk::41.908982 availTrk::1293.750000 sigTrk::41.908982
[04/01 15:35:19     49s] eee: l::5 avDens::0.027307 usedTrk::20.480000 availTrk::750.000000 sigTrk::20.480000
[04/01 15:35:19     49s] eee: l::6 avDens::0.013274 usedTrk::2.986667 availTrk::225.000000 sigTrk::2.986667
[04/01 15:35:19     49s] eee: l::7 avDens::0.006400 usedTrk::0.480000 availTrk::75.000000 sigTrk::0.480000
[04/01 15:35:19     49s] eee: l::8 avDens::0.015802 usedTrk::11.111111 availTrk::703.125000 sigTrk::11.111111
[04/01 15:35:19     49s] eee: l::9 avDens::0.020273 usedTrk::18.245556 availTrk::900.000000 sigTrk::18.245556
[04/01 15:35:19     49s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:35:19     49s] {RT rc_corner 0 8 8 {4 1} {6 0} {7 0} 3}
[04/01 15:35:19     49s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.089481 aWlH=0.000000 lMod=0 pMax=0.811900 pMod=83 wcR=0.640700 newSi=0.001600 wHLS=1.601750 siPrev=0 viaL=0.000000
[04/01 15:35:19     49s] 
[04/01 15:35:19     49s] Creating Lib Analyzer ...
[04/01 15:35:20     49s] Total number of usable buffers from Lib Analyzer: 56 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_R HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_R BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_R BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_R BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_R BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_R BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_R BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_R BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_R BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_R BUFx24_ASAP7_75t_L)
[04/01 15:35:20     49s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_R INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_R INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_R INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_R INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_R INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_R INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_R INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_R INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_R CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_R CKINVDCx20_ASAP7_75t_L)
[04/01 15:35:20     49s] Total number of usable delay cells from Lib Analyzer: 8 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_L)
[04/01 15:35:20     49s] 
[04/01 15:35:20     49s] {RT rc_corner 0 8 8 {4 1} {6 0} {7 0} 3}
[04/01 15:35:21     51s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:51.5 mem=1794.2M
[04/01 15:35:21     51s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:51.6 mem=1794.2M
[04/01 15:35:21     51s] Creating Lib Analyzer, finished. 
[04/01 15:35:21     51s] #optDebug: fT-S <1 2 3 1 0>
[04/01 15:35:21     51s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1688.8M, totSessionCpu=0:00:52 **
[04/01 15:35:21     51s] *** optDesign -preCTS ***
[04/01 15:35:21     51s] DRC Margin: user margin 0.0; extra margin 0.2
[04/01 15:35:21     51s] Setup Target Slack: user slack 0; extra slack 0.0
[04/01 15:35:21     51s] Hold Target Slack: user slack 0
[04/01 15:35:21     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1794.2M, EPOCH TIME: 1743492921.965890
[04/01 15:35:21     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:21     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:21     51s] 
[04/01 15:35:21     51s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:21     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1794.2M, EPOCH TIME: 1743492921.973367
[04/01 15:35:21     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:21     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:21     51s] 
[04/01 15:35:21     51s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:35:21     51s] Deleting Lib Analyzer.
[04/01 15:35:21     51s] 
[04/01 15:35:21     51s] TimeStamp Deleting Cell Server End ...
[04/01 15:35:21     51s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/01 15:35:21     51s] 
[04/01 15:35:21     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:35:22     51s] Summary for sequential cells identification: 
[04/01 15:35:22     51s]   Identified SBFF number: 68
[04/01 15:35:22     51s]   Identified MBFF number: 0
[04/01 15:35:22     51s]   Identified SB Latch number: 0
[04/01 15:35:22     51s]   Identified MB Latch number: 0
[04/01 15:35:22     51s]   Not identified SBFF number: 0
[04/01 15:35:22     51s]   Not identified MBFF number: 0
[04/01 15:35:22     51s]   Not identified SB Latch number: 0
[04/01 15:35:22     51s]   Not identified MB Latch number: 0
[04/01 15:35:22     51s]   Number of sequential cells which are not FFs: 64
[04/01 15:35:22     51s]  Visiting view : setup_view
[04/01 15:35:22     51s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:22     51s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:22     51s]  Visiting view : hold_view
[04/01 15:35:22     51s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:22     51s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:22     51s] TLC MultiMap info (StdDelay):
[04/01 15:35:22     51s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:22     51s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:35:22     51s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:22     51s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:35:22     51s]  Setting StdDelay to: 4.4ps
[04/01 15:35:22     51s] 
[04/01 15:35:22     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:35:22     51s] 
[04/01 15:35:22     51s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:35:22     51s] 
[04/01 15:35:22     51s] TimeStamp Deleting Cell Server End ...
[04/01 15:35:22     51s] 
[04/01 15:35:22     51s] Creating Lib Analyzer ...
[04/01 15:35:22     51s] 
[04/01 15:35:22     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:35:22     51s] Summary for sequential cells identification: 
[04/01 15:35:22     51s]   Identified SBFF number: 68
[04/01 15:35:22     51s]   Identified MBFF number: 0
[04/01 15:35:22     51s]   Identified SB Latch number: 0
[04/01 15:35:22     51s]   Identified MB Latch number: 0
[04/01 15:35:22     51s]   Not identified SBFF number: 0
[04/01 15:35:22     51s]   Not identified MBFF number: 0
[04/01 15:35:22     51s]   Not identified SB Latch number: 0
[04/01 15:35:22     51s]   Not identified MB Latch number: 0
[04/01 15:35:22     51s]   Number of sequential cells which are not FFs: 64
[04/01 15:35:22     51s]  Visiting view : setup_view
[04/01 15:35:22     51s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:22     51s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:22     51s]  Visiting view : hold_view
[04/01 15:35:22     51s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:22     51s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:22     51s] TLC MultiMap info (StdDelay):
[04/01 15:35:22     51s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:22     51s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:35:22     51s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:22     51s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:35:22     51s]  Setting StdDelay to: 4.4ps
[04/01 15:35:22     51s] 
[04/01 15:35:22     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:35:22     52s] Total number of usable buffers from Lib Analyzer: 14 ( HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[04/01 15:35:22     52s] Total number of usable inverters from Lib Analyzer: 15 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[04/01 15:35:22     52s] Total number of usable delay cells from Lib Analyzer: 1 ( HB4xp67_ASAP7_75t_SL)
[04/01 15:35:22     52s] 
[04/01 15:35:22     52s] {RT rc_corner 0 8 8 {4 1} {6 0} {7 0} 3}
[04/01 15:35:22     52s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:52.5 mem=1794.2M
[04/01 15:35:22     52s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:52.6 mem=1794.2M
[04/01 15:35:22     52s] Creating Lib Analyzer, finished. 
[04/01 15:35:22     52s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1794.2M, EPOCH TIME: 1743492922.880129
[04/01 15:35:22     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:22     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:22     52s] All LLGs are deleted
[04/01 15:35:22     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:22     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:22     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.2M, EPOCH TIME: 1743492922.880191
[04/01 15:35:22     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1794.2M, EPOCH TIME: 1743492922.880228
[04/01 15:35:22     52s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1794.2M, EPOCH TIME: 1743492922.880562
[04/01 15:35:22     52s] {MMLU 0 0 1111}
[04/01 15:35:22     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.6 mem=1794.2M
[04/01 15:35:22     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.6 mem=1794.2M
[04/01 15:35:22     52s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/01 15:35:22     52s] Type 'man IMPPTN-1250' for more detail.
[04/01 15:35:22     52s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1794.18 MB )
[04/01 15:35:22     52s] (I)      ==================== Layers =====================
[04/01 15:35:22     52s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:22     52s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/01 15:35:22     52s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:22     52s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[04/01 15:35:22     52s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/01 15:35:22     52s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[04/01 15:35:22     52s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/01 15:35:22     52s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[04/01 15:35:22     52s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/01 15:35:22     52s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[04/01 15:35:22     52s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/01 15:35:22     52s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[04/01 15:35:22     52s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/01 15:35:22     52s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[04/01 15:35:22     52s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/01 15:35:22     52s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[04/01 15:35:22     52s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/01 15:35:22     52s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[04/01 15:35:22     52s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/01 15:35:22     52s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[04/01 15:35:22     52s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/01 15:35:22     52s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[04/01 15:35:22     52s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[04/01 15:35:22     52s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:22     52s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/01 15:35:22     52s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[04/01 15:35:22     52s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[04/01 15:35:22     52s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[04/01 15:35:22     52s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[04/01 15:35:22     52s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:22     52s] (I)      Started Import and model ( Curr Mem: 1794.18 MB )
[04/01 15:35:22     52s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:22     52s] (I)      Number of ignored instance 0
[04/01 15:35:22     52s] (I)      Number of inbound cells 0
[04/01 15:35:22     52s] (I)      Number of opened ILM blockages 0
[04/01 15:35:22     52s] (I)      Number of instances temporarily fixed by detailed placement 0
[04/01 15:35:22     52s] (I)      numMoveCells=1079, numMacros=0  numPads=66  numMultiRowHeightInsts=0
[04/01 15:35:22     52s] (I)      cell height: 4320, count: 1079
[04/01 15:35:22     52s] (I)      Number of nets = 1111 ( 0 ignored )
[04/01 15:35:22     52s] (I)      Read rows... (mem=1794.2M)
[04/01 15:35:22     52s] (I)      rowRegion is not equal to core box, resetting core box
[04/01 15:35:22     52s] (I)      rowRegion : (4032, 4032) - (222624, 215712)
[04/01 15:35:22     52s] (I)      coreBox   : (4032, 4032) - (222912, 215712)
[04/01 15:35:22     52s] (I)      Done Read rows (cpu=0.000s, mem=1794.2M)
[04/01 15:35:22     52s] (I)      Identified Clock instances: Flop 0, Clock buffer/inverter 0, Gate 0, Logic 0
[04/01 15:35:22     52s] (I)      Read module constraints... (mem=1794.2M)
[04/01 15:35:22     52s] (I)      Done Read module constraints (cpu=0.000s, mem=1794.2M)
[04/01 15:35:22     52s] (I)      == Non-default Options ==
[04/01 15:35:22     52s] (I)      Maximum routing layer                              : 8
[04/01 15:35:22     52s] (I)      Minimum routing layer                              : 1
[04/01 15:35:22     52s] (I)      Buffering-aware routing                            : true
[04/01 15:35:22     52s] (I)      Spread congestion away from blockages              : true
[04/01 15:35:22     52s] (I)      Number of threads                                  : 1
[04/01 15:35:22     52s] (I)      Overflow penalty cost                              : 10
[04/01 15:35:22     52s] (I)      Punch through distance                             : 1021.350000
[04/01 15:35:22     52s] (I)      Source-to-sink ratio                               : 0.300000
[04/01 15:35:22     52s] (I)      Method to set GCell size                           : row
[04/01 15:35:22     52s] (I)      Counted 766 PG shapes. We will not process PG shapes layer by layer.
[04/01 15:35:22     52s] (I)      Use row-based GCell size
[04/01 15:35:22     52s] (I)      Use row-based GCell align
[04/01 15:35:22     52s] (I)      layer 0 area = 170496
[04/01 15:35:22     52s] (I)      layer 1 area = 170496
[04/01 15:35:22     52s] (I)      layer 2 area = 170496
[04/01 15:35:22     52s] (I)      layer 3 area = 512000
[04/01 15:35:22     52s] (I)      layer 4 area = 512000
[04/01 15:35:22     52s] (I)      layer 5 area = 560000
[04/01 15:35:22     52s] (I)      layer 6 area = 560000
[04/01 15:35:22     52s] (I)      layer 7 area = 481279999
[04/01 15:35:22     52s] (I)      GCell unit size   : 4320
[04/01 15:35:22     52s] (I)      GCell multiplier  : 1
[04/01 15:35:22     52s] (I)      GCell row height  : 4320
[04/01 15:35:22     52s] (I)      Actual row height : 4320
[04/01 15:35:22     52s] (I)      GCell align ref   : 4032 4032
[04/01 15:35:22     52s] [NR-eGR] Track table information for default rule: 
[04/01 15:35:22     52s] [NR-eGR] M1 has single uniform track structure
[04/01 15:35:22     52s] [NR-eGR] M2 has non-uniform track structures
[04/01 15:35:22     52s] [NR-eGR] M3 has single uniform track structure
[04/01 15:35:22     52s] [NR-eGR] M4 has single uniform track structure
[04/01 15:35:22     52s] [NR-eGR] M5 has single uniform track structure
[04/01 15:35:22     52s] [NR-eGR] M6 has single uniform track structure
[04/01 15:35:22     52s] [NR-eGR] M7 has single uniform track structure
[04/01 15:35:22     52s] [NR-eGR] M8 has single uniform track structure
[04/01 15:35:22     52s] [NR-eGR] M9 has single uniform track structure
[04/01 15:35:22     52s] [NR-eGR] Pad has single uniform track structure
[04/01 15:35:22     52s] (I)      ============== Default via ===============
[04/01 15:35:22     52s] (I)      +---+------------------+-----------------+
[04/01 15:35:22     52s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 15:35:22     52s] (I)      +---+------------------+-----------------+
[04/01 15:35:22     52s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[04/01 15:35:22     52s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[04/01 15:35:22     52s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[04/01 15:35:22     52s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[04/01 15:35:22     52s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[04/01 15:35:22     52s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[04/01 15:35:22     52s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[04/01 15:35:22     52s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[04/01 15:35:22     52s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[04/01 15:35:22     52s] (I)      +---+------------------+-----------------+
[04/01 15:35:22     52s] [NR-eGR] Read 1462 PG shapes
[04/01 15:35:22     52s] [NR-eGR] Read 0 clock shapes
[04/01 15:35:22     52s] [NR-eGR] Read 0 other shapes
[04/01 15:35:22     52s] [NR-eGR] #Routing Blockages  : 0
[04/01 15:35:22     52s] [NR-eGR] #Instance Blockages : 15934
[04/01 15:35:22     52s] [NR-eGR] #PG Blockages       : 1462
[04/01 15:35:22     52s] [NR-eGR] #Halo Blockages     : 0
[04/01 15:35:22     52s] [NR-eGR] #Boundary Blockages : 0
[04/01 15:35:22     52s] [NR-eGR] #Clock Blockages    : 0
[04/01 15:35:22     52s] [NR-eGR] #Other Blockages    : 0
[04/01 15:35:22     52s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/01 15:35:22     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 15:35:22     52s] [NR-eGR] Read 1111 nets ( ignored 0 )
[04/01 15:35:22     52s] (I)      early_global_route_priority property id does not exist.
[04/01 15:35:22     52s] (I)      Read Num Blocks=17396  Num Prerouted Wires=0  Num CS=0
[04/01 15:35:22     52s] (I)      Layer 0 (V) : #blockages 16084 : #preroutes 0
[04/01 15:35:22     52s] (I)      Layer 1 (H) : #blockages 200 : #preroutes 0
[04/01 15:35:22     52s] (I)      Layer 2 (V) : #blockages 200 : #preroutes 0
[04/01 15:35:22     52s] (I)      Layer 3 (H) : #blockages 200 : #preroutes 0
[04/01 15:35:22     52s] (I)      Layer 4 (V) : #blockages 200 : #preroutes 0
[04/01 15:35:22     52s] (I)      Layer 5 (H) : #blockages 200 : #preroutes 0
[04/01 15:35:22     52s] (I)      Layer 6 (V) : #blockages 200 : #preroutes 0
[04/01 15:35:22     52s] (I)      Layer 7 (H) : #blockages 112 : #preroutes 0
[04/01 15:35:22     52s] (I)      Number of ignored nets                =      0
[04/01 15:35:22     52s] (I)      Number of connected nets              =      0
[04/01 15:35:22     52s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/01 15:35:22     52s] (I)      Number of clock nets                  =      0.  Ignored: No
[04/01 15:35:22     52s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/01 15:35:22     52s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/01 15:35:22     52s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 15:35:22     52s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/01 15:35:22     52s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/01 15:35:22     52s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 15:35:22     52s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 15:35:22     52s] (I)      Constructing bin map
[04/01 15:35:22     52s] (I)      Initialize bin information with width=8640 height=8640
[04/01 15:35:22     52s] (I)      Done constructing bin map
[04/01 15:35:22     52s] (I)      Ndr track 0 does not exist
[04/01 15:35:22     52s] (I)      ---------------------Grid Graph Info--------------------
[04/01 15:35:22     52s] (I)      Routing area        : (0, 0) - (226944, 220032)
[04/01 15:35:22     52s] (I)      Core area           : (4032, 4032) - (222624, 215712)
[04/01 15:35:22     52s] (I)      Site width          :   864  (dbu)
[04/01 15:35:22     52s] (I)      Row height          :  4320  (dbu)
[04/01 15:35:22     52s] (I)      GCell row height    :  4320  (dbu)
[04/01 15:35:22     52s] (I)      GCell width         :  4320  (dbu)
[04/01 15:35:22     52s] (I)      GCell height        :  4320  (dbu)
[04/01 15:35:22     52s] (I)      Grid                :    52    50     8
[04/01 15:35:22     52s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8
[04/01 15:35:22     52s] (I)      Vertical capacity   :  4320     0  4320     0  4320     0  4320     0
[04/01 15:35:22     52s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0  4320
[04/01 15:35:22     52s] (I)      Default wire width  :   288   288   288   384   384   512   512   640
[04/01 15:35:22     52s] (I)      Default wire space  :   288   288   288   384   384   512   512   640
[04/01 15:35:22     52s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024  1280
[04/01 15:35:22     52s] (I)      Default pitch size  :   576   576   576   768   864  1152  1152  1536
[04/01 15:35:22     52s] (I)      First track coord   :   576   432   576  1008   576   576   576  2112
[04/01 15:35:22     52s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75  2.81
[04/01 15:35:22     52s] (I)      Total num of tracks :   393   356   393   285   262   191   197   142
[04/01 15:35:22     52s] (I)      Num of masks        :     1     1     1     1     1     1     1     1
[04/01 15:35:22     52s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0
[04/01 15:35:22     52s] (I)      --------------------------------------------------------
[04/01 15:35:22     52s] 
[04/01 15:35:22     52s] [NR-eGR] ============ Routing rule table ============
[04/01 15:35:22     52s] [NR-eGR] Rule id: 0  Nets: 1111
[04/01 15:35:22     52s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/01 15:35:22     52s] (I)                    Layer    1    2    3    4    5     6     7     8 
[04/01 15:35:22     52s] (I)                    Pitch  576  576  576  768  864  1152  1152  1536 
[04/01 15:35:22     52s] (I)             #Used tracks    1    1    1    1    1     1     1     1 
[04/01 15:35:22     52s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1 
[04/01 15:35:22     52s] [NR-eGR] ========================================
[04/01 15:35:22     52s] [NR-eGR] 
[04/01 15:35:22     52s] (I)      =============== Blocked Tracks ===============
[04/01 15:35:22     52s] (I)      +-------+---------+----------+---------------+
[04/01 15:35:22     52s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/01 15:35:22     52s] (I)      +-------+---------+----------+---------------+
[04/01 15:35:22     52s] (I)      |     1 |   19650 |    19050 |        96.95% |
[04/01 15:35:22     52s] (I)      |     2 |   18512 |      650 |         3.51% |
[04/01 15:35:22     52s] (I)      |     3 |   19650 |     8514 |        43.33% |
[04/01 15:35:22     52s] (I)      |     4 |   14820 |     1300 |         8.77% |
[04/01 15:35:22     52s] (I)      |     5 |   13100 |     5742 |        43.83% |
[04/01 15:35:22     52s] (I)      |     6 |    9932 |     1794 |        18.06% |
[04/01 15:35:22     52s] (I)      |     7 |    9850 |     4654 |        47.25% |
[04/01 15:35:22     52s] (I)      |     8 |    7384 |     3614 |        48.94% |
[04/01 15:35:22     52s] (I)      +-------+---------+----------+---------------+
[04/01 15:35:22     52s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.18 MB )
[04/01 15:35:22     52s] (I)      Reset routing kernel
[04/01 15:35:22     52s] (I)      Started Global Routing ( Curr Mem: 1794.18 MB )
[04/01 15:35:22     52s] (I)      totalPins=3488  totalGlobalPin=3413 (97.85%)
[04/01 15:35:22     52s] (I)      total 2D Cap : 80348 = (43600 H, 36748 V)
[04/01 15:35:22     52s] (I)      #blocked areas for congestion spreading : 0
[04/01 15:35:22     52s] [NR-eGR] Layer group 1: route 1111 net(s) in layer range [1, 8]
[04/01 15:35:22     52s] (I)      
[04/01 15:35:22     52s] (I)      ============  Phase 1a Route ============
[04/01 15:35:22     52s] (I)      Usage: 6287 = (3000 H, 3287 V) = (6.88% H, 8.94% V) = (3.240e+03um H, 3.550e+03um V)
[04/01 15:35:22     52s] (I)      
[04/01 15:35:22     52s] (I)      ============  Phase 1b Route ============
[04/01 15:35:22     52s] (I)      Usage: 6287 = (3000 H, 3287 V) = (6.88% H, 8.94% V) = (3.240e+03um H, 3.550e+03um V)
[04/01 15:35:22     52s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 6.789960e+03um
[04/01 15:35:22     52s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[04/01 15:35:22     52s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/01 15:35:22     52s] (I)      
[04/01 15:35:22     52s] (I)      ============  Phase 1c Route ============
[04/01 15:35:22     52s] (I)      Usage: 6287 = (3000 H, 3287 V) = (6.88% H, 8.94% V) = (3.240e+03um H, 3.550e+03um V)
[04/01 15:35:22     52s] (I)      
[04/01 15:35:22     52s] (I)      ============  Phase 1d Route ============
[04/01 15:35:22     52s] (I)      Usage: 6287 = (3000 H, 3287 V) = (6.88% H, 8.94% V) = (3.240e+03um H, 3.550e+03um V)
[04/01 15:35:22     52s] (I)      
[04/01 15:35:22     52s] (I)      ============  Phase 1e Route ============
[04/01 15:35:22     52s] (I)      Usage: 6287 = (3000 H, 3287 V) = (6.88% H, 8.94% V) = (3.240e+03um H, 3.550e+03um V)
[04/01 15:35:22     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 6.789960e+03um
[04/01 15:35:22     52s] (I)      
[04/01 15:35:22     52s] (I)      ============  Phase 1l Route ============
[04/01 15:35:22     52s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/01 15:35:22     52s] (I)      Layer  1:       2195        54        12       13635        5475    (71.35%) 
[04/01 15:35:22     52s] (I)      Layer  2:      17537      3432         0           0       19125    ( 0.00%) 
[04/01 15:35:22     52s] (I)      Layer  3:      15886      2391         0           0       19110    ( 0.00%) 
[04/01 15:35:22     52s] (I)      Layer  4:      13301       423         0           0       14344    ( 0.00%) 
[04/01 15:35:22     52s] (I)      Layer  5:      10556       210         0           0       12740    ( 0.00%) 
[04/01 15:35:22     52s] (I)      Layer  6:       8054        32         0           0        9562    ( 0.00%) 
[04/01 15:35:22     52s] (I)      Layer  7:       7796         4         0           0        9555    ( 0.00%) 
[04/01 15:35:22     52s] (I)      Layer  8:       3863         0         0        2683        4489    (37.41%) 
[04/01 15:35:22     52s] (I)      Total:         79188      6546        12       16318       94398    (14.74%) 
[04/01 15:35:22     52s] (I)      
[04/01 15:35:22     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/01 15:35:22     52s] [NR-eGR]                        OverCon            
[04/01 15:35:22     52s] [NR-eGR]                         #Gcell     %Gcell
[04/01 15:35:22     52s] [NR-eGR]        Layer             (1-2)    OverCon
[04/01 15:35:22     52s] [NR-eGR] ----------------------------------------------
[04/01 15:35:22     52s] [NR-eGR]      M1 ( 1)        12( 1.64%)   ( 1.64%) 
[04/01 15:35:22     52s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:22     52s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:22     52s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:22     52s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:22     52s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:22     52s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:22     52s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:22     52s] [NR-eGR] ----------------------------------------------
[04/01 15:35:22     52s] [NR-eGR]        Total        12( 0.07%)   ( 0.07%) 
[04/01 15:35:22     52s] [NR-eGR] 
[04/01 15:35:22     52s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1794.18 MB )
[04/01 15:35:22     52s] (I)      total 2D Cap : 81110 = (43726 H, 37384 V)
[04/01 15:35:22     52s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/01 15:35:22     52s] (I)      ============= Track Assignment ============
[04/01 15:35:22     52s] (I)      Started Track Assignment (1T) ( Curr Mem: 1794.18 MB )
[04/01 15:35:22     52s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/01 15:35:22     52s] (I)      Run Multi-thread track assignment
[04/01 15:35:22     52s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.18 MB )
[04/01 15:35:22     52s] (I)      Started Export ( Curr Mem: 1794.18 MB )
[04/01 15:35:22     52s] [NR-eGR]              Length (um)  Vias 
[04/01 15:35:22     52s] [NR-eGR] -------------------------------
[04/01 15:35:22     52s] [NR-eGR]  M1   (1V)          1070  3594 
[04/01 15:35:22     52s] [NR-eGR]  M2   (2H)          2918  1843 
[04/01 15:35:22     52s] [NR-eGR]  M3   (3V)          2576   188 
[04/01 15:35:22     52s] [NR-eGR]  M4   (4H)           426   102 
[04/01 15:35:22     52s] [NR-eGR]  M5   (5V)           229     8 
[04/01 15:35:22     52s] [NR-eGR]  M6   (6H)            33     2 
[04/01 15:35:22     52s] [NR-eGR]  M7   (7V)             5     0 
[04/01 15:35:22     52s] [NR-eGR]  M8   (8H)             0     0 
[04/01 15:35:22     52s] [NR-eGR]  M9   (9V)             0     0 
[04/01 15:35:22     52s] [NR-eGR]  Pad  (10H)            0     0 
[04/01 15:35:22     52s] [NR-eGR] -------------------------------
[04/01 15:35:22     52s] [NR-eGR]       Total         7258  5737 
[04/01 15:35:22     52s] [NR-eGR] --------------------------------------------------------------------------
[04/01 15:35:22     52s] [NR-eGR] Total half perimeter of net bounding box: 6260um
[04/01 15:35:22     52s] [NR-eGR] Total length: 7258um, number of vias: 5737
[04/01 15:35:22     52s] [NR-eGR] --------------------------------------------------------------------------
[04/01 15:35:22     52s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/01 15:35:22     52s] [NR-eGR] --------------------------------------------------------------------------
[04/01 15:35:22     52s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.18 MB )
[04/01 15:35:22     52s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1794.18 MB )
[04/01 15:35:22     52s] (I)      ===================================== Runtime Summary ======================================
[04/01 15:35:22     52s] (I)       Step                                             %     Start    Finish      Real       CPU 
[04/01 15:35:22     52s] (I)      --------------------------------------------------------------------------------------------
[04/01 15:35:22     52s] (I)       Early Global Route kernel                  100.00%  3.20 sec  3.25 sec  0.06 sec  0.06 sec 
[04/01 15:35:22     52s] (I)       +-Import and model                          16.83%  3.20 sec  3.21 sec  0.01 sec  0.01 sec 
[04/01 15:35:22     52s] (I)       | +-Create place DB                          4.14%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | +-Import place data                      4.02%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | +-Read instances and placement         1.18%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | +-Read nets                            2.08%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | +-Create route DB                          9.35%  3.20 sec  3.21 sec  0.01 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | +-Import route data (1T)                 8.90%  3.20 sec  3.21 sec  0.01 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | +-Read blockages ( Layer 1-8 )         2.73%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | | +-Read routing blockages             0.00%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | | +-Read instance blockages            1.60%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | | +-Read PG blockages                  0.23%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | | +-Read clock blockages               0.02%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | | +-Read other blockages               0.02%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | | +-Read halo blockages                0.01%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | | +-Read boundary cut boxes            0.00%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | +-Read blackboxes                      0.02%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | +-Read prerouted                       0.12%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | +-Read unlegalized nets                0.07%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | +-Read nets                            0.44%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | +-Set up via pillars                   0.01%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | +-Initialize 3D grid graph             0.07%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | +-Model blockage capacity              2.57%  3.20 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | | +-Initialize 3D capacity             2.31%  3.20 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | +-Read aux data                            0.30%  3.21 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | +-Others data preparation                  0.08%  3.21 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | +-Create route kernel                      2.32%  3.21 sec  3.21 sec  0.00 sec  0.01 sec 
[04/01 15:35:22     52s] (I)       +-Global Routing                            37.76%  3.21 sec  3.23 sec  0.02 sec  0.02 sec 
[04/01 15:35:22     52s] (I)       | +-Initialization                           0.37%  3.21 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | +-Net group 1                             35.02%  3.21 sec  3.23 sec  0.02 sec  0.02 sec 
[04/01 15:35:22     52s] (I)       | | +-Generate topology                      1.39%  3.21 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | +-Phase 1a                               3.19%  3.21 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | +-Pattern routing (1T)                 2.59%  3.21 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | +-Add via demand to 2D                 0.28%  3.21 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | +-Phase 1b                               0.07%  3.21 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | +-Phase 1c                               0.02%  3.21 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | +-Phase 1d                               0.02%  3.21 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | +-Phase 1e                               0.38%  3.21 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | +-Route legalization                   0.14%  3.21 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | | | +-Legalize Reach Aware Violations    0.03%  3.21 sec  3.21 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | | +-Phase 1l                              28.42%  3.21 sec  3.23 sec  0.02 sec  0.02 sec 
[04/01 15:35:22     52s] (I)       | | | +-Layer assignment (1T)               27.78%  3.21 sec  3.23 sec  0.02 sec  0.02 sec 
[04/01 15:35:22     52s] (I)       | +-Clean cong LA                            0.01%  3.23 sec  3.23 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       +-Export 3D cong map                         0.98%  3.23 sec  3.23 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | +-Export 2D cong map                       0.15%  3.23 sec  3.23 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       +-Extract Global 3D Wires                    0.37%  3.23 sec  3.23 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       +-Track Assignment (1T)                     21.52%  3.23 sec  3.24 sec  0.01 sec  0.01 sec 
[04/01 15:35:22     52s] (I)       | +-Initialization                           0.09%  3.23 sec  3.23 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | +-Track Assignment Kernel                 20.42%  3.23 sec  3.24 sec  0.01 sec  0.01 sec 
[04/01 15:35:22     52s] (I)       | +-Free Memory                              0.01%  3.24 sec  3.24 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       +-Export                                    16.14%  3.24 sec  3.25 sec  0.01 sec  0.01 sec 
[04/01 15:35:22     52s] (I)       | +-Export DB wires                          9.11%  3.24 sec  3.25 sec  0.01 sec  0.01 sec 
[04/01 15:35:22     52s] (I)       | | +-Export all nets                        6.84%  3.24 sec  3.25 sec  0.00 sec  0.01 sec 
[04/01 15:35:22     52s] (I)       | | +-Set wire vias                          1.45%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | +-Report wirelength                        4.68%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | +-Update net boxes                         1.66%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       | +-Update timing                            0.00%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)       +-Postprocess design                         0.49%  3.25 sec  3.25 sec  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)      ====================== Summary by functions ======================
[04/01 15:35:22     52s] (I)       Lv  Step                                   %      Real       CPU 
[04/01 15:35:22     52s] (I)      ------------------------------------------------------------------
[04/01 15:35:22     52s] (I)        0  Early Global Route kernel        100.00%  0.06 sec  0.06 sec 
[04/01 15:35:22     52s] (I)        1  Global Routing                    37.76%  0.02 sec  0.02 sec 
[04/01 15:35:22     52s] (I)        1  Track Assignment (1T)             21.52%  0.01 sec  0.01 sec 
[04/01 15:35:22     52s] (I)        1  Import and model                  16.83%  0.01 sec  0.01 sec 
[04/01 15:35:22     52s] (I)        1  Export                            16.14%  0.01 sec  0.01 sec 
[04/01 15:35:22     52s] (I)        1  Export 3D cong map                 0.98%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        1  Postprocess design                 0.49%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        1  Extract Global 3D Wires            0.37%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        2  Net group 1                       35.02%  0.02 sec  0.02 sec 
[04/01 15:35:22     52s] (I)        2  Track Assignment Kernel           20.42%  0.01 sec  0.01 sec 
[04/01 15:35:22     52s] (I)        2  Create route DB                    9.35%  0.01 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        2  Export DB wires                    9.11%  0.01 sec  0.01 sec 
[04/01 15:35:22     52s] (I)        2  Report wirelength                  4.68%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        2  Create place DB                    4.14%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        2  Create route kernel                2.32%  0.00 sec  0.01 sec 
[04/01 15:35:22     52s] (I)        2  Update net boxes                   1.66%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        2  Initialization                     0.46%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        2  Read aux data                      0.30%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        2  Export 2D cong map                 0.15%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        2  Others data preparation            0.08%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        2  Clean cong LA                      0.01%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        3  Phase 1l                          28.42%  0.02 sec  0.02 sec 
[04/01 15:35:22     52s] (I)        3  Import route data (1T)             8.90%  0.01 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        3  Export all nets                    6.84%  0.00 sec  0.01 sec 
[04/01 15:35:22     52s] (I)        3  Import place data                  4.02%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        3  Phase 1a                           3.19%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        3  Set wire vias                      1.45%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        3  Generate topology                  1.39%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        3  Phase 1e                           0.38%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        3  Phase 1b                           0.07%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        3  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        3  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        4  Layer assignment (1T)             27.78%  0.02 sec  0.02 sec 
[04/01 15:35:22     52s] (I)        4  Read blockages ( Layer 1-8 )       2.73%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        4  Pattern routing (1T)               2.59%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        4  Model blockage capacity            2.57%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        4  Read nets                          2.52%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        4  Read instances and placement       1.18%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        4  Add via demand to 2D               0.28%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        4  Route legalization                 0.14%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        4  Read prerouted                     0.12%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        4  Initialize 3D grid graph           0.07%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        4  Read unlegalized nets              0.07%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        4  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        5  Initialize 3D capacity             2.31%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        5  Read instance blockages            1.60%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        5  Read PG blockages                  0.23%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        5  Legalize Reach Aware Violations    0.03%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        5  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        5  Read other blockages               0.02%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/01 15:35:22     52s] Extraction called for design 'MultTop' of instances=1079 and nets=1115 using extraction engine 'preRoute' .
[04/01 15:35:22     52s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/01 15:35:22     52s] Type 'man IMPEXT-3530' for more detail.
[04/01 15:35:22     52s] PreRoute RC Extraction called for design MultTop.
[04/01 15:35:22     52s] RC Extraction called in multi-corner(1) mode.
[04/01 15:35:22     52s] RCMode: PreRoute
[04/01 15:35:22     52s]       RC Corner Indexes            0   
[04/01 15:35:22     52s] Capacitance Scaling Factor   : 1.00000 
[04/01 15:35:22     52s] Resistance Scaling Factor    : 1.00000 
[04/01 15:35:22     52s] Clock Cap. Scaling Factor    : 1.00000 
[04/01 15:35:22     52s] Clock Res. Scaling Factor    : 1.00000 
[04/01 15:35:22     52s] Shrink Factor                : 1.00000
[04/01 15:35:22     52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/01 15:35:22     52s] Using Quantus QRC technology file ...
[04/01 15:35:22     52s] 
[04/01 15:35:22     52s] Trim Metal Layers:
[04/01 15:35:22     52s] LayerId::1 widthSet size::1
[04/01 15:35:22     52s] LayerId::2 widthSet size::1
[04/01 15:35:22     52s] LayerId::3 widthSet size::1
[04/01 15:35:22     52s] LayerId::4 widthSet size::1
[04/01 15:35:22     52s] LayerId::5 widthSet size::1
[04/01 15:35:22     52s] LayerId::6 widthSet size::1
[04/01 15:35:22     52s] LayerId::7 widthSet size::1
[04/01 15:35:22     52s] LayerId::8 widthSet size::1
[04/01 15:35:22     52s] LayerId::9 widthSet size::1
[04/01 15:35:22     52s] LayerId::10 widthSet size::1
[04/01 15:35:22     52s] Updating RC grid for preRoute extraction ...
[04/01 15:35:22     52s] eee: pegSigSF::1.070000
[04/01 15:35:22     52s] Initializing multi-corner resistance tables ...
[04/01 15:35:22     52s] eee: l::1 avDens::0.047744 usedTrk::107.423149 availTrk::2250.000000 sigTrk::107.423149
[04/01 15:35:22     52s] eee: l::2 avDens::0.124659 usedTrk::280.482221 availTrk::2250.000000 sigTrk::280.482221
[04/01 15:35:22     52s] eee: l::3 avDens::0.110963 usedTrk::274.633150 availTrk::2475.000000 sigTrk::274.633150
[04/01 15:35:22     52s] eee: l::4 avDens::0.032059 usedTrk::45.083009 availTrk::1406.250000 sigTrk::45.083009
[04/01 15:35:22     52s] eee: l::5 avDens::0.027688 usedTrk::22.150000 availTrk::800.000000 sigTrk::22.150000
[04/01 15:35:22     52s] eee: l::6 avDens::0.013719 usedTrk::3.086667 availTrk::225.000000 sigTrk::3.086667
[04/01 15:35:22     52s] eee: l::7 avDens::0.006400 usedTrk::0.480000 availTrk::75.000000 sigTrk::0.480000
[04/01 15:35:22     52s] eee: l::8 avDens::0.015802 usedTrk::11.111111 availTrk::703.125000 sigTrk::11.111111
[04/01 15:35:22     52s] eee: l::9 avDens::0.020273 usedTrk::18.245556 availTrk::900.000000 sigTrk::18.245556
[04/01 15:35:22     52s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:35:22     52s] {RT rc_corner 0 8 8 {4 1} {6 0} {7 0} 3}
[04/01 15:35:22     52s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.095628 aWlH=0.000000 lMod=0 pMax=0.812300 pMod=83 wcR=0.640700 newSi=0.001600 wHLS=1.601750 siPrev=0 viaL=0.000000
[04/01 15:35:22     52s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1794.176M)
[04/01 15:35:22     52s] All LLGs are deleted
[04/01 15:35:22     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:22     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:22     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1794.2M, EPOCH TIME: 1743492922.977771
[04/01 15:35:22     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1794.2M, EPOCH TIME: 1743492922.978024
[04/01 15:35:22     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1794.2M, EPOCH TIME: 1743492922.978252
[04/01 15:35:22     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:22     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:22     52s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1794.2M, EPOCH TIME: 1743492922.978434
[04/01 15:35:22     52s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:22     52s] Core basic site is asap7sc7p5t
[04/01 15:35:22     52s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1794.2M, EPOCH TIME: 1743492922.985007
[04/01 15:35:22     52s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:35:22     52s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:35:22     52s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1794.2M, EPOCH TIME: 1743492922.985181
[04/01 15:35:22     52s] Fast DP-INIT is on for default
[04/01 15:35:22     52s] Atter site array init, number of instance map data is 0.
[04/01 15:35:22     52s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1794.2M, EPOCH TIME: 1743492922.986116
[04/01 15:35:22     52s] 
[04/01 15:35:22     52s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:22     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1794.2M, EPOCH TIME: 1743492922.986412
[04/01 15:35:22     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:22     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:22     52s] Starting delay calculation for Setup views
[04/01 15:35:23     52s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/01 15:35:23     52s] #################################################################################
[04/01 15:35:23     52s] # Design Stage: PreRoute
[04/01 15:35:23     52s] # Design Name: MultTop
[04/01 15:35:23     52s] # Design Mode: 90nm
[04/01 15:35:23     52s] # Analysis Mode: MMMC Non-OCV 
[04/01 15:35:23     52s] # Parasitics Mode: No SPEF/RCDB 
[04/01 15:35:23     52s] # Signoff Settings: SI Off 
[04/01 15:35:23     52s] #################################################################################
[04/01 15:35:23     52s] Calculate delays in Single mode...
[04/01 15:35:23     52s] Topological Sorting (REAL = 0:00:00.0, MEM = 1804.2M, InitMEM = 1804.2M)
[04/01 15:35:23     52s] Start delay calculation (fullDC) (1 T). (MEM=1804.23)
[04/01 15:35:23     52s] End AAE Lib Interpolated Model. (MEM=1815.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:35:23     52s] Total number of fetched objects 1111
[04/01 15:35:23     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:35:23     52s] End delay calculation. (MEM=1840.44 CPU=0:00:00.1 REAL=0:00:00.0)
[04/01 15:35:23     52s] End delay calculation (fullDC). (MEM=1840.44 CPU=0:00:00.2 REAL=0:00:00.0)
[04/01 15:35:23     52s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1840.4M) ***
[04/01 15:35:23     52s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:53.0 mem=1840.4M)
[04/01 15:35:23     53s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.643  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1855.7M, EPOCH TIME: 1743492923.259477
[04/01 15:35:23     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:23     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1855.7M, EPOCH TIME: 1743492923.267587
[04/01 15:35:23     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] Density: 59.950%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1718.1M, totSessionCpu=0:00:53 **
[04/01 15:35:23     53s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:00:53.0/0:00:40.5 (1.3), mem = 1813.7M
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] =============================================================================================
[04/01 15:35:23     53s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.14-s109_1
[04/01 15:35:23     53s] =============================================================================================
[04/01 15:35:23     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:35:23     53s] ---------------------------------------------------------------------------------------------
[04/01 15:35:23     53s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:23     53s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/01 15:35:23     53s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[04/01 15:35:23     53s] [ CellServerInit         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[04/01 15:35:23     53s] [ LibAnalyzerInit        ]      2   0:00:02.8  (  82.1 % )     0:00:02.8 /  0:00:02.8    1.0
[04/01 15:35:23     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:23     53s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:23     53s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/01 15:35:23     53s] [ ExtractRC              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/01 15:35:23     53s] [ TimingUpdate           ]      1   0:00:00.0  (   1.1 % )     0:00:00.2 /  0:00:00.3    1.0
[04/01 15:35:23     53s] [ FullDelayCalc          ]      1   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.2    1.1
[04/01 15:35:23     53s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:23     53s] [ MISC                   ]          0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.2    0.9
[04/01 15:35:23     53s] ---------------------------------------------------------------------------------------------
[04/01 15:35:23     53s]  InitOpt #1 TOTAL                   0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[04/01 15:35:23     53s] ---------------------------------------------------------------------------------------------
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/01 15:35:23     53s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/01 15:35:23     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.0 mem=1813.7M
[04/01 15:35:23     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:1813.7M, EPOCH TIME: 1743492923.273488
[04/01 15:35:23     53s] Processing tracks to init pin-track alignment.
[04/01 15:35:23     53s] z: 1, totalTracks: 1
[04/01 15:35:23     53s] z: 3, totalTracks: 1
[04/01 15:35:23     53s] z: 5, totalTracks: 1
[04/01 15:35:23     53s] z: 7, totalTracks: 1
[04/01 15:35:23     53s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:23     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1813.7M, EPOCH TIME: 1743492923.276474
[04/01 15:35:23     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:23     53s] OPERPROF:     Starting CMU at level 3, MEM:1813.7M, EPOCH TIME: 1743492923.283553
[04/01 15:35:23     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1813.7M, EPOCH TIME: 1743492923.283781
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] Bad Lib Cell Checking (CMU) is done! (0)
[04/01 15:35:23     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1813.7M, EPOCH TIME: 1743492923.283910
[04/01 15:35:23     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1813.7M, EPOCH TIME: 1743492923.283938
[04/01 15:35:23     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1813.7M, EPOCH TIME: 1743492923.283969
[04/01 15:35:23     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1813.7MB).
[04/01 15:35:23     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.011, MEM:1813.7M, EPOCH TIME: 1743492923.284129
[04/01 15:35:23     53s] TotalInstCnt at PhyDesignMc Initialization: 1079
[04/01 15:35:23     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.0 mem=1813.7M
[04/01 15:35:23     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1813.7M, EPOCH TIME: 1743492923.285284
[04/01 15:35:23     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:1813.7M, EPOCH TIME: 1743492923.287779
[04/01 15:35:23     53s] TotalInstCnt at PhyDesignMc Destruction: 1079
[04/01 15:35:23     53s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/01 15:35:23     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.0 mem=1813.7M
[04/01 15:35:23     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:1813.7M, EPOCH TIME: 1743492923.288092
[04/01 15:35:23     53s] Processing tracks to init pin-track alignment.
[04/01 15:35:23     53s] z: 1, totalTracks: 1
[04/01 15:35:23     53s] z: 3, totalTracks: 1
[04/01 15:35:23     53s] z: 5, totalTracks: 1
[04/01 15:35:23     53s] z: 7, totalTracks: 1
[04/01 15:35:23     53s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:23     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1813.7M, EPOCH TIME: 1743492923.290735
[04/01 15:35:23     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:23     53s] OPERPROF:     Starting CMU at level 3, MEM:1813.7M, EPOCH TIME: 1743492923.297384
[04/01 15:35:23     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1813.7M, EPOCH TIME: 1743492923.297603
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] Bad Lib Cell Checking (CMU) is done! (0)
[04/01 15:35:23     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1813.7M, EPOCH TIME: 1743492923.297733
[04/01 15:35:23     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1813.7M, EPOCH TIME: 1743492923.297762
[04/01 15:35:23     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1813.7M, EPOCH TIME: 1743492923.297792
[04/01 15:35:23     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1813.7MB).
[04/01 15:35:23     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1813.7M, EPOCH TIME: 1743492923.297942
[04/01 15:35:23     53s] TotalInstCnt at PhyDesignMc Initialization: 1079
[04/01 15:35:23     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.0 mem=1813.7M
[04/01 15:35:23     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1813.7M, EPOCH TIME: 1743492923.298872
[04/01 15:35:23     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1813.7M, EPOCH TIME: 1743492923.301175
[04/01 15:35:23     53s] TotalInstCnt at PhyDesignMc Destruction: 1079
[04/01 15:35:23     53s] *** Starting optimizing excluded clock nets MEM= 1813.7M) ***
[04/01 15:35:23     53s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1813.7M) ***
[04/01 15:35:23     53s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[04/01 15:35:23     53s] Begin: GigaOpt Route Type Constraints Refinement
[04/01 15:35:23     53s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.0/0:00:40.5 (1.3), mem = 1813.7M
[04/01 15:35:23     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.43158.1
[04/01 15:35:23     53s] ### Creating RouteCongInterface, started
[04/01 15:35:23     53s] ### Creating TopoMgr, started
[04/01 15:35:23     53s] ### Creating TopoMgr, finished
[04/01 15:35:23     53s] #optDebug: Start CG creation (mem=1813.7M)
[04/01 15:35:23     53s]  ...initializing CG  maxDriveDist 225.222750 stdCellHgt 1.080000 defLenToSkip 7.560000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 22.522250 
[04/01 15:35:23     53s] (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgPrt (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgEgp (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgPbk (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgNrb(cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgObs (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgCon (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgPdm (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] #optDebug:  {2, 1.000, 0.8500} {3, 0.606, 0.8500} {4, 0.606, 0.8500} {4, 0.606, 0.8500} {6, 0.310, 0.7639} {7, 0.089, 0.4927} {8, 0.089, 0.4927} 
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] #optDebug: {0, 1.000}
[04/01 15:35:23     53s] ### Creating RouteCongInterface, finished
[04/01 15:35:23     53s] Updated routing constraints on 0 nets.
[04/01 15:35:23     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.43158.1
[04/01 15:35:23     53s] Bottom Preferred Layer:
[04/01 15:35:23     53s]     None
[04/01 15:35:23     53s] Via Pillar Rule:
[04/01 15:35:23     53s]     None
[04/01 15:35:23     53s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:53.1/0:00:40.6 (1.3), mem = 1959.0M
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] =============================================================================================
[04/01 15:35:23     53s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.14-s109_1
[04/01 15:35:23     53s] =============================================================================================
[04/01 15:35:23     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:35:23     53s] ---------------------------------------------------------------------------------------------
[04/01 15:35:23     53s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  98.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/01 15:35:23     53s] [ MISC                   ]          0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:23     53s] ---------------------------------------------------------------------------------------------
[04/01 15:35:23     53s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/01 15:35:23     53s] ---------------------------------------------------------------------------------------------
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] End: GigaOpt Route Type Constraints Refinement
[04/01 15:35:23     53s] The useful skew maximum allowed delay is: 0.3
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:35:23     53s] Deleting Lib Analyzer.
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] TimeStamp Deleting Cell Server End ...
[04/01 15:35:23     53s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:35:23     53s] Summary for sequential cells identification: 
[04/01 15:35:23     53s]   Identified SBFF number: 68
[04/01 15:35:23     53s]   Identified MBFF number: 0
[04/01 15:35:23     53s]   Identified SB Latch number: 0
[04/01 15:35:23     53s]   Identified MB Latch number: 0
[04/01 15:35:23     53s]   Not identified SBFF number: 0
[04/01 15:35:23     53s]   Not identified MBFF number: 0
[04/01 15:35:23     53s]   Not identified SB Latch number: 0
[04/01 15:35:23     53s]   Not identified MB Latch number: 0
[04/01 15:35:23     53s]   Number of sequential cells which are not FFs: 64
[04/01 15:35:23     53s]  Visiting view : setup_view
[04/01 15:35:23     53s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:23     53s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:23     53s]  Visiting view : hold_view
[04/01 15:35:23     53s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:23     53s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:23     53s] TLC MultiMap info (StdDelay):
[04/01 15:35:23     53s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:23     53s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:35:23     53s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:23     53s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:35:23     53s]  Setting StdDelay to: 4.4ps
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] TimeStamp Deleting Cell Server End ...
[04/01 15:35:23     53s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.2/0:00:40.7 (1.3), mem = 1959.0M
[04/01 15:35:23     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.2 mem=1959.0M
[04/01 15:35:23     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.2 mem=1959.0M
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:35:23     53s] Summary for sequential cells identification: 
[04/01 15:35:23     53s]   Identified SBFF number: 68
[04/01 15:35:23     53s]   Identified MBFF number: 0
[04/01 15:35:23     53s]   Identified SB Latch number: 0
[04/01 15:35:23     53s]   Identified MB Latch number: 0
[04/01 15:35:23     53s]   Not identified SBFF number: 0
[04/01 15:35:23     53s]   Not identified MBFF number: 0
[04/01 15:35:23     53s]   Not identified SB Latch number: 0
[04/01 15:35:23     53s]   Not identified MB Latch number: 0
[04/01 15:35:23     53s]   Number of sequential cells which are not FFs: 64
[04/01 15:35:23     53s]  Visiting view : setup_view
[04/01 15:35:23     53s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:23     53s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:23     53s]  Visiting view : hold_view
[04/01 15:35:23     53s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:23     53s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:23     53s] TLC MultiMap info (StdDelay):
[04/01 15:35:23     53s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:23     53s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:35:23     53s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:23     53s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:35:23     53s]  Setting StdDelay to: 4.4ps
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:35:23     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.43158.2
[04/01 15:35:23     53s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/01 15:35:23     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.2 mem=1959.0M
[04/01 15:35:23     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:1959.0M, EPOCH TIME: 1743492923.506907
[04/01 15:35:23     53s] Processing tracks to init pin-track alignment.
[04/01 15:35:23     53s] z: 1, totalTracks: 1
[04/01 15:35:23     53s] z: 3, totalTracks: 1
[04/01 15:35:23     53s] z: 5, totalTracks: 1
[04/01 15:35:23     53s] z: 7, totalTracks: 1
[04/01 15:35:23     53s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:23     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1959.0M, EPOCH TIME: 1743492923.509994
[04/01 15:35:23     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:23     53s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:23     53s] OPERPROF:     Starting CMU at level 3, MEM:1959.0M, EPOCH TIME: 1743492923.517183
[04/01 15:35:23     53s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:1959.0M, EPOCH TIME: 1743492923.517414
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] Bad Lib Cell Checking (CMU) is done! (0)
[04/01 15:35:23     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1959.0M, EPOCH TIME: 1743492923.517556
[04/01 15:35:23     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1959.0M, EPOCH TIME: 1743492923.517587
[04/01 15:35:23     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1959.0M, EPOCH TIME: 1743492923.517620
[04/01 15:35:23     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1959.0MB).
[04/01 15:35:23     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.011, MEM:1959.0M, EPOCH TIME: 1743492923.517792
[04/01 15:35:23     53s] TotalInstCnt at PhyDesignMc Initialization: 1079
[04/01 15:35:23     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.3 mem=1959.0M
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] Footprint cell information for calculating maxBufDist
[04/01 15:35:23     53s] *info: There are 14 candidate Buffer cells
[04/01 15:35:23     53s] *info: There are 15 candidate Inverter cells
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] #optDebug: Start CG creation (mem=1959.0M)
[04/01 15:35:23     53s]  ...initializing CG  maxDriveDist -0.000250 stdCellHgt 1.080000 defLenToSkip 7.560000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 7.560000 
[04/01 15:35:23     53s] (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgPrt (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgEgp (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgPbk (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgNrb(cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgObs (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgCon (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s]  ...processing cgPdm (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1959.0M)
[04/01 15:35:23     53s] ### Creating RouteCongInterface, started
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] Creating Lib Analyzer ...
[04/01 15:35:23     53s] Total number of usable buffers from Lib Analyzer: 14 ( HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[04/01 15:35:23     53s] Total number of usable inverters from Lib Analyzer: 15 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[04/01 15:35:23     53s] Total number of usable delay cells from Lib Analyzer: 1 ( HB4xp67_ASAP7_75t_SL)
[04/01 15:35:23     53s] 
[04/01 15:35:23     53s] {RT rc_corner 0 8 8 {4 1} {6 0} {7 0} 3}
[04/01 15:35:24     54s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:54.2 mem=1975.0M
[04/01 15:35:24     54s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:54.4 mem=1975.0M
[04/01 15:35:24     54s] Creating Lib Analyzer, finished. 
[04/01 15:35:24     54s] 
[04/01 15:35:24     54s] #optDebug:  {2, 1.000, 0.8500} {3, 0.606, 0.8500} {4, 0.606, 0.8500} {4, 0.606, 0.8500} {6, 0.310, 0.7639} {7, 0.089, 0.4927} {8, 0.089, 0.4927} 
[04/01 15:35:24     54s] 
[04/01 15:35:24     54s] #optDebug: {0, 1.000}
[04/01 15:35:24     54s] ### Creating RouteCongInterface, finished
[04/01 15:35:24     54s] {MG  {4 0 1 0.173186}  {6 0 1.5 0.344478}  {7 0 2.5 0.586945} }
[04/01 15:35:24     54s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1994.1M, EPOCH TIME: 1743492924.906979
[04/01 15:35:24     54s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1994.1M, EPOCH TIME: 1743492924.907074
[04/01 15:35:24     54s] 
[04/01 15:35:24     54s] Netlist preparation processing... 
[04/01 15:35:24     54s] Removed 0 instance
[04/01 15:35:24     54s] *info: Marking 0 isolation instances dont touch
[04/01 15:35:24     54s] *info: Marking 0 level shifter instances dont touch
[04/01 15:35:24     54s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1975.0M, EPOCH TIME: 1743492924.913594
[04/01 15:35:24     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1079).
[04/01 15:35:24     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:24     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:24     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:24     54s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1902.0M, EPOCH TIME: 1743492924.917884
[04/01 15:35:24     54s] TotalInstCnt at PhyDesignMc Destruction: 1079
[04/01 15:35:24     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.43158.2
[04/01 15:35:24     54s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.5 (1.0), totSession cpu/real = 0:00:54.7/0:00:42.1 (1.3), mem = 1902.0M
[04/01 15:35:24     54s] 
[04/01 15:35:24     54s] =============================================================================================
[04/01 15:35:24     54s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.14-s109_1
[04/01 15:35:24     54s] =============================================================================================
[04/01 15:35:24     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:35:24     54s] ---------------------------------------------------------------------------------------------
[04/01 15:35:24     54s] [ CellServerInit         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/01 15:35:24     54s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  55.9 % )     0:00:00.8 /  0:00:00.8    1.0
[04/01 15:35:24     54s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:24     54s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.4
[04/01 15:35:24     54s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:24     54s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[04/01 15:35:24     54s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  19.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/01 15:35:24     54s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:24     54s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:24     54s] [ MISC                   ]          0:00:00.3  (  21.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/01 15:35:24     54s] ---------------------------------------------------------------------------------------------
[04/01 15:35:24     54s]  SimplifyNetlist #1 TOTAL           0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    1.0
[04/01 15:35:24     54s] ---------------------------------------------------------------------------------------------
[04/01 15:35:24     54s] 
[04/01 15:35:24     54s] 
[04/01 15:35:24     54s] Active setup views:
[04/01 15:35:24     54s]  setup_view
[04/01 15:35:24     54s]   Dominating endpoints: 0
[04/01 15:35:24     54s]   Dominating TNS: -0.000
[04/01 15:35:24     54s] 
[04/01 15:35:24     54s] 
[04/01 15:35:24     54s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:35:24     54s] Deleting Lib Analyzer.
[04/01 15:35:24     54s] 
[04/01 15:35:24     54s] TimeStamp Deleting Cell Server End ...
[04/01 15:35:24     54s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/01 15:35:24     54s] 
[04/01 15:35:24     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:35:24     54s] Summary for sequential cells identification: 
[04/01 15:35:24     54s]   Identified SBFF number: 68
[04/01 15:35:24     54s]   Identified MBFF number: 0
[04/01 15:35:24     54s]   Identified SB Latch number: 0
[04/01 15:35:24     54s]   Identified MB Latch number: 0
[04/01 15:35:24     54s]   Not identified SBFF number: 0
[04/01 15:35:24     54s]   Not identified MBFF number: 0
[04/01 15:35:24     54s]   Not identified SB Latch number: 0
[04/01 15:35:24     54s]   Not identified MB Latch number: 0
[04/01 15:35:24     54s]   Number of sequential cells which are not FFs: 64
[04/01 15:35:24     54s]  Visiting view : setup_view
[04/01 15:35:24     54s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:24     54s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:24     54s]  Visiting view : hold_view
[04/01 15:35:24     54s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:24     54s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:24     54s] TLC MultiMap info (StdDelay):
[04/01 15:35:24     54s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:24     54s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:35:24     54s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:24     54s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:35:24     54s]  Setting StdDelay to: 4.4ps
[04/01 15:35:24     54s] 
[04/01 15:35:24     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:35:25     54s] 
[04/01 15:35:25     54s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:35:25     54s] 
[04/01 15:35:25     54s] TimeStamp Deleting Cell Server End ...
[04/01 15:35:25     54s] Begin: GigaOpt Global Optimization
[04/01 15:35:25     54s] *info: use new DP (enabled)
[04/01 15:35:25     54s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/01 15:35:25     54s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:54.8/0:00:42.2 (1.3), mem = 1940.2M
[04/01 15:35:25     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.43158.3
[04/01 15:35:25     54s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/01 15:35:25     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.8 mem=1940.2M
[04/01 15:35:25     54s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/01 15:35:25     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1940.2M, EPOCH TIME: 1743492925.014601
[04/01 15:35:25     54s] Processing tracks to init pin-track alignment.
[04/01 15:35:25     54s] z: 1, totalTracks: 1
[04/01 15:35:25     54s] z: 3, totalTracks: 1
[04/01 15:35:25     54s] z: 5, totalTracks: 1
[04/01 15:35:25     54s] z: 7, totalTracks: 1
[04/01 15:35:25     54s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:25     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1940.2M, EPOCH TIME: 1743492925.017888
[04/01 15:35:25     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:25     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:25     54s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:35:25     54s] 
[04/01 15:35:25     54s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:25     54s] OPERPROF:     Starting CMU at level 3, MEM:1940.2M, EPOCH TIME: 1743492925.025179
[04/01 15:35:25     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1940.2M, EPOCH TIME: 1743492925.025410
[04/01 15:35:25     54s] 
[04/01 15:35:25     54s] Bad Lib Cell Checking (CMU) is done! (0)
[04/01 15:35:25     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1940.2M, EPOCH TIME: 1743492925.025552
[04/01 15:35:25     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1940.2M, EPOCH TIME: 1743492925.025581
[04/01 15:35:25     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1940.2M, EPOCH TIME: 1743492925.025612
[04/01 15:35:25     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1940.2MB).
[04/01 15:35:25     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1940.2M, EPOCH TIME: 1743492925.025781
[04/01 15:35:25     54s] TotalInstCnt at PhyDesignMc Initialization: 1079
[04/01 15:35:25     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.8 mem=1940.2M
[04/01 15:35:25     54s] ### Creating RouteCongInterface, started
[04/01 15:35:25     54s] 
[04/01 15:35:25     54s] Creating Lib Analyzer ...
[04/01 15:35:25     54s] 
[04/01 15:35:25     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:35:25     54s] Summary for sequential cells identification: 
[04/01 15:35:25     54s]   Identified SBFF number: 68
[04/01 15:35:25     54s]   Identified MBFF number: 0
[04/01 15:35:25     54s]   Identified SB Latch number: 0
[04/01 15:35:25     54s]   Identified MB Latch number: 0
[04/01 15:35:25     54s]   Not identified SBFF number: 0
[04/01 15:35:25     54s]   Not identified MBFF number: 0
[04/01 15:35:25     54s]   Not identified SB Latch number: 0
[04/01 15:35:25     54s]   Not identified MB Latch number: 0
[04/01 15:35:25     54s]   Number of sequential cells which are not FFs: 64
[04/01 15:35:25     54s]  Visiting view : setup_view
[04/01 15:35:25     54s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:25     54s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:25     54s]  Visiting view : hold_view
[04/01 15:35:25     54s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:25     54s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:25     54s] TLC MultiMap info (StdDelay):
[04/01 15:35:25     54s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:25     54s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:35:25     54s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:25     54s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:35:25     54s]  Setting StdDelay to: 4.4ps
[04/01 15:35:25     54s] 
[04/01 15:35:25     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:35:25     54s] Total number of usable buffers from Lib Analyzer: 14 ( HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[04/01 15:35:25     54s] Total number of usable inverters from Lib Analyzer: 17 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[04/01 15:35:25     54s] Total number of usable delay cells from Lib Analyzer: 1 ( HB4xp67_ASAP7_75t_SL)
[04/01 15:35:25     54s] 
[04/01 15:35:25     54s] {RT rc_corner 0 8 8 {4 1} {6 0} {7 0} 3}
[04/01 15:35:25     55s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:55.5 mem=1940.2M
[04/01 15:35:25     55s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.6 mem=1940.2M
[04/01 15:35:25     55s] Creating Lib Analyzer, finished. 
[04/01 15:35:25     55s] 
[04/01 15:35:25     55s] #optDebug:  {2, 1.000, 0.8500} {3, 0.606, 0.8500} {4, 0.606, 0.8500} {4, 0.606, 0.8500} {6, 0.310, 0.7639} {7, 0.089, 0.4927} {8, 0.089, 0.4927} 
[04/01 15:35:25     55s] 
[04/01 15:35:25     55s] #optDebug: {0, 1.000}
[04/01 15:35:25     55s] ### Creating RouteCongInterface, finished
[04/01 15:35:25     55s] {MG  {4 0 1 0.173186}  {6 0 1.5 0.344478}  {7 0 2.5 0.586945} }
[04/01 15:35:26     55s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1959.3M, EPOCH TIME: 1743492926.223815
[04/01 15:35:26     55s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1959.3M, EPOCH TIME: 1743492926.223911
[04/01 15:35:27     56s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/01 15:35:27     56s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[04/01 15:35:27     56s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[04/01 15:35:27     56s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[04/01 15:35:27     56s] |   0.000|   0.000|   59.95%|   0:00:00.0| 1967.3M|setup_view|       NA| NA          |
[04/01 15:35:27     56s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[04/01 15:35:27     56s] 
[04/01 15:35:27     56s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1967.3M) ***
[04/01 15:35:27     56s] 
[04/01 15:35:27     56s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1967.3M) ***
[04/01 15:35:27     56s] Bottom Preferred Layer:
[04/01 15:35:27     56s]     None
[04/01 15:35:27     56s] Via Pillar Rule:
[04/01 15:35:27     56s]     None
[04/01 15:35:27     56s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/01 15:35:27     56s] Total-nets :: 1111, Stn-nets :: 0, ratio :: 0 %, Total-len 7257.77, Stn-len 0
[04/01 15:35:27     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1948.2M, EPOCH TIME: 1743492927.058426
[04/01 15:35:27     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1079).
[04/01 15:35:27     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:27     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:27     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:27     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1908.2M, EPOCH TIME: 1743492927.063260
[04/01 15:35:27     56s] TotalInstCnt at PhyDesignMc Destruction: 1079
[04/01 15:35:27     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.43158.3
[04/01 15:35:27     56s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.0 (1.0), totSession cpu/real = 0:00:56.8/0:00:44.3 (1.3), mem = 1908.2M
[04/01 15:35:27     56s] 
[04/01 15:35:27     56s] =============================================================================================
[04/01 15:35:27     56s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.14-s109_1
[04/01 15:35:27     56s] =============================================================================================
[04/01 15:35:27     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:35:27     56s] ---------------------------------------------------------------------------------------------
[04/01 15:35:27     56s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[04/01 15:35:27     56s] [ CellServerInit         ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[04/01 15:35:27     56s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  41.5 % )     0:00:00.8 /  0:00:00.9    1.0
[04/01 15:35:27     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:27     56s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[04/01 15:35:27     56s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:27     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.9 /  0:00:00.9    1.0
[04/01 15:35:27     56s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:27     56s] [ TransformInit          ]      1   0:00:00.3  (  14.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/01 15:35:27     56s] [ MISC                   ]          0:00:00.9  (  41.5 % )     0:00:00.9 /  0:00:00.9    1.0
[04/01 15:35:27     56s] ---------------------------------------------------------------------------------------------
[04/01 15:35:27     56s]  GlobalOpt #1 TOTAL                 0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.1    1.0
[04/01 15:35:27     56s] ---------------------------------------------------------------------------------------------
[04/01 15:35:27     56s] 
[04/01 15:35:27     56s] End: GigaOpt Global Optimization
[04/01 15:35:27     56s] *** Timing Is met
[04/01 15:35:27     56s] *** Check timing (0:00:00.0)
[04/01 15:35:27     56s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/01 15:35:27     56s] 
[04/01 15:35:27     56s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:35:27     56s] Deleting Lib Analyzer.
[04/01 15:35:27     56s] 
[04/01 15:35:27     56s] TimeStamp Deleting Cell Server End ...
[04/01 15:35:27     56s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/01 15:35:27     56s] 
[04/01 15:35:27     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:35:27     56s] Summary for sequential cells identification: 
[04/01 15:35:27     56s]   Identified SBFF number: 68
[04/01 15:35:27     56s]   Identified MBFF number: 0
[04/01 15:35:27     56s]   Identified SB Latch number: 0
[04/01 15:35:27     56s]   Identified MB Latch number: 0
[04/01 15:35:27     56s]   Not identified SBFF number: 0
[04/01 15:35:27     56s]   Not identified MBFF number: 0
[04/01 15:35:27     56s]   Not identified SB Latch number: 0
[04/01 15:35:27     56s]   Not identified MB Latch number: 0
[04/01 15:35:27     56s]   Number of sequential cells which are not FFs: 64
[04/01 15:35:27     56s]  Visiting view : setup_view
[04/01 15:35:27     56s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:27     56s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:27     56s]  Visiting view : hold_view
[04/01 15:35:27     56s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:27     56s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:27     56s] TLC MultiMap info (StdDelay):
[04/01 15:35:27     56s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:27     56s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:35:27     56s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:27     56s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:35:27     56s]  Setting StdDelay to: 4.4ps
[04/01 15:35:27     56s] 
[04/01 15:35:27     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:35:27     56s] 
[04/01 15:35:27     56s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:35:27     56s] 
[04/01 15:35:27     56s] TimeStamp Deleting Cell Server End ...
[04/01 15:35:27     56s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/01 15:35:27     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.9 mem=1908.2M
[04/01 15:35:27     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.9 mem=1908.2M
[04/01 15:35:27     56s] 
[04/01 15:35:27     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:35:27     56s] Summary for sequential cells identification: 
[04/01 15:35:27     56s]   Identified SBFF number: 68
[04/01 15:35:27     56s]   Identified MBFF number: 0
[04/01 15:35:27     56s]   Identified SB Latch number: 0
[04/01 15:35:27     56s]   Identified MB Latch number: 0
[04/01 15:35:27     56s]   Not identified SBFF number: 0
[04/01 15:35:27     56s]   Not identified MBFF number: 0
[04/01 15:35:27     56s]   Not identified SB Latch number: 0
[04/01 15:35:27     56s]   Not identified MB Latch number: 0
[04/01 15:35:27     56s]   Number of sequential cells which are not FFs: 64
[04/01 15:35:27     56s]  Visiting view : setup_view
[04/01 15:35:27     56s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:27     56s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:27     56s]  Visiting view : hold_view
[04/01 15:35:27     56s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:27     56s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:27     56s] TLC MultiMap info (StdDelay):
[04/01 15:35:27     56s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:27     56s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:35:27     56s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:27     56s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:35:27     56s]  Setting StdDelay to: 4.4ps
[04/01 15:35:27     56s] 
[04/01 15:35:27     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:35:27     56s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/01 15:35:27     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:57.0 mem=1965.4M
[04/01 15:35:27     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1965.4M, EPOCH TIME: 1743492927.230985
[04/01 15:35:27     56s] Processing tracks to init pin-track alignment.
[04/01 15:35:27     56s] z: 1, totalTracks: 1
[04/01 15:35:27     56s] z: 3, totalTracks: 1
[04/01 15:35:27     56s] z: 5, totalTracks: 1
[04/01 15:35:27     56s] z: 7, totalTracks: 1
[04/01 15:35:27     56s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:27     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1965.4M, EPOCH TIME: 1743492927.234217
[04/01 15:35:27     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:27     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:27     57s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:35:27     57s] 
[04/01 15:35:27     57s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:27     57s] OPERPROF:     Starting CMU at level 3, MEM:1965.4M, EPOCH TIME: 1743492927.241494
[04/01 15:35:27     57s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1965.4M, EPOCH TIME: 1743492927.241726
[04/01 15:35:27     57s] 
[04/01 15:35:27     57s] Bad Lib Cell Checking (CMU) is done! (0)
[04/01 15:35:27     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1965.4M, EPOCH TIME: 1743492927.241862
[04/01 15:35:27     57s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1965.4M, EPOCH TIME: 1743492927.241891
[04/01 15:35:27     57s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1965.4M, EPOCH TIME: 1743492927.241923
[04/01 15:35:27     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1965.4MB).
[04/01 15:35:27     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1965.4M, EPOCH TIME: 1743492927.242098
[04/01 15:35:27     57s] TotalInstCnt at PhyDesignMc Initialization: 1079
[04/01 15:35:27     57s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:57.0 mem=1965.4M
[04/01 15:35:27     57s] Begin: Area Reclaim Optimization
[04/01 15:35:27     57s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:57.0/0:00:44.4 (1.3), mem = 1965.4M
[04/01 15:35:27     57s] 
[04/01 15:35:27     57s] Creating Lib Analyzer ...
[04/01 15:35:27     57s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[04/01 15:35:27     57s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[04/01 15:35:27     57s] Total number of usable delay cells from Lib Analyzer: 3 ( HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[04/01 15:35:27     57s] 
[04/01 15:35:27     57s] {RT rc_corner 0 8 8 {4 1} {6 0} {7 0} 3}
[04/01 15:35:28     57s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:57.8 mem=1967.4M
[04/01 15:35:28     57s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:58.0 mem=1967.4M
[04/01 15:35:28     57s] Creating Lib Analyzer, finished. 
[04/01 15:35:28     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.43158.4
[04/01 15:35:28     57s] ### Creating RouteCongInterface, started
[04/01 15:35:28     57s] 
[04/01 15:35:28     57s] #optDebug:  {2, 1.000, 0.8500} {3, 0.606, 0.8500} {4, 0.606, 0.8500} {4, 0.606, 0.8500} {6, 0.310, 0.7639} {7, 0.089, 0.4927} {8, 0.089, 0.4927} 
[04/01 15:35:28     57s] 
[04/01 15:35:28     57s] #optDebug: {0, 1.000}
[04/01 15:35:28     57s] ### Creating RouteCongInterface, finished
[04/01 15:35:28     57s] {MG  {4 0 1 0.173186}  {6 0 1.5 0.344478}  {7 0 2.5 0.586945} }
[04/01 15:35:28     58s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1967.4M, EPOCH TIME: 1743492928.584773
[04/01 15:35:28     58s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1967.4M, EPOCH TIME: 1743492928.584859
[04/01 15:35:28     58s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.95
[04/01 15:35:28     58s] +---------+---------+--------+--------+------------+--------+
[04/01 15:35:28     58s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/01 15:35:28     58s] +---------+---------+--------+--------+------------+--------+
[04/01 15:35:28     58s] |   59.95%|        -|   0.000|   0.000|   0:00:00.0| 1967.4M|
[04/01 15:35:28     58s] |   59.95%|        0|   0.000|   0.000|   0:00:00.0| 1967.4M|
[04/01 15:35:28     58s] #optDebug: <stH: 1.0800 MiSeL: 29.6702>
[04/01 15:35:28     58s] |   59.95%|        0|   0.000|   0.000|   0:00:00.0| 1967.4M|
[04/01 15:35:28     58s] |   59.95%|        0|   0.000|   0.000|   0:00:00.0| 1967.4M|
[04/01 15:35:28     58s] |   59.95%|        0|   0.000|   0.000|   0:00:00.0| 1967.4M|
[04/01 15:35:28     58s] #optDebug: <stH: 1.0800 MiSeL: 29.6702>
[04/01 15:35:28     58s] |   59.95%|        0|   0.000|   0.000|   0:00:00.0| 1967.4M|
[04/01 15:35:28     58s] +---------+---------+--------+--------+------------+--------+
[04/01 15:35:28     58s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.95
[04/01 15:35:28     58s] 
[04/01 15:35:28     58s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/01 15:35:28     58s] --------------------------------------------------------------
[04/01 15:35:28     58s] |                                   | Total     | Sequential |
[04/01 15:35:28     58s] --------------------------------------------------------------
[04/01 15:35:28     58s] | Num insts resized                 |       0  |       0    |
[04/01 15:35:28     58s] | Num insts undone                  |       0  |       0    |
[04/01 15:35:28     58s] | Num insts Downsized               |       0  |       0    |
[04/01 15:35:28     58s] | Num insts Samesized               |       0  |       0    |
[04/01 15:35:28     58s] | Num insts Upsized                 |       0  |       0    |
[04/01 15:35:28     58s] | Num multiple commits+uncommits    |       0  |       -    |
[04/01 15:35:28     58s] --------------------------------------------------------------
[04/01 15:35:28     58s] Bottom Preferred Layer:
[04/01 15:35:28     58s]     None
[04/01 15:35:28     58s] Via Pillar Rule:
[04/01 15:35:28     58s]     None
[04/01 15:35:28     58s] 
[04/01 15:35:28     58s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/01 15:35:28     58s] End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
[04/01 15:35:28     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.43158.4
[04/01 15:35:28     58s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:00:58.5/0:00:46.0 (1.3), mem = 1967.4M
[04/01 15:35:28     58s] 
[04/01 15:35:28     58s] =============================================================================================
[04/01 15:35:28     58s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.14-s109_1
[04/01 15:35:28     58s] =============================================================================================
[04/01 15:35:28     58s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:35:28     58s] ---------------------------------------------------------------------------------------------
[04/01 15:35:28     58s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:28     58s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  60.6 % )     0:00:00.9 /  0:00:00.9    1.0
[04/01 15:35:28     58s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:28     58s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:28     58s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:28     58s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:28     58s] [ OptimizationStep       ]      1   0:00:00.0  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/01 15:35:28     58s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/01 15:35:28     58s] [ OptGetWeight           ]     90   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:28     58s] [ OptEval                ]     90   0:00:00.1  (   9.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/01 15:35:28     58s] [ OptCommit              ]     90   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:28     58s] [ PostCommitDelayUpdate  ]     90   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:28     58s] [ MISC                   ]          0:00:00.4  (  25.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/01 15:35:28     58s] ---------------------------------------------------------------------------------------------
[04/01 15:35:28     58s]  AreaOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[04/01 15:35:28     58s] ---------------------------------------------------------------------------------------------
[04/01 15:35:28     58s] 
[04/01 15:35:28     58s] Executing incremental physical updates
[04/01 15:35:28     58s] Executing incremental physical updates
[04/01 15:35:28     58s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1948.3M, EPOCH TIME: 1743492928.797460
[04/01 15:35:28     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1079).
[04/01 15:35:28     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:28     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:28     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:28     58s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1910.3M, EPOCH TIME: 1743492928.801723
[04/01 15:35:28     58s] TotalInstCnt at PhyDesignMc Destruction: 1079
[04/01 15:35:28     58s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1910.35M, totSessionCpu=0:00:59).
[04/01 15:35:28     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1910.3M, EPOCH TIME: 1743492928.816324
[04/01 15:35:28     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:28     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:28     58s] 
[04/01 15:35:28     58s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:28     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1910.3M, EPOCH TIME: 1743492928.824529
[04/01 15:35:28     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:28     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:28     58s] **INFO: Flow update: Design is easy to close.
[04/01 15:35:28     58s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:58.6/0:00:46.0 (1.3), mem = 1910.3M
[04/01 15:35:28     58s] 
[04/01 15:35:28     58s] *** Start incrementalPlace ***
[04/01 15:35:28     58s] User Input Parameters:
[04/01 15:35:28     58s] - Congestion Driven    : On
[04/01 15:35:28     58s] - Timing Driven        : On
[04/01 15:35:28     58s] - Area-Violation Based : On
[04/01 15:35:28     58s] - Start Rollback Level : -5
[04/01 15:35:28     58s] - Legalized            : On
[04/01 15:35:28     58s] - Window Based         : Off
[04/01 15:35:28     58s] - eDen incr mode       : Off
[04/01 15:35:28     58s] - Small incr mode      : Off
[04/01 15:35:28     58s] 
[04/01 15:35:28     58s] no activity file in design. spp won't run.
[04/01 15:35:28     58s] No Views given, use default active views for adaptive view pruning
[04/01 15:35:28     58s] SKP will enable view:
[04/01 15:35:28     58s]   setup_view
[04/01 15:35:28     58s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1910.3M, EPOCH TIME: 1743492928.872918
[04/01 15:35:28     58s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/01 15:35:28     58s] Type 'man IMPPTN-1250' for more detail.
[04/01 15:35:28     58s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1910.3M, EPOCH TIME: 1743492928.876063
[04/01 15:35:28     58s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1910.3M, EPOCH TIME: 1743492928.876158
[04/01 15:35:28     58s] Starting Early Global Route congestion estimation: mem = 1910.3M
[04/01 15:35:28     58s] (I)      ==================== Layers =====================
[04/01 15:35:28     58s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:28     58s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/01 15:35:28     58s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:28     58s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[04/01 15:35:28     58s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/01 15:35:28     58s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[04/01 15:35:28     58s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/01 15:35:28     58s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[04/01 15:35:28     58s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/01 15:35:28     58s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[04/01 15:35:28     58s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/01 15:35:28     58s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[04/01 15:35:28     58s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/01 15:35:28     58s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[04/01 15:35:28     58s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/01 15:35:28     58s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[04/01 15:35:28     58s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/01 15:35:28     58s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[04/01 15:35:28     58s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/01 15:35:28     58s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[04/01 15:35:28     58s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/01 15:35:28     58s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[04/01 15:35:28     58s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[04/01 15:35:28     58s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:28     58s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/01 15:35:28     58s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[04/01 15:35:28     58s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[04/01 15:35:28     58s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[04/01 15:35:28     58s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[04/01 15:35:28     58s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:28     58s] (I)      Started Import and model ( Curr Mem: 1910.35 MB )
[04/01 15:35:28     58s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:28     58s] (I)      == Non-default Options ==
[04/01 15:35:28     58s] (I)      Maximum routing layer                              : 8
[04/01 15:35:28     58s] (I)      Minimum routing layer                              : 1
[04/01 15:35:28     58s] (I)      Number of threads                                  : 1
[04/01 15:35:28     58s] (I)      Use non-blocking free Dbs wires                    : false
[04/01 15:35:28     58s] (I)      Method to set GCell size                           : row
[04/01 15:35:28     58s] (I)      Counted 766 PG shapes. We will not process PG shapes layer by layer.
[04/01 15:35:28     58s] (I)      Use row-based GCell size
[04/01 15:35:28     58s] (I)      Use row-based GCell align
[04/01 15:35:28     58s] (I)      layer 0 area = 170496
[04/01 15:35:28     58s] (I)      layer 1 area = 170496
[04/01 15:35:28     58s] (I)      layer 2 area = 170496
[04/01 15:35:28     58s] (I)      layer 3 area = 512000
[04/01 15:35:28     58s] (I)      layer 4 area = 512000
[04/01 15:35:28     58s] (I)      layer 5 area = 560000
[04/01 15:35:28     58s] (I)      layer 6 area = 560000
[04/01 15:35:28     58s] (I)      layer 7 area = 481279999
[04/01 15:35:28     58s] (I)      GCell unit size   : 4320
[04/01 15:35:28     58s] (I)      GCell multiplier  : 1
[04/01 15:35:28     58s] (I)      GCell row height  : 4320
[04/01 15:35:28     58s] (I)      Actual row height : 4320
[04/01 15:35:28     58s] (I)      GCell align ref   : 4032 4032
[04/01 15:35:28     58s] [NR-eGR] Track table information for default rule: 
[04/01 15:35:28     58s] [NR-eGR] M1 has single uniform track structure
[04/01 15:35:28     58s] [NR-eGR] M2 has non-uniform track structures
[04/01 15:35:28     58s] [NR-eGR] M3 has single uniform track structure
[04/01 15:35:28     58s] [NR-eGR] M4 has single uniform track structure
[04/01 15:35:28     58s] [NR-eGR] M5 has single uniform track structure
[04/01 15:35:28     58s] [NR-eGR] M6 has single uniform track structure
[04/01 15:35:28     58s] [NR-eGR] M7 has single uniform track structure
[04/01 15:35:28     58s] [NR-eGR] M8 has single uniform track structure
[04/01 15:35:28     58s] [NR-eGR] M9 has single uniform track structure
[04/01 15:35:28     58s] [NR-eGR] Pad has single uniform track structure
[04/01 15:35:28     58s] (I)      ============== Default via ===============
[04/01 15:35:28     58s] (I)      +---+------------------+-----------------+
[04/01 15:35:28     58s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 15:35:28     58s] (I)      +---+------------------+-----------------+
[04/01 15:35:28     58s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[04/01 15:35:28     58s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[04/01 15:35:28     58s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[04/01 15:35:28     58s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[04/01 15:35:28     58s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[04/01 15:35:28     58s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[04/01 15:35:28     58s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[04/01 15:35:28     58s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[04/01 15:35:28     58s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[04/01 15:35:28     58s] (I)      +---+------------------+-----------------+
[04/01 15:35:28     58s] [NR-eGR] Read 1462 PG shapes
[04/01 15:35:28     58s] [NR-eGR] Read 0 clock shapes
[04/01 15:35:28     58s] [NR-eGR] Read 0 other shapes
[04/01 15:35:28     58s] [NR-eGR] #Routing Blockages  : 0
[04/01 15:35:28     58s] [NR-eGR] #Instance Blockages : 15934
[04/01 15:35:28     58s] [NR-eGR] #PG Blockages       : 1462
[04/01 15:35:28     58s] [NR-eGR] #Halo Blockages     : 0
[04/01 15:35:28     58s] [NR-eGR] #Boundary Blockages : 0
[04/01 15:35:28     58s] [NR-eGR] #Clock Blockages    : 0
[04/01 15:35:28     58s] [NR-eGR] #Other Blockages    : 0
[04/01 15:35:28     58s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/01 15:35:28     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 15:35:28     58s] [NR-eGR] Read 1111 nets ( ignored 0 )
[04/01 15:35:28     58s] (I)      early_global_route_priority property id does not exist.
[04/01 15:35:28     58s] (I)      Read Num Blocks=17396  Num Prerouted Wires=0  Num CS=0
[04/01 15:35:28     58s] (I)      Layer 0 (V) : #blockages 16084 : #preroutes 0
[04/01 15:35:28     58s] (I)      Layer 1 (H) : #blockages 200 : #preroutes 0
[04/01 15:35:28     58s] (I)      Layer 2 (V) : #blockages 200 : #preroutes 0
[04/01 15:35:28     58s] (I)      Layer 3 (H) : #blockages 200 : #preroutes 0
[04/01 15:35:28     58s] (I)      Layer 4 (V) : #blockages 200 : #preroutes 0
[04/01 15:35:28     58s] (I)      Layer 5 (H) : #blockages 200 : #preroutes 0
[04/01 15:35:28     58s] (I)      Layer 6 (V) : #blockages 200 : #preroutes 0
[04/01 15:35:28     58s] (I)      Layer 7 (H) : #blockages 112 : #preroutes 0
[04/01 15:35:28     58s] (I)      Number of ignored nets                =      0
[04/01 15:35:28     58s] (I)      Number of connected nets              =      0
[04/01 15:35:28     58s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/01 15:35:28     58s] (I)      Number of clock nets                  =      0.  Ignored: No
[04/01 15:35:28     58s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/01 15:35:28     58s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/01 15:35:28     58s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 15:35:28     58s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/01 15:35:28     58s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/01 15:35:28     58s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 15:35:28     58s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 15:35:28     58s] (I)      Ndr track 0 does not exist
[04/01 15:35:28     58s] (I)      ---------------------Grid Graph Info--------------------
[04/01 15:35:28     58s] (I)      Routing area        : (0, 0) - (226944, 220032)
[04/01 15:35:28     58s] (I)      Core area           : (4032, 4032) - (222912, 215712)
[04/01 15:35:28     58s] (I)      Site width          :   864  (dbu)
[04/01 15:35:28     58s] (I)      Row height          :  4320  (dbu)
[04/01 15:35:28     58s] (I)      GCell row height    :  4320  (dbu)
[04/01 15:35:28     58s] (I)      GCell width         :  4320  (dbu)
[04/01 15:35:28     58s] (I)      GCell height        :  4320  (dbu)
[04/01 15:35:28     58s] (I)      Grid                :    52    50     8
[04/01 15:35:28     58s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8
[04/01 15:35:28     58s] (I)      Vertical capacity   :  4320     0  4320     0  4320     0  4320     0
[04/01 15:35:28     58s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0  4320
[04/01 15:35:28     58s] (I)      Default wire width  :   288   288   288   384   384   512   512   640
[04/01 15:35:28     58s] (I)      Default wire space  :   288   288   288   384   384   512   512   640
[04/01 15:35:28     58s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024  1280
[04/01 15:35:28     58s] (I)      Default pitch size  :   576   576   576   768   864  1152  1152  1536
[04/01 15:35:28     58s] (I)      First track coord   :   576   432   576  1008   576   576   576  2112
[04/01 15:35:28     58s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75  2.81
[04/01 15:35:28     58s] (I)      Total num of tracks :   393   356   393   285   262   191   197   142
[04/01 15:35:28     58s] (I)      Num of masks        :     1     1     1     1     1     1     1     1
[04/01 15:35:28     58s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0
[04/01 15:35:28     58s] (I)      --------------------------------------------------------
[04/01 15:35:28     58s] 
[04/01 15:35:28     58s] [NR-eGR] ============ Routing rule table ============
[04/01 15:35:28     58s] [NR-eGR] Rule id: 0  Nets: 1111
[04/01 15:35:28     58s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/01 15:35:28     58s] (I)                    Layer    1    2    3    4    5     6     7     8 
[04/01 15:35:28     58s] (I)                    Pitch  576  576  576  768  864  1152  1152  1536 
[04/01 15:35:28     58s] (I)             #Used tracks    1    1    1    1    1     1     1     1 
[04/01 15:35:28     58s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1 
[04/01 15:35:28     58s] [NR-eGR] ========================================
[04/01 15:35:28     58s] [NR-eGR] 
[04/01 15:35:28     58s] (I)      =============== Blocked Tracks ===============
[04/01 15:35:28     58s] (I)      +-------+---------+----------+---------------+
[04/01 15:35:28     58s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/01 15:35:28     58s] (I)      +-------+---------+----------+---------------+
[04/01 15:35:28     58s] (I)      |     1 |   19650 |    19050 |        96.95% |
[04/01 15:35:28     58s] (I)      |     2 |   18512 |      650 |         3.51% |
[04/01 15:35:28     58s] (I)      |     3 |   19650 |     8514 |        43.33% |
[04/01 15:35:28     58s] (I)      |     4 |   14820 |     1300 |         8.77% |
[04/01 15:35:28     58s] (I)      |     5 |   13100 |     5742 |        43.83% |
[04/01 15:35:28     58s] (I)      |     6 |    9932 |     1794 |        18.06% |
[04/01 15:35:28     58s] (I)      |     7 |    9850 |     4654 |        47.25% |
[04/01 15:35:28     58s] (I)      |     8 |    7384 |     3614 |        48.94% |
[04/01 15:35:28     58s] (I)      +-------+---------+----------+---------------+
[04/01 15:35:28     58s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1910.35 MB )
[04/01 15:35:28     58s] (I)      Reset routing kernel
[04/01 15:35:28     58s] (I)      Started Global Routing ( Curr Mem: 1910.35 MB )
[04/01 15:35:28     58s] (I)      totalPins=3488  totalGlobalPin=3413 (97.85%)
[04/01 15:35:28     58s] (I)      total 2D Cap : 80348 = (43600 H, 36748 V)
[04/01 15:35:28     58s] [NR-eGR] Layer group 1: route 1111 net(s) in layer range [1, 8]
[04/01 15:35:28     58s] (I)      
[04/01 15:35:28     58s] (I)      ============  Phase 1a Route ============
[04/01 15:35:28     58s] (I)      Usage: 6273 = (2990 H, 3283 V) = (6.86% H, 8.93% V) = (3.229e+03um H, 3.546e+03um V)
[04/01 15:35:28     58s] (I)      
[04/01 15:35:28     58s] (I)      ============  Phase 1b Route ============
[04/01 15:35:28     58s] (I)      Usage: 6273 = (2990 H, 3283 V) = (6.86% H, 8.93% V) = (3.229e+03um H, 3.546e+03um V)
[04/01 15:35:28     58s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 6.774840e+03um
[04/01 15:35:28     58s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[04/01 15:35:28     58s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/01 15:35:28     58s] (I)      
[04/01 15:35:28     58s] (I)      ============  Phase 1c Route ============
[04/01 15:35:28     58s] (I)      Usage: 6273 = (2990 H, 3283 V) = (6.86% H, 8.93% V) = (3.229e+03um H, 3.546e+03um V)
[04/01 15:35:28     58s] (I)      
[04/01 15:35:28     58s] (I)      ============  Phase 1d Route ============
[04/01 15:35:28     58s] (I)      Usage: 6273 = (2990 H, 3283 V) = (6.86% H, 8.93% V) = (3.229e+03um H, 3.546e+03um V)
[04/01 15:35:28     58s] (I)      
[04/01 15:35:28     58s] (I)      ============  Phase 1e Route ============
[04/01 15:35:28     58s] (I)      Usage: 6273 = (2990 H, 3283 V) = (6.86% H, 8.93% V) = (3.229e+03um H, 3.546e+03um V)
[04/01 15:35:28     58s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 6.774840e+03um
[04/01 15:35:28     58s] (I)      
[04/01 15:35:28     58s] (I)      ============  Phase 1l Route ============
[04/01 15:35:28     58s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/01 15:35:28     58s] (I)      Layer  1:       2195        54        12       13635        5475    (71.35%) 
[04/01 15:35:28     58s] (I)      Layer  2:      17537      3432         0           0       19125    ( 0.00%) 
[04/01 15:35:28     58s] (I)      Layer  3:      15886      2406         0           0       19110    ( 0.00%) 
[04/01 15:35:28     58s] (I)      Layer  4:      13301       395         0           0       14344    ( 0.00%) 
[04/01 15:35:28     58s] (I)      Layer  5:      10556       194         0           0       12740    ( 0.00%) 
[04/01 15:35:28     58s] (I)      Layer  6:       8054        30         0           0        9562    ( 0.00%) 
[04/01 15:35:28     58s] (I)      Layer  7:       7796         4         0           0        9555    ( 0.00%) 
[04/01 15:35:28     58s] (I)      Layer  8:       3863         0         0        2683        4489    (37.41%) 
[04/01 15:35:28     58s] (I)      Total:         79188      6515        12       16318       94398    (14.74%) 
[04/01 15:35:28     58s] (I)      
[04/01 15:35:28     58s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/01 15:35:28     58s] [NR-eGR]                        OverCon            
[04/01 15:35:28     58s] [NR-eGR]                         #Gcell     %Gcell
[04/01 15:35:28     58s] [NR-eGR]        Layer             (1-2)    OverCon
[04/01 15:35:28     58s] [NR-eGR] ----------------------------------------------
[04/01 15:35:28     58s] [NR-eGR]      M1 ( 1)        12( 1.64%)   ( 1.64%) 
[04/01 15:35:28     58s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:28     58s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:28     58s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:28     58s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:28     58s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:28     58s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:28     58s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:28     58s] [NR-eGR] ----------------------------------------------
[04/01 15:35:28     58s] [NR-eGR]        Total        12( 0.07%)   ( 0.07%) 
[04/01 15:35:28     58s] [NR-eGR] 
[04/01 15:35:28     58s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1910.35 MB )
[04/01 15:35:28     58s] (I)      total 2D Cap : 81110 = (43726 H, 37384 V)
[04/01 15:35:28     58s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/01 15:35:28     58s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1910.3M
[04/01 15:35:28     58s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.034, MEM:1910.3M, EPOCH TIME: 1743492928.909665
[04/01 15:35:28     58s] OPERPROF: Starting HotSpotCal at level 1, MEM:1910.3M, EPOCH TIME: 1743492928.909705
[04/01 15:35:28     58s] [hotspot] +------------+---------------+---------------+
[04/01 15:35:28     58s] [hotspot] |            |   max hotspot | total hotspot |
[04/01 15:35:28     58s] [hotspot] +------------+---------------+---------------+
[04/01 15:35:28     58s] [hotspot] | normalized |          0.00 |          0.00 |
[04/01 15:35:28     58s] [hotspot] +------------+---------------+---------------+
[04/01 15:35:28     58s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/01 15:35:28     58s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/01 15:35:28     58s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1743492928.910051
[04/01 15:35:28     58s] Collecting slack nets ...
[04/01 15:35:28     58s] OPERPROF: Starting IPInitSPData at level 1, MEM:1910.3M, EPOCH TIME: 1743492928.963518
[04/01 15:35:28     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1910.3M, EPOCH TIME: 1743492928.966565
[04/01 15:35:28     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:28     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:28     58s] 
[04/01 15:35:28     58s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:28     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1910.3M, EPOCH TIME: 1743492928.974205
[04/01 15:35:28     58s] OPERPROF:   Starting ADS RRMInitG at level 2, MEM:1910.3M, EPOCH TIME: 1743492928.974257
[04/01 15:35:28     58s] OPERPROF:   Finished ADS RRMInitG at level 2, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1743492928.974299
[04/01 15:35:28     58s] OPERPROF:   Starting ADS RRMCPTSL at level 2, MEM:1910.3M, EPOCH TIME: 1743492928.974328
[04/01 15:35:28     58s] OPERPROF:     Starting ADS RRMBLKB at level 3, MEM:1910.3M, EPOCH TIME: 1743492928.974356
[04/01 15:35:28     58s] OPERPROF:     Finished ADS RRMBLKB at level 3, CPU:0.010, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1743492928.974610
[04/01 15:35:28     58s] OPERPROF:     Starting ADS RRMCPTTR at level 3, MEM:1910.3M, EPOCH TIME: 1743492928.974642
[04/01 15:35:28     58s] OPERPROF:     Finished ADS RRMCPTTR at level 3, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1743492928.974761
[04/01 15:35:28     58s] OPERPROF:   Finished ADS RRMCPTSL at level 2, CPU:0.010, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1743492928.974804
[04/01 15:35:28     58s] OPERPROF:   Starting post-place ADS at level 2, MEM:1910.3M, EPOCH TIME: 1743492928.974894
[04/01 15:35:28     58s] ADSU 0.599 -> 0.599. site 12397.000 -> 12397.000. GS 8.640
[04/01 15:35:28     58s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.001, MEM:1910.3M, EPOCH TIME: 1743492928.976269
[04/01 15:35:28     58s] OPERPROF:   Starting spMPad at level 2, MEM:1910.3M, EPOCH TIME: 1743492928.976391
[04/01 15:35:28     58s] OPERPROF:     Starting spContextMPad at level 3, MEM:1910.3M, EPOCH TIME: 1743492928.976459
[04/01 15:35:28     58s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1743492928.976486
[04/01 15:35:28     58s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1743492928.976844
[04/01 15:35:28     58s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1910.3M, EPOCH TIME: 1743492928.977082
[04/01 15:35:28     58s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1743492928.977144
[04/01 15:35:28     58s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1910.3M, EPOCH TIME: 1743492928.977227
[04/01 15:35:28     58s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1743492928.977439
[04/01 15:35:28     58s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.014, MEM:1910.3M, EPOCH TIME: 1743492928.977575
[04/01 15:35:28     58s] PP off. flexM 0
[04/01 15:35:28     58s] OPERPROF: Starting CDPad at level 1, MEM:1910.3M, EPOCH TIME: 1743492928.978118
[04/01 15:35:28     58s] 3DP is on.
[04/01 15:35:28     58s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[04/01 15:35:28     58s] design sh 0.134.
[04/01 15:35:28     58s] design sh 0.125.
[04/01 15:35:28     58s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[04/01 15:35:28     58s] design sh 0.134.
[04/01 15:35:28     58s] CDPadU 0.757 -> 0.634. R=0.599, N=1079, GS=1.080
[04/01 15:35:28     58s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.009, MEM:1910.3M, EPOCH TIME: 1743492928.987419
[04/01 15:35:28     58s] OPERPROF: Starting InitSKP at level 1, MEM:1910.3M, EPOCH TIME: 1743492928.987469
[04/01 15:35:29     58s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:01.0)***
[04/01 15:35:29     58s] OPERPROF: Finished InitSKP at level 1, CPU:0.060, REAL:0.066, MEM:1910.3M, EPOCH TIME: 1743492929.053188
[04/01 15:35:29     58s] OPERPROF: Starting npPlace at level 1, MEM:1910.3M, EPOCH TIME: 1743492929.055213
[04/01 15:35:29     58s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.003, MEM:1911.9M, EPOCH TIME: 1743492929.058383
[04/01 15:35:29     58s] OPERPROF: Starting npPlace at level 1, MEM:1911.9M, EPOCH TIME: 1743492929.061283
[04/01 15:35:29     59s] Iteration  5: Total net bbox = 5.782e+03 (3.03e+03 2.75e+03)
[04/01 15:35:29     59s]               Est.  stn bbox = 6.950e+03 (3.54e+03 3.41e+03)
[04/01 15:35:29     59s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1895.4M
[04/01 15:35:29     59s] OPERPROF: Finished npPlace at level 1, CPU:0.290, REAL:0.298, MEM:1895.4M, EPOCH TIME: 1743492929.359400
[04/01 15:35:29     59s] OPERPROF: Starting npPlace at level 1, MEM:1895.4M, EPOCH TIME: 1743492929.364169
[04/01 15:35:29     59s] Iteration  6: Total net bbox = 5.679e+03 (3.04e+03 2.64e+03)
[04/01 15:35:29     59s]               Est.  stn bbox = 6.841e+03 (3.52e+03 3.32e+03)
[04/01 15:35:29     59s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1895.4M
[04/01 15:35:29     59s] OPERPROF: Finished npPlace at level 1, CPU:0.350, REAL:0.353, MEM:1895.4M, EPOCH TIME: 1743492929.716672
[04/01 15:35:29     59s] OPERPROF: Starting npPlace at level 1, MEM:1895.4M, EPOCH TIME: 1743492929.721236
[04/01 15:35:30     59s] Iteration  7: Total net bbox = 5.622e+03 (3.01e+03 2.61e+03)
[04/01 15:35:30     59s]               Est.  stn bbox = 6.814e+03 (3.51e+03 3.30e+03)
[04/01 15:35:30     59s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1895.4M
[04/01 15:35:30     59s] OPERPROF: Finished npPlace at level 1, CPU:0.500, REAL:0.517, MEM:1895.4M, EPOCH TIME: 1743492930.237901
[04/01 15:35:30     59s] OPERPROF: Starting npPlace at level 1, MEM:1895.4M, EPOCH TIME: 1743492930.242341
[04/01 15:35:31     61s] Iteration  8: Total net bbox = 6.553e+03 (3.47e+03 3.09e+03)
[04/01 15:35:31     61s]               Est.  stn bbox = 7.694e+03 (3.93e+03 3.76e+03)
[04/01 15:35:31     61s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1895.4M
[04/01 15:35:31     61s] OPERPROF: Finished npPlace at level 1, CPU:1.380, REAL:1.470, MEM:1895.4M, EPOCH TIME: 1743492931.712281
[04/01 15:35:31     61s] OPERPROF: Starting npPlace at level 1, MEM:1895.4M, EPOCH TIME: 1743492931.716814
[04/01 15:35:31     61s] GP RA stats: MHOnly 0 nrInst 1079 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/01 15:35:32     62s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1895.4M, EPOCH TIME: 1743492932.492487
[04/01 15:35:32     62s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1743492932.492670
[04/01 15:35:32     62s] Iteration  9: Total net bbox = 6.438e+03 (3.41e+03 3.03e+03)
[04/01 15:35:32     62s]               Est.  stn bbox = 7.588e+03 (3.88e+03 3.71e+03)
[04/01 15:35:32     62s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1895.4M
[04/01 15:35:32     62s] OPERPROF: Finished npPlace at level 1, CPU:0.750, REAL:0.776, MEM:1895.4M, EPOCH TIME: 1743492932.493146
[04/01 15:35:32     62s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1895.4M, EPOCH TIME: 1743492932.495058
[04/01 15:35:32     62s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1895.4M, EPOCH TIME: 1743492932.495193
[04/01 15:35:32     62s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1743492932.495308
[04/01 15:35:32     62s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1895.4M, EPOCH TIME: 1743492932.495458
[04/01 15:35:32     62s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/01 15:35:32     62s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1743492932.495595
[04/01 15:35:32     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:32     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:32     62s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1895.4M, EPOCH TIME: 1743492932.496303
[04/01 15:35:32     62s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1743492932.496539
[04/01 15:35:32     62s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.003, MEM:1895.4M, EPOCH TIME: 1743492932.497879
[04/01 15:35:32     62s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/01 15:35:32     62s] TDRefine: refinePlace mode is spiral
[04/01 15:35:32     62s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1895.4M, EPOCH TIME: 1743492932.499653
[04/01 15:35:32     62s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1895.4M, EPOCH TIME: 1743492932.499711
[04/01 15:35:32     62s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1895.4M, EPOCH TIME: 1743492932.499769
[04/01 15:35:32     62s] All LLGs are deleted
[04/01 15:35:32     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:32     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:32     62s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1895.4M, EPOCH TIME: 1743492932.503045
[04/01 15:35:32     62s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1743492932.503244
[04/01 15:35:32     62s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1895.4M, EPOCH TIME: 1743492932.503441
[04/01 15:35:32     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:32     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:32     62s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1895.4M, EPOCH TIME: 1743492932.503633
[04/01 15:35:32     62s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:32     62s] Core basic site is asap7sc7p5t
[04/01 15:35:32     62s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1895.4M, EPOCH TIME: 1743492932.510450
[04/01 15:35:32     62s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:35:32     62s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:35:32     62s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1743492932.510647
[04/01 15:35:32     62s] Fast DP-INIT is on for default
[04/01 15:35:32     62s] Atter site array init, number of instance map data is 0.
[04/01 15:35:32     62s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.000, REAL:0.008, MEM:1895.4M, EPOCH TIME: 1743492932.511566
[04/01 15:35:32     62s] 
[04/01 15:35:32     62s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:32     62s] OPERPROF:         Starting CMU at level 5, MEM:1895.4M, EPOCH TIME: 1743492932.511760
[04/01 15:35:32     62s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1743492932.511973
[04/01 15:35:32     62s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1895.4M, EPOCH TIME: 1743492932.512102
[04/01 15:35:32     62s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1895.4M, EPOCH TIME: 1743492932.512131
[04/01 15:35:32     62s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1743492932.512162
[04/01 15:35:32     62s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.013, MEM:1895.4M, EPOCH TIME: 1743492932.512323
[04/01 15:35:32     62s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.013, MEM:1895.4M, EPOCH TIME: 1743492932.512351
[04/01 15:35:32     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.43158.2
[04/01 15:35:32     62s] OPERPROF:   Starting RefinePlace at level 2, MEM:1895.4M, EPOCH TIME: 1743492932.512389
[04/01 15:35:32     62s] *** Starting refinePlace (0:01:02 mem=1895.4M) ***
[04/01 15:35:32     62s] Total net bbox length = 6.742e+03 (3.657e+03 3.086e+03) (ext = 5.759e+02)
[04/01 15:35:32     62s] 
[04/01 15:35:32     62s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:32     62s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 15:35:32     62s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:32     62s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:32     62s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1895.4M, EPOCH TIME: 1743492932.515336
[04/01 15:35:32     62s] Starting refinePlace ...
[04/01 15:35:32     62s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:32     62s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:32     62s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:1895.4M, EPOCH TIME: 1743492932.518410
[04/01 15:35:32     62s] DDP initSite1 nrRow 49 nrJob 49
[04/01 15:35:32     62s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:1895.4M, EPOCH TIME: 1743492932.518464
[04/01 15:35:32     62s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1743492932.518503
[04/01 15:35:32     62s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:1895.4M, EPOCH TIME: 1743492932.518536
[04/01 15:35:32     62s] DDP markSite nrRow 49 nrJob 49
[04/01 15:35:32     62s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1743492932.518586
[04/01 15:35:32     62s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1743492932.518614
[04/01 15:35:32     62s]   Spread Effort: high, pre-route mode, useDDP on.
[04/01 15:35:32     62s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1895.4MB) @(0:01:02 - 0:01:02).
[04/01 15:35:32     62s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 15:35:32     62s] wireLenOptFixPriorityInst 0 inst fixed
[04/01 15:35:32     62s] Placement tweakage begins.
[04/01 15:35:32     62s] wire length = 7.546e+03
[04/01 15:35:32     62s] wire length = 6.800e+03
[04/01 15:35:32     62s] Placement tweakage ends.
[04/01 15:35:32     62s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 15:35:32     62s] 
[04/01 15:35:32     62s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/01 15:35:32     62s] Move report: legalization moves 1079 insts, mean move: 0.84 um, max move: 3.67 um spiral
[04/01 15:35:32     62s] 	Max move on inst (g17822__8246): (30.78, 35.60) --> (33.41, 36.65)
[04/01 15:35:32     62s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/01 15:35:32     62s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/01 15:35:32     62s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1898.5MB) @(0:01:02 - 0:01:02).
[04/01 15:35:32     62s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/01 15:35:32     62s] Move report: Detail placement moves 1079 insts, mean move: 0.84 um, max move: 3.67 um 
[04/01 15:35:32     62s] 	Max move on inst (g17822__8246): (30.78, 35.60) --> (33.41, 36.65)
[04/01 15:35:32     62s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1898.5MB
[04/01 15:35:32     62s] Statistics of distance of Instance movement in refine placement:
[04/01 15:35:32     62s]   maximum (X+Y) =         3.67 um
[04/01 15:35:32     62s]   inst (g17822__8246) with max move: (30.7818, 35.6015) -> (33.408, 36.648)
[04/01 15:35:32     62s]   mean    (X+Y) =         0.84 um
[04/01 15:35:32     62s] Summary Report:
[04/01 15:35:32     62s] Instances move: 1079 (out of 1079 movable)
[04/01 15:35:32     62s] Instances flipped: 0
[04/01 15:35:32     62s] Mean displacement: 0.84 um
[04/01 15:35:32     62s] Max displacement: 3.67 um (Instance: g17822__8246) (30.7818, 35.6015) -> (33.408, 36.648)
[04/01 15:35:32     62s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND2xp5_ASAP7_75t_SL
[04/01 15:35:32     62s] Total instances moved : 1079
[04/01 15:35:32     62s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.060, REAL:0.069, MEM:1898.5M, EPOCH TIME: 1743492932.583894
[04/01 15:35:32     62s] Total net bbox length = 6.402e+03 (3.038e+03 3.364e+03) (ext = 5.612e+02)
[04/01 15:35:32     62s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1898.5MB
[04/01 15:35:32     62s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1898.5MB) @(0:01:02 - 0:01:02).
[04/01 15:35:32     62s] *** Finished refinePlace (0:01:02 mem=1898.5M) ***
[04/01 15:35:32     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.43158.2
[04/01 15:35:32     62s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.072, MEM:1898.5M, EPOCH TIME: 1743492932.584384
[04/01 15:35:32     62s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1898.5M, EPOCH TIME: 1743492932.584422
[04/01 15:35:32     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1079).
[04/01 15:35:32     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:32     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:32     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:32     62s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.003, MEM:1895.5M, EPOCH TIME: 1743492932.587916
[04/01 15:35:32     62s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.090, REAL:0.088, MEM:1895.5M, EPOCH TIME: 1743492932.587977
[04/01 15:35:32     62s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1895.5M, EPOCH TIME: 1743492932.588401
[04/01 15:35:32     62s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.025, MEM:1895.5M, EPOCH TIME: 1743492932.613869
[04/01 15:35:32     62s] OPERPROF: Starting HotSpotCal at level 1, MEM:1895.5M, EPOCH TIME: 1743492932.613905
[04/01 15:35:32     62s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1895.5M, EPOCH TIME: 1743492932.614142
[04/01 15:35:32     62s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1895.5M, EPOCH TIME: 1743492932.614247
[04/01 15:35:32     62s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.017, MEM:1895.5M, EPOCH TIME: 1743492932.631615
[04/01 15:35:32     62s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1895.5M, EPOCH TIME: 1743492932.645280
[04/01 15:35:32     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:32     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:32     62s] All LLGs are deleted
[04/01 15:35:32     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:32     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:32     62s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1895.5M, EPOCH TIME: 1743492932.645369
[04/01 15:35:32     62s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1895.5M, EPOCH TIME: 1743492932.645411
[04/01 15:35:32     62s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1895.5M, EPOCH TIME: 1743492932.645637
[04/01 15:35:32     62s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/01 15:35:32     62s] {RT rc_corner 0 8 8 {4 1} {6 0} {7 0} 3}
[04/01 15:35:32     62s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1777.9M, totSessionCpu=0:01:02 **
[04/01 15:35:32     62s] End AAE Lib Interpolated Model. (MEM=1909.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:35:32     62s] Total number of fetched objects 1111
[04/01 15:35:32     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:35:32     62s] End delay calculation. (MEM=1917.5 CPU=0:00:00.1 REAL=0:00:00.0)
[04/01 15:35:32     62s] 
[04/01 15:35:32     62s] =============================================================================================
[04/01 15:35:32     62s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.14-s109_1
[04/01 15:35:32     62s] =============================================================================================
[04/01 15:35:32     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:35:32     62s] ---------------------------------------------------------------------------------------------
[04/01 15:35:32     62s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:32     62s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[04/01 15:35:32     62s] [ TimingUpdate           ]      6   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[04/01 15:35:32     62s] [ FullDelayCalc          ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    0.9
[04/01 15:35:32     62s] [ MISC                   ]          0:00:03.8  (  92.9 % )     0:00:03.8 /  0:00:03.7    1.0
[04/01 15:35:32     62s] ---------------------------------------------------------------------------------------------
[04/01 15:35:32     62s]  IncrReplace #1 TOTAL               0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.0    1.0
[04/01 15:35:32     62s] ---------------------------------------------------------------------------------------------
[04/01 15:35:32     62s] 
[04/01 15:35:33     62s] *** Timing Is met
[04/01 15:35:33     62s] *** Check timing (0:00:00.0)
[04/01 15:35:33     62s] *** Timing Is met
[04/01 15:35:33     62s] *** Check timing (0:00:00.0)
[04/01 15:35:33     62s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[04/01 15:35:33     62s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=1933.5M
[04/01 15:35:33     62s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=1933.5M
[04/01 15:35:33     62s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/01 15:35:33     62s] ### Creating PhyDesignMc. totSessionCpu=0:01:03 mem=1952.6M
[04/01 15:35:33     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:1952.6M, EPOCH TIME: 1743492933.017779
[04/01 15:35:33     62s] Processing tracks to init pin-track alignment.
[04/01 15:35:33     62s] z: 1, totalTracks: 1
[04/01 15:35:33     62s] z: 3, totalTracks: 1
[04/01 15:35:33     62s] z: 5, totalTracks: 1
[04/01 15:35:33     62s] z: 7, totalTracks: 1
[04/01 15:35:33     62s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:33     62s] All LLGs are deleted
[04/01 15:35:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:33     62s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1952.6M, EPOCH TIME: 1743492933.020864
[04/01 15:35:33     62s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1952.6M, EPOCH TIME: 1743492933.021112
[04/01 15:35:33     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1952.6M, EPOCH TIME: 1743492933.021322
[04/01 15:35:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:33     62s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1952.6M, EPOCH TIME: 1743492933.021511
[04/01 15:35:33     62s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:33     62s] Core basic site is asap7sc7p5t
[04/01 15:35:33     62s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:35:33     62s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1952.6M, EPOCH TIME: 1743492933.028260
[04/01 15:35:33     62s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:35:33     62s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:35:33     62s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1952.6M, EPOCH TIME: 1743492933.028454
[04/01 15:35:33     62s] Fast DP-INIT is on for default
[04/01 15:35:33     62s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[04/01 15:35:33     62s] Atter site array init, number of instance map data is 0.
[04/01 15:35:33     62s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.008, MEM:1952.6M, EPOCH TIME: 1743492933.029386
[04/01 15:35:33     62s] 
[04/01 15:35:33     62s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:33     62s] OPERPROF:     Starting CMU at level 3, MEM:1952.6M, EPOCH TIME: 1743492933.029601
[04/01 15:35:33     62s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1952.6M, EPOCH TIME: 1743492933.029822
[04/01 15:35:33     62s] 
[04/01 15:35:33     62s] Bad Lib Cell Checking (CMU) is done! (0)
[04/01 15:35:33     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:1952.6M, EPOCH TIME: 1743492933.029962
[04/01 15:35:33     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1952.6M, EPOCH TIME: 1743492933.029991
[04/01 15:35:33     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1952.6M, EPOCH TIME: 1743492933.030024
[04/01 15:35:33     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1952.6MB).
[04/01 15:35:33     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1952.6M, EPOCH TIME: 1743492933.030193
[04/01 15:35:33     62s] TotalInstCnt at PhyDesignMc Initialization: 1079
[04/01 15:35:33     62s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=1952.6M
[04/01 15:35:33     62s] Begin: Area Reclaim Optimization
[04/01 15:35:33     62s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:02.6/0:00:50.2 (1.2), mem = 1952.6M
[04/01 15:35:33     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.43158.5
[04/01 15:35:33     62s] ### Creating RouteCongInterface, started
[04/01 15:35:33     62s] 
[04/01 15:35:33     62s] #optDebug:  {2, 1.000, 0.8500} {3, 0.606, 0.8500} {4, 0.606, 0.8500} {4, 0.606, 0.8500} {6, 0.310, 0.8500} {7, 0.089, 0.8500} {8, 0.089, 0.8500} 
[04/01 15:35:33     62s] 
[04/01 15:35:33     62s] #optDebug: {0, 1.000}
[04/01 15:35:33     62s] ### Creating RouteCongInterface, finished
[04/01 15:35:33     62s] {MG  {4 0 1 0.173186}  {6 0 1.5 0.344478}  {7 0 2.5 0.586945} }
[04/01 15:35:33     62s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=1952.6M
[04/01 15:35:33     62s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=1952.6M
[04/01 15:35:33     63s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1952.6M, EPOCH TIME: 1743492933.427112
[04/01 15:35:33     63s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1952.6M, EPOCH TIME: 1743492933.427192
[04/01 15:35:33     63s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.95
[04/01 15:35:33     63s] +---------+---------+--------+--------+------------+--------+
[04/01 15:35:33     63s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/01 15:35:33     63s] +---------+---------+--------+--------+------------+--------+
[04/01 15:35:33     63s] |   59.95%|        -|   0.000|   0.000|   0:00:00.0| 1968.6M|
[04/01 15:35:33     63s] #optDebug: <stH: 1.0800 MiSeL: 29.6702>
[04/01 15:35:33     63s] |   59.95%|        0|   0.000|   0.000|   0:00:00.0| 1968.6M|
[04/01 15:35:33     63s] #optDebug: <stH: 1.0800 MiSeL: 29.6702>
[04/01 15:35:33     63s] +---------+---------+--------+--------+------------+--------+
[04/01 15:35:33     63s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.95
[04/01 15:35:33     63s] 
[04/01 15:35:33     63s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/01 15:35:33     63s] --------------------------------------------------------------
[04/01 15:35:33     63s] |                                   | Total     | Sequential |
[04/01 15:35:33     63s] --------------------------------------------------------------
[04/01 15:35:33     63s] | Num insts resized                 |       0  |       0    |
[04/01 15:35:33     63s] | Num insts undone                  |       0  |       0    |
[04/01 15:35:33     63s] | Num insts Downsized               |       0  |       0    |
[04/01 15:35:33     63s] | Num insts Samesized               |       0  |       0    |
[04/01 15:35:33     63s] | Num insts Upsized                 |       0  |       0    |
[04/01 15:35:33     63s] | Num multiple commits+uncommits    |       0  |       -    |
[04/01 15:35:33     63s] --------------------------------------------------------------
[04/01 15:35:33     63s] Bottom Preferred Layer:
[04/01 15:35:33     63s]     None
[04/01 15:35:33     63s] Via Pillar Rule:
[04/01 15:35:33     63s]     None
[04/01 15:35:33     63s] 
[04/01 15:35:33     63s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/01 15:35:33     63s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
[04/01 15:35:33     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.43158.5
[04/01 15:35:33     63s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:03.2/0:00:50.8 (1.2), mem = 1968.6M
[04/01 15:35:33     63s] 
[04/01 15:35:33     63s] =============================================================================================
[04/01 15:35:33     63s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.14-s109_1
[04/01 15:35:33     63s] =============================================================================================
[04/01 15:35:33     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:35:33     63s] ---------------------------------------------------------------------------------------------
[04/01 15:35:33     63s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:33     63s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:33     63s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:33     63s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:33     63s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:33     63s] [ OptimizationStep       ]      1   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/01 15:35:33     63s] [ OptSingleIteration     ]      1   0:00:00.0  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[04/01 15:35:33     63s] [ OptGetWeight           ]     30   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:33     63s] [ OptEval                ]     30   0:00:00.1  (  20.3 % )     0:00:00.1 /  0:00:00.1    1.2
[04/01 15:35:33     63s] [ OptCommit              ]     30   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:33     63s] [ PostCommitDelayUpdate  ]     30   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:33     63s] [ MISC                   ]          0:00:00.4  (  74.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/01 15:35:33     63s] ---------------------------------------------------------------------------------------------
[04/01 15:35:33     63s]  AreaOpt #2 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/01 15:35:33     63s] ---------------------------------------------------------------------------------------------
[04/01 15:35:33     63s] 
[04/01 15:35:33     63s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1949.5M, EPOCH TIME: 1743492933.566256
[04/01 15:35:33     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1079).
[04/01 15:35:33     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:33     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:33     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:33     63s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:1905.5M, EPOCH TIME: 1743492933.571842
[04/01 15:35:33     63s] TotalInstCnt at PhyDesignMc Destruction: 1079
[04/01 15:35:33     63s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1905.51M, totSessionCpu=0:01:03).
[04/01 15:35:33     63s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/01 15:35:33     63s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=1905.5M
[04/01 15:35:33     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=1905.5M
[04/01 15:35:33     63s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/01 15:35:33     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:03 mem=1962.7M
[04/01 15:35:33     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:1962.7M, EPOCH TIME: 1743492933.576712
[04/01 15:35:33     63s] Processing tracks to init pin-track alignment.
[04/01 15:35:33     63s] z: 1, totalTracks: 1
[04/01 15:35:33     63s] z: 3, totalTracks: 1
[04/01 15:35:33     63s] z: 5, totalTracks: 1
[04/01 15:35:33     63s] z: 7, totalTracks: 1
[04/01 15:35:33     63s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:33     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1962.7M, EPOCH TIME: 1743492933.579902
[04/01 15:35:33     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:33     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:33     63s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:35:33     63s] 
[04/01 15:35:33     63s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:33     63s] OPERPROF:     Starting CMU at level 3, MEM:1962.7M, EPOCH TIME: 1743492933.587435
[04/01 15:35:33     63s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1962.7M, EPOCH TIME: 1743492933.587681
[04/01 15:35:33     63s] 
[04/01 15:35:33     63s] Bad Lib Cell Checking (CMU) is done! (0)
[04/01 15:35:33     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1962.7M, EPOCH TIME: 1743492933.587819
[04/01 15:35:33     63s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1962.7M, EPOCH TIME: 1743492933.587849
[04/01 15:35:33     63s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1962.7M, EPOCH TIME: 1743492933.587881
[04/01 15:35:33     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1962.7MB).
[04/01 15:35:33     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1962.7M, EPOCH TIME: 1743492933.588044
[04/01 15:35:33     63s] TotalInstCnt at PhyDesignMc Initialization: 1079
[04/01 15:35:33     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=1962.7M
[04/01 15:35:33     63s] Begin: Area Reclaim Optimization
[04/01 15:35:33     63s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:03.2/0:00:50.8 (1.2), mem = 1962.7M
[04/01 15:35:33     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.43158.6
[04/01 15:35:33     63s] ### Creating RouteCongInterface, started
[04/01 15:35:33     63s] 
[04/01 15:35:33     63s] #optDebug:  {2, 1.000, 0.8500} {3, 0.606, 0.8500} {4, 0.606, 0.8500} {4, 0.606, 0.8500} {6, 0.310, 0.7639} {7, 0.089, 0.4927} {8, 0.089, 0.4927} 
[04/01 15:35:33     63s] 
[04/01 15:35:33     63s] #optDebug: {0, 1.000}
[04/01 15:35:33     63s] ### Creating RouteCongInterface, finished
[04/01 15:35:33     63s] {MG  {4 0 1 0.173186}  {6 0 1.5 0.344478}  {7 0 2.5 0.586945} }
[04/01 15:35:33     63s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=1962.7M
[04/01 15:35:33     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=1962.7M
[04/01 15:35:33     63s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1962.7M, EPOCH TIME: 1743492933.984347
[04/01 15:35:33     63s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1962.7M, EPOCH TIME: 1743492933.984424
[04/01 15:35:33     63s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.95
[04/01 15:35:33     63s] +---------+---------+--------+--------+------------+--------+
[04/01 15:35:33     63s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/01 15:35:33     63s] +---------+---------+--------+--------+------------+--------+
[04/01 15:35:33     63s] |   59.95%|        -|   0.000|   0.000|   0:00:00.0| 1962.7M|
[04/01 15:35:33     63s] #optDebug: <stH: 1.0800 MiSeL: 29.6702>
[04/01 15:35:33     63s] |   59.95%|        0|   0.000|   0.000|   0:00:00.0| 1962.7M|
[04/01 15:35:34     63s] |   59.95%|        0|   0.000|   0.000|   0:00:01.0| 1962.7M|
[04/01 15:35:34     63s] |   59.95%|        0|   0.000|   0.000|   0:00:00.0| 1962.7M|
[04/01 15:35:34     63s] #optDebug: <stH: 1.0800 MiSeL: 29.6702>
[04/01 15:35:34     63s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[04/01 15:35:34     63s] |   59.95%|        0|   0.000|   0.000|   0:00:00.0| 1962.7M|
[04/01 15:35:34     63s] +---------+---------+--------+--------+------------+--------+
[04/01 15:35:34     63s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.95
[04/01 15:35:34     63s] 
[04/01 15:35:34     63s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/01 15:35:34     63s] --------------------------------------------------------------
[04/01 15:35:34     63s] |                                   | Total     | Sequential |
[04/01 15:35:34     63s] --------------------------------------------------------------
[04/01 15:35:34     63s] | Num insts resized                 |       0  |       0    |
[04/01 15:35:34     63s] | Num insts undone                  |       0  |       0    |
[04/01 15:35:34     63s] | Num insts Downsized               |       0  |       0    |
[04/01 15:35:34     63s] | Num insts Samesized               |       0  |       0    |
[04/01 15:35:34     63s] | Num insts Upsized                 |       0  |       0    |
[04/01 15:35:34     63s] | Num multiple commits+uncommits    |       0  |       -    |
[04/01 15:35:34     63s] --------------------------------------------------------------
[04/01 15:35:34     63s] Bottom Preferred Layer:
[04/01 15:35:34     63s]     None
[04/01 15:35:34     63s] Via Pillar Rule:
[04/01 15:35:34     63s]     None
[04/01 15:35:34     63s] 
[04/01 15:35:34     63s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/01 15:35:34     63s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
[04/01 15:35:34     63s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1962.7M, EPOCH TIME: 1743492934.076216
[04/01 15:35:34     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1079).
[04/01 15:35:34     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:1962.7M, EPOCH TIME: 1743492934.079219
[04/01 15:35:34     63s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1962.7M, EPOCH TIME: 1743492934.079796
[04/01 15:35:34     63s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1962.7M, EPOCH TIME: 1743492934.079877
[04/01 15:35:34     63s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1962.7M, EPOCH TIME: 1743492934.082992
[04/01 15:35:34     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] 
[04/01 15:35:34     63s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:34     63s] OPERPROF:       Starting CMU at level 4, MEM:1962.7M, EPOCH TIME: 1743492934.090047
[04/01 15:35:34     63s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1962.7M, EPOCH TIME: 1743492934.090274
[04/01 15:35:34     63s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1962.7M, EPOCH TIME: 1743492934.090402
[04/01 15:35:34     63s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1962.7M, EPOCH TIME: 1743492934.090431
[04/01 15:35:34     63s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1962.7M, EPOCH TIME: 1743492934.090461
[04/01 15:35:34     63s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1962.7M, EPOCH TIME: 1743492934.090594
[04/01 15:35:34     63s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1962.7M, EPOCH TIME: 1743492934.090656
[04/01 15:35:34     63s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1962.7M, EPOCH TIME: 1743492934.090706
[04/01 15:35:34     63s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:1962.7M, EPOCH TIME: 1743492934.090732
[04/01 15:35:34     63s] TDRefine: refinePlace mode is spiral
[04/01 15:35:34     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.43158.3
[04/01 15:35:34     63s] OPERPROF: Starting RefinePlace at level 1, MEM:1962.7M, EPOCH TIME: 1743492934.090775
[04/01 15:35:34     63s] *** Starting refinePlace (0:01:04 mem=1962.7M) ***
[04/01 15:35:34     63s] Total net bbox length = 6.402e+03 (3.038e+03 3.364e+03) (ext = 5.612e+02)
[04/01 15:35:34     63s] 
[04/01 15:35:34     63s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:34     63s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 15:35:34     63s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:34     63s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:34     63s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1962.7M, EPOCH TIME: 1743492934.093423
[04/01 15:35:34     63s] Starting refinePlace ...
[04/01 15:35:34     63s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:34     63s] One DDP V2 for no tweak run.
[04/01 15:35:34     63s] 
[04/01 15:35:34     63s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/01 15:35:34     63s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/01 15:35:34     63s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/01 15:35:34     63s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/01 15:35:34     63s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1962.7MB) @(0:01:04 - 0:01:04).
[04/01 15:35:34     63s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/01 15:35:34     63s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 15:35:34     63s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1962.7MB
[04/01 15:35:34     63s] Statistics of distance of Instance movement in refine placement:
[04/01 15:35:34     63s]   maximum (X+Y) =         0.00 um
[04/01 15:35:34     63s]   mean    (X+Y) =         0.00 um
[04/01 15:35:34     63s] Summary Report:
[04/01 15:35:34     63s] Instances move: 0 (out of 1079 movable)
[04/01 15:35:34     63s] Instances flipped: 0
[04/01 15:35:34     63s] Mean displacement: 0.00 um
[04/01 15:35:34     63s] Max displacement: 0.00 um 
[04/01 15:35:34     63s] Total instances moved : 0
[04/01 15:35:34     63s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.040, MEM:1962.7M, EPOCH TIME: 1743492934.132982
[04/01 15:35:34     63s] Total net bbox length = 6.402e+03 (3.038e+03 3.364e+03) (ext = 5.612e+02)
[04/01 15:35:34     63s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1962.7MB
[04/01 15:35:34     63s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1962.7MB) @(0:01:04 - 0:01:04).
[04/01 15:35:34     63s] *** Finished refinePlace (0:01:04 mem=1962.7M) ***
[04/01 15:35:34     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.43158.3
[04/01 15:35:34     63s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.043, MEM:1962.7M, EPOCH TIME: 1743492934.133472
[04/01 15:35:34     63s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1962.7M, EPOCH TIME: 1743492934.135559
[04/01 15:35:34     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1079).
[04/01 15:35:34     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:1962.7M, EPOCH TIME: 1743492934.138239
[04/01 15:35:34     63s] *** maximum move = 0.00 um ***
[04/01 15:35:34     63s] *** Finished re-routing un-routed nets (1962.7M) ***
[04/01 15:35:34     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:1962.7M, EPOCH TIME: 1743492934.139148
[04/01 15:35:34     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1962.7M, EPOCH TIME: 1743492934.141833
[04/01 15:35:34     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] 
[04/01 15:35:34     63s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:34     63s] OPERPROF:     Starting CMU at level 3, MEM:1962.7M, EPOCH TIME: 1743492934.148594
[04/01 15:35:34     63s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1962.7M, EPOCH TIME: 1743492934.148816
[04/01 15:35:34     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1962.7M, EPOCH TIME: 1743492934.148942
[04/01 15:35:34     63s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1962.7M, EPOCH TIME: 1743492934.148971
[04/01 15:35:34     63s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1962.7M, EPOCH TIME: 1743492934.149001
[04/01 15:35:34     63s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1962.7M, EPOCH TIME: 1743492934.149117
[04/01 15:35:34     63s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1962.7M, EPOCH TIME: 1743492934.149178
[04/01 15:35:34     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1962.7M, EPOCH TIME: 1743492934.149229
[04/01 15:35:34     63s] 
[04/01 15:35:34     63s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1962.7M) ***
[04/01 15:35:34     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.43158.6
[04/01 15:35:34     63s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:03.7/0:00:51.3 (1.2), mem = 1962.7M
[04/01 15:35:34     63s] 
[04/01 15:35:34     63s] =============================================================================================
[04/01 15:35:34     63s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.14-s109_1
[04/01 15:35:34     63s] =============================================================================================
[04/01 15:35:34     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:35:34     63s] ---------------------------------------------------------------------------------------------
[04/01 15:35:34     63s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     63s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     63s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     63s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     63s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     63s] [ OptimizationStep       ]      1   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/01 15:35:34     63s] [ OptSingleIteration     ]      4   0:00:00.0  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/01 15:35:34     63s] [ OptGetWeight           ]     60   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     63s] [ OptEval                ]     60   0:00:00.1  (   9.8 % )     0:00:00.1 /  0:00:00.0    0.9
[04/01 15:35:34     63s] [ OptCommit              ]     60   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     63s] [ PostCommitDelayUpdate  ]     60   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     63s] [ RefinePlace            ]      1   0:00:00.1  (  13.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/01 15:35:34     63s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     63s] [ MISC                   ]          0:00:00.4  (  69.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/01 15:35:34     63s] ---------------------------------------------------------------------------------------------
[04/01 15:35:34     63s]  AreaOpt #3 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/01 15:35:34     63s] ---------------------------------------------------------------------------------------------
[04/01 15:35:34     63s] 
[04/01 15:35:34     63s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1943.7M, EPOCH TIME: 1743492934.153958
[04/01 15:35:34     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1905.7M, EPOCH TIME: 1743492934.156670
[04/01 15:35:34     63s] TotalInstCnt at PhyDesignMc Destruction: 1079
[04/01 15:35:34     63s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1905.67M, totSessionCpu=0:01:04).
[04/01 15:35:34     63s] **INFO: Flow update: Design timing is met.
[04/01 15:35:34     63s] Begin: GigaOpt postEco DRV Optimization
[04/01 15:35:34     63s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[04/01 15:35:34     63s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:03.8/0:00:51.4 (1.2), mem = 1905.7M
[04/01 15:35:34     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.43158.7
[04/01 15:35:34     63s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/01 15:35:34     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=1905.7M
[04/01 15:35:34     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:1905.7M, EPOCH TIME: 1743492934.177004
[04/01 15:35:34     63s] Processing tracks to init pin-track alignment.
[04/01 15:35:34     63s] z: 1, totalTracks: 1
[04/01 15:35:34     63s] z: 3, totalTracks: 1
[04/01 15:35:34     63s] z: 5, totalTracks: 1
[04/01 15:35:34     63s] z: 7, totalTracks: 1
[04/01 15:35:34     63s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:34     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1905.7M, EPOCH TIME: 1743492934.179587
[04/01 15:35:34     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     63s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:35:34     63s] 
[04/01 15:35:34     63s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:34     63s] OPERPROF:     Starting CMU at level 3, MEM:1905.7M, EPOCH TIME: 1743492934.186295
[04/01 15:35:34     63s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1905.7M, EPOCH TIME: 1743492934.186522
[04/01 15:35:34     63s] 
[04/01 15:35:34     63s] Bad Lib Cell Checking (CMU) is done! (0)
[04/01 15:35:34     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1905.7M, EPOCH TIME: 1743492934.186655
[04/01 15:35:34     63s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1905.7M, EPOCH TIME: 1743492934.186684
[04/01 15:35:34     63s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1905.7M, EPOCH TIME: 1743492934.186714
[04/01 15:35:34     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1905.7MB).
[04/01 15:35:34     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1905.7M, EPOCH TIME: 1743492934.186862
[04/01 15:35:34     63s] TotalInstCnt at PhyDesignMc Initialization: 1079
[04/01 15:35:34     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=1905.7M
[04/01 15:35:34     63s] ### Creating RouteCongInterface, started
[04/01 15:35:34     63s] 
[04/01 15:35:34     63s] #optDebug:  {2, 1.000, 0.8500} {3, 0.606, 0.8500} {4, 0.606, 0.8500} {4, 0.606, 0.8500} {6, 0.310, 0.6111} {7, 0.089, 0.3942} {8, 0.089, 0.3942} 
[04/01 15:35:34     63s] 
[04/01 15:35:34     63s] #optDebug: {0, 1.000}
[04/01 15:35:34     63s] ### Creating RouteCongInterface, finished
[04/01 15:35:34     63s] {MG  {4 0 1 0.173186}  {6 0 1.5 0.344478}  {7 0 2.5 0.586945} }
[04/01 15:35:34     63s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=1905.7M
[04/01 15:35:34     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=1905.7M
[04/01 15:35:34     64s] [GPS-DRV] Optimizer parameters ============================= 
[04/01 15:35:34     64s] [GPS-DRV] maxDensity (design): 0.95
[04/01 15:35:34     64s] [GPS-DRV] maxLocalDensity: 0.98
[04/01 15:35:34     64s] [GPS-DRV] All active and enabled setup views
[04/01 15:35:34     64s] [GPS-DRV]     setup_view
[04/01 15:35:34     64s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/01 15:35:34     64s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/01 15:35:34     64s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/01 15:35:34     64s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/01 15:35:34     64s] [GPS-DRV] timing-driven DRV settings
[04/01 15:35:34     64s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/01 15:35:34     64s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1962.9M, EPOCH TIME: 1743492934.490049
[04/01 15:35:34     64s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1962.9M, EPOCH TIME: 1743492934.490167
[04/01 15:35:34     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/01 15:35:34     64s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/01 15:35:34     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/01 15:35:34     64s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/01 15:35:34     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/01 15:35:34     64s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/01 15:35:34     64s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.64|     0.00|       0|       0|       0| 59.95%|          |         |
[04/01 15:35:34     64s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/01 15:35:34     64s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.64|     0.00|       0|       0|       0| 59.95%| 0:00:00.0|  1962.9M|
[04/01 15:35:34     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/01 15:35:34     64s] Bottom Preferred Layer:
[04/01 15:35:34     64s]     None
[04/01 15:35:34     64s] Via Pillar Rule:
[04/01 15:35:34     64s]     None
[04/01 15:35:34     64s] 
[04/01 15:35:34     64s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1962.9M) ***
[04/01 15:35:34     64s] 
[04/01 15:35:34     64s] Total-nets :: 1111, Stn-nets :: 0, ratio :: 0 %, Total-len 7460.51, Stn-len 0
[04/01 15:35:34     64s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1943.8M, EPOCH TIME: 1743492934.503249
[04/01 15:35:34     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1079).
[04/01 15:35:34     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     64s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:1905.8M, EPOCH TIME: 1743492934.506664
[04/01 15:35:34     64s] TotalInstCnt at PhyDesignMc Destruction: 1079
[04/01 15:35:34     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.43158.7
[04/01 15:35:34     64s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:04.1/0:00:51.7 (1.2), mem = 1905.8M
[04/01 15:35:34     64s] 
[04/01 15:35:34     64s] =============================================================================================
[04/01 15:35:34     64s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.14-s109_1
[04/01 15:35:34     64s] =============================================================================================
[04/01 15:35:34     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:35:34     64s] ---------------------------------------------------------------------------------------------
[04/01 15:35:34     64s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     64s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     64s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.5
[04/01 15:35:34     64s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     64s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     64s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     64s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     64s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     64s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:34     64s] [ MISC                   ]          0:00:00.3  (  91.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/01 15:35:34     64s] ---------------------------------------------------------------------------------------------
[04/01 15:35:34     64s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/01 15:35:34     64s] ---------------------------------------------------------------------------------------------
[04/01 15:35:34     64s] 
[04/01 15:35:34     64s] End: GigaOpt postEco DRV Optimization
[04/01 15:35:34     64s] **INFO: Flow update: Design timing is met.
[04/01 15:35:34     64s] **INFO: Skipping refine place as no non-legal commits were detected
[04/01 15:35:34     64s] **INFO: Flow update: Design timing is met.
[04/01 15:35:34     64s] **INFO: Flow update: Design timing is met.
[04/01 15:35:34     64s] **INFO: Flow update: Design timing is met.
[04/01 15:35:34     64s] Register exp ratio and priority group on 0 nets on 1111 nets : 
[04/01 15:35:34     64s] 
[04/01 15:35:34     64s] Active setup views:
[04/01 15:35:34     64s]  setup_view
[04/01 15:35:34     64s]   Dominating endpoints: 0
[04/01 15:35:34     64s]   Dominating TNS: -0.000
[04/01 15:35:34     64s] 
[04/01 15:35:34     64s] Extraction called for design 'MultTop' of instances=1079 and nets=1115 using extraction engine 'preRoute' .
[04/01 15:35:34     64s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/01 15:35:34     64s] Type 'man IMPEXT-3530' for more detail.
[04/01 15:35:34     64s] PreRoute RC Extraction called for design MultTop.
[04/01 15:35:34     64s] RC Extraction called in multi-corner(1) mode.
[04/01 15:35:34     64s] RCMode: PreRoute
[04/01 15:35:34     64s]       RC Corner Indexes            0   
[04/01 15:35:34     64s] Capacitance Scaling Factor   : 1.00000 
[04/01 15:35:34     64s] Resistance Scaling Factor    : 1.00000 
[04/01 15:35:34     64s] Clock Cap. Scaling Factor    : 1.00000 
[04/01 15:35:34     64s] Clock Res. Scaling Factor    : 1.00000 
[04/01 15:35:34     64s] Shrink Factor                : 1.00000
[04/01 15:35:34     64s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/01 15:35:34     64s] Using Quantus QRC technology file ...
[04/01 15:35:34     64s] RC Grid backup saved.
[04/01 15:35:34     64s] 
[04/01 15:35:34     64s] Trim Metal Layers:
[04/01 15:35:34     64s] LayerId::1 widthSet size::1
[04/01 15:35:34     64s] LayerId::2 widthSet size::1
[04/01 15:35:34     64s] LayerId::3 widthSet size::1
[04/01 15:35:34     64s] LayerId::4 widthSet size::1
[04/01 15:35:34     64s] LayerId::5 widthSet size::1
[04/01 15:35:34     64s] LayerId::6 widthSet size::1
[04/01 15:35:34     64s] LayerId::7 widthSet size::1
[04/01 15:35:34     64s] LayerId::8 widthSet size::1
[04/01 15:35:34     64s] LayerId::9 widthSet size::1
[04/01 15:35:34     64s] LayerId::10 widthSet size::1
[04/01 15:35:34     64s] Skipped RC grid update for preRoute extraction.
[04/01 15:35:34     64s] eee: pegSigSF::1.070000
[04/01 15:35:34     64s] Initializing multi-corner resistance tables ...
[04/01 15:35:34     64s] eee: l::1 avDens::0.045441 usedTrk::102.241574 availTrk::2250.000000 sigTrk::102.241574
[04/01 15:35:34     64s] eee: l::2 avDens::0.116290 usedTrk::279.096899 availTrk::2400.000000 sigTrk::279.096899
[04/01 15:35:34     64s] eee: l::3 avDens::0.119897 usedTrk::296.746203 availTrk::2475.000000 sigTrk::296.746203
[04/01 15:35:34     64s] eee: l::4 avDens::0.042409 usedTrk::54.866388 availTrk::1293.750000 sigTrk::54.866388
[04/01 15:35:34     64s] eee: l::5 avDens::0.023496 usedTrk::16.446944 availTrk::700.000000 sigTrk::16.446944
[04/01 15:35:34     64s] eee: l::6 avDens::0.014939 usedTrk::2.801065 availTrk::187.500000 sigTrk::2.801065
[04/01 15:35:34     64s] eee: l::7 avDens::0.015259 usedTrk::1.144444 availTrk::75.000000 sigTrk::1.144444
[04/01 15:35:34     64s] eee: l::8 avDens::0.015802 usedTrk::11.111111 availTrk::703.125000 sigTrk::11.111111
[04/01 15:35:34     64s] eee: l::9 avDens::0.020273 usedTrk::18.245556 availTrk::900.000000 sigTrk::18.245556
[04/01 15:35:34     64s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:35:34     64s] {RT rc_corner 0 8 8 {4 1} {6 0} {7 0} 3}
[04/01 15:35:34     64s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.812600 pMod=83 wcR=0.640700 newSi=0.001600 wHLS=1.601750 siPrev=0 viaL=0.000000
[04/01 15:35:34     64s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1890.465M)
[04/01 15:35:34     64s] Skewing Data Summary (End_of_FINAL)
[04/01 15:35:34     64s] --------------------------------------------------
[04/01 15:35:34     64s]  Total skewed count:0
[04/01 15:35:34     64s] --------------------------------------------------
[04/01 15:35:34     64s] Starting delay calculation for Setup views
[04/01 15:35:34     64s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/01 15:35:34     64s] #################################################################################
[04/01 15:35:34     64s] # Design Stage: PreRoute
[04/01 15:35:34     64s] # Design Name: MultTop
[04/01 15:35:34     64s] # Design Mode: 90nm
[04/01 15:35:34     64s] # Analysis Mode: MMMC Non-OCV 
[04/01 15:35:34     64s] # Parasitics Mode: No SPEF/RCDB 
[04/01 15:35:34     64s] # Signoff Settings: SI Off 
[04/01 15:35:34     64s] #################################################################################
[04/01 15:35:34     64s] Calculate delays in Single mode...
[04/01 15:35:34     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 1892.5M, InitMEM = 1892.5M)
[04/01 15:35:34     64s] Start delay calculation (fullDC) (1 T). (MEM=1892.48)
[04/01 15:35:34     64s] End AAE Lib Interpolated Model. (MEM=1904 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:35:34     64s] Total number of fetched objects 1111
[04/01 15:35:34     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:35:34     64s] End delay calculation. (MEM=1919.68 CPU=0:00:00.1 REAL=0:00:00.0)
[04/01 15:35:34     64s] End delay calculation (fullDC). (MEM=1919.68 CPU=0:00:00.2 REAL=0:00:00.0)
[04/01 15:35:34     64s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1919.7M) ***
[04/01 15:35:34     64s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:04 mem=1919.7M)
[04/01 15:35:34     64s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/01 15:35:34     64s] Type 'man IMPPTN-1250' for more detail.
[04/01 15:35:34     64s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1919.68 MB )
[04/01 15:35:34     64s] (I)      ==================== Layers =====================
[04/01 15:35:34     64s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:34     64s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/01 15:35:34     64s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:34     64s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[04/01 15:35:34     64s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/01 15:35:34     64s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[04/01 15:35:34     64s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/01 15:35:34     64s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[04/01 15:35:34     64s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/01 15:35:34     64s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[04/01 15:35:34     64s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/01 15:35:34     64s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[04/01 15:35:34     64s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/01 15:35:34     64s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[04/01 15:35:34     64s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/01 15:35:34     64s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[04/01 15:35:34     64s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/01 15:35:34     64s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[04/01 15:35:34     64s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/01 15:35:34     64s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[04/01 15:35:34     64s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/01 15:35:34     64s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[04/01 15:35:34     64s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[04/01 15:35:34     64s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:34     64s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/01 15:35:34     64s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[04/01 15:35:34     64s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[04/01 15:35:34     64s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[04/01 15:35:34     64s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[04/01 15:35:34     64s] (I)      +-----+----+---------+---------+--------+-------+
[04/01 15:35:34     64s] (I)      Started Import and model ( Curr Mem: 1919.68 MB )
[04/01 15:35:34     64s] (I)      Default pattern map key = MultTop_default.
[04/01 15:35:34     64s] (I)      == Non-default Options ==
[04/01 15:35:34     64s] (I)      Build term to term wires                           : false
[04/01 15:35:34     64s] (I)      Maximum routing layer                              : 8
[04/01 15:35:34     64s] (I)      Minimum routing layer                              : 1
[04/01 15:35:34     64s] (I)      Number of threads                                  : 1
[04/01 15:35:34     64s] (I)      Method to set GCell size                           : row
[04/01 15:35:34     64s] (I)      Counted 766 PG shapes. We will not process PG shapes layer by layer.
[04/01 15:35:34     64s] (I)      Use row-based GCell size
[04/01 15:35:34     64s] (I)      Use row-based GCell align
[04/01 15:35:34     64s] (I)      layer 0 area = 170496
[04/01 15:35:34     64s] (I)      layer 1 area = 170496
[04/01 15:35:34     64s] (I)      layer 2 area = 170496
[04/01 15:35:34     64s] (I)      layer 3 area = 512000
[04/01 15:35:34     64s] (I)      layer 4 area = 512000
[04/01 15:35:34     64s] (I)      layer 5 area = 560000
[04/01 15:35:34     64s] (I)      layer 6 area = 560000
[04/01 15:35:34     64s] (I)      layer 7 area = 481279999
[04/01 15:35:34     64s] (I)      GCell unit size   : 4320
[04/01 15:35:34     64s] (I)      GCell multiplier  : 1
[04/01 15:35:34     64s] (I)      GCell row height  : 4320
[04/01 15:35:34     64s] (I)      Actual row height : 4320
[04/01 15:35:34     64s] (I)      GCell align ref   : 4032 4032
[04/01 15:35:34     64s] [NR-eGR] Track table information for default rule: 
[04/01 15:35:34     64s] [NR-eGR] M1 has single uniform track structure
[04/01 15:35:34     64s] [NR-eGR] M2 has non-uniform track structures
[04/01 15:35:34     64s] [NR-eGR] M3 has single uniform track structure
[04/01 15:35:34     64s] [NR-eGR] M4 has single uniform track structure
[04/01 15:35:34     64s] [NR-eGR] M5 has single uniform track structure
[04/01 15:35:34     64s] [NR-eGR] M6 has single uniform track structure
[04/01 15:35:34     64s] [NR-eGR] M7 has single uniform track structure
[04/01 15:35:34     64s] [NR-eGR] M8 has single uniform track structure
[04/01 15:35:34     64s] [NR-eGR] M9 has single uniform track structure
[04/01 15:35:34     64s] [NR-eGR] Pad has single uniform track structure
[04/01 15:35:34     64s] (I)      ============== Default via ===============
[04/01 15:35:34     64s] (I)      +---+------------------+-----------------+
[04/01 15:35:34     64s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 15:35:34     64s] (I)      +---+------------------+-----------------+
[04/01 15:35:34     64s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[04/01 15:35:34     64s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[04/01 15:35:34     64s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[04/01 15:35:34     64s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[04/01 15:35:34     64s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[04/01 15:35:34     64s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[04/01 15:35:34     64s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[04/01 15:35:34     64s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[04/01 15:35:34     64s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[04/01 15:35:34     64s] (I)      +---+------------------+-----------------+
[04/01 15:35:34     64s] [NR-eGR] Read 1462 PG shapes
[04/01 15:35:34     64s] [NR-eGR] Read 0 clock shapes
[04/01 15:35:34     64s] [NR-eGR] Read 0 other shapes
[04/01 15:35:34     64s] [NR-eGR] #Routing Blockages  : 0
[04/01 15:35:34     64s] [NR-eGR] #Instance Blockages : 15934
[04/01 15:35:34     64s] [NR-eGR] #PG Blockages       : 1462
[04/01 15:35:34     64s] [NR-eGR] #Halo Blockages     : 0
[04/01 15:35:34     64s] [NR-eGR] #Boundary Blockages : 0
[04/01 15:35:34     64s] [NR-eGR] #Clock Blockages    : 0
[04/01 15:35:34     64s] [NR-eGR] #Other Blockages    : 0
[04/01 15:35:34     64s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/01 15:35:34     64s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 15:35:34     64s] [NR-eGR] Read 1111 nets ( ignored 0 )
[04/01 15:35:34     64s] (I)      early_global_route_priority property id does not exist.
[04/01 15:35:34     64s] (I)      Read Num Blocks=17396  Num Prerouted Wires=0  Num CS=0
[04/01 15:35:34     64s] (I)      Layer 0 (V) : #blockages 16084 : #preroutes 0
[04/01 15:35:34     64s] (I)      Layer 1 (H) : #blockages 200 : #preroutes 0
[04/01 15:35:34     64s] (I)      Layer 2 (V) : #blockages 200 : #preroutes 0
[04/01 15:35:34     64s] (I)      Layer 3 (H) : #blockages 200 : #preroutes 0
[04/01 15:35:34     64s] (I)      Layer 4 (V) : #blockages 200 : #preroutes 0
[04/01 15:35:34     64s] (I)      Layer 5 (H) : #blockages 200 : #preroutes 0
[04/01 15:35:34     64s] (I)      Layer 6 (V) : #blockages 200 : #preroutes 0
[04/01 15:35:34     64s] (I)      Layer 7 (H) : #blockages 112 : #preroutes 0
[04/01 15:35:34     64s] (I)      Number of ignored nets                =      0
[04/01 15:35:34     64s] (I)      Number of connected nets              =      0
[04/01 15:35:34     64s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/01 15:35:34     64s] (I)      Number of clock nets                  =      0.  Ignored: No
[04/01 15:35:34     64s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/01 15:35:34     64s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/01 15:35:34     64s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 15:35:34     64s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/01 15:35:34     64s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/01 15:35:34     64s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 15:35:34     64s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 15:35:34     64s] (I)      Ndr track 0 does not exist
[04/01 15:35:34     64s] (I)      ---------------------Grid Graph Info--------------------
[04/01 15:35:34     64s] (I)      Routing area        : (0, 0) - (226944, 220032)
[04/01 15:35:34     64s] (I)      Core area           : (4032, 4032) - (222912, 215712)
[04/01 15:35:34     64s] (I)      Site width          :   864  (dbu)
[04/01 15:35:34     64s] (I)      Row height          :  4320  (dbu)
[04/01 15:35:34     64s] (I)      GCell row height    :  4320  (dbu)
[04/01 15:35:34     64s] (I)      GCell width         :  4320  (dbu)
[04/01 15:35:34     64s] (I)      GCell height        :  4320  (dbu)
[04/01 15:35:34     64s] (I)      Grid                :    52    50     8
[04/01 15:35:34     64s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8
[04/01 15:35:34     64s] (I)      Vertical capacity   :  4320     0  4320     0  4320     0  4320     0
[04/01 15:35:34     64s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0  4320
[04/01 15:35:34     64s] (I)      Default wire width  :   288   288   288   384   384   512   512   640
[04/01 15:35:34     64s] (I)      Default wire space  :   288   288   288   384   384   512   512   640
[04/01 15:35:34     64s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024  1280
[04/01 15:35:34     64s] (I)      Default pitch size  :   576   576   576   768   864  1152  1152  1536
[04/01 15:35:34     64s] (I)      First track coord   :   576   432   576  1008   576   576   576  2112
[04/01 15:35:34     64s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75  2.81
[04/01 15:35:34     64s] (I)      Total num of tracks :   393   356   393   285   262   191   197   142
[04/01 15:35:34     64s] (I)      Num of masks        :     1     1     1     1     1     1     1     1
[04/01 15:35:34     64s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0
[04/01 15:35:34     64s] (I)      --------------------------------------------------------
[04/01 15:35:34     64s] 
[04/01 15:35:34     64s] [NR-eGR] ============ Routing rule table ============
[04/01 15:35:34     64s] [NR-eGR] Rule id: 0  Nets: 1111
[04/01 15:35:34     64s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/01 15:35:34     64s] (I)                    Layer    1    2    3    4    5     6     7     8 
[04/01 15:35:34     64s] (I)                    Pitch  576  576  576  768  864  1152  1152  1536 
[04/01 15:35:34     64s] (I)             #Used tracks    1    1    1    1    1     1     1     1 
[04/01 15:35:34     64s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1 
[04/01 15:35:34     64s] [NR-eGR] ========================================
[04/01 15:35:34     64s] [NR-eGR] 
[04/01 15:35:34     64s] (I)      =============== Blocked Tracks ===============
[04/01 15:35:34     64s] (I)      +-------+---------+----------+---------------+
[04/01 15:35:34     64s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/01 15:35:34     64s] (I)      +-------+---------+----------+---------------+
[04/01 15:35:34     64s] (I)      |     1 |   19650 |    19050 |        96.95% |
[04/01 15:35:34     64s] (I)      |     2 |   18512 |      650 |         3.51% |
[04/01 15:35:34     64s] (I)      |     3 |   19650 |     8514 |        43.33% |
[04/01 15:35:34     64s] (I)      |     4 |   14820 |     1300 |         8.77% |
[04/01 15:35:34     64s] (I)      |     5 |   13100 |     5742 |        43.83% |
[04/01 15:35:34     64s] (I)      |     6 |    9932 |     1794 |        18.06% |
[04/01 15:35:34     64s] (I)      |     7 |    9850 |     4654 |        47.25% |
[04/01 15:35:34     64s] (I)      |     8 |    7384 |     3614 |        48.94% |
[04/01 15:35:34     64s] (I)      +-------+---------+----------+---------------+
[04/01 15:35:34     64s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1919.68 MB )
[04/01 15:35:34     64s] (I)      Reset routing kernel
[04/01 15:35:34     64s] (I)      Started Global Routing ( Curr Mem: 1919.68 MB )
[04/01 15:35:34     64s] (I)      totalPins=3488  totalGlobalPin=3402 (97.53%)
[04/01 15:35:34     64s] (I)      total 2D Cap : 80588 = (43600 H, 36988 V)
[04/01 15:35:34     64s] [NR-eGR] Layer group 1: route 1111 net(s) in layer range [1, 8]
[04/01 15:35:34     64s] (I)      
[04/01 15:35:34     64s] (I)      ============  Phase 1a Route ============
[04/01 15:35:34     64s] (I)      Usage: 6443 = (3036 H, 3407 V) = (6.96% H, 9.21% V) = (3.279e+03um H, 3.680e+03um V)
[04/01 15:35:34     64s] (I)      
[04/01 15:35:34     64s] (I)      ============  Phase 1b Route ============
[04/01 15:35:34     64s] (I)      Usage: 6443 = (3036 H, 3407 V) = (6.96% H, 9.21% V) = (3.279e+03um H, 3.680e+03um V)
[04/01 15:35:34     64s] (I)      Overflow of layer group 1: 0.04% H + 0.15% V. EstWL: 6.958440e+03um
[04/01 15:35:34     64s] (I)      Congestion metric : 0.04%H 0.15%V, 0.19%HV
[04/01 15:35:34     64s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/01 15:35:34     64s] (I)      
[04/01 15:35:34     64s] (I)      ============  Phase 1c Route ============
[04/01 15:35:34     64s] (I)      Usage: 6443 = (3036 H, 3407 V) = (6.96% H, 9.21% V) = (3.279e+03um H, 3.680e+03um V)
[04/01 15:35:34     64s] (I)      
[04/01 15:35:34     64s] (I)      ============  Phase 1d Route ============
[04/01 15:35:34     64s] (I)      Usage: 6443 = (3036 H, 3407 V) = (6.96% H, 9.21% V) = (3.279e+03um H, 3.680e+03um V)
[04/01 15:35:34     64s] (I)      
[04/01 15:35:34     64s] (I)      ============  Phase 1e Route ============
[04/01 15:35:34     64s] (I)      Usage: 6443 = (3036 H, 3407 V) = (6.96% H, 9.21% V) = (3.279e+03um H, 3.680e+03um V)
[04/01 15:35:34     64s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.15% V. EstWL: 6.958440e+03um
[04/01 15:35:34     64s] (I)      
[04/01 15:35:34     64s] (I)      ============  Phase 1l Route ============
[04/01 15:35:34     64s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/01 15:35:34     64s] (I)      Layer  1:       2309        15         9       14632        4478    (76.57%) 
[04/01 15:35:34     64s] (I)      Layer  2:      17537      3470         0           0       19125    ( 0.00%) 
[04/01 15:35:34     64s] (I)      Layer  3:      15886      2627         0           0       19110    ( 0.00%) 
[04/01 15:35:34     64s] (I)      Layer  4:      13301       508         0           0       14344    ( 0.00%) 
[04/01 15:35:34     64s] (I)      Layer  5:      10556       164         0           0       12740    ( 0.00%) 
[04/01 15:35:34     64s] (I)      Layer  6:       8054        22         0           0        9562    ( 0.00%) 
[04/01 15:35:34     64s] (I)      Layer  7:       7796        11         0           0        9555    ( 0.00%) 
[04/01 15:35:34     64s] (I)      Layer  8:       3863         0         0        2683        4489    (37.41%) 
[04/01 15:35:34     64s] (I)      Total:         79302      6817         9       17315       93400    (15.64%) 
[04/01 15:35:34     64s] (I)      
[04/01 15:35:34     64s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/01 15:35:34     64s] [NR-eGR]                        OverCon            
[04/01 15:35:34     64s] [NR-eGR]                         #Gcell     %Gcell
[04/01 15:35:34     64s] [NR-eGR]        Layer             (1-2)    OverCon
[04/01 15:35:34     64s] [NR-eGR] ----------------------------------------------
[04/01 15:35:34     64s] [NR-eGR]      M1 ( 1)         9( 1.51%)   ( 1.51%) 
[04/01 15:35:34     64s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:34     64s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:34     64s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:34     64s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:34     64s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:34     64s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:34     64s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/01 15:35:34     64s] [NR-eGR] ----------------------------------------------
[04/01 15:35:34     64s] [NR-eGR]        Total         9( 0.05%)   ( 0.05%) 
[04/01 15:35:34     64s] [NR-eGR] 
[04/01 15:35:34     64s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1927.69 MB )
[04/01 15:35:34     64s] (I)      total 2D Cap : 81328 = (43726 H, 37602 V)
[04/01 15:35:34     64s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/01 15:35:34     64s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1927.69 MB )
[04/01 15:35:34     64s] (I)      ==================================== Runtime Summary ====================================
[04/01 15:35:34     64s] (I)       Step                                        %      Start     Finish      Real       CPU 
[04/01 15:35:34     64s] (I)      -----------------------------------------------------------------------------------------
[04/01 15:35:34     64s] (I)       Early Global Route kernel             100.00%  15.16 sec  15.20 sec  0.03 sec  0.03 sec 
[04/01 15:35:34     64s] (I)       +-Import and model                     27.75%  15.17 sec  15.18 sec  0.01 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | +-Create place DB                     5.73%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | +-Import place data                 5.53%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | +-Read instances and placement    1.95%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | +-Read nets                       3.15%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | +-Create route DB                    16.71%  15.17 sec  15.17 sec  0.01 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | +-Import route data (1T)           15.99%  15.17 sec  15.17 sec  0.01 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | +-Read blockages ( Layer 1-8 )    4.64%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | | +-Read routing blockages        0.01%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | | +-Read instance blockages       2.69%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | | +-Read PG blockages             0.42%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | | +-Read clock blockages          0.03%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | | +-Read other blockages          0.03%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | | +-Read halo blockages           0.02%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | | +-Read boundary cut boxes       0.00%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | +-Read blackboxes                 0.03%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | +-Read prerouted                  0.84%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | +-Read unlegalized nets           0.14%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | +-Read nets                       0.82%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | +-Set up via pillars              0.02%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | +-Initialize 3D grid graph        0.10%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | +-Model blockage capacity         4.48%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | | +-Initialize 3D capacity        4.04%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | +-Read aux data                       0.00%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | +-Others data preparation             0.13%  15.17 sec  15.17 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | +-Create route kernel                 4.02%  15.17 sec  15.18 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       +-Global Routing                       61.70%  15.18 sec  15.20 sec  0.02 sec  0.02 sec 
[04/01 15:35:34     64s] (I)       | +-Initialization                      0.62%  15.18 sec  15.18 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | +-Net group 1                        57.46%  15.18 sec  15.20 sec  0.02 sec  0.02 sec 
[04/01 15:35:34     64s] (I)       | | +-Generate topology                 2.26%  15.18 sec  15.18 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | +-Phase 1a                          5.56%  15.18 sec  15.18 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | +-Pattern routing (1T)            4.47%  15.18 sec  15.18 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | +-Add via demand to 2D            0.50%  15.18 sec  15.18 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | +-Phase 1b                          0.14%  15.18 sec  15.18 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | +-Phase 1c                          0.03%  15.18 sec  15.18 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | +-Phase 1d                          0.03%  15.18 sec  15.18 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | +-Phase 1e                          0.32%  15.18 sec  15.18 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | | +-Route legalization              0.01%  15.18 sec  15.18 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | | +-Phase 1l                         46.58%  15.18 sec  15.20 sec  0.02 sec  0.02 sec 
[04/01 15:35:34     64s] (I)       | | | +-Layer assignment (1T)          45.21%  15.18 sec  15.20 sec  0.02 sec  0.02 sec 
[04/01 15:35:34     64s] (I)       | +-Clean cong LA                       0.00%  15.20 sec  15.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       +-Export 3D cong map                    1.64%  15.20 sec  15.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)       | +-Export 2D cong map                  0.27%  15.20 sec  15.20 sec  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)      ==================== Summary by functions =====================
[04/01 15:35:34     64s] (I)       Lv  Step                                %      Real       CPU 
[04/01 15:35:34     64s] (I)      ---------------------------------------------------------------
[04/01 15:35:34     64s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.03 sec 
[04/01 15:35:34     64s] (I)        1  Global Routing                 61.70%  0.02 sec  0.02 sec 
[04/01 15:35:34     64s] (I)        1  Import and model               27.75%  0.01 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        1  Export 3D cong map              1.64%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        2  Net group 1                    57.46%  0.02 sec  0.02 sec 
[04/01 15:35:34     64s] (I)        2  Create route DB                16.71%  0.01 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        2  Create place DB                 5.73%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        2  Create route kernel             4.02%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        2  Initialization                  0.62%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        2  Export 2D cong map              0.27%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        2  Others data preparation         0.13%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        3  Phase 1l                       46.58%  0.02 sec  0.02 sec 
[04/01 15:35:34     64s] (I)        3  Import route data (1T)         15.99%  0.01 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        3  Phase 1a                        5.56%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        3  Import place data               5.53%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        3  Generate topology               2.26%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        3  Phase 1e                        0.32%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        3  Phase 1b                        0.14%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        4  Layer assignment (1T)          45.21%  0.02 sec  0.02 sec 
[04/01 15:35:34     64s] (I)        4  Read blockages ( Layer 1-8 )    4.64%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        4  Model blockage capacity         4.48%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        4  Pattern routing (1T)            4.47%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        4  Read nets                       3.97%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        4  Read instances and placement    1.95%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        4  Read prerouted                  0.84%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        4  Add via demand to 2D            0.50%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        4  Read unlegalized nets           0.14%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        4  Initialize 3D grid graph        0.10%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        5  Initialize 3D capacity          4.04%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        5  Read instance blockages         2.69%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        5  Read PG blockages               0.42%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        5  Read clock blockages            0.03%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[04/01 15:35:34     64s] OPERPROF: Starting HotSpotCal at level 1, MEM:1927.7M, EPOCH TIME: 1743492934.895211
[04/01 15:35:34     64s] [hotspot] +------------+---------------+---------------+
[04/01 15:35:34     64s] [hotspot] |            |   max hotspot | total hotspot |
[04/01 15:35:34     64s] [hotspot] +------------+---------------+---------------+
[04/01 15:35:34     64s] [hotspot] | normalized |          0.00 |          0.00 |
[04/01 15:35:34     64s] [hotspot] +------------+---------------+---------------+
[04/01 15:35:34     64s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/01 15:35:34     64s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/01 15:35:34     64s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1927.7M, EPOCH TIME: 1743492934.895574
[04/01 15:35:34     64s] [hotspot] Hotspot report including placement blocked areas
[04/01 15:35:34     64s] OPERPROF: Starting HotSpotCal at level 1, MEM:1927.7M, EPOCH TIME: 1743492934.895692
[04/01 15:35:34     64s] [hotspot] +------------+---------------+---------------+
[04/01 15:35:34     64s] [hotspot] |            |   max hotspot | total hotspot |
[04/01 15:35:34     64s] [hotspot] +------------+---------------+---------------+
[04/01 15:35:34     64s] [hotspot] | normalized |          0.00 |          0.00 |
[04/01 15:35:34     64s] [hotspot] +------------+---------------+---------------+
[04/01 15:35:34     64s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/01 15:35:34     64s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/01 15:35:34     64s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1927.7M, EPOCH TIME: 1743492934.895975
[04/01 15:35:34     64s] Reported timing to dir ./timingReports
[04/01 15:35:34     64s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1807.5M, totSessionCpu=0:01:04 **
[04/01 15:35:34     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1883.7M, EPOCH TIME: 1743492934.901690
[04/01 15:35:34     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     64s] 
[04/01 15:35:34     64s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:34     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1883.7M, EPOCH TIME: 1743492934.909618
[04/01 15:35:34     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:34     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:36     64s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2reg  | reg2out | default | feedthr |
+--------------------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.642  |   N/A   |   N/A   |  0.000  |  0.642  |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |   N/A   |   N/A   |    0    |    0    |
|          All Paths:|   32    |   N/A   |   N/A   |    0    |   32    |
+--------------------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1899.1M, EPOCH TIME: 1743492937.015868
[04/01 15:35:37     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] 
[04/01 15:35:37     64s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:37     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1899.1M, EPOCH TIME: 1743492937.026092
[04/01 15:35:37     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] Density: 59.950%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:1899.1M, EPOCH TIME: 1743492937.032379
[04/01 15:35:37     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] 
[04/01 15:35:37     64s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:37     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1899.1M, EPOCH TIME: 1743492937.040606
[04/01 15:35:37     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] **optDesign ... cpu = 0:00:15, real = 0:00:18, mem = 1808.2M, totSessionCpu=0:01:05 **
[04/01 15:35:37     64s] 
[04/01 15:35:37     64s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:35:37     64s] Deleting Lib Analyzer.
[04/01 15:35:37     64s] 
[04/01 15:35:37     64s] TimeStamp Deleting Cell Server End ...
[04/01 15:35:37     64s] *** Finished optDesign ***
[04/01 15:35:37     64s] 
[04/01 15:35:37     64s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:16.6 real=0:00:18.7)
[04/01 15:35:37     64s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[04/01 15:35:37     64s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[04/01 15:35:37     64s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.2 real=0:00:02.2)
[04/01 15:35:37     64s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:03.7 real=0:00:03.8)
[04/01 15:35:37     64s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[04/01 15:35:37     64s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/01 15:35:37     64s] clean pInstBBox. size 0
[04/01 15:35:37     64s] All LLGs are deleted
[04/01 15:35:37     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1899.1M, EPOCH TIME: 1743492937.074785
[04/01 15:35:37     64s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1899.1M, EPOCH TIME: 1743492937.074917
[04/01 15:35:37     64s] Disable CTE adjustment.
[04/01 15:35:37     64s] Info: pop threads available for lower-level modules during optimization.
[04/01 15:35:37     64s] #optDebug: fT-D <X 1 0 0 0>
[04/01 15:35:37     64s] VSMManager cleared!
[04/01 15:35:37     64s] **place_opt_design ... cpu = 0:00:25, real = 0:00:29, mem = 1823.1M **
[04/01 15:35:37     64s] *** Finished GigaPlace ***
[04/01 15:35:37     64s] 
[04/01 15:35:37     64s] *** Summary of all messages that are not suppressed in this session:
[04/01 15:35:37     64s] Severity  ID               Count  Summary                                  
[04/01 15:35:37     64s] WARNING   IMPPTN-1250          4  Pin placement has been enabled on metal ...
[04/01 15:35:37     64s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[04/01 15:35:37     64s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[04/01 15:35:37     64s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/01 15:35:37     64s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[04/01 15:35:37     64s] *** Message Summary: 11 warning(s), 0 error(s)
[04/01 15:35:37     64s] 
[04/01 15:35:37     64s] *** place_opt_design #1 [finish] : cpu/real = 0:00:25.0/0:00:28.4 (0.9), totSession cpu/real = 0:01:04.7/0:00:54.3 (1.2), mem = 1823.1M
[04/01 15:35:37     64s] 
[04/01 15:35:37     64s] =============================================================================================
[04/01 15:35:37     64s]  Final TAT Report : place_opt_design #1                                         21.14-s109_1
[04/01 15:35:37     64s] =============================================================================================
[04/01 15:35:37     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:35:37     64s] ---------------------------------------------------------------------------------------------
[04/01 15:35:37     64s] [ InitOpt                ]      1   0:00:03.1  (  10.7 % )     0:00:03.4 /  0:00:03.4    1.0
[04/01 15:35:37     64s] [ GlobalOpt              ]      1   0:00:02.0  (   7.2 % )     0:00:02.0 /  0:00:02.1    1.0
[04/01 15:35:37     64s] [ DrvOpt                 ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/01 15:35:37     64s] [ SimplifyNetlist        ]      1   0:00:01.5  (   5.1 % )     0:00:01.5 /  0:00:01.4    1.0
[04/01 15:35:37     64s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:37     64s] [ AreaOpt                ]      3   0:00:02.6  (   9.0 % )     0:00:02.6 /  0:00:02.6    1.0
[04/01 15:35:37     64s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/01 15:35:37     64s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.3 % )     0:00:02.4 /  0:00:00.5    0.2
[04/01 15:35:37     64s] [ DrvReport              ]      2   0:00:02.1  (   7.2 % )     0:00:02.1 /  0:00:00.1    0.0
[04/01 15:35:37     64s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/01 15:35:37     64s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/01 15:35:37     64s] [ CellServerInit         ]      4   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[04/01 15:35:37     64s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:37     64s] [ PlacerInterfaceInit    ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.3
[04/01 15:35:37     64s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/01 15:35:37     64s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[04/01 15:35:37     64s] [ GlobalPlace            ]      1   0:00:11.1  (  39.0 % )     0:00:11.1 /  0:00:09.8    0.9
[04/01 15:35:37     64s] [ IncrReplace            ]      1   0:00:03.8  (  13.5 % )     0:00:04.1 /  0:00:04.0    1.0
[04/01 15:35:37     64s] [ RefinePlace            ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/01 15:35:37     64s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/01 15:35:37     64s] [ ExtractRC              ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.9
[04/01 15:35:37     64s] [ TimingUpdate           ]     33   0:00:00.2  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[04/01 15:35:37     64s] [ FullDelayCalc          ]      3   0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.7    1.0
[04/01 15:35:37     64s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:37     64s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[04/01 15:35:37     64s] [ MISC                   ]          0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:00.5    1.0
[04/01 15:35:37     64s] ---------------------------------------------------------------------------------------------
[04/01 15:35:37     64s]  place_opt_design #1 TOTAL          0:00:28.4  ( 100.0 % )     0:00:28.4 /  0:00:25.0    0.9
[04/01 15:35:37     64s] ---------------------------------------------------------------------------------------------
[04/01 15:35:37     64s] 
[04/01 15:35:37     64s] <CMD> reportCongestion -overflow
[04/01 15:35:37     64s] Usage: (9.1%H 7.5%V) = (4.319e+03um 3.041e+03um) = (3999 2816)
[04/01 15:35:37     64s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[04/01 15:35:37     64s] 
[04/01 15:35:37     64s] Congestion distribution:
[04/01 15:35:37     64s] 
[04/01 15:35:37     64s] Remain	cntH		cntV
[04/01 15:35:37     64s] --------------------------------------
[04/01 15:35:37     64s] --------------------------------------
[04/01 15:35:37     64s]   1:	0	 0.00%	1	 0.04%
[04/01 15:35:37     64s]   2:	1	 0.04%	0	 0.00%
[04/01 15:35:37     64s]   3:	1	 0.04%	1	 0.04%
[04/01 15:35:37     64s]   4:	1	 0.04%	6	 0.23%
[04/01 15:35:37     64s]   5:	2597	99.88%	2592	99.69%
[04/01 15:35:37     64s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix preCTS -outDir /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/preCTS_timing
[04/01 15:35:37     64s] #optDebug: fT-S <1 1 0 0 0>
[04/01 15:35:37     64s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:04.7/0:00:54.3 (1.2), mem = 1823.1M
[04/01 15:35:37     64s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1823.1M, EPOCH TIME: 1743492937.114198
[04/01 15:35:37     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] All LLGs are deleted
[04/01 15:35:37     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1823.1M, EPOCH TIME: 1743492937.114275
[04/01 15:35:37     64s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1823.1M, EPOCH TIME: 1743492937.114312
[04/01 15:35:37     64s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1823.1M, EPOCH TIME: 1743492937.114372
[04/01 15:35:37     64s] Start to check current routing status for nets...
[04/01 15:35:37     64s] All nets are already routed correctly.
[04/01 15:35:37     64s] End to check current routing status for nets (mem=1823.1M)
[04/01 15:35:37     64s] All LLGs are deleted
[04/01 15:35:37     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1823.1M, EPOCH TIME: 1743492937.122254
[04/01 15:35:37     64s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1823.1M, EPOCH TIME: 1743492937.122562
[04/01 15:35:37     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1823.1M, EPOCH TIME: 1743492937.122823
[04/01 15:35:37     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1823.1M, EPOCH TIME: 1743492937.123027
[04/01 15:35:37     64s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:37     64s] Core basic site is asap7sc7p5t
[04/01 15:35:37     64s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1823.1M, EPOCH TIME: 1743492937.130866
[04/01 15:35:37     64s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:35:37     64s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:35:37     64s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1823.1M, EPOCH TIME: 1743492937.131115
[04/01 15:35:37     64s] Fast DP-INIT is on for default
[04/01 15:35:37     64s] Atter site array init, number of instance map data is 0.
[04/01 15:35:37     64s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1823.1M, EPOCH TIME: 1743492937.132117
[04/01 15:35:37     64s] 
[04/01 15:35:37     64s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:37     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1823.1M, EPOCH TIME: 1743492937.132446
[04/01 15:35:37     64s] All LLGs are deleted
[04/01 15:35:37     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:37     64s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1823.1M, EPOCH TIME: 1743492937.133121
[04/01 15:35:37     64s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1823.1M, EPOCH TIME: 1743492937.133335
[04/01 15:35:39     64s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2reg  | reg2out | default | feedthr |
+--------------------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.642  |   N/A   |   N/A   |  0.000  |  0.642  |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |   N/A   |   N/A   |    0    |    0    |
|          All Paths:|   32    |   N/A   |   N/A   |    0    |   32    |
+--------------------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/01 15:35:39     64s] All LLGs are deleted
[04/01 15:35:39     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     64s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1823.3M, EPOCH TIME: 1743492939.183873
[04/01 15:35:39     64s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1823.3M, EPOCH TIME: 1743492939.184557
[04/01 15:35:39     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1823.3M, EPOCH TIME: 1743492939.184959
[04/01 15:35:39     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     64s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1823.3M, EPOCH TIME: 1743492939.185264
[04/01 15:35:39     64s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:39     64s] Core basic site is asap7sc7p5t
[04/01 15:35:39     64s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1823.3M, EPOCH TIME: 1743492939.195348
[04/01 15:35:39     64s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:35:39     64s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:35:39     64s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.000, MEM:1823.3M, EPOCH TIME: 1743492939.195651
[04/01 15:35:39     64s] Fast DP-INIT is on for default
[04/01 15:35:39     64s] Atter site array init, number of instance map data is 0.
[04/01 15:35:39     64s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1823.3M, EPOCH TIME: 1743492939.196722
[04/01 15:35:39     64s] 
[04/01 15:35:39     64s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:39     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:1823.3M, EPOCH TIME: 1743492939.197050
[04/01 15:35:39     64s] All LLGs are deleted
[04/01 15:35:39     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     64s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1823.3M, EPOCH TIME: 1743492939.197804
[04/01 15:35:39     64s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1823.3M, EPOCH TIME: 1743492939.198007
[04/01 15:35:39     64s] Density: 59.950%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[04/01 15:35:39     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     64s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1823.3M, EPOCH TIME: 1743492939.203961
[04/01 15:35:39     64s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1823.3M, EPOCH TIME: 1743492939.204192
[04/01 15:35:39     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1823.3M, EPOCH TIME: 1743492939.204417
[04/01 15:35:39     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     64s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1823.3M, EPOCH TIME: 1743492939.204551
[04/01 15:35:39     64s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:39     64s] Core basic site is asap7sc7p5t
[04/01 15:35:39     64s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1823.3M, EPOCH TIME: 1743492939.211952
[04/01 15:35:39     64s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:35:39     64s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:35:39     64s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1823.3M, EPOCH TIME: 1743492939.212186
[04/01 15:35:39     64s] Fast DP-INIT is on for default
[04/01 15:35:39     64s] Atter site array init, number of instance map data is 0.
[04/01 15:35:39     64s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1823.3M, EPOCH TIME: 1743492939.213142
[04/01 15:35:39     64s] 
[04/01 15:35:39     64s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:39     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1823.3M, EPOCH TIME: 1743492939.213445
[04/01 15:35:39     64s] All LLGs are deleted
[04/01 15:35:39     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     64s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1823.3M, EPOCH TIME: 1743492939.214096
[04/01 15:35:39     64s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1823.3M, EPOCH TIME: 1743492939.214310
[04/01 15:35:39     64s] Reported timing to dir /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/preCTS_timing
[04/01 15:35:39     64s] Total CPU time: 0.2 sec
[04/01 15:35:39     64s] Total Real time: 2.0 sec
[04/01 15:35:39     64s] Total Memory Usage: 1823.28125 Mbytes
[04/01 15:35:39     64s] Info: pop threads available for lower-level modules during optimization.
[04/01 15:35:39     64s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.2/0:00:02.1 (0.1), totSession cpu/real = 0:01:04.9/0:00:56.4 (1.2), mem = 1823.3M
[04/01 15:35:39     64s] 
[04/01 15:35:39     64s] =============================================================================================
[04/01 15:35:39     64s]  Final TAT Report : timeDesign #2                                               21.14-s109_1
[04/01 15:35:39     64s] =============================================================================================
[04/01 15:35:39     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:35:39     64s] ---------------------------------------------------------------------------------------------
[04/01 15:35:39     64s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:39     64s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.2 % )     0:00:02.1 /  0:00:00.2    0.1
[04/01 15:35:39     64s] [ DrvReport              ]      1   0:00:02.0  (  93.4 % )     0:00:02.0 /  0:00:00.0    0.0
[04/01 15:35:39     64s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:39     64s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:35:39     64s] [ GenerateReports        ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    1.2
[04/01 15:35:39     64s] [ MISC                   ]          0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[04/01 15:35:39     64s] ---------------------------------------------------------------------------------------------
[04/01 15:35:39     64s]  timeDesign #2 TOTAL                0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:00.2    0.1
[04/01 15:35:39     64s] ---------------------------------------------------------------------------------------------
[04/01 15:35:39     64s] 
[04/01 15:35:39     64s] <CMD> report_timing -nworst 200 -unique_pins -machine_readable > ${report_dir}/timing.rpt   
[04/01 15:35:39     64s] <CMD> report_area -detail > /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/preCTS_area.rpt
[04/01 15:35:39     65s] <CMD> report_power -hierarchy all > /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/preCTS_power.rpt
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Power Net Detected:
[04/01 15:35:39     65s]         Voltage	    Name
[04/01 15:35:39     65s]              0V	    VSS
[04/01 15:35:39     65s]            0.7V	    VDD
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Begin Power Analysis
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s]              0V	    VSS
[04/01 15:35:39     65s]            0.7V	    VDD
[04/01 15:35:39     65s] Begin Processing Timing Library for Power Calculation
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Begin Processing Timing Library for Power Calculation
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Begin Processing Power Net/Grid for Power Calculation
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1726.69MB/3277.54MB/1796.26MB)
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Begin Processing Timing Window Data for Power Calculation
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] clock(666.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1726.79MB/3277.54MB/1796.26MB)
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Begin Processing User Attributes
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1726.86MB/3277.54MB/1796.26MB)
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Begin Processing Signal Activity
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1727.11MB/3277.54MB/1796.26MB)
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Begin Power Computation
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s]       ----------------------------------------------------------
[04/01 15:35:39     65s]       # of cell(s) missing both power/leakage table: 0
[04/01 15:35:39     65s]       # of cell(s) missing power table: 0
[04/01 15:35:39     65s]       # of cell(s) missing leakage table: 0
[04/01 15:35:39     65s]       ----------------------------------------------------------
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s]       # of MSMV cell(s) missing power_level: 0
[04/01 15:35:39     65s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1727.77MB/3277.54MB/1796.26MB)
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Begin Processing User Attributes
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1727.77MB/3277.54MB/1796.26MB)
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1727.82MB/3277.54MB/1796.26MB)
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] *



[04/01 15:35:39     65s] Total Power
[04/01 15:35:39     65s] -----------------------------------------------------------------------------------------
[04/01 15:35:39     65s] Total Internal Power:        0.14372780 	   46.8052%
[04/01 15:35:39     65s] Total Switching Power:       0.15303146 	   49.8349%
[04/01 15:35:39     65s] Total Leakage Power:         0.01031745 	    3.3599%
[04/01 15:35:39     65s] Total Power:                 0.30707671
[04/01 15:35:39     65s] -----------------------------------------------------------------------------------------
[04/01 15:35:39     65s] Processing average sequential pin duty cycle 
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:35:39     65s] Summary for sequential cells identification: 
[04/01 15:35:39     65s]   Identified SBFF number: 68
[04/01 15:35:39     65s]   Identified MBFF number: 0
[04/01 15:35:39     65s]   Identified SB Latch number: 0
[04/01 15:35:39     65s]   Identified MB Latch number: 0
[04/01 15:35:39     65s]   Not identified SBFF number: 0
[04/01 15:35:39     65s]   Not identified MBFF number: 0
[04/01 15:35:39     65s]   Not identified SB Latch number: 0
[04/01 15:35:39     65s]   Not identified MB Latch number: 0
[04/01 15:35:39     65s]   Number of sequential cells which are not FFs: 64
[04/01 15:35:39     65s]  Visiting view : setup_view
[04/01 15:35:39     65s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:39     65s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:39     65s]  Visiting view : hold_view
[04/01 15:35:39     65s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:35:39     65s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:35:39     65s] TLC MultiMap info (StdDelay):
[04/01 15:35:39     65s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:39     65s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:35:39     65s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:35:39     65s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:35:39     65s]  Setting StdDelay to: 4.4ps
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:35:39     65s] <CMD> report_power -cell all > /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/preCTS_power_cell.rpt
[04/01 15:35:39     65s] *



[04/01 15:35:39     65s] Total Power
[04/01 15:35:39     65s] -----------------------------------------------------------------------------------------
[04/01 15:35:39     65s] Total Internal Power:        0.14372780 	   46.8052%
[04/01 15:35:39     65s] Total Switching Power:       0.15303146 	   49.8349%
[04/01 15:35:39     65s] Total Leakage Power:         0.01031745 	    3.3599%
[04/01 15:35:39     65s] Total Power:                 0.30707671
[04/01 15:35:39     65s] -----------------------------------------------------------------------------------------
[04/01 15:35:39     65s] Processing average sequential pin duty cycle 
[04/01 15:35:39     65s] <CMD> report_power -net > /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/preCTS_power_net.rpt
[04/01 15:35:39     65s] *



[04/01 15:35:39     65s] Total Power
[04/01 15:35:39     65s] -----------------------------------------------------------------------------------------
[04/01 15:35:39     65s] Total Internal Power:        0.14372780 	   46.8052%
[04/01 15:35:39     65s] Total Switching Power:       0.15303146 	   49.8349%
[04/01 15:35:39     65s] Total Leakage Power:         0.01031745 	    3.3599%
[04/01 15:35:39     65s] Total Power:                 0.30707671
[04/01 15:35:39     65s] -----------------------------------------------------------------------------------------
[04/01 15:35:39     65s] Processing average sequential pin duty cycle 
[04/01 15:35:39     65s] <CMD> setAnalysisMode -analysisType onChipVariation
[04/01 15:35:39     65s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 40
[04/01 15:35:39     65s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[04/01 15:35:39     65s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
[04/01 15:35:39     65s] <CMD> setNanoRouteMode -quiet -drouteMinSlackForWireOptimization 0.1
[04/01 15:35:39     65s] <CMD> setDelayCalMode -engine default -siAware true
[04/01 15:35:39     65s] AAE_INFO: switching -siAware from false to true ...
[04/01 15:35:39     65s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/01 15:35:39     65s] <CMD> setDesignMode -topRoutingLayer 6
[04/01 15:35:39     65s] <CMD> setDesignMode -bottomRoutingLayer 2
[04/01 15:35:39     65s] <CMD> routeDesign -globalDetail
[04/01 15:35:39     65s] #% Begin routeDesign (date=04/01 15:35:39, mem=1693.0M)
[04/01 15:35:39     65s] ### Time Record (routeDesign) is installed.
[04/01 15:35:39     65s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.98 (MB), peak = 1825.80 (MB)
[04/01 15:35:39     65s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[04/01 15:35:39     65s] #**INFO: setDesignMode -flowEffort standard
[04/01 15:35:39     65s] #**INFO: setDesignMode -powerEffort none
[04/01 15:35:39     65s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/01 15:35:39     65s] **INFO: User settings:
[04/01 15:35:39     65s] setNanoRouteMode -drouteEndIteration                 40
[04/01 15:35:39     65s] setNanoRouteMode -drouteFixAntenna                   true
[04/01 15:35:39     65s] setNanoRouteMode -drouteMinSlackForWireOptimization  0.1
[04/01 15:35:39     65s] setNanoRouteMode -drouteUseMultiCutViaEffort         medium
[04/01 15:35:39     65s] setNanoRouteMode -extractThirdPartyCompatible        false
[04/01 15:35:39     65s] setNanoRouteMode -grouteExpTdStdDelay                4.4
[04/01 15:35:39     65s] setDesignMode -bottomRoutingLayer                    2
[04/01 15:35:39     65s] setDesignMode -topRoutingLayer                       6
[04/01 15:35:39     65s] setExtractRCMode -engine                             preRoute
[04/01 15:35:39     65s] setDelayCalMode -enable_high_fanout                  true
[04/01 15:35:39     65s] setDelayCalMode -engine                              aae
[04/01 15:35:39     65s] setDelayCalMode -ignoreNetLoad                       false
[04/01 15:35:39     65s] setDelayCalMode -SIAware                             true
[04/01 15:35:39     65s] setDelayCalMode -socv_accuracy_mode                  low
[04/01 15:35:39     65s] setSIMode -separate_delta_delay_on_data              true
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/01 15:35:39     65s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/01 15:35:39     65s] OPERPROF: Starting checkPlace at level 1, MEM:1794.8M, EPOCH TIME: 1743492939.771537
[04/01 15:35:39     65s] Processing tracks to init pin-track alignment.
[04/01 15:35:39     65s] z: 1, totalTracks: 1
[04/01 15:35:39     65s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -288
[04/01 15:35:39     65s] z: 3, totalTracks: 1
[04/01 15:35:39     65s] z: 5, totalTracks: 1
[04/01 15:35:39     65s] z: 7, totalTracks: 1
[04/01 15:35:39     65s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:35:39     65s] All LLGs are deleted
[04/01 15:35:39     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.8M, EPOCH TIME: 1743492939.775898
[04/01 15:35:39     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1794.8M, EPOCH TIME: 1743492939.776142
[04/01 15:35:39     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1794.8M, EPOCH TIME: 1743492939.776206
[04/01 15:35:39     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     65s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1794.8M, EPOCH TIME: 1743492939.776365
[04/01 15:35:39     65s] Max number of tech site patterns supported in site array is 256.
[04/01 15:35:39     65s] Core basic site is asap7sc7p5t
[04/01 15:35:39     65s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1794.8M, EPOCH TIME: 1743492939.776490
[04/01 15:35:39     65s] After signature check, allow fast init is false, keep pre-filter is true.
[04/01 15:35:39     65s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/01 15:35:39     65s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1794.8M, EPOCH TIME: 1743492939.776669
[04/01 15:35:39     65s] SiteArray: non-trimmed site array dimensions = 49 x 253
[04/01 15:35:39     65s] SiteArray: use 65,536 bytes
[04/01 15:35:39     65s] SiteArray: current memory after site array memory allocation 1794.8M
[04/01 15:35:39     65s] SiteArray: FP blocked sites are writable
[04/01 15:35:39     65s] SiteArray: number of non floorplan blocked sites for llg default is 12397
[04/01 15:35:39     65s] Atter site array init, number of instance map data is 0.
[04/01 15:35:39     65s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:1794.8M, EPOCH TIME: 1743492939.777252
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:35:39     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1794.8M, EPOCH TIME: 1743492939.777434
[04/01 15:35:39     65s] Begin checking placement ... (start mem=1794.8M, init mem=1794.8M)
[04/01 15:35:39     65s] Begin checking exclusive groups violation ...
[04/01 15:35:39     65s] There are 0 groups to check, max #box is 0, total #box is 0
[04/01 15:35:39     65s] Finished checking exclusive groups violations. Found 0 Vio.
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] Running CheckPlace using 1 thread in normal mode...
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] ...checkPlace normal is done!
[04/01 15:35:39     65s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1794.8M, EPOCH TIME: 1743492939.783863
[04/01 15:35:39     65s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1794.8M, EPOCH TIME: 1743492939.784205
[04/01 15:35:39     65s] *info: Placed = 1079          
[04/01 15:35:39     65s] *info: Unplaced = 0           
[04/01 15:35:39     65s] Placement Density:59.95%(1734/2892)
[04/01 15:35:39     65s] Placement Density (including fixed std cells):59.95%(1734/2892)
[04/01 15:35:39     65s] All LLGs are deleted
[04/01 15:35:39     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1079).
[04/01 15:35:39     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.8M, EPOCH TIME: 1743492939.784589
[04/01 15:35:39     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1794.8M, EPOCH TIME: 1743492939.784773
[04/01 15:35:39     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:35:39     65s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1794.8M)
[04/01 15:35:39     65s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.014, MEM:1794.8M, EPOCH TIME: 1743492939.785982
[04/01 15:35:39     65s] Turning off fast DC mode.
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/01 15:35:39     65s] *** Changed status on (0) nets in Clock.
[04/01 15:35:39     65s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1794.8M) ***
[04/01 15:35:39     65s] % Begin globalDetailRoute (date=04/01 15:35:39, mem=1693.3M)
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] globalDetailRoute
[04/01 15:35:39     65s] 
[04/01 15:35:39     65s] #Start globalDetailRoute on Tue Apr  1 15:35:39 2025
[04/01 15:35:39     65s] #
[04/01 15:35:39     65s] ### Time Record (globalDetailRoute) is installed.
[04/01 15:35:39     65s] ### Time Record (Pre Callback) is installed.
[04/01 15:35:39     65s] ### Time Record (Pre Callback) is uninstalled.
[04/01 15:35:39     65s] ### Time Record (DB Import) is installed.
[04/01 15:35:39     65s] ### Time Record (Timing Data Generation) is installed.
[04/01 15:35:39     65s] #Generating timing data, please wait...
[04/01 15:35:39     65s] #1111 total nets, 1111 already routed, 1111 will ignore in trialRoute
[04/01 15:35:39     65s] ### run_trial_route starts on Tue Apr  1 15:35:39 2025 with memory = 1693.43 (MB), peak = 1825.80 (MB)
[04/01 15:35:39     65s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:39     65s] ### dump_timing_file starts on Tue Apr  1 15:35:39 2025 with memory = 1693.44 (MB), peak = 1825.80 (MB)
[04/01 15:35:39     65s] ### extractRC starts on Tue Apr  1 15:35:39 2025 with memory = 1693.44 (MB), peak = 1825.80 (MB)
[04/01 15:35:39     65s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/01 15:35:39     65s] {RT rc_corner 0 6 6 {4 0} {5 0} 2}
[04/01 15:35:39     65s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:39     65s] ### view setup_view is active and enabled.
[04/01 15:35:39     65s] 0 out of 1 active views are pruned
[04/01 15:35:39     65s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1693.46 (MB), peak = 1825.80 (MB)
[04/01 15:35:39     65s] ### generate_timing_data starts on Tue Apr  1 15:35:39 2025 with memory = 1693.46 (MB), peak = 1825.80 (MB)
[04/01 15:35:39     65s] #Reporting timing...
[04/01 15:35:39     65s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[04/01 15:35:39     65s] ### report_timing starts on Tue Apr  1 15:35:39 2025 with memory = 1693.48 (MB), peak = 1825.80 (MB)
[04/01 15:35:40     65s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:40     65s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1.000, clk period 1.500 (ns)
[04/01 15:35:40     65s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1727.51 (MB), peak = 1825.80 (MB)
[04/01 15:35:40     65s] #Library Standard Delay: 4.40ps
[04/01 15:35:40     65s] #Slack threshold: 8.80ps
[04/01 15:35:40     65s] ### generate_net_cdm_timing starts on Tue Apr  1 15:35:40 2025 with memory = 1727.51 (MB), peak = 1825.80 (MB)
[04/01 15:35:40     65s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:40     65s] #*** Analyzed 0 timing critical paths, and collected 0.
[04/01 15:35:40     65s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1727.56 (MB), peak = 1825.80 (MB)
[04/01 15:35:40     65s] ### Use bna from skp: 0
[04/01 15:35:40     66s] {RT rc_corner 0 6 6 {4 0} {5 0} 2}
[04/01 15:35:41     67s] #Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1732.97 (MB), peak = 1825.80 (MB)
[04/01 15:35:41     67s] #Default setup view is reset to setup_view.
[04/01 15:35:41     67s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1732.98 (MB), peak = 1825.80 (MB)
[04/01 15:35:41     67s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:41     67s] #Current view: setup_view 
[04/01 15:35:41     67s] #Current enabled view: setup_view 
[04/01 15:35:41     67s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1732.98 (MB), peak = 1825.80 (MB)
[04/01 15:35:41     67s] ### dump_timing_file cpu:00:00:02, real:00:00:02, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:41     67s] #Done generating timing data.
[04/01 15:35:41     67s] ### Time Record (Timing Data Generation) is uninstalled.
[04/01 15:35:41     67s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[04/01 15:35:41     67s] ### Net info: total nets: 1115
[04/01 15:35:41     67s] ### Net info: dirty nets: 0
[04/01 15:35:41     67s] ### Net info: marked as disconnected nets: 0
[04/01 15:35:41     67s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/01 15:35:41     67s] #num needed restored net=0
[04/01 15:35:41     67s] #need_extraction net=0 (total=1115)
[04/01 15:35:41     67s] ### Net info: fully routed nets: 0
[04/01 15:35:41     67s] ### Net info: trivial (< 2 pins) nets: 4
[04/01 15:35:41     67s] ### Net info: unrouted nets: 1111
[04/01 15:35:41     67s] ### Net info: re-extraction nets: 0
[04/01 15:35:41     67s] ### Net info: ignored nets: 0
[04/01 15:35:41     67s] ### Net info: skip routing nets: 0
[04/01 15:35:41     67s] ### import design signature (4): route=613530932 fixed_route=613530932 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1430851549 dirty_area=0 del_dirty_area=0 cell=298149152 placement=1667302373 pin_access=1 inst_pattern=1
[04/01 15:35:41     67s] ### Time Record (DB Import) is uninstalled.
[04/01 15:35:41     67s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[04/01 15:35:41     67s] #RTESIG:78da9594b14ec330108699798a53da21486df039b663af48ac802a60ad0c71db48892325
[04/01 15:35:41     67s] #       ced0b7e79018280ab1ebd59f7edf7d3e7bb57e7fdc41c6b140b11d91993dc2d38e73a6b8
[04/01 15:35:41     67s] #       dea2e2e69ee39eb6de1eb2dbd5faf9e595970a0483bcf1c11dddb0816974038c2e84c61f
[04/01 15:35:41     67s] #       ef7e1861200c9383fca3efdb0dd4676fbbe6136a77b0531bfed2d2c0efc0086d141c6c3b
[04/01 15:35:41     67s] #       26860b5d5d518a2a2fe999de94a26a0b64df0bf243dbdb30cf550a323b853e833cb8c1db
[04/01 15:35:41     67s] #       e1bcf9e7d48a4ecd3a57375347f01806da9acd34c65cf63ec3d0158a580f88fc1a2b8802
[04/01 15:35:41     67s] #       afc3af4ae7429051266346912b0dd9a9399e962d5173898125c3a82ac175dcb9101cc4f2
[04/01 15:35:41     67s] #       9b2046c296332a2c3a3b241041a6812560211340c380a7244a56469d4814098c4a60aa38
[04/01 15:35:41     67s] #       231372a48e33644a1422418036d1304519d1a1504ca53d6b5409ae2afaf752865f6be2c6
[04/01 15:35:41     67s] #       607d6d879a58e7a7ee3f92be1ddf7bb744716451b71c7509d9725dc488849ca579b8f902
[04/01 15:35:41     67s] #       2f2a08e8
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] ### Time Record (Data Preparation) is installed.
[04/01 15:35:41     67s] #RTESIG:78da95943d4fc330108699f915a7b44390dae0736cc75e91580155c05a19e2b691f22125
[04/01 15:35:41     67s] #       ced07fcf8118284a63c7ab1fbde77b7cf66afdfeb883846386623b20337b84a71de74c71
[04/01 15:35:41     67s] #       bd45c5cd3dc73d6dbd3d24b7abf5f3cb2bcf15080669d57a7774fd06c6c1f53038efabf6
[04/01 15:35:41     67s] #       78f7cb0803be1f1da41f5d576fa03cb7b6a93ea174073bd6fe3f2d0dfc0d0cd046c1c1d6
[04/01 15:35:41     67s] #       4364b8d0c582a3a8fc929ee84d293a6d86ec7b417aa83beba7b942416247df25907ad7b7
[04/01 15:35:41     67s] #       b63f6fae542da86ad2b8b21a1b8207dfd3d664a631e6b2f70986ae50847a40e44bac200a
[04/01 15:35:41     67s] #       5c862f4ae7429051264346912b0dc9a93a9ee62d5173918139c3a02ac175d8b9101cc4fc
[04/01 15:35:41     67s] #       9b2046c296333a5870764820828c0373c04c468086018f49942c0f3a9128221815c11461
[04/01 15:35:41     67s] #       4646e4481d66c894c84484006d82618a328243a1988a7bd6a8225c15f4efc50cbfd6c40d
[04/01 15:35:41     67s] #       deb6a5ed4b625d3b36d748fa76daae75b394a1f94f7e7a9d2fcc91052f81a3ce2109e568
[04/01 15:35:41     67s] #       1191333738375faf8615a0
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] ### Time Record (Data Preparation) is uninstalled.
[04/01 15:35:41     67s] ### Time Record (Global Routing) is installed.
[04/01 15:35:41     67s] ### Time Record (Global Routing) is uninstalled.
[04/01 15:35:41     67s] ### Time Record (Data Preparation) is installed.
[04/01 15:35:41     67s] #Start routing data preparation on Tue Apr  1 15:35:41 2025
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[04/01 15:35:41     67s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[04/01 15:35:41     67s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[04/01 15:35:41     67s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[04/01 15:35:41     67s] #Minimum voltage of a net in the design = 0.000.
[04/01 15:35:41     67s] #Maximum voltage of a net in the design = 0.700.
[04/01 15:35:41     67s] #Voltage range [0.000 - 0.700] has 1113 nets.
[04/01 15:35:41     67s] #Voltage range [0.700 - 0.700] has 1 net.
[04/01 15:35:41     67s] #Voltage range [0.000 - 0.000] has 1 net.
[04/01 15:35:41     67s] #Build and mark too close pins for the same net.
[04/01 15:35:41     67s] ### Time Record (Cell Pin Access) is installed.
[04/01 15:35:41     67s] #Rebuild pin access data for design.
[04/01 15:35:41     67s] #Initial pin access analysis.
[04/01 15:35:41     67s] #Detail pin access analysis.
[04/01 15:35:41     67s] ### Time Record (Cell Pin Access) is uninstalled.
[04/01 15:35:41     67s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[04/01 15:35:41     67s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[04/01 15:35:41     67s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[04/01 15:35:41     67s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[04/01 15:35:41     67s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[04/01 15:35:41     67s] # M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[04/01 15:35:41     67s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/01 15:35:41     67s] # M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[04/01 15:35:41     67s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/01 15:35:41     67s] # M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
[04/01 15:35:41     67s] # M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
[04/01 15:35:41     67s] # Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
[04/01 15:35:41     67s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/01 15:35:41     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1739.73 (MB), peak = 1825.80 (MB)
[04/01 15:35:41     67s] #Regenerating Ggrids automatically.
[04/01 15:35:41     67s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[04/01 15:35:41     67s] #Using automatically generated G-grids.
[04/01 15:35:41     67s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/01 15:35:41     67s] #Done routing data preparation.
[04/01 15:35:41     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1743.04 (MB), peak = 1825.80 (MB)
[04/01 15:35:41     67s] ### Time Record (Data Preparation) is uninstalled.
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] #Summary of active signal nets routing constraints set by OPT:
[04/01 15:35:41     67s] #	preferred routing layers      : 0
[04/01 15:35:41     67s] #	preferred routing layer effort: 0
[04/01 15:35:41     67s] #	preferred extra space         : 0
[04/01 15:35:41     67s] #	preferred multi-cut via       : 0
[04/01 15:35:41     67s] #	avoid detour                  : 0
[04/01 15:35:41     67s] #	expansion ratio               : 0
[04/01 15:35:41     67s] #	net priority                  : 0
[04/01 15:35:41     67s] #	s2s control                   : 0
[04/01 15:35:41     67s] #	avoid chaining                : 0
[04/01 15:35:41     67s] #	inst-based stacking via       : 0
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] #Summary of active signal nets routing constraints set by USER:
[04/01 15:35:41     67s] #	preferred routing layers      : 0
[04/01 15:35:41     67s] #	preferred routing layer effort     : 0
[04/01 15:35:41     67s] #	preferred extra space              : 0
[04/01 15:35:41     67s] #	preferred multi-cut via            : 0
[04/01 15:35:41     67s] #	avoid detour                       : 0
[04/01 15:35:41     67s] #	net weight                         : 0
[04/01 15:35:41     67s] #	avoid chaining                     : 0
[04/01 15:35:41     67s] #	cell-based stacking via (required) : 0
[04/01 15:35:41     67s] #	cell-based stacking via (optional) : 0
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] #Start timing driven prevention iteration...
[04/01 15:35:41     67s] ### td_prevention_read_timing_data starts on Tue Apr  1 15:35:41 2025 with memory = 1743.05 (MB), peak = 1825.80 (MB)
[04/01 15:35:41     67s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] #----------------------------------------------------
[04/01 15:35:41     67s] # Summary of active signal nets routing constraints
[04/01 15:35:41     67s] #+--------------------------+-----------+
[04/01 15:35:41     67s] #+--------------------------+-----------+
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] #----------------------------------------------------
[04/01 15:35:41     67s] #Done timing-driven prevention
[04/01 15:35:41     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1743.07 (MB), peak = 1825.80 (MB)
[04/01 15:35:41     67s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[04/01 15:35:41     67s] #Total number of routable nets = 1111.
[04/01 15:35:41     67s] #Total number of nets in the design = 1115.
[04/01 15:35:41     67s] #1111 routable nets do not have any wires.
[04/01 15:35:41     67s] #1111 nets will be global routed.
[04/01 15:35:41     67s] ### Time Record (Data Preparation) is installed.
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] #Finished routing data preparation on Tue Apr  1 15:35:41 2025
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] #Cpu time = 00:00:00
[04/01 15:35:41     67s] #Elapsed time = 00:00:00
[04/01 15:35:41     67s] #Increased memory = 0.20 (MB)
[04/01 15:35:41     67s] #Total memory = 1743.27 (MB)
[04/01 15:35:41     67s] #Peak memory = 1825.80 (MB)
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] ### Time Record (Data Preparation) is uninstalled.
[04/01 15:35:41     67s] ### Time Record (Global Routing) is installed.
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] #Start global routing on Tue Apr  1 15:35:41 2025
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] #Start global routing initialization on Tue Apr  1 15:35:41 2025
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] #Number of eco nets is 0
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] #Start global routing data preparation on Tue Apr  1 15:35:41 2025
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] ### build_merged_routing_blockage_rect_list starts on Tue Apr  1 15:35:41 2025 with memory = 1743.32 (MB), peak = 1825.80 (MB)
[04/01 15:35:41     67s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:41     67s] #Start routing resource analysis on Tue Apr  1 15:35:41 2025
[04/01 15:35:41     67s] #
[04/01 15:35:41     67s] ### init_is_bin_blocked starts on Tue Apr  1 15:35:41 2025 with memory = 1743.34 (MB), peak = 1825.80 (MB)
[04/01 15:35:41     67s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:41     67s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Apr  1 15:35:41 2025 with memory = 1743.36 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### adjust_flow_cap starts on Tue Apr  1 15:35:42 2025 with memory = 1743.48 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### adjust_flow_per_partial_route_obs starts on Tue Apr  1 15:35:42 2025 with memory = 1743.48 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### set_via_blocked starts on Tue Apr  1 15:35:42 2025 with memory = 1743.48 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### copy_flow starts on Tue Apr  1 15:35:42 2025 with memory = 1743.48 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] #Routing resource analysis is done on Tue Apr  1 15:35:42 2025
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] ### report_flow_cap starts on Tue Apr  1 15:35:42 2025 with memory = 1743.48 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] #  Resource Analysis:
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/01 15:35:42     67s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/01 15:35:42     67s] #  --------------------------------------------------------------
[04/01 15:35:42     67s] #  M2             H         341          16         650     0.00%
[04/01 15:35:42     67s] #  M3             V         220         173         650    30.77%
[04/01 15:35:42     67s] #  M4             H         251          29         650     0.00%
[04/01 15:35:42     67s] #  M5             V         145         117         650    30.77%
[04/01 15:35:42     67s] #  M6             H         105          23         650     0.00%
[04/01 15:35:42     67s] #  --------------------------------------------------------------
[04/01 15:35:42     67s] #  Total                   1063      24.18%        3250    12.31%
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### analyze_m2_tracks starts on Tue Apr  1 15:35:42 2025 with memory = 1743.48 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### report_initial_resource starts on Tue Apr  1 15:35:42 2025 with memory = 1743.49 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### mark_pg_pins_accessibility starts on Tue Apr  1 15:35:42 2025 with memory = 1743.49 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### set_net_region starts on Tue Apr  1 15:35:42 2025 with memory = 1743.49 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #Global routing data preparation is done on Tue Apr  1 15:35:42 2025
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1743.50 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] ### prepare_level starts on Tue Apr  1 15:35:42 2025 with memory = 1743.52 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### init level 1 starts on Tue Apr  1 15:35:42 2025 with memory = 1743.53 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### Level 1 hgrid = 26 X 25
[04/01 15:35:42     67s] ### prepare_level_flow starts on Tue Apr  1 15:35:42 2025 with memory = 1743.57 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #Global routing initialization is done on Tue Apr  1 15:35:42 2025
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1743.57 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #Skip 1/2 round for no nets in the round...
[04/01 15:35:42     67s] #Route nets in 2/2 round...
[04/01 15:35:42     67s] #start global routing iteration 1...
[04/01 15:35:42     67s] ### init_flow_edge starts on Tue Apr  1 15:35:42 2025 with memory = 1743.63 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### cal_flow starts on Tue Apr  1 15:35:42 2025 with memory = 1743.65 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### routing at level 1 (topmost level) iter 0
[04/01 15:35:42     67s] ### measure_qor starts on Tue Apr  1 15:35:42 2025 with memory = 1744.29 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### measure_congestion starts on Tue Apr  1 15:35:42 2025 with memory = 1744.29 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.29 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #start global routing iteration 2...
[04/01 15:35:42     67s] ### routing at level 1 (topmost level) iter 1
[04/01 15:35:42     67s] ### measure_qor starts on Tue Apr  1 15:35:42 2025 with memory = 1744.42 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### measure_congestion starts on Tue Apr  1 15:35:42 2025 with memory = 1744.42 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.42 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] ### route_end starts on Tue Apr  1 15:35:42 2025 with memory = 1744.42 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[04/01 15:35:42     67s] #Total number of routable nets = 1111.
[04/01 15:35:42     67s] #Total number of nets in the design = 1115.
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #1111 routable nets have routed wires.
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #Routed nets constraints summary:
[04/01 15:35:42     67s] #-----------------------------
[04/01 15:35:42     67s] #        Rules   Unconstrained  
[04/01 15:35:42     67s] #-----------------------------
[04/01 15:35:42     67s] #      Default            1111  
[04/01 15:35:42     67s] #-----------------------------
[04/01 15:35:42     67s] #        Total            1111  
[04/01 15:35:42     67s] #-----------------------------
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #Routing constraints summary of the whole design:
[04/01 15:35:42     67s] #-----------------------------
[04/01 15:35:42     67s] #        Rules   Unconstrained  
[04/01 15:35:42     67s] #-----------------------------
[04/01 15:35:42     67s] #      Default            1111  
[04/01 15:35:42     67s] #-----------------------------
[04/01 15:35:42     67s] #        Total            1111  
[04/01 15:35:42     67s] #-----------------------------
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] ### adjust_flow_per_partial_route_obs starts on Tue Apr  1 15:35:42 2025 with memory = 1744.44 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### cal_base_flow starts on Tue Apr  1 15:35:42 2025 with memory = 1744.44 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### init_flow_edge starts on Tue Apr  1 15:35:42 2025 with memory = 1744.44 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### cal_flow starts on Tue Apr  1 15:35:42 2025 with memory = 1744.44 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### report_overcon starts on Tue Apr  1 15:35:42 2025 with memory = 1744.45 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #                 OverCon       OverCon          
[04/01 15:35:42     67s] #                  #Gcell        #Gcell    %Gcell
[04/01 15:35:42     67s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[04/01 15:35:42     67s] #  ------------------------------------------------------------
[04/01 15:35:42     67s] #  M2            1(0.15%)      0(0.00%)   (0.15%)     0.50  
[04/01 15:35:42     67s] #  M3          107(16.5%)     11(1.69%)   (18.2%)     0.74  
[04/01 15:35:42     67s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.21  
[04/01 15:35:42     67s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.49  
[04/01 15:35:42     67s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.03  
[04/01 15:35:42     67s] #  ------------------------------------------------------------
[04/01 15:35:42     67s] #     Total    108(3.32%)     11(0.34%)   (3.66%)
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[04/01 15:35:42     67s] #  Overflow after GR: 0.03% H + 3.63% V
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### cal_base_flow starts on Tue Apr  1 15:35:42 2025 with memory = 1744.47 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### init_flow_edge starts on Tue Apr  1 15:35:42 2025 with memory = 1744.47 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### cal_flow starts on Tue Apr  1 15:35:42 2025 with memory = 1744.47 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### generate_cong_map_content starts on Tue Apr  1 15:35:42 2025 with memory = 1744.47 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### Sync with Inovus CongMap starts on Tue Apr  1 15:35:42 2025 with memory = 1744.47 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] #Hotspot report including placement blocked areas
[04/01 15:35:42     67s] OPERPROF: Starting HotSpotCal at level 1, MEM:1840.1M, EPOCH TIME: 1743492942.303506
[04/01 15:35:42     67s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/01 15:35:42     67s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[04/01 15:35:42     67s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/01 15:35:42     67s] [hotspot] |   M1(V)    |         41.00 |         81.00 |     4.32    17.28    51.84    51.84 |
[04/01 15:35:42     67s] [hotspot] |   M2(H)    |          0.00 |          0.00 |   (none)                            |
[04/01 15:35:42     67s] [hotspot] |   M3(V)    |          6.00 |         16.00 |    30.24    -0.00    38.88    21.60 |
[04/01 15:35:42     67s] [hotspot] |   M4(H)    |          0.00 |          0.00 |   (none)                            |
[04/01 15:35:42     67s] [hotspot] |   M5(V)    |          0.00 |          0.00 |   (none)                            |
[04/01 15:35:42     67s] [hotspot] |   M6(H)    |          0.00 |          0.00 |   (none)                            |
[04/01 15:35:42     67s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/01 15:35:42     67s] [hotspot] |   worst    | (M1)    41.00 | (M1)    81.00 |                                     |
[04/01 15:35:42     67s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/01 15:35:42     67s] [hotspot] | all layers |          1.00 |          3.00 |                                     |
[04/01 15:35:42     67s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[04/01 15:35:42     67s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 3.00 (area is in unit of 4 std-cell row bins)
[04/01 15:35:42     67s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 1.00/3.00 (area is in unit of 4 std-cell row bins)
[04/01 15:35:42     67s] [hotspot] max/total 1.00/3.00, big hotspot (>10) total 0.00
[04/01 15:35:42     67s] [hotspot] top 3 congestion hotspot bounding boxes and scores of all layers hotspot
[04/01 15:35:42     67s] [hotspot] +-----+-------------------------------------+---------------+
[04/01 15:35:42     67s] [hotspot] | top |            hotspot bbox             | hotspot score |
[04/01 15:35:42     67s] [hotspot] +-----+-------------------------------------+---------------+
[04/01 15:35:42     67s] [hotspot] |  1  |    34.56     4.32    38.88     8.64 |        1.00   |
[04/01 15:35:42     67s] [hotspot] +-----+-------------------------------------+---------------+
[04/01 15:35:42     67s] [hotspot] |  2  |    12.96    25.92    17.28    30.24 |        1.00   |
[04/01 15:35:42     67s] [hotspot] +-----+-------------------------------------+---------------+
[04/01 15:35:42     67s] [hotspot] |  3  |    38.88    51.84    43.20    55.01 |        1.00   |
[04/01 15:35:42     67s] [hotspot] +-----+-------------------------------------+---------------+
[04/01 15:35:42     67s] Top 3 hotspots total area: 3.00
[04/01 15:35:42     67s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1840.1M, EPOCH TIME: 1743492942.305098
[04/01 15:35:42     67s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### update starts on Tue Apr  1 15:35:42 2025 with memory = 1744.49 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] #Complete Global Routing.
[04/01 15:35:42     67s] #Total wire length = 9247 um.
[04/01 15:35:42     67s] #Total half perimeter of net bounding box = 7915 um.
[04/01 15:35:42     67s] #Total wire length on LAYER M1 = 0 um.
[04/01 15:35:42     67s] #Total wire length on LAYER M2 = 4345 um.
[04/01 15:35:42     67s] #Total wire length on LAYER M3 = 3152 um.
[04/01 15:35:42     67s] #Total wire length on LAYER M4 = 1184 um.
[04/01 15:35:42     67s] #Total wire length on LAYER M5 = 547 um.
[04/01 15:35:42     67s] #Total wire length on LAYER M6 = 19 um.
[04/01 15:35:42     67s] #Total wire length on LAYER M7 = 0 um.
[04/01 15:35:42     67s] #Total wire length on LAYER M8 = 0 um.
[04/01 15:35:42     67s] #Total wire length on LAYER M9 = 0 um.
[04/01 15:35:42     67s] #Total wire length on LAYER Pad = 0 um.
[04/01 15:35:42     67s] #Total number of vias = 5857
[04/01 15:35:42     67s] #Up-Via Summary (total 5857):
[04/01 15:35:42     67s] #           
[04/01 15:35:42     67s] #-----------------------
[04/01 15:35:42     67s] # M1               3285
[04/01 15:35:42     67s] # M2               2097
[04/01 15:35:42     67s] # M3                315
[04/01 15:35:42     67s] # M4                158
[04/01 15:35:42     67s] # M5                  2
[04/01 15:35:42     67s] #-----------------------
[04/01 15:35:42     67s] #                  5857 
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #Total number of involved regular nets 143
[04/01 15:35:42     67s] #Maximum src to sink distance  68.3
[04/01 15:35:42     67s] #Average of max src_to_sink distance  22.7
[04/01 15:35:42     67s] #Average of ave src_to_sink distance  18.4
[04/01 15:35:42     67s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### report_overcon starts on Tue Apr  1 15:35:42 2025 with memory = 1744.94 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### report_overcon starts on Tue Apr  1 15:35:42 2025 with memory = 1744.94 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] #Max overcon = 2 tracks.
[04/01 15:35:42     67s] #Total overcon = 3.66%.
[04/01 15:35:42     67s] #Worst layer Gcell overcon rate = 18.15%.
[04/01 15:35:42     67s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### global_route design signature (7): route=270325676 net_attr=1630054238
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #Global routing statistics:
[04/01 15:35:42     67s] #Cpu time = 00:00:00
[04/01 15:35:42     67s] #Elapsed time = 00:00:00
[04/01 15:35:42     67s] #Increased memory = 1.27 (MB)
[04/01 15:35:42     67s] #Total memory = 1744.54 (MB)
[04/01 15:35:42     67s] #Peak memory = 1825.80 (MB)
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #Finished global routing on Tue Apr  1 15:35:42 2025
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] #
[04/01 15:35:42     67s] ### Time Record (Global Routing) is uninstalled.
[04/01 15:35:42     67s] ### Time Record (Data Preparation) is installed.
[04/01 15:35:42     67s] ### Time Record (Data Preparation) is uninstalled.
[04/01 15:35:42     67s] ### track-assign external-init starts on Tue Apr  1 15:35:42 2025 with memory = 1744.62 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### Time Record (Track Assignment) is installed.
[04/01 15:35:42     67s] ### Time Record (Track Assignment) is uninstalled.
[04/01 15:35:42     67s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.62 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### track-assign engine-init starts on Tue Apr  1 15:35:42 2025 with memory = 1744.64 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] ### Time Record (Track Assignment) is installed.
[04/01 15:35:42     67s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     67s] ### track-assign core-engine starts on Tue Apr  1 15:35:42 2025 with memory = 1744.68 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     67s] #Start Track Assignment.
[04/01 15:35:42     68s] #Done with 1771 horizontal wires in 1 hboxes and 1432 vertical wires in 1 hboxes.
[04/01 15:35:42     68s] #Done with 494 horizontal wires in 1 hboxes and 282 vertical wires in 1 hboxes.
[04/01 15:35:42     68s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/01 15:35:42     68s] #
[04/01 15:35:42     68s] #Track assignment summary:
[04/01 15:35:42     68s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/01 15:35:42     68s] #------------------------------------------------------------------------
[04/01 15:35:42     68s] # M2          3996.44 	  0.08%  	  0.00% 	  0.00%
[04/01 15:35:42     68s] # M3          2919.87 	  0.12%  	  0.00% 	  0.00%
[04/01 15:35:42     68s] # M4          1150.29 	  0.00%  	  0.00% 	  0.00%
[04/01 15:35:42     68s] # M5           534.78 	  0.00%  	  0.00% 	  0.00%
[04/01 15:35:42     68s] # M6            18.78 	  0.00%  	  0.00% 	  0.00%
[04/01 15:35:42     68s] #------------------------------------------------------------------------
[04/01 15:35:42     68s] # All        8620.15  	  0.08% 	  0.00% 	  0.00%
[04/01 15:35:42     68s] #Complete Track Assignment.
[04/01 15:35:42     68s] #Total wire length = 8479 um.
[04/01 15:35:42     68s] #Total half perimeter of net bounding box = 7915 um.
[04/01 15:35:42     68s] #Total wire length on LAYER M1 = 0 um.
[04/01 15:35:42     68s] #Total wire length on LAYER M2 = 3916 um.
[04/01 15:35:42     68s] #Total wire length on LAYER M3 = 2882 um.
[04/01 15:35:42     68s] #Total wire length on LAYER M4 = 1135 um.
[04/01 15:35:42     68s] #Total wire length on LAYER M5 = 528 um.
[04/01 15:35:42     68s] #Total wire length on LAYER M6 = 19 um.
[04/01 15:35:42     68s] #Total wire length on LAYER M7 = 0 um.
[04/01 15:35:42     68s] #Total wire length on LAYER M8 = 0 um.
[04/01 15:35:42     68s] #Total wire length on LAYER M9 = 0 um.
[04/01 15:35:42     68s] #Total wire length on LAYER Pad = 0 um.
[04/01 15:35:42     68s] #Total number of vias = 5857
[04/01 15:35:42     68s] #Up-Via Summary (total 5857):
[04/01 15:35:42     68s] #           
[04/01 15:35:42     68s] #-----------------------
[04/01 15:35:42     68s] # M1               3285
[04/01 15:35:42     68s] # M2               2097
[04/01 15:35:42     68s] # M3                315
[04/01 15:35:42     68s] # M4                158
[04/01 15:35:42     68s] # M5                  2
[04/01 15:35:42     68s] #-----------------------
[04/01 15:35:42     68s] #                  5857 
[04/01 15:35:42     68s] #
[04/01 15:35:42     68s] ### track_assign design signature (10): route=776832627
[04/01 15:35:42     68s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/01 15:35:42     68s] ### Time Record (Track Assignment) is uninstalled.
[04/01 15:35:42     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.89 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     68s] #
[04/01 15:35:42     68s] #Start post global route fixing for timing critical nets ...
[04/01 15:35:42     68s] #
[04/01 15:35:42     68s] ### update_timing_after_routing starts on Tue Apr  1 15:35:42 2025 with memory = 1744.89 (MB), peak = 1825.80 (MB)
[04/01 15:35:42     68s] ### Time Record (Timing Data Generation) is installed.
[04/01 15:35:42     68s] #* Updating design timing data...
[04/01 15:35:42     68s] #Extracting RC...
[04/01 15:35:42     68s] Un-suppress "**WARN ..." messages.
[04/01 15:35:42     68s] #
[04/01 15:35:42     68s] #Start tQuantus RC extraction...
[04/01 15:35:42     68s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[04/01 15:35:42     68s] #Extract in track assign mode
[04/01 15:35:42     68s] #Start building rc corner(s)...
[04/01 15:35:42     68s] #Number of RC Corner = 1
[04/01 15:35:42     68s] #Corner rc_corner /home/yukunw/asap7-ry/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[04/01 15:35:42     68s] #LISD -> M1 (1)
[04/01 15:35:42     68s] #M1 -> M2 (2)
[04/01 15:35:42     68s] #M2 -> M3 (3)
[04/01 15:35:42     68s] #M3 -> M4 (4)
[04/01 15:35:42     68s] #M4 -> M5 (5)
[04/01 15:35:42     68s] #M5 -> M6 (6)
[04/01 15:35:42     68s] #M6 -> M7 (7)
[04/01 15:35:42     68s] #M7 -> M8 (8)
[04/01 15:35:42     68s] #M8 -> M9 (9)
[04/01 15:35:42     68s] #M9 -> Pad (10)
[04/01 15:35:42     68s] #SADV_On
[04/01 15:35:42     68s] # Corner(s) : 
[04/01 15:35:42     68s] #rc_corner [25.00]
[04/01 15:35:43     68s] # Corner id: 0
[04/01 15:35:43     68s] # Layout Scale: 1.000000
[04/01 15:35:43     68s] # Has Metal Fill model: yes
[04/01 15:35:43     68s] # Temperature was set
[04/01 15:35:43     68s] # Temperature : 25.000000
[04/01 15:35:43     68s] # Ref. Temp   : 25.000000
[04/01 15:35:43     68s] #SADV_Off
[04/01 15:35:43     68s] #
[04/01 15:35:43     68s] #layer[1] tech width 288 != ict width 400.0
[04/01 15:35:43     68s] #
[04/01 15:35:43     68s] #layer[1] tech spc 288 != ict spc 464.0
[04/01 15:35:43     68s] #
[04/01 15:35:43     68s] #layer[4] tech width 384 != ict width 288.0
[04/01 15:35:43     68s] #
[04/01 15:35:43     68s] #layer[4] tech spc 384 != ict spc 288.0
[04/01 15:35:43     68s] #
[04/01 15:35:43     68s] #layer[6] tech width 512 != ict width 384.0
[04/01 15:35:43     68s] #
[04/01 15:35:43     68s] #layer[6] tech spc 512 != ict spc 384.0
[04/01 15:35:43     68s] #
[04/01 15:35:43     68s] #layer[8] tech width 640 != ict width 512.0
[04/01 15:35:43     68s] #
[04/01 15:35:43     68s] #layer[8] tech spc 640 != ict spc 512.0
[04/01 15:35:43     68s] #
[04/01 15:35:43     68s] #layer[10] tech spc 32000 != ict spc 640.0
[04/01 15:35:43     68s] #total pattern=220 [10, 605]
[04/01 15:35:43     68s] #Generating the tQuantus model file automatically.
[04/01 15:35:43     68s] #num_tile=19228 avg_aspect_ratio=1.204440 
[04/01 15:35:43     68s] #Vertical num_row 51 per_row= 372 halo= 49000 
[04/01 15:35:43     68s] #hor_num_col = 85 final aspect_ratio= 1.292968
[04/01 15:35:57     83s] #Build RC corners: cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1748.71 (MB), peak = 1895.62 (MB)
[04/01 15:35:58     83s] #Finish check_net_pin_list step Enter extract
[04/01 15:35:58     83s] #Start init net ripin tree building
[04/01 15:35:58     83s] #Finish init net ripin tree building
[04/01 15:35:58     83s] #Cpu time = 00:00:00
[04/01 15:35:58     83s] #Elapsed time = 00:00:00
[04/01 15:35:58     83s] #Increased memory = 0.07 (MB)
[04/01 15:35:58     83s] #Total memory = 1752.96 (MB)
[04/01 15:35:58     83s] #Peak memory = 1895.62 (MB)
[04/01 15:35:58     83s] #begin processing metal fill model file
[04/01 15:35:58     83s] #end processing metal fill model file
[04/01 15:35:58     83s] ### track-assign external-init starts on Tue Apr  1 15:35:58 2025 with memory = 1752.97 (MB), peak = 1895.62 (MB)
[04/01 15:35:58     83s] ### Time Record (Track Assignment) is installed.
[04/01 15:35:58     83s] ### Time Record (Track Assignment) is uninstalled.
[04/01 15:35:58     83s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:35:58     83s] ### track-assign engine-init starts on Tue Apr  1 15:35:58 2025 with memory = 1752.97 (MB), peak = 1895.62 (MB)
[04/01 15:35:58     83s] ### Time Record (Track Assignment) is installed.
[04/01 15:35:58     83s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:35:58     83s] #
[04/01 15:35:58     83s] #Start Post Track Assignment Wire Spread.
[04/01 15:35:58     84s] #Done with 191 horizontal wires in 1 hboxes and 217 vertical wires in 1 hboxes.
[04/01 15:35:58     84s] #Complete Post Track Assignment Wire Spread.
[04/01 15:35:58     84s] #
[04/01 15:35:58     84s] ### Time Record (Track Assignment) is uninstalled.
[04/01 15:35:58     84s] #Length limit = 200 pitches
[04/01 15:35:58     84s] #opt mode = 2
[04/01 15:35:58     84s] #Finish check_net_pin_list step Fix net pin list
[04/01 15:35:58     84s] #Start generate extraction boxes.
[04/01 15:35:58     84s] #
[04/01 15:35:58     84s] #Extract using 30 x 30 Hboxes
[04/01 15:35:58     84s] #2x2 initial hboxes
[04/01 15:35:58     84s] #Use area based hbox pruning.
[04/01 15:35:58     84s] #0/0 hboxes pruned.
[04/01 15:35:58     84s] #Complete generating extraction boxes.
[04/01 15:35:58     84s] #Extract 1 hboxes with single thread on machine with  Xeon 2.80GHz 36864KB Cache 96CPU...
[04/01 15:35:58     84s] #Process 0 special clock nets for rc extraction
[04/01 15:35:58     84s] #Total 1111 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/01 15:35:58     84s] #Run Statistics for Extraction:
[04/01 15:35:58     84s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:35:58     84s] #   Increased memory =     7.55 (MB), total memory =  1760.67 (MB), peak memory =  1895.62 (MB)
[04/01 15:35:58     84s] #
[04/01 15:35:58     84s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[04/01 15:35:58     84s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.46 (MB), peak = 1895.62 (MB)
[04/01 15:35:58     84s] #RC Statistics: 3330 Res, 2195 Ground Cap, 0 XCap (Edge to Edge)
[04/01 15:35:58     84s] #RC V/H edge ratio: 0.28, Avg V/H Edge Length: 3801.58 (1701), Avg L-Edge Length: 16008.35 (1040)
[04/01 15:35:58     84s] #Register nets and terms for rcdb /tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_KYdT8x.rcdb.d
[04/01 15:35:58     84s] #Finish registering nets and terms for rcdb.
[04/01 15:35:58     84s] #Start writing RC data.
[04/01 15:35:58     84s] #Finish writing RC data
[04/01 15:35:59     84s] #Finish writing rcdb with 5683 nodes, 4572 edges, and 0 xcaps
[04/01 15:35:59     84s] #0 inserted nodes are removed
[04/01 15:35:59     84s] ### track-assign external-init starts on Tue Apr  1 15:35:59 2025 with memory = 1757.80 (MB), peak = 1895.62 (MB)
[04/01 15:35:59     84s] ### Time Record (Track Assignment) is installed.
[04/01 15:35:59     84s] ### Time Record (Track Assignment) is uninstalled.
[04/01 15:35:59     84s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:35:59     84s] ### track-assign engine-init starts on Tue Apr  1 15:35:59 2025 with memory = 1757.80 (MB), peak = 1895.62 (MB)
[04/01 15:35:59     84s] ### Time Record (Track Assignment) is installed.
[04/01 15:35:59     84s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:35:59     84s] #Remove Post Track Assignment Wire Spread
[04/01 15:35:59     84s] ### Time Record (Track Assignment) is uninstalled.
[04/01 15:35:59     84s] Restoring parasitic data from file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_KYdT8x.rcdb.d' ...
[04/01 15:35:59     84s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_KYdT8x.rcdb.d' for reading (mem: 1955.582M)
[04/01 15:35:59     84s] Reading RCDB with compressed RC data.
[04/01 15:35:59     84s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_KYdT8x.rcdb.d' for content verification (mem: 1955.582M)
[04/01 15:35:59     84s] Reading RCDB with compressed RC data.
[04/01 15:35:59     84s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_KYdT8x.rcdb.d': 0 access done (mem: 1955.582M)
[04/01 15:35:59     84s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_KYdT8x.rcdb.d': 0 access done (mem: 1955.582M)
[04/01 15:35:59     84s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1955.582M)
[04/01 15:35:59     84s] Following multi-corner parasitics specified:
[04/01 15:35:59     84s] 	/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_KYdT8x.rcdb.d (rcdb)
[04/01 15:35:59     84s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_KYdT8x.rcdb.d' for reading (mem: 1955.582M)
[04/01 15:35:59     84s] Reading RCDB with compressed RC data.
[04/01 15:35:59     84s] 		Cell MultTop has rcdb /tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_KYdT8x.rcdb.d specified
[04/01 15:35:59     84s] Cell MultTop, hinst 
[04/01 15:35:59     84s] processing rcdb (/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_KYdT8x.rcdb.d) for hinst (top) of cell (MultTop);
[04/01 15:35:59     84s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_KYdT8x.rcdb.d': 0 access done (mem: 1955.582M)
[04/01 15:35:59     84s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1931.582M)
[04/01 15:35:59     84s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/MultTop_43158_19m40r.rcdb.d/MultTop.rcdb.d' for reading (mem: 1931.582M)
[04/01 15:35:59     84s] Reading RCDB with compressed RC data.
[04/01 15:35:59     84s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/MultTop_43158_19m40r.rcdb.d/MultTop.rcdb.d': 0 access done (mem: 1931.582M)
[04/01 15:35:59     84s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=1931.582M)
[04/01 15:35:59     84s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 1931.582M)
[04/01 15:35:59     84s] #
[04/01 15:35:59     84s] #Restore RCDB.
[04/01 15:35:59     84s] ### track-assign external-init starts on Tue Apr  1 15:35:59 2025 with memory = 1757.38 (MB), peak = 1895.62 (MB)
[04/01 15:35:59     84s] ### Time Record (Track Assignment) is installed.
[04/01 15:35:59     84s] ### Time Record (Track Assignment) is uninstalled.
[04/01 15:35:59     84s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:35:59     84s] ### track-assign engine-init starts on Tue Apr  1 15:35:59 2025 with memory = 1757.38 (MB), peak = 1895.62 (MB)
[04/01 15:35:59     84s] ### Time Record (Track Assignment) is installed.
[04/01 15:35:59     84s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:35:59     84s] #Remove Post Track Assignment Wire Spread
[04/01 15:35:59     84s] ### Time Record (Track Assignment) is uninstalled.
[04/01 15:35:59     84s] #
[04/01 15:35:59     84s] #Complete tQuantus RC extraction.
[04/01 15:35:59     84s] #Cpu time = 00:00:17
[04/01 15:35:59     84s] #Elapsed time = 00:00:17
[04/01 15:35:59     84s] #Increased memory = 11.50 (MB)
[04/01 15:35:59     84s] #Total memory = 1756.39 (MB)
[04/01 15:35:59     84s] #Peak memory = 1895.62 (MB)
[04/01 15:35:59     84s] #
[04/01 15:35:59     84s] Un-suppress "**WARN ..." messages.
[04/01 15:35:59     84s] #RC Extraction Completed...
[04/01 15:35:59     84s] ### update_timing starts on Tue Apr  1 15:35:59 2025 with memory = 1756.39 (MB), peak = 1895.62 (MB)
[04/01 15:35:59     84s] ### generate_timing_data starts on Tue Apr  1 15:35:59 2025 with memory = 1746.89 (MB), peak = 1895.62 (MB)
[04/01 15:35:59     84s] #Reporting timing...
[04/01 15:35:59     84s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[04/01 15:35:59     84s] ### report_timing starts on Tue Apr  1 15:35:59 2025 with memory = 1746.89 (MB), peak = 1895.62 (MB)
[04/01 15:36:00     85s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.9 GB
[04/01 15:36:00     85s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1.000, clk period 1.500 (ns)
[04/01 15:36:00     85s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1673.14 (MB), peak = 1895.62 (MB)
[04/01 15:36:00     85s] #Library Standard Delay: 4.40ps
[04/01 15:36:00     85s] #Slack threshold: 0.00ps
[04/01 15:36:00     85s] ### generate_net_cdm_timing starts on Tue Apr  1 15:36:00 2025 with memory = 1673.14 (MB), peak = 1895.62 (MB)
[04/01 15:36:00     85s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/01 15:36:00     85s] #*** Analyzed 0 timing critical paths, and collected 0.
[04/01 15:36:00     85s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1673.14 (MB), peak = 1895.62 (MB)
[04/01 15:36:00     85s] ### Use bna from skp: 0
[04/01 15:36:00     85s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1673.78 (MB), peak = 1895.62 (MB)
[04/01 15:36:00     85s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[04/01 15:36:00     85s] Worst slack reported in the design = 642.800354 (late)
[04/01 15:36:00     85s] *** writeDesignTiming (0:00:00.0) ***
[04/01 15:36:00     85s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1674.05 (MB), peak = 1895.62 (MB)
[04/01 15:36:00     85s] Un-suppress "**WARN ..." messages.
[04/01 15:36:00     85s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.9 GB
[04/01 15:36:00     85s] #Number of victim nets: 0
[04/01 15:36:00     85s] #Number of aggressor nets: 0
[04/01 15:36:00     85s] #Number of weak nets: 0
[04/01 15:36:00     85s] #Number of critical nets: 0
[04/01 15:36:00     85s] #	level 1 [   0.0, -1000.0]: 0 nets
[04/01 15:36:00     85s] #	level 2 [   0.0, -1000.0]: 0 nets
[04/01 15:36:00     85s] #	level 3 [   0.0, -1000.0]: 0 nets
[04/01 15:36:00     85s] #Total number of nets: 1111
[04/01 15:36:00     85s] ### update_timing cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.9 GB
[04/01 15:36:00     85s] ### Time Record (Timing Data Generation) is uninstalled.
[04/01 15:36:00     85s] ### update_timing_after_routing cpu:00:00:17, real:00:00:18, mem:1.6 GB, peak:1.9 GB
[04/01 15:36:00     85s] #Total number of significant detoured timing critical nets is 0
[04/01 15:36:00     85s] #Total number of selected detoured timing critical nets is 0
[04/01 15:36:00     85s] #
[04/01 15:36:00     85s] #----------------------------------------------------
[04/01 15:36:00     85s] # Summary of active signal nets routing constraints
[04/01 15:36:00     85s] #+--------------------------+-----------+
[04/01 15:36:00     85s] #+--------------------------+-----------+
[04/01 15:36:00     85s] #
[04/01 15:36:00     85s] #----------------------------------------------------
[04/01 15:36:00     85s] ### run_free_timing_graph starts on Tue Apr  1 15:36:00 2025 with memory = 1674.07 (MB), peak = 1895.62 (MB)
[04/01 15:36:00     85s] ### Time Record (Timing Data Generation) is installed.
[04/01 15:36:00     85s] ### Time Record (Timing Data Generation) is uninstalled.
[04/01 15:36:00     85s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:36:00     85s] ### run_build_timing_graph starts on Tue Apr  1 15:36:00 2025 with memory = 1751.79 (MB), peak = 1895.62 (MB)
[04/01 15:36:00     85s] ### Time Record (Timing Data Generation) is installed.
[04/01 15:36:00     85s] Current (total cpu=0:01:26, real=0:01:18, peak res=1895.6M, current mem=1748.4M)
[04/01 15:36:00     85s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1759.0M, current mem=1759.0M)
[04/01 15:36:00     85s] Current (total cpu=0:01:26, real=0:01:18, peak res=1895.6M, current mem=1759.0M)
[04/01 15:36:00     85s] Current (total cpu=0:01:26, real=0:01:18, peak res=1895.6M, current mem=1759.0M)
[04/01 15:36:00     86s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1759.3M, current mem=1759.3M)
[04/01 15:36:00     86s] Current (total cpu=0:01:26, real=0:01:18, peak res=1895.6M, current mem=1759.3M)
[04/01 15:36:00     86s] Current (total cpu=0:01:26, real=0:01:18, peak res=1895.6M, current mem=1759.3M)
[04/01 15:36:00     86s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1760.4M, current mem=1760.4M)
[04/01 15:36:00     86s] Current (total cpu=0:01:26, real=0:01:18, peak res=1895.6M, current mem=1760.4M)
[04/01 15:36:00     86s] ### Time Record (Timing Data Generation) is uninstalled.
[04/01 15:36:00     86s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:36:00     86s] ### track-assign external-init starts on Tue Apr  1 15:36:00 2025 with memory = 1760.43 (MB), peak = 1895.62 (MB)
[04/01 15:36:00     86s] ### Time Record (Track Assignment) is installed.
[04/01 15:36:00     86s] ### Time Record (Track Assignment) is uninstalled.
[04/01 15:36:00     86s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:36:00     86s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1760.43 (MB), peak = 1895.62 (MB)
[04/01 15:36:00     86s] #* Importing design timing data...
[04/01 15:36:00     86s] #Number of victim nets: 0
[04/01 15:36:00     86s] #Number of aggressor nets: 0
[04/01 15:36:00     86s] #Number of weak nets: 0
[04/01 15:36:00     86s] #Number of critical nets: 0
[04/01 15:36:00     86s] #	level 1 [   0.0, -1000.0]: 0 nets
[04/01 15:36:00     86s] #	level 2 [   0.0, -1000.0]: 0 nets
[04/01 15:36:00     86s] #	level 3 [   0.0, -1000.0]: 0 nets
[04/01 15:36:00     86s] #Total number of nets: 1111
[04/01 15:36:00     86s] ### track-assign engine-init starts on Tue Apr  1 15:36:00 2025 with memory = 1760.43 (MB), peak = 1895.62 (MB)
[04/01 15:36:00     86s] ### Time Record (Track Assignment) is installed.
[04/01 15:36:00     86s] #
[04/01 15:36:00     86s] #timing driven effort level: 3
[04/01 15:36:00     86s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:36:00     86s] ### track-assign core-engine starts on Tue Apr  1 15:36:00 2025 with memory = 1760.44 (MB), peak = 1895.62 (MB)
[04/01 15:36:00     86s] #Start Track Assignment With Timing Driven.
[04/01 15:36:00     86s] #Done with 43 horizontal wires in 1 hboxes and 32 vertical wires in 1 hboxes.
[04/01 15:36:00     86s] #Done with 3 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/01 15:36:01     86s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/01 15:36:01     86s] #
[04/01 15:36:01     86s] #Track assignment summary:
[04/01 15:36:01     86s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/01 15:36:01     86s] #------------------------------------------------------------------------
[04/01 15:36:01     86s] # M2          3986.86 	  0.06%  	  0.00% 	  0.00%
[04/01 15:36:01     86s] # M3          2919.71 	  0.08%  	  0.00% 	  0.00%
[04/01 15:36:01     86s] # M4          1151.32 	  0.00%  	  0.00% 	  0.00%
[04/01 15:36:01     86s] # M5           534.59 	  0.00%  	  0.00% 	  0.00%
[04/01 15:36:01     86s] # M6            18.78 	  0.00%  	  0.00% 	  0.00%
[04/01 15:36:01     86s] #------------------------------------------------------------------------
[04/01 15:36:01     86s] # All        8611.26  	  0.05% 	  0.00% 	  0.00%
[04/01 15:36:01     86s] #Complete Track Assignment With Timing Driven.
[04/01 15:36:01     86s] #Total wire length = 8468 um.
[04/01 15:36:01     86s] #Total half perimeter of net bounding box = 7915 um.
[04/01 15:36:01     86s] #Total wire length on LAYER M1 = 0 um.
[04/01 15:36:01     86s] #Total wire length on LAYER M2 = 3906 um.
[04/01 15:36:01     86s] #Total wire length on LAYER M3 = 2879 um.
[04/01 15:36:01     86s] #Total wire length on LAYER M4 = 1136 um.
[04/01 15:36:01     86s] #Total wire length on LAYER M5 = 529 um.
[04/01 15:36:01     86s] #Total wire length on LAYER M6 = 19 um.
[04/01 15:36:01     86s] #Total wire length on LAYER M7 = 0 um.
[04/01 15:36:01     86s] #Total wire length on LAYER M8 = 0 um.
[04/01 15:36:01     86s] #Total wire length on LAYER M9 = 0 um.
[04/01 15:36:01     86s] #Total wire length on LAYER Pad = 0 um.
[04/01 15:36:01     86s] #Total number of vias = 5857
[04/01 15:36:01     86s] #Up-Via Summary (total 5857):
[04/01 15:36:01     86s] #           
[04/01 15:36:01     86s] #-----------------------
[04/01 15:36:01     86s] # M1               3285
[04/01 15:36:01     86s] # M2               2097
[04/01 15:36:01     86s] # M3                315
[04/01 15:36:01     86s] # M4                158
[04/01 15:36:01     86s] # M5                  2
[04/01 15:36:01     86s] #-----------------------
[04/01 15:36:01     86s] #                  5857 
[04/01 15:36:01     86s] #
[04/01 15:36:01     86s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:36:01     86s] ### Time Record (Track Assignment) is uninstalled.
[04/01 15:36:01     86s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1760.44 (MB), peak = 1895.62 (MB)
[04/01 15:36:01     86s] #
[04/01 15:36:01     86s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/01 15:36:01     86s] #Cpu time = 00:00:19
[04/01 15:36:01     86s] #Elapsed time = 00:00:19
[04/01 15:36:01     86s] #Increased memory = 26.61 (MB)
[04/01 15:36:01     86s] #Total memory = 1760.45 (MB)
[04/01 15:36:01     86s] #Peak memory = 1895.62 (MB)
[04/01 15:36:01     86s] ### Time Record (Detail Routing) is installed.
[04/01 15:36:01     86s] #Start reading timing information from file .timing_file_43158.tif.gz ...
[04/01 15:36:01     86s] #Read in timing information for 66 ports, 1079 instances from timing file .timing_file_43158.tif.gz.
[04/01 15:36:01     86s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 6 top_pin_layer = 6
[04/01 15:36:01     86s] #
[04/01 15:36:01     86s] #Start Detail Routing..
[04/01 15:36:01     86s] #start initial detail routing ...
[04/01 15:36:01     86s] ### Design has 0 dirty nets, has valid drcs
[04/01 15:36:06     91s] ### Routing stats: routing = 100.00%
[04/01 15:36:06     91s] #   number of violations = 174
[04/01 15:36:06     91s] #
[04/01 15:36:06     91s] #    By Layer and Type :
[04/01 15:36:06     91s] #	         MetSpc   EOLSpc    Short    EolKO      Mar      Enc   Totals
[04/01 15:36:06     91s] #	M1            0        0        0        1        0        0        1
[04/01 15:36:06     91s] #	M2           13        9        1        7        1        0       31
[04/01 15:36:06     91s] #	M3            0        0        1        0        0      139      140
[04/01 15:36:06     91s] #	M4            0        0        0        0        0        0        0
[04/01 15:36:06     91s] #	M5            0        0        0        0        0        2        2
[04/01 15:36:06     91s] #	Totals       13        9        2        8        1      141      174
[04/01 15:36:06     91s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1760.69 (MB), peak = 1895.62 (MB)
[04/01 15:36:06     91s] #start 1st optimization iteration ...
[04/01 15:36:08     93s] ### Routing stats: routing = 100.00%
[04/01 15:36:08     93s] #   number of violations = 117
[04/01 15:36:08     93s] #
[04/01 15:36:08     93s] #    By Layer and Type :
[04/01 15:36:08     93s] #	            Enc   Totals
[04/01 15:36:08     93s] #	M1            0        0
[04/01 15:36:08     93s] #	M2            0        0
[04/01 15:36:08     93s] #	M3          117      117
[04/01 15:36:08     93s] #	Totals      117      117
[04/01 15:36:08     93s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1760.36 (MB), peak = 1895.62 (MB)
[04/01 15:36:08     93s] #start 2nd optimization iteration ...
[04/01 15:36:09     94s] ### Routing stats: routing = 100.00%
[04/01 15:36:09     94s] #   number of violations = 112
[04/01 15:36:09     94s] #
[04/01 15:36:09     94s] #    By Layer and Type :
[04/01 15:36:09     94s] #	            Enc   Totals
[04/01 15:36:09     94s] #	M1            0        0
[04/01 15:36:09     94s] #	M2            0        0
[04/01 15:36:09     94s] #	M3          112      112
[04/01 15:36:09     94s] #	Totals      112      112
[04/01 15:36:09     94s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1760.23 (MB), peak = 1895.62 (MB)
[04/01 15:36:09     94s] #start 3rd optimization iteration ...
[04/01 15:36:10     96s] ### Routing stats: routing = 100.00%
[04/01 15:36:10     96s] #   number of violations = 106
[04/01 15:36:10     96s] #
[04/01 15:36:10     96s] #    By Layer and Type :
[04/01 15:36:10     96s] #	            Enc   Totals
[04/01 15:36:10     96s] #	M1            0        0
[04/01 15:36:10     96s] #	M2            0        0
[04/01 15:36:10     96s] #	M3          106      106
[04/01 15:36:10     96s] #	Totals      106      106
[04/01 15:36:10     96s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1760.12 (MB), peak = 1895.62 (MB)
[04/01 15:36:10     96s] #start 4th optimization iteration ...
[04/01 15:36:12     97s] ### Routing stats: routing = 100.00%
[04/01 15:36:12     97s] #   number of violations = 109
[04/01 15:36:12     97s] #
[04/01 15:36:12     97s] #    By Layer and Type :
[04/01 15:36:12     97s] #	          EolKO      Enc   Totals
[04/01 15:36:12     97s] #	M1            0        0        0
[04/01 15:36:12     97s] #	M2            0        0        0
[04/01 15:36:12     97s] #	M3            0      108      108
[04/01 15:36:12     97s] #	M4            1        0        1
[04/01 15:36:12     97s] #	Totals        1      108      109
[04/01 15:36:12     97s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1760.03 (MB), peak = 1895.62 (MB)
[04/01 15:36:12     97s] #start 5th optimization iteration ...
[04/01 15:36:13     98s] ### Routing stats: routing = 100.00%
[04/01 15:36:13     98s] #   number of violations = 106
[04/01 15:36:13     98s] #
[04/01 15:36:13     98s] #    By Layer and Type :
[04/01 15:36:13     98s] #	            Enc   Totals
[04/01 15:36:13     98s] #	M1            0        0
[04/01 15:36:13     98s] #	M2            0        0
[04/01 15:36:13     98s] #	M3          106      106
[04/01 15:36:13     98s] #	Totals      106      106
[04/01 15:36:13     98s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1760.04 (MB), peak = 1895.62 (MB)
[04/01 15:36:13     98s] #start 6th optimization iteration ...
[04/01 15:36:15    100s] ### Routing stats: routing = 100.00%
[04/01 15:36:15    100s] #   number of violations = 96
[04/01 15:36:15    100s] #
[04/01 15:36:15    100s] #    By Layer and Type :
[04/01 15:36:15    100s] #	            Enc   Totals
[04/01 15:36:15    100s] #	M1            0        0
[04/01 15:36:15    100s] #	M2            0        0
[04/01 15:36:15    100s] #	M3           96       96
[04/01 15:36:15    100s] #	Totals       96       96
[04/01 15:36:15    100s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1760.08 (MB), peak = 1895.62 (MB)
[04/01 15:36:15    100s] #start 7th optimization iteration ...
[04/01 15:36:17    102s] ### Routing stats: routing = 100.00%
[04/01 15:36:17    102s] #   number of violations = 97
[04/01 15:36:17    102s] #
[04/01 15:36:17    102s] #    By Layer and Type :
[04/01 15:36:17    102s] #	         MetSpc   EOLSpc      Enc   Totals
[04/01 15:36:17    102s] #	M1            0        0        0        0
[04/01 15:36:17    102s] #	M2            1        1        0        2
[04/01 15:36:17    102s] #	M3            0        0       95       95
[04/01 15:36:17    102s] #	Totals        1        1       95       97
[04/01 15:36:17    102s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.95 (MB), peak = 1895.62 (MB)
[04/01 15:36:17    102s] #start 8th optimization iteration ...
[04/01 15:36:20    105s] ### Routing stats: routing = 100.00%
[04/01 15:36:20    105s] #   number of violations = 97
[04/01 15:36:20    105s] #
[04/01 15:36:20    105s] #    By Layer and Type :
[04/01 15:36:20    105s] #	            Enc   Totals
[04/01 15:36:20    105s] #	M1            0        0
[04/01 15:36:20    105s] #	M2            0        0
[04/01 15:36:20    105s] #	M3           97       97
[04/01 15:36:20    105s] #	Totals       97       97
[04/01 15:36:20    105s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1760.08 (MB), peak = 1907.42 (MB)
[04/01 15:36:20    105s] #start 9th optimization iteration ...
[04/01 15:36:23    108s] ### Routing stats: routing = 100.00%
[04/01 15:36:23    108s] #   number of violations = 89
[04/01 15:36:23    108s] #
[04/01 15:36:23    108s] #    By Layer and Type :
[04/01 15:36:23    108s] #	            Enc   Totals
[04/01 15:36:23    108s] #	M1            0        0
[04/01 15:36:23    108s] #	M2            0        0
[04/01 15:36:23    108s] #	M3           89       89
[04/01 15:36:23    108s] #	Totals       89       89
[04/01 15:36:23    108s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1760.11 (MB), peak = 1913.96 (MB)
[04/01 15:36:23    108s] #start 10th optimization iteration ...
[04/01 15:36:25    110s] ### Routing stats: routing = 100.00%
[04/01 15:36:25    110s] #   number of violations = 91
[04/01 15:36:25    110s] #
[04/01 15:36:25    110s] #    By Layer and Type :
[04/01 15:36:25    110s] #	            Enc   Totals
[04/01 15:36:25    110s] #	M1            0        0
[04/01 15:36:25    110s] #	M2            0        0
[04/01 15:36:25    110s] #	M3           91       91
[04/01 15:36:25    110s] #	Totals       91       91
[04/01 15:36:25    110s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.73 (MB), peak = 1913.96 (MB)
[04/01 15:36:25    110s] #start 11th optimization iteration ...
[04/01 15:36:26    111s] ### Routing stats: routing = 100.00%
[04/01 15:36:26    111s] #   number of violations = 89
[04/01 15:36:26    111s] #
[04/01 15:36:26    111s] #    By Layer and Type :
[04/01 15:36:26    111s] #	            Enc   Totals
[04/01 15:36:26    111s] #	M1            0        0
[04/01 15:36:26    111s] #	M2            0        0
[04/01 15:36:26    111s] #	M3           89       89
[04/01 15:36:26    111s] #	Totals       89       89
[04/01 15:36:26    111s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.79 (MB), peak = 1913.96 (MB)
[04/01 15:36:26    111s] #start 12th optimization iteration ...
[04/01 15:36:28    113s] ### Routing stats: routing = 100.00%
[04/01 15:36:28    113s] #   number of violations = 84
[04/01 15:36:28    113s] #
[04/01 15:36:28    113s] #    By Layer and Type :
[04/01 15:36:28    113s] #	            Enc   Totals
[04/01 15:36:28    113s] #	M1            0        0
[04/01 15:36:28    113s] #	M2            0        0
[04/01 15:36:28    113s] #	M3           84       84
[04/01 15:36:28    113s] #	Totals       84       84
[04/01 15:36:28    113s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.92 (MB), peak = 1913.96 (MB)
[04/01 15:36:28    113s] #start 13th optimization iteration ...
[04/01 15:36:30    115s] ### Routing stats: routing = 100.00%
[04/01 15:36:30    115s] #   number of violations = 81
[04/01 15:36:30    115s] #
[04/01 15:36:30    115s] #    By Layer and Type :
[04/01 15:36:30    115s] #	            Enc   Totals
[04/01 15:36:30    115s] #	M1            0        0
[04/01 15:36:30    115s] #	M2            0        0
[04/01 15:36:30    115s] #	M3           81       81
[04/01 15:36:30    115s] #	Totals       81       81
[04/01 15:36:30    115s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.68 (MB), peak = 1913.96 (MB)
[04/01 15:36:30    115s] #start 14th optimization iteration ...
[04/01 15:36:32    117s] ### Routing stats: routing = 100.00%
[04/01 15:36:32    117s] #   number of violations = 78
[04/01 15:36:32    117s] #
[04/01 15:36:32    117s] #    By Layer and Type :
[04/01 15:36:32    117s] #	            Enc   Totals
[04/01 15:36:32    117s] #	M1            0        0
[04/01 15:36:32    117s] #	M2            0        0
[04/01 15:36:32    117s] #	M3           78       78
[04/01 15:36:32    117s] #	Totals       78       78
[04/01 15:36:32    117s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.63 (MB), peak = 1913.96 (MB)
[04/01 15:36:32    117s] #start 15th optimization iteration ...
[04/01 15:36:34    119s] ### Routing stats: routing = 100.00%
[04/01 15:36:34    119s] #   number of violations = 80
[04/01 15:36:34    119s] #
[04/01 15:36:34    119s] #    By Layer and Type :
[04/01 15:36:34    119s] #	          EolKO      Enc   Totals
[04/01 15:36:34    119s] #	M1            0        0        0
[04/01 15:36:34    119s] #	M2            0        0        0
[04/01 15:36:34    119s] #	M3            0       79       79
[04/01 15:36:34    119s] #	M4            1        0        1
[04/01 15:36:34    119s] #	Totals        1       79       80
[04/01 15:36:34    119s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.68 (MB), peak = 1913.96 (MB)
[04/01 15:36:34    119s] #start 16th optimization iteration ...
[04/01 15:36:36    121s] ### Routing stats: routing = 100.00%
[04/01 15:36:36    121s] #   number of violations = 79
[04/01 15:36:36    121s] #
[04/01 15:36:36    121s] #    By Layer and Type :
[04/01 15:36:36    121s] #	            Enc   Totals
[04/01 15:36:36    121s] #	M1            0        0
[04/01 15:36:36    121s] #	M2            0        0
[04/01 15:36:36    121s] #	M3           79       79
[04/01 15:36:36    121s] #	Totals       79       79
[04/01 15:36:36    121s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.49 (MB), peak = 1913.96 (MB)
[04/01 15:36:36    121s] #start 17th optimization iteration ...
[04/01 15:36:37    122s] ### Routing stats: routing = 100.00%
[04/01 15:36:37    122s] #   number of violations = 80
[04/01 15:36:37    122s] #
[04/01 15:36:37    122s] #    By Layer and Type :
[04/01 15:36:37    122s] #	            Enc   Totals
[04/01 15:36:37    122s] #	M1            0        0
[04/01 15:36:37    122s] #	M2            0        0
[04/01 15:36:37    122s] #	M3           80       80
[04/01 15:36:37    122s] #	Totals       80       80
[04/01 15:36:37    122s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.24 (MB), peak = 1913.96 (MB)
[04/01 15:36:37    122s] #start 18th optimization iteration ...
[04/01 15:36:39    124s] ### Routing stats: routing = 100.00%
[04/01 15:36:39    124s] #   number of violations = 80
[04/01 15:36:39    124s] #
[04/01 15:36:39    124s] #    By Layer and Type :
[04/01 15:36:39    124s] #	            Enc   Totals
[04/01 15:36:39    124s] #	M1            0        0
[04/01 15:36:39    124s] #	M2            0        0
[04/01 15:36:39    124s] #	M3           80       80
[04/01 15:36:39    124s] #	Totals       80       80
[04/01 15:36:39    124s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.70 (MB), peak = 1913.96 (MB)
[04/01 15:36:39    124s] #start 19th optimization iteration ...
[04/01 15:36:41    126s] ### Routing stats: routing = 100.00%
[04/01 15:36:41    126s] #   number of violations = 80
[04/01 15:36:41    126s] #
[04/01 15:36:41    126s] #    By Layer and Type :
[04/01 15:36:41    126s] #	            Enc   Totals
[04/01 15:36:41    126s] #	M1            0        0
[04/01 15:36:41    126s] #	M2            0        0
[04/01 15:36:41    126s] #	M3           80       80
[04/01 15:36:41    126s] #	Totals       80       80
[04/01 15:36:41    126s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.21 (MB), peak = 1913.96 (MB)
[04/01 15:36:41    126s] #start 20th optimization iteration ...
[04/01 15:36:43    128s] ### Routing stats: routing = 100.00%
[04/01 15:36:43    128s] #   number of violations = 80
[04/01 15:36:43    128s] #
[04/01 15:36:43    128s] #    By Layer and Type :
[04/01 15:36:43    128s] #	            Enc   Totals
[04/01 15:36:43    128s] #	M1            0        0
[04/01 15:36:43    128s] #	M2            0        0
[04/01 15:36:43    128s] #	M3           80       80
[04/01 15:36:43    128s] #	Totals       80       80
[04/01 15:36:43    128s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.07 (MB), peak = 1913.96 (MB)
[04/01 15:36:43    128s] #start 21th optimization iteration ...
[04/01 15:36:45    130s] ### Routing stats: routing = 100.00%
[04/01 15:36:45    130s] #   number of violations = 75
[04/01 15:36:45    130s] #
[04/01 15:36:45    130s] #    By Layer and Type :
[04/01 15:36:45    130s] #	            Enc   Totals
[04/01 15:36:45    130s] #	M1            0        0
[04/01 15:36:45    130s] #	M2            0        0
[04/01 15:36:45    130s] #	M3           75       75
[04/01 15:36:45    130s] #	Totals       75       75
[04/01 15:36:45    130s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1759.32 (MB), peak = 1948.65 (MB)
[04/01 15:36:45    130s] #start 22th optimization iteration ...
[04/01 15:36:47    132s] ### Routing stats: routing = 100.00%
[04/01 15:36:47    132s] #   number of violations = 76
[04/01 15:36:47    132s] #
[04/01 15:36:47    132s] #    By Layer and Type :
[04/01 15:36:47    132s] #	            Enc   Totals
[04/01 15:36:47    132s] #	M1            0        0
[04/01 15:36:47    132s] #	M2            0        0
[04/01 15:36:47    132s] #	M3           76       76
[04/01 15:36:47    132s] #	Totals       76       76
[04/01 15:36:47    132s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.25 (MB), peak = 1948.65 (MB)
[04/01 15:36:47    132s] #start 23th optimization iteration ...
[04/01 15:36:49    134s] ### Routing stats: routing = 100.00%
[04/01 15:36:49    134s] #   number of violations = 75
[04/01 15:36:49    134s] #
[04/01 15:36:49    134s] #    By Layer and Type :
[04/01 15:36:49    134s] #	            Enc   Totals
[04/01 15:36:49    134s] #	M1            0        0
[04/01 15:36:49    134s] #	M2            0        0
[04/01 15:36:49    134s] #	M3           75       75
[04/01 15:36:49    134s] #	Totals       75       75
[04/01 15:36:49    134s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.82 (MB), peak = 1948.65 (MB)
[04/01 15:36:49    134s] #start 24th optimization iteration ...
[04/01 15:36:51    136s] ### Routing stats: routing = 100.00%
[04/01 15:36:51    136s] #   number of violations = 74
[04/01 15:36:51    136s] #
[04/01 15:36:51    136s] #    By Layer and Type :
[04/01 15:36:51    136s] #	            Enc   Totals
[04/01 15:36:51    136s] #	M1            0        0
[04/01 15:36:51    136s] #	M2            0        0
[04/01 15:36:51    136s] #	M3           74       74
[04/01 15:36:51    136s] #	Totals       74       74
[04/01 15:36:51    136s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1760.35 (MB), peak = 1948.65 (MB)
[04/01 15:36:51    136s] #start 25th optimization iteration ...
[04/01 15:36:53    138s] ### Routing stats: routing = 100.00%
[04/01 15:36:53    138s] #   number of violations = 73
[04/01 15:36:53    138s] #
[04/01 15:36:53    138s] #    By Layer and Type :
[04/01 15:36:53    138s] #	            Enc   Totals
[04/01 15:36:53    138s] #	M1            0        0
[04/01 15:36:53    138s] #	M2            0        0
[04/01 15:36:53    138s] #	M3           73       73
[04/01 15:36:53    138s] #	Totals       73       73
[04/01 15:36:53    138s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.34 (MB), peak = 1948.65 (MB)
[04/01 15:36:53    138s] #start 26th optimization iteration ...
[04/01 15:36:55    140s] ### Routing stats: routing = 100.00%
[04/01 15:36:55    140s] #   number of violations = 74
[04/01 15:36:55    140s] #
[04/01 15:36:55    140s] #    By Layer and Type :
[04/01 15:36:55    140s] #	            Enc   Totals
[04/01 15:36:55    140s] #	M1            0        0
[04/01 15:36:55    140s] #	M2            0        0
[04/01 15:36:55    140s] #	M3           74       74
[04/01 15:36:55    140s] #	Totals       74       74
[04/01 15:36:55    140s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1760.67 (MB), peak = 1948.65 (MB)
[04/01 15:36:55    140s] #start 27th optimization iteration ...
[04/01 15:36:57    142s] ### Routing stats: routing = 100.00%
[04/01 15:36:57    142s] #   number of violations = 70
[04/01 15:36:57    142s] #
[04/01 15:36:57    142s] #    By Layer and Type :
[04/01 15:36:57    142s] #	            Enc   Totals
[04/01 15:36:57    142s] #	M1            0        0
[04/01 15:36:57    142s] #	M2            0        0
[04/01 15:36:57    142s] #	M3           70       70
[04/01 15:36:57    142s] #	Totals       70       70
[04/01 15:36:57    142s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.32 (MB), peak = 1948.65 (MB)
[04/01 15:36:57    142s] #start 28th optimization iteration ...
[04/01 15:36:59    144s] ### Routing stats: routing = 100.00%
[04/01 15:36:59    144s] #   number of violations = 69
[04/01 15:36:59    144s] #
[04/01 15:36:59    144s] #    By Layer and Type :
[04/01 15:36:59    144s] #	            Enc   Totals
[04/01 15:36:59    144s] #	M1            0        0
[04/01 15:36:59    144s] #	M2            0        0
[04/01 15:36:59    144s] #	M3           69       69
[04/01 15:36:59    144s] #	Totals       69       69
[04/01 15:36:59    144s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.14 (MB), peak = 1948.65 (MB)
[04/01 15:36:59    144s] #start 29th optimization iteration ...
[04/01 15:37:01    146s] ### Routing stats: routing = 100.00%
[04/01 15:37:01    146s] #   number of violations = 70
[04/01 15:37:01    146s] #
[04/01 15:37:01    146s] #    By Layer and Type :
[04/01 15:37:01    146s] #	            Enc   Totals
[04/01 15:37:01    146s] #	M1            0        0
[04/01 15:37:01    146s] #	M2            0        0
[04/01 15:37:01    146s] #	M3           70       70
[04/01 15:37:01    146s] #	Totals       70       70
[04/01 15:37:01    146s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1760.71 (MB), peak = 1948.65 (MB)
[04/01 15:37:01    146s] #start 30th optimization iteration ...
[04/01 15:37:03    148s] ### Routing stats: routing = 100.00%
[04/01 15:37:03    148s] #   number of violations = 68
[04/01 15:37:03    148s] #
[04/01 15:37:03    148s] #    By Layer and Type :
[04/01 15:37:03    148s] #	            Enc   Totals
[04/01 15:37:03    148s] #	M1            0        0
[04/01 15:37:03    148s] #	M2            0        0
[04/01 15:37:03    148s] #	M3           68       68
[04/01 15:37:03    148s] #	Totals       68       68
[04/01 15:37:03    148s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1760.32 (MB), peak = 1948.65 (MB)
[04/01 15:37:03    148s] #start 31th optimization iteration ...
[04/01 15:37:05    151s] ### Routing stats: routing = 100.00%
[04/01 15:37:05    151s] #   number of violations = 69
[04/01 15:37:05    151s] #
[04/01 15:37:05    151s] #    By Layer and Type :
[04/01 15:37:05    151s] #	            Enc   Totals
[04/01 15:37:05    151s] #	M1            0        0
[04/01 15:37:05    151s] #	M2            0        0
[04/01 15:37:05    151s] #	M3           69       69
[04/01 15:37:05    151s] #	Totals       69       69
[04/01 15:37:05    151s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1759.09 (MB), peak = 1948.65 (MB)
[04/01 15:37:05    151s] #start 32th optimization iteration ...
[04/01 15:37:08    153s] ### Routing stats: routing = 100.00%
[04/01 15:37:08    153s] #   number of violations = 67
[04/01 15:37:08    153s] #
[04/01 15:37:08    153s] #    By Layer and Type :
[04/01 15:37:08    153s] #	            Enc   Totals
[04/01 15:37:08    153s] #	M1            0        0
[04/01 15:37:08    153s] #	M2            0        0
[04/01 15:37:08    153s] #	M3           67       67
[04/01 15:37:08    153s] #	Totals       67       67
[04/01 15:37:08    153s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1758.71 (MB), peak = 1948.65 (MB)
[04/01 15:37:08    153s] #start 33th optimization iteration ...
[04/01 15:37:11    156s] ### Routing stats: routing = 100.00%
[04/01 15:37:11    156s] #   number of violations = 67
[04/01 15:37:11    156s] #
[04/01 15:37:11    156s] #    By Layer and Type :
[04/01 15:37:11    156s] #	            Enc   Totals
[04/01 15:37:11    156s] #	M1            0        0
[04/01 15:37:11    156s] #	M2            0        0
[04/01 15:37:11    156s] #	M3           67       67
[04/01 15:37:11    156s] #	Totals       67       67
[04/01 15:37:11    156s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1760.68 (MB), peak = 1948.65 (MB)
[04/01 15:37:11    156s] #start 34th optimization iteration ...
[04/01 15:37:14    159s] ### Routing stats: routing = 100.00%
[04/01 15:37:14    159s] #   number of violations = 67
[04/01 15:37:14    159s] #
[04/01 15:37:14    159s] #    By Layer and Type :
[04/01 15:37:14    159s] #	            Enc   Totals
[04/01 15:37:14    159s] #	M1            0        0
[04/01 15:37:14    159s] #	M2            0        0
[04/01 15:37:14    159s] #	M3           67       67
[04/01 15:37:14    159s] #	Totals       67       67
[04/01 15:37:14    159s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1760.48 (MB), peak = 1948.65 (MB)
[04/01 15:37:14    159s] #start 35th optimization iteration ...
[04/01 15:37:17    162s] ### Routing stats: routing = 100.00%
[04/01 15:37:17    162s] #   number of violations = 68
[04/01 15:37:17    162s] #
[04/01 15:37:17    162s] #    By Layer and Type :
[04/01 15:37:17    162s] #	            Enc   Totals
[04/01 15:37:17    162s] #	M1            0        0
[04/01 15:37:17    162s] #	M2            0        0
[04/01 15:37:17    162s] #	M3           68       68
[04/01 15:37:17    162s] #	Totals       68       68
[04/01 15:37:17    162s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1760.38 (MB), peak = 1948.65 (MB)
[04/01 15:37:17    162s] #start 36th optimization iteration ...
[04/01 15:37:21    166s] ### Routing stats: routing = 100.00%
[04/01 15:37:21    166s] #   number of violations = 68
[04/01 15:37:21    166s] #
[04/01 15:37:21    166s] #    By Layer and Type :
[04/01 15:37:21    166s] #	            Enc   Totals
[04/01 15:37:21    166s] #	M1            0        0
[04/01 15:37:21    166s] #	M2            0        0
[04/01 15:37:21    166s] #	M3           68       68
[04/01 15:37:21    166s] #	Totals       68       68
[04/01 15:37:21    166s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1758.65 (MB), peak = 1948.65 (MB)
[04/01 15:37:21    166s] #start 37th optimization iteration ...
[04/01 15:37:27    172s] ### Routing stats: routing = 100.00%
[04/01 15:37:27    172s] #   number of violations = 66
[04/01 15:37:27    172s] #
[04/01 15:37:27    172s] #    By Layer and Type :
[04/01 15:37:27    172s] #	            Enc   Totals
[04/01 15:37:27    172s] #	M1            0        0
[04/01 15:37:27    172s] #	M2            0        0
[04/01 15:37:27    172s] #	M3           66       66
[04/01 15:37:27    172s] #	Totals       66       66
[04/01 15:37:27    172s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1759.87 (MB), peak = 1948.65 (MB)
[04/01 15:37:27    172s] #start 38th optimization iteration ...
[04/01 15:37:35    180s] ### Routing stats: routing = 100.00%
[04/01 15:37:35    180s] #   number of violations = 65
[04/01 15:37:35    180s] #
[04/01 15:37:35    180s] #    By Layer and Type :
[04/01 15:37:35    180s] #	            Enc   Totals
[04/01 15:37:35    180s] #	M1            0        0
[04/01 15:37:35    180s] #	M2            0        0
[04/01 15:37:35    180s] #	M3           65       65
[04/01 15:37:35    180s] #	Totals       65       65
[04/01 15:37:35    180s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1759.78 (MB), peak = 1948.65 (MB)
[04/01 15:37:35    180s] #start 39th optimization iteration ...
[04/01 15:37:43    188s] ### Routing stats: routing = 100.00%
[04/01 15:37:43    188s] #   number of violations = 64
[04/01 15:37:43    188s] #
[04/01 15:37:43    188s] #    By Layer and Type :
[04/01 15:37:43    188s] #	            Enc   Totals
[04/01 15:37:43    188s] #	M1            0        0
[04/01 15:37:43    188s] #	M2            0        0
[04/01 15:37:43    188s] #	M3           64       64
[04/01 15:37:43    188s] #	Totals       64       64
[04/01 15:37:43    188s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1758.57 (MB), peak = 1948.65 (MB)
[04/01 15:37:43    188s] #start 40th optimization iteration ...
[04/01 15:37:52    197s] ### Routing stats: routing = 100.00%
[04/01 15:37:52    197s] #   number of violations = 63
[04/01 15:37:52    197s] #
[04/01 15:37:52    197s] #    By Layer and Type :
[04/01 15:37:52    197s] #	            Enc   Totals
[04/01 15:37:52    197s] #	M1            0        0
[04/01 15:37:52    197s] #	M2            0        0
[04/01 15:37:52    197s] #	M3           63       63
[04/01 15:37:52    197s] #	Totals       63       63
[04/01 15:37:52    197s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1758.45 (MB), peak = 1948.65 (MB)
[04/01 15:37:52    197s] #Complete Detail Routing.
[04/01 15:37:52    197s] #Total wire length = 8551 um.
[04/01 15:37:52    197s] #Total half perimeter of net bounding box = 7915 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M1 = 0 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M2 = 4587 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M3 = 3482 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M4 = 203 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M5 = 279 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M6 = 0 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M7 = 0 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M8 = 0 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M9 = 0 um.
[04/01 15:37:52    197s] #Total wire length on LAYER Pad = 0 um.
[04/01 15:37:52    197s] #Total number of vias = 8189
[04/01 15:37:52    197s] #Up-Via Summary (total 8189):
[04/01 15:37:52    197s] #           
[04/01 15:37:52    197s] #-----------------------
[04/01 15:37:52    197s] # M1               3592
[04/01 15:37:52    197s] # M2               4380
[04/01 15:37:52    197s] # M3                 63
[04/01 15:37:52    197s] # M4                154
[04/01 15:37:52    197s] #-----------------------
[04/01 15:37:52    197s] #                  8189 
[04/01 15:37:52    197s] #
[04/01 15:37:52    197s] #Total number of DRC violations = 63
[04/01 15:37:52    197s] #Total number of violations on LAYER M1 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M2 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M3 = 63
[04/01 15:37:52    197s] #Total number of violations on LAYER M4 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M5 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M6 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M7 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M8 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M9 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER Pad = 0
[04/01 15:37:52    197s] ### Time Record (Detail Routing) is uninstalled.
[04/01 15:37:52    197s] #Cpu time = 00:01:51
[04/01 15:37:52    197s] #Elapsed time = 00:01:51
[04/01 15:37:52    197s] #Increased memory = -1.99 (MB)
[04/01 15:37:52    197s] #Total memory = 1758.46 (MB)
[04/01 15:37:52    197s] #Peak memory = 1948.65 (MB)
[04/01 15:37:52    197s] ### Time Record (Post Route Wire Spreading) is installed.
[04/01 15:37:52    197s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 6 top_pin_layer = 6
[04/01 15:37:52    197s] #
[04/01 15:37:52    197s] #Start Post Route wire spreading..
[04/01 15:37:52    197s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 6 top_pin_layer = 6
[04/01 15:37:52    197s] #
[04/01 15:37:52    197s] #Start DRC checking..
[04/01 15:37:52    197s] #   number of violations = 62
[04/01 15:37:52    197s] #
[04/01 15:37:52    197s] #    By Layer and Type :
[04/01 15:37:52    197s] #	            Enc   Totals
[04/01 15:37:52    197s] #	M1            0        0
[04/01 15:37:52    197s] #	M2            0        0
[04/01 15:37:52    197s] #	M3           62       62
[04/01 15:37:52    197s] #	Totals       62       62
[04/01 15:37:52    197s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1761.21 (MB), peak = 1948.65 (MB)
[04/01 15:37:52    197s] #CELL_VIEW MultTop,init has 62 DRC violations
[04/01 15:37:52    197s] #Total number of DRC violations = 62
[04/01 15:37:52    197s] #Total number of violations on LAYER M1 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M2 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M3 = 62
[04/01 15:37:52    197s] #Total number of violations on LAYER M4 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M5 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M6 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M7 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M8 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER M9 = 0
[04/01 15:37:52    197s] #Total number of violations on LAYER Pad = 0
[04/01 15:37:52    197s] #
[04/01 15:37:52    197s] #Start data preparation for wire spreading...
[04/01 15:37:52    197s] #
[04/01 15:37:52    197s] #Data preparation is done on Tue Apr  1 15:37:52 2025
[04/01 15:37:52    197s] #
[04/01 15:37:52    197s] ### track-assign engine-init starts on Tue Apr  1 15:37:52 2025 with memory = 1761.21 (MB), peak = 1948.65 (MB)
[04/01 15:37:52    197s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:37:52    197s] #
[04/01 15:37:52    197s] #Start Post Route Wire Spread.
[04/01 15:37:52    197s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[04/01 15:37:52    197s] #Complete Post Route Wire Spread.
[04/01 15:37:52    197s] #
[04/01 15:37:52    197s] #Total wire length = 8551 um.
[04/01 15:37:52    197s] #Total half perimeter of net bounding box = 7915 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M1 = 0 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M2 = 4587 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M3 = 3482 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M4 = 203 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M5 = 279 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M6 = 0 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M7 = 0 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M8 = 0 um.
[04/01 15:37:52    197s] #Total wire length on LAYER M9 = 0 um.
[04/01 15:37:52    197s] #Total wire length on LAYER Pad = 0 um.
[04/01 15:37:52    197s] #Total number of vias = 8189
[04/01 15:37:52    197s] #Up-Via Summary (total 8189):
[04/01 15:37:52    197s] #           
[04/01 15:37:52    197s] #-----------------------
[04/01 15:37:52    197s] # M1               3592
[04/01 15:37:52    197s] # M2               4380
[04/01 15:37:52    197s] # M3                 63
[04/01 15:37:52    197s] # M4                154
[04/01 15:37:52    197s] #-----------------------
[04/01 15:37:52    197s] #                  8189 
[04/01 15:37:52    197s] #
[04/01 15:37:52    197s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 6 top_pin_layer = 6
[04/01 15:37:52    197s] #
[04/01 15:37:52    197s] #Start DRC checking..
[04/01 15:37:53    198s] #   number of violations = 62
[04/01 15:37:53    198s] #
[04/01 15:37:53    198s] #    By Layer and Type :
[04/01 15:37:53    198s] #	            Enc   Totals
[04/01 15:37:53    198s] #	M1            0        0
[04/01 15:37:53    198s] #	M2            0        0
[04/01 15:37:53    198s] #	M3           62       62
[04/01 15:37:53    198s] #	Totals       62       62
[04/01 15:37:53    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1761.22 (MB), peak = 1948.65 (MB)
[04/01 15:37:53    198s] #CELL_VIEW MultTop,init has 62 DRC violations
[04/01 15:37:53    198s] #Total number of DRC violations = 62
[04/01 15:37:53    198s] #Total number of violations on LAYER M1 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M2 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M3 = 62
[04/01 15:37:53    198s] #Total number of violations on LAYER M4 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M5 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M6 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M7 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M8 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M9 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER Pad = 0
[04/01 15:37:53    198s] #   number of violations = 62
[04/01 15:37:53    198s] #
[04/01 15:37:53    198s] #    By Layer and Type :
[04/01 15:37:53    198s] #	            Enc   Totals
[04/01 15:37:53    198s] #	M1            0        0
[04/01 15:37:53    198s] #	M2            0        0
[04/01 15:37:53    198s] #	M3           62       62
[04/01 15:37:53    198s] #	Totals       62       62
[04/01 15:37:53    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1761.22 (MB), peak = 1948.65 (MB)
[04/01 15:37:53    198s] #CELL_VIEW MultTop,init has 62 DRC violations
[04/01 15:37:53    198s] #Total number of DRC violations = 62
[04/01 15:37:53    198s] #Total number of violations on LAYER M1 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M2 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M3 = 62
[04/01 15:37:53    198s] #Total number of violations on LAYER M4 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M5 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M6 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M7 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M8 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER M9 = 0
[04/01 15:37:53    198s] #Total number of violations on LAYER Pad = 0
[04/01 15:37:53    198s] #Post Route wire spread is done.
[04/01 15:37:53    198s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/01 15:37:53    198s] #Total wire length = 8551 um.
[04/01 15:37:53    198s] #Total half perimeter of net bounding box = 7915 um.
[04/01 15:37:53    198s] #Total wire length on LAYER M1 = 0 um.
[04/01 15:37:53    198s] #Total wire length on LAYER M2 = 4587 um.
[04/01 15:37:53    198s] #Total wire length on LAYER M3 = 3482 um.
[04/01 15:37:53    198s] #Total wire length on LAYER M4 = 203 um.
[04/01 15:37:53    198s] #Total wire length on LAYER M5 = 279 um.
[04/01 15:37:53    198s] #Total wire length on LAYER M6 = 0 um.
[04/01 15:37:53    198s] #Total wire length on LAYER M7 = 0 um.
[04/01 15:37:53    198s] #Total wire length on LAYER M8 = 0 um.
[04/01 15:37:53    198s] #Total wire length on LAYER M9 = 0 um.
[04/01 15:37:53    198s] #Total wire length on LAYER Pad = 0 um.
[04/01 15:37:53    198s] #Total number of vias = 8189
[04/01 15:37:53    198s] #Up-Via Summary (total 8189):
[04/01 15:37:53    198s] #           
[04/01 15:37:53    198s] #-----------------------
[04/01 15:37:53    198s] # M1               3592
[04/01 15:37:53    198s] # M2               4380
[04/01 15:37:53    198s] # M3                 63
[04/01 15:37:53    198s] # M4                154
[04/01 15:37:53    198s] #-----------------------
[04/01 15:37:53    198s] #                  8189 
[04/01 15:37:53    198s] #
[04/01 15:37:53    198s] #detailRoute Statistics:
[04/01 15:37:53    198s] #Cpu time = 00:01:52
[04/01 15:37:53    198s] #Elapsed time = 00:01:52
[04/01 15:37:53    198s] #Increased memory = 0.84 (MB)
[04/01 15:37:53    198s] #Total memory = 1761.29 (MB)
[04/01 15:37:53    198s] #Peak memory = 1948.65 (MB)
[04/01 15:37:53    198s] ### global_detail_route design signature (117): route=1314943398 flt_obj=0 vio=1442858079 shield_wire=1
[04/01 15:37:53    198s] ### Time Record (DB Export) is installed.
[04/01 15:37:53    198s] ### export design design signature (118): route=1314943398 fixed_route=613530932 flt_obj=0 vio=1442858079 swire=282492057 shield_wire=1 net_attr=1284785345 dirty_area=0 del_dirty_area=0 cell=298149152 placement=1667302373 pin_access=1978432783 inst_pattern=1
[04/01 15:37:53    198s] #	no debugging net set
[04/01 15:37:53    198s] ### Time Record (DB Export) is uninstalled.
[04/01 15:37:53    198s] ### Time Record (Post Callback) is installed.
[04/01 15:37:53    198s] ### Time Record (Post Callback) is uninstalled.
[04/01 15:37:53    198s] #
[04/01 15:37:53    198s] #globalDetailRoute statistics:
[04/01 15:37:53    198s] #Cpu time = 00:02:13
[04/01 15:37:53    198s] #Elapsed time = 00:02:13
[04/01 15:37:53    198s] #Increased memory = 70.45 (MB)
[04/01 15:37:53    198s] #Total memory = 1763.86 (MB)
[04/01 15:37:53    198s] #Peak memory = 1948.65 (MB)
[04/01 15:37:53    198s] #Number of warnings = 9
[04/01 15:37:53    198s] #Total number of warnings = 14
[04/01 15:37:53    198s] #Number of fails = 0
[04/01 15:37:53    198s] #Total number of fails = 0
[04/01 15:37:53    198s] #Complete globalDetailRoute on Tue Apr  1 15:37:53 2025
[04/01 15:37:53    198s] #
[04/01 15:37:53    198s] ### import design signature (119): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1978432783 inst_pattern=1
[04/01 15:37:53    198s] ### Time Record (globalDetailRoute) is uninstalled.
[04/01 15:37:53    198s] % End globalDetailRoute (date=04/01 15:37:53, total cpu=0:02:13, real=0:02:14, peak res=1948.6M, current mem=1762.0M)
[04/01 15:37:53    198s] #Default setup view is reset to setup_view.
[04/01 15:37:53    198s] #Default setup view is reset to setup_view.
[04/01 15:37:53    198s] AAE_INFO: Post Route call back at the end of routeDesign
[04/01 15:37:53    198s] #routeDesign: cpu time = 00:02:13, elapsed time = 00:02:14, memory = 1752.37 (MB), peak = 1948.65 (MB)
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] *** Summary of all messages that are not suppressed in this session:
[04/01 15:37:53    198s] Severity  ID               Count  Summary                                  
[04/01 15:37:53    198s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/01 15:37:53    198s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[04/01 15:37:53    198s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[04/01 15:37:53    198s] WARNING   TCLCMD-1403          1  '%s'                                     
[04/01 15:37:53    198s] *** Message Summary: 6 warning(s), 0 error(s)
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] ### Time Record (routeDesign) is uninstalled.
[04/01 15:37:53    198s] ### 
[04/01 15:37:53    198s] ###   Scalability Statistics
[04/01 15:37:53    198s] ### 
[04/01 15:37:53    198s] ### --------------------------------+----------------+----------------+----------------+
[04/01 15:37:53    198s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/01 15:37:53    198s] ### --------------------------------+----------------+----------------+----------------+
[04/01 15:37:53    198s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/01 15:37:53    198s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/01 15:37:53    198s] ###   Timing Data Generation        |        00:00:20|        00:00:20|             1.0|
[04/01 15:37:53    198s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/01 15:37:53    198s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/01 15:37:53    198s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/01 15:37:53    198s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/01 15:37:53    198s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/01 15:37:53    198s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/01 15:37:53    198s] ###   Detail Routing                |        00:01:51|        00:01:51|             1.0|
[04/01 15:37:53    198s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[04/01 15:37:53    198s] ###   Entire Command                |        00:02:13|        00:02:14|             1.0|
[04/01 15:37:53    198s] ### --------------------------------+----------------+----------------+----------------+
[04/01 15:37:53    198s] ### 
[04/01 15:37:53    198s] #% End routeDesign (date=04/01 15:37:53, total cpu=0:02:13, real=0:02:14, peak res=1948.6M, current mem=1752.4M)
[04/01 15:37:53    198s] <CMD> optDesign -postRoute -setup
[04/01 15:37:53    198s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1752.4M, totSessionCpu=0:03:18 **
[04/01 15:37:53    198s] *** optDesign #1 [begin] : totSession cpu/real = 0:03:18.3/0:03:10.6 (1.0), mem = 1899.0M
[04/01 15:37:53    198s] Info: 1 threads available for lower-level modules during optimization.
[04/01 15:37:53    198s] GigaOpt running with 1 threads.
[04/01 15:37:53    198s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:18.3/0:03:10.6 (1.0), mem = 1899.0M
[04/01 15:37:53    198s] **INFO: User settings:
[04/01 15:37:53    198s] setNanoRouteMode -drouteEndIteration                            40
[04/01 15:37:53    198s] setNanoRouteMode -drouteFixAntenna                              true
[04/01 15:37:53    198s] setNanoRouteMode -drouteMinSlackForWireOptimization             0.1
[04/01 15:37:53    198s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[04/01 15:37:53    198s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[04/01 15:37:53    198s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[04/01 15:37:53    198s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/01 15:37:53    198s] setNanoRouteMode -grouteExpTdStdDelay                           4.4
[04/01 15:37:53    198s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[04/01 15:37:53    198s] setNanoRouteMode -timingEngine                                  .timing_file_43158.tif.gz
[04/01 15:37:53    198s] setDesignMode -bottomRoutingLayer                               2
[04/01 15:37:53    198s] setDesignMode -topRoutingLayer                                  6
[04/01 15:37:53    198s] setExtractRCMode -engine                                        preRoute
[04/01 15:37:53    198s] setDelayCalMode -enable_high_fanout                             true
[04/01 15:37:53    198s] setDelayCalMode -engine                                         aae
[04/01 15:37:53    198s] setDelayCalMode -ignoreNetLoad                                  false
[04/01 15:37:53    198s] setDelayCalMode -SIAware                                        true
[04/01 15:37:53    198s] setDelayCalMode -socv_accuracy_mode                             low
[04/01 15:37:53    198s] setOptMode -activeHoldViews                                     { hold_view }
[04/01 15:37:53    198s] setOptMode -activeSetupViews                                    { setup_view }
[04/01 15:37:53    198s] setOptMode -autoSetupViews                                      { setup_view}
[04/01 15:37:53    198s] setOptMode -autoTDGRSetupViews                                  { setup_view}
[04/01 15:37:53    198s] setOptMode -drcMargin                                           0
[04/01 15:37:53    198s] setOptMode -fixDrc                                              true
[04/01 15:37:53    198s] setOptMode -ignorePathGroupsForHold                             {inp2reg reg2out reg2out feedthr}
[04/01 15:37:53    198s] setOptMode -optimizeFF                                          true
[04/01 15:37:53    198s] setOptMode -setupTargetSlack                                    0
[04/01 15:37:53    198s] setSIMode -separate_delta_delay_on_data                         true
[04/01 15:37:53    198s] setPlaceMode -enableDbSaveAreaPadding                           true
[04/01 15:37:53    198s] setPlaceMode -place_detail_activity_power_driven                false
[04/01 15:37:53    198s] setPlaceMode -place_detail_eco_max_distance                     10
[04/01 15:37:53    198s] setPlaceMode -place_detail_eco_priority_insts                   fixed
[04/01 15:37:53    198s] setPlaceMode -place_detail_legalization_inst_gap                0
[04/01 15:37:53    198s] setPlaceMode -place_detail_wire_length_opt_effort               high
[04/01 15:37:53    198s] setPlaceMode -place_global_activity_power_driven                false
[04/01 15:37:53    198s] setPlaceMode -place_global_activity_power_driven_effort         high
[04/01 15:37:53    198s] setPlaceMode -place_global_auto_blockage_in_channel             soft
[04/01 15:37:53    198s] setPlaceMode -place_global_clock_gate_aware                     true
[04/01 15:37:53    198s] setPlaceMode -place_global_clock_power_driven                   true
[04/01 15:37:53    198s] setPlaceMode -place_global_clock_power_driven_effort            low
[04/01 15:37:53    198s] setPlaceMode -place_global_cong_effort                          low
[04/01 15:37:53    198s] setPlaceMode -place_global_ignore_scan                          true
[04/01 15:37:53    198s] setPlaceMode -place_global_max_density                          -1
[04/01 15:37:53    198s] setPlaceMode -place_global_place_io_pins                        true
[04/01 15:37:53    198s] setPlaceMode -place_global_timing_effort                        high
[04/01 15:37:53    198s] setPlaceMode -place_global_uniform_density                      true
[04/01 15:37:53    198s] setAnalysisMode -analysisType                                   onChipVariation
[04/01 15:37:53    198s] setAnalysisMode -checkType                                      setup
[04/01 15:37:53    198s] setAnalysisMode -clkSrcPath                                     false
[04/01 15:37:53    198s] setAnalysisMode -clockPropagation                               forcedIdeal
[04/01 15:37:53    198s] setAnalysisMode -usefulSkew                                     true
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/01 15:37:53    198s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/01 15:37:53    198s] Need call spDPlaceInit before registerPrioInstLoc.
[04/01 15:37:53    198s] OPERPROF: Starting DPlace-Init at level 1, MEM:1899.0M, EPOCH TIME: 1743493073.393899
[04/01 15:37:53    198s] Processing tracks to init pin-track alignment.
[04/01 15:37:53    198s] z: 1, totalTracks: 1
[04/01 15:37:53    198s] z: 3, totalTracks: 1
[04/01 15:37:53    198s] z: 5, totalTracks: 1
[04/01 15:37:53    198s] z: 7, totalTracks: 1
[04/01 15:37:53    198s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:37:53    198s] All LLGs are deleted
[04/01 15:37:53    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1899.0M, EPOCH TIME: 1743493073.400087
[04/01 15:37:53    198s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1899.0M, EPOCH TIME: 1743493073.400375
[04/01 15:37:53    198s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1899.0M, EPOCH TIME: 1743493073.400622
[04/01 15:37:53    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1899.0M, EPOCH TIME: 1743493073.400910
[04/01 15:37:53    198s] Max number of tech site patterns supported in site array is 256.
[04/01 15:37:53    198s] Core basic site is asap7sc7p5t
[04/01 15:37:53    198s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:37:53    198s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1899.0M, EPOCH TIME: 1743493073.408921
[04/01 15:37:53    198s] After signature check, allow fast init is false, keep pre-filter is true.
[04/01 15:37:53    198s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/01 15:37:53    198s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1899.0M, EPOCH TIME: 1743493073.409157
[04/01 15:37:53    198s] SiteArray: non-trimmed site array dimensions = 49 x 253
[04/01 15:37:53    198s] SiteArray: use 65,536 bytes
[04/01 15:37:53    198s] SiteArray: current memory after site array memory allocation 1899.0M
[04/01 15:37:53    198s] SiteArray: FP blocked sites are writable
[04/01 15:37:53    198s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[04/01 15:37:53    198s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1899.0M, EPOCH TIME: 1743493073.409683
[04/01 15:37:53    198s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1899.0M, EPOCH TIME: 1743493073.410586
[04/01 15:37:53    198s] SiteArray: number of non floorplan blocked sites for llg default is 12397
[04/01 15:37:53    198s] Atter site array init, number of instance map data is 0.
[04/01 15:37:53    198s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:1899.0M, EPOCH TIME: 1743493073.411218
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:37:53    198s] OPERPROF:     Starting CMU at level 3, MEM:1899.0M, EPOCH TIME: 1743493073.411501
[04/01 15:37:53    198s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1899.0M, EPOCH TIME: 1743493073.411922
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] Bad Lib Cell Checking (CMU) is done! (0)
[04/01 15:37:53    198s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1899.0M, EPOCH TIME: 1743493073.412072
[04/01 15:37:53    198s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1899.0M, EPOCH TIME: 1743493073.412101
[04/01 15:37:53    198s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1899.0M, EPOCH TIME: 1743493073.412141
[04/01 15:37:53    198s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1899.0MB).
[04/01 15:37:53    198s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1899.0M, EPOCH TIME: 1743493073.412506
[04/01 15:37:53    198s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1899.0M, EPOCH TIME: 1743493073.412571
[04/01 15:37:53    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1899.0M, EPOCH TIME: 1743493073.417237
[04/01 15:37:53    198s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1752.9M, totSessionCpu=0:03:18 **
[04/01 15:37:53    198s] Existing Dirty Nets : 0
[04/01 15:37:53    198s] New Signature Flow (optDesignCheckOptions) ....
[04/01 15:37:53    198s] #Taking db snapshot
[04/01 15:37:53    198s] #Taking db snapshot ... done
[04/01 15:37:53    198s] OPERPROF: Starting checkPlace at level 1, MEM:1899.0M, EPOCH TIME: 1743493073.440426
[04/01 15:37:53    198s] Processing tracks to init pin-track alignment.
[04/01 15:37:53    198s] z: 1, totalTracks: 1
[04/01 15:37:53    198s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -288
[04/01 15:37:53    198s] z: 3, totalTracks: 1
[04/01 15:37:53    198s] z: 5, totalTracks: 1
[04/01 15:37:53    198s] z: 7, totalTracks: 1
[04/01 15:37:53    198s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:37:53    198s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1899.0M, EPOCH TIME: 1743493073.442935
[04/01 15:37:53    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:37:53    198s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1899.0M, EPOCH TIME: 1743493073.448917
[04/01 15:37:53    198s] Begin checking placement ... (start mem=1899.0M, init mem=1899.0M)
[04/01 15:37:53    198s] Begin checking exclusive groups violation ...
[04/01 15:37:53    198s] There are 0 groups to check, max #box is 0, total #box is 0
[04/01 15:37:53    198s] Finished checking exclusive groups violations. Found 0 Vio.
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] Running CheckPlace using 1 thread in normal mode...
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] ...checkPlace normal is done!
[04/01 15:37:53    198s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1899.0M, EPOCH TIME: 1743493073.458826
[04/01 15:37:53    198s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1899.0M, EPOCH TIME: 1743493073.459196
[04/01 15:37:53    198s] *info: Placed = 1079          
[04/01 15:37:53    198s] *info: Unplaced = 0           
[04/01 15:37:53    198s] Placement Density:59.95%(1734/2892)
[04/01 15:37:53    198s] Placement Density (including fixed std cells):59.95%(1734/2892)
[04/01 15:37:53    198s] All LLGs are deleted
[04/01 15:37:53    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1079).
[04/01 15:37:53    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1899.0M, EPOCH TIME: 1743493073.459921
[04/01 15:37:53    198s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1899.0M, EPOCH TIME: 1743493073.460130
[04/01 15:37:53    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1899.0M)
[04/01 15:37:53    198s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.021, MEM:1899.0M, EPOCH TIME: 1743493073.461356
[04/01 15:37:53    198s]  Initial DC engine is -> aae
[04/01 15:37:53    198s]  
[04/01 15:37:53    198s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/01 15:37:53    198s]  
[04/01 15:37:53    198s]  
[04/01 15:37:53    198s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/01 15:37:53    198s]  
[04/01 15:37:53    198s] Reset EOS DB
[04/01 15:37:53    198s] Ignoring AAE DB Resetting ...
[04/01 15:37:53    198s]  Set Options for AAE Based Opt flow 
[04/01 15:37:53    198s] *** optDesign -postRoute ***
[04/01 15:37:53    198s] DRC Margin: user margin 0.0; extra margin 0
[04/01 15:37:53    198s] Setup Target Slack: user slack 0
[04/01 15:37:53    198s] Hold Target Slack: user slack 0
[04/01 15:37:53    198s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/01 15:37:53    198s] Type 'man IMPOPT-3195' for more detail.
[04/01 15:37:53    198s] All LLGs are deleted
[04/01 15:37:53    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1899.0M, EPOCH TIME: 1743493073.580436
[04/01 15:37:53    198s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1899.0M, EPOCH TIME: 1743493073.580783
[04/01 15:37:53    198s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1899.0M, EPOCH TIME: 1743493073.581039
[04/01 15:37:53    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1899.0M, EPOCH TIME: 1743493073.581264
[04/01 15:37:53    198s] Max number of tech site patterns supported in site array is 256.
[04/01 15:37:53    198s] Core basic site is asap7sc7p5t
[04/01 15:37:53    198s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1899.0M, EPOCH TIME: 1743493073.589330
[04/01 15:37:53    198s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:37:53    198s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:37:53    198s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1899.0M, EPOCH TIME: 1743493073.589643
[04/01 15:37:53    198s] Fast DP-INIT is on for default
[04/01 15:37:53    198s] Atter site array init, number of instance map data is 0.
[04/01 15:37:53    198s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1899.0M, EPOCH TIME: 1743493073.590670
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:37:53    198s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1899.0M, EPOCH TIME: 1743493073.591062
[04/01 15:37:53    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:37:53    198s] Deleting Lib Analyzer.
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] TimeStamp Deleting Cell Server End ...
[04/01 15:37:53    198s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:37:53    198s] Summary for sequential cells identification: 
[04/01 15:37:53    198s]   Identified SBFF number: 68
[04/01 15:37:53    198s]   Identified MBFF number: 0
[04/01 15:37:53    198s]   Identified SB Latch number: 0
[04/01 15:37:53    198s]   Identified MB Latch number: 0
[04/01 15:37:53    198s]   Not identified SBFF number: 0
[04/01 15:37:53    198s]   Not identified MBFF number: 0
[04/01 15:37:53    198s]   Not identified SB Latch number: 0
[04/01 15:37:53    198s]   Not identified MB Latch number: 0
[04/01 15:37:53    198s]   Number of sequential cells which are not FFs: 64
[04/01 15:37:53    198s]  Visiting view : setup_view
[04/01 15:37:53    198s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:37:53    198s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:37:53    198s]  Visiting view : hold_view
[04/01 15:37:53    198s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:37:53    198s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:37:53    198s] TLC MultiMap info (StdDelay):
[04/01 15:37:53    198s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:37:53    198s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:37:53    198s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:37:53    198s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:37:53    198s]  Setting StdDelay to: 4.4ps
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] TimeStamp Deleting Cell Server End ...
[04/01 15:37:53    198s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:18.6/0:03:10.9 (1.0), mem = 1899.0M
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] =============================================================================================
[04/01 15:37:53    198s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.14-s109_1
[04/01 15:37:53    198s] =============================================================================================
[04/01 15:37:53    198s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:37:53    198s] ---------------------------------------------------------------------------------------------
[04/01 15:37:53    198s] [ CellServerInit         ]      1   0:00:00.0  (   7.5 % )     0:00:00.0 /  0:00:00.0    0.9
[04/01 15:37:53    198s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:37:53    198s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:37:53    198s] [ CheckPlace             ]      1   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/01 15:37:53    198s] [ MISC                   ]          0:00:00.2  (  85.0 % )     0:00:00.2 /  0:00:00.3    1.0
[04/01 15:37:53    198s] ---------------------------------------------------------------------------------------------
[04/01 15:37:53    198s]  InitOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/01 15:37:53    198s] ---------------------------------------------------------------------------------------------
[04/01 15:37:53    198s] 
[04/01 15:37:53    198s] ** INFO : this run is activating 'postRoute' automaton
[04/01 15:37:53    198s] **INFO: flowCheckPoint #1 InitialSummary
[04/01 15:37:53    198s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/01 15:37:53    198s] ### Net info: total nets: 1115
[04/01 15:37:53    198s] ### Net info: dirty nets: 0
[04/01 15:37:53    198s] ### Net info: marked as disconnected nets: 0
[04/01 15:37:53    198s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/01 15:37:53    198s] #num needed restored net=0
[04/01 15:37:53    198s] #need_extraction net=0 (total=1115)
[04/01 15:37:53    198s] ### Net info: fully routed nets: 1111
[04/01 15:37:53    198s] ### Net info: trivial (< 2 pins) nets: 4
[04/01 15:37:53    198s] ### Net info: unrouted nets: 0
[04/01 15:37:53    198s] ### Net info: re-extraction nets: 0
[04/01 15:37:53    198s] ### Net info: ignored nets: 0
[04/01 15:37:53    198s] ### Net info: skip routing nets: 0
[04/01 15:37:53    198s] ### import design signature (120): route=218462858 fixed_route=218462858 flt_obj=0 vio=1225619104 swire=282492057 shield_wire=1 net_attr=1355223998 dirty_area=0 del_dirty_area=0 cell=298149152 placement=1667302373 pin_access=1978432783 inst_pattern=1
[04/01 15:37:53    198s] #Extract in post route mode
[04/01 15:37:53    198s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[04/01 15:37:53    198s] #Fast data preparation for tQuantus.
[04/01 15:37:53    198s] #Start routing data preparation on Tue Apr  1 15:37:53 2025
[04/01 15:37:53    198s] #
[04/01 15:37:53    198s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[04/01 15:37:53    198s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[04/01 15:37:53    198s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[04/01 15:37:53    198s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[04/01 15:37:53    198s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[04/01 15:37:53    198s] # M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[04/01 15:37:53    198s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/01 15:37:53    198s] # M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[04/01 15:37:53    198s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/01 15:37:53    198s] # M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
[04/01 15:37:53    198s] # M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
[04/01 15:37:53    198s] # Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
[04/01 15:37:53    198s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/01 15:37:53    198s] #Regenerating Ggrids automatically.
[04/01 15:37:53    198s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[04/01 15:37:53    198s] #Using automatically generated G-grids.
[04/01 15:37:53    198s] #Done routing data preparation.
[04/01 15:37:53    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1748.51 (MB), peak = 1948.65 (MB)
[04/01 15:37:53    198s] #Start routing data preparation on Tue Apr  1 15:37:53 2025
[04/01 15:37:53    198s] #
[04/01 15:37:53    198s] #Minimum voltage of a net in the design = 0.000.
[04/01 15:37:53    198s] #Maximum voltage of a net in the design = 0.700.
[04/01 15:37:53    198s] #Voltage range [0.000 - 0.700] has 1113 nets.
[04/01 15:37:53    198s] #Voltage range [0.700 - 0.700] has 1 net.
[04/01 15:37:53    198s] #Voltage range [0.000 - 0.000] has 1 net.
[04/01 15:37:53    198s] #Build and mark too close pins for the same net.
[04/01 15:37:53    198s] #Regenerating Ggrids automatically.
[04/01 15:37:53    198s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[04/01 15:37:53    198s] #Using automatically generated G-grids.
[04/01 15:37:53    198s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/01 15:37:53    198s] #Done routing data preparation.
[04/01 15:37:53    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.69 (MB), peak = 1948.65 (MB)
[04/01 15:37:53    198s] #
[04/01 15:37:53    198s] #Start tQuantus RC extraction...
[04/01 15:37:53    198s] #Start building rc corner(s)...
[04/01 15:37:53    198s] #Number of RC Corner = 1
[04/01 15:37:53    198s] #Corner rc_corner /home/yukunw/asap7-ry/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[04/01 15:37:53    198s] #LISD -> M1 (1)
[04/01 15:37:53    198s] #M1 -> M2 (2)
[04/01 15:37:53    198s] #M2 -> M3 (3)
[04/01 15:37:53    198s] #M3 -> M4 (4)
[04/01 15:37:53    198s] #M4 -> M5 (5)
[04/01 15:37:53    198s] #M5 -> M6 (6)
[04/01 15:37:53    198s] #M6 -> M7 (7)
[04/01 15:37:53    198s] #M7 -> M8 (8)
[04/01 15:37:53    198s] #M8 -> M9 (9)
[04/01 15:37:53    198s] #M9 -> Pad (10)
[04/01 15:37:53    198s] #SADV-On
[04/01 15:37:53    198s] # Corner(s) : 
[04/01 15:37:53    198s] #rc_corner [25.00]
[04/01 15:37:54    199s] # Corner id: 0
[04/01 15:37:54    199s] # Layout Scale: 1.000000
[04/01 15:37:54    199s] # Has Metal Fill model: yes
[04/01 15:37:54    199s] # Temperature was set
[04/01 15:37:54    199s] # Temperature : 25.000000
[04/01 15:37:54    199s] # Ref. Temp   : 25.000000
[04/01 15:37:54    199s] #SADV-Off
[04/01 15:37:54    199s] #
[04/01 15:37:54    199s] #layer[1] tech width 288 != ict width 400.0
[04/01 15:37:54    199s] #
[04/01 15:37:54    199s] #layer[1] tech spc 288 != ict spc 464.0
[04/01 15:37:54    199s] #
[04/01 15:37:54    199s] #layer[4] tech width 384 != ict width 288.0
[04/01 15:37:54    199s] #
[04/01 15:37:54    199s] #layer[4] tech spc 384 != ict spc 288.0
[04/01 15:37:54    199s] #
[04/01 15:37:54    199s] #layer[6] tech width 512 != ict width 384.0
[04/01 15:37:54    199s] #
[04/01 15:37:54    199s] #layer[6] tech spc 512 != ict spc 384.0
[04/01 15:37:54    199s] #
[04/01 15:37:54    199s] #layer[8] tech width 640 != ict width 512.0
[04/01 15:37:54    199s] #
[04/01 15:37:54    199s] #layer[8] tech spc 640 != ict spc 512.0
[04/01 15:37:54    199s] #
[04/01 15:37:54    199s] #layer[10] tech spc 32000 != ict spc 640.0
[04/01 15:37:54    199s] #total pattern=220 [10, 605]
[04/01 15:37:54    199s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/01 15:37:54    199s] #found CAPMODEL /home/yukunw/asap7-ry/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[04/01 15:37:54    199s] #found RESMODEL /home/yukunw/asap7-ry/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
[04/01 15:37:54    199s] #number model r/c [1,1] [10,605] read
[04/01 15:37:54    199s] #0 rcmodel(s) requires rebuild
[04/01 15:37:54    199s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1756.88 (MB), peak = 1948.65 (MB)
[04/01 15:37:54    199s] #Finish check_net_pin_list step Enter extract
[04/01 15:37:54    199s] #Start init net ripin tree building
[04/01 15:37:54    199s] #Finish init net ripin tree building
[04/01 15:37:54    199s] #Cpu time = 00:00:00
[04/01 15:37:54    199s] #Elapsed time = 00:00:00
[04/01 15:37:54    199s] #Increased memory = 0.00 (MB)
[04/01 15:37:54    199s] #Total memory = 1756.88 (MB)
[04/01 15:37:54    199s] #Peak memory = 1948.65 (MB)
[04/01 15:37:54    199s] #begin processing metal fill model file
[04/01 15:37:54    199s] #end processing metal fill model file
[04/01 15:37:54    199s] #Length limit = 200 pitches
[04/01 15:37:54    199s] #opt mode = 2
[04/01 15:37:54    199s] #Finish check_net_pin_list step Fix net pin list
[04/01 15:37:54    199s] #Start generate extraction boxes.
[04/01 15:37:54    199s] #
[04/01 15:37:54    199s] #Extract using 30 x 30 Hboxes
[04/01 15:37:54    199s] #2x2 initial hboxes
[04/01 15:37:54    199s] #Use area based hbox pruning.
[04/01 15:37:54    199s] #0/0 hboxes pruned.
[04/01 15:37:54    199s] #Complete generating extraction boxes.
[04/01 15:37:54    199s] #Extract 1 hboxes with single thread on machine with  Xeon 2.80GHz 36864KB Cache 96CPU...
[04/01 15:37:54    199s] #Process 0 special clock nets for rc extraction
[04/01 15:37:54    199s] #Total 1111 nets were built. 2 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/01 15:37:54    199s] #Run Statistics for Extraction:
[04/01 15:37:54    199s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:37:54    199s] #   Increased memory =     6.48 (MB), total memory =  1763.36 (MB), peak memory =  1948.65 (MB)
[04/01 15:37:54    199s] #Register nets and terms for rcdb /tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_pJ5C0F.rcdb.d
[04/01 15:37:55    199s] #Finish registering nets and terms for rcdb.
[04/01 15:37:55    199s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1762.24 (MB), peak = 1948.65 (MB)
[04/01 15:37:55    199s] #RC Statistics: 4714 Res, 2337 Ground Cap, 0 XCap (Edge to Edge)
[04/01 15:37:55    199s] #RC V/H edge ratio: 0.34, Avg V/H Edge Length: 4368.57 (2133), Avg L-Edge Length: 11882.34 (1489)
[04/01 15:37:55    199s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_pJ5C0F.rcdb.d.
[04/01 15:37:55    199s] #Start writing RC data.
[04/01 15:37:55    199s] #Finish writing RC data
[04/01 15:37:55    199s] #Finish writing rcdb with 5825 nodes, 4714 edges, and 0 xcaps
[04/01 15:37:55    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1759.08 (MB), peak = 1948.65 (MB)
[04/01 15:37:55    199s] Restoring parasitic data from file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_pJ5C0F.rcdb.d' ...
[04/01 15:37:55    199s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_pJ5C0F.rcdb.d' for reading (mem: 1921.914M)
[04/01 15:37:55    199s] Reading RCDB with compressed RC data.
[04/01 15:37:55    199s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_pJ5C0F.rcdb.d' for content verification (mem: 1921.914M)
[04/01 15:37:55    199s] Reading RCDB with compressed RC data.
[04/01 15:37:55    199s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_pJ5C0F.rcdb.d': 0 access done (mem: 1921.914M)
[04/01 15:37:55    199s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_pJ5C0F.rcdb.d': 0 access done (mem: 1921.914M)
[04/01 15:37:55    199s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1921.914M)
[04/01 15:37:55    199s] Following multi-corner parasitics specified:
[04/01 15:37:55    199s] 	/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_pJ5C0F.rcdb.d (rcdb)
[04/01 15:37:55    199s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_pJ5C0F.rcdb.d' for reading (mem: 1921.914M)
[04/01 15:37:55    199s] Reading RCDB with compressed RC data.
[04/01 15:37:55    199s] 		Cell MultTop has rcdb /tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_pJ5C0F.rcdb.d specified
[04/01 15:37:55    199s] Cell MultTop, hinst 
[04/01 15:37:55    199s] processing rcdb (/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_pJ5C0F.rcdb.d) for hinst (top) of cell (MultTop);
[04/01 15:37:55    199s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_pJ5C0F.rcdb.d': 0 access done (mem: 1921.914M)
[04/01 15:37:55    199s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1921.914M)
[04/01 15:37:55    199s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/MultTop_43158_gltJVh.rcdb.d/MultTop.rcdb.d' for reading (mem: 1921.914M)
[04/01 15:37:55    199s] Reading RCDB with compressed RC data.
[04/01 15:37:55    200s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/MultTop_43158_gltJVh.rcdb.d/MultTop.rcdb.d': 0 access done (mem: 1914.652M)
[04/01 15:37:55    200s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=1914.652M)
[04/01 15:37:55    200s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 1914.652M)
[04/01 15:37:55    200s] #
[04/01 15:37:55    200s] #Restore RCDB.
[04/01 15:37:55    200s] #
[04/01 15:37:55    200s] #Complete tQuantus RC extraction.
[04/01 15:37:55    200s] #Cpu time = 00:00:02
[04/01 15:37:55    200s] #Elapsed time = 00:00:02
[04/01 15:37:55    200s] #Increased memory = 3.36 (MB)
[04/01 15:37:55    200s] #Total memory = 1759.05 (MB)
[04/01 15:37:55    200s] #Peak memory = 1948.65 (MB)
[04/01 15:37:55    200s] #
[04/01 15:37:55    200s] #2 inserted nodes are removed
[04/01 15:37:55    200s] ### export design design signature (122): route=634284809 fixed_route=634284809 flt_obj=0 vio=1225619104 swire=282492057 shield_wire=1 net_attr=1162005059 dirty_area=0 del_dirty_area=0 cell=298149152 placement=1667302373 pin_access=1978432783 inst_pattern=1
[04/01 15:37:55    200s] #	no debugging net set
[04/01 15:37:55    200s] ### import design signature (123): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1978432783 inst_pattern=1
[04/01 15:37:55    200s] #Start Inst Signature in MT(0)
[04/01 15:37:55    200s] #Start Net Signature in MT(48841960)
[04/01 15:37:55    200s] #Calculate SNet Signature in MT (115091473)
[04/01 15:37:55    200s] #Run time and memory report for RC extraction:
[04/01 15:37:55    200s] #RC extraction running on  Xeon 2.80GHz 36864KB Cache 96CPU.
[04/01 15:37:55    200s] #Run Statistics for snet signature:
[04/01 15:37:55    200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:37:55    200s] #   Increased memory =     0.01 (MB), total memory =  1754.12 (MB), peak memory =  1948.65 (MB)
[04/01 15:37:55    200s] #Run Statistics for Net Final Signature:
[04/01 15:37:55    200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:37:55    200s] #   Increased memory =     0.00 (MB), total memory =  1754.12 (MB), peak memory =  1948.65 (MB)
[04/01 15:37:55    200s] #Run Statistics for Net launch:
[04/01 15:37:55    200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:37:55    200s] #   Increased memory =     0.01 (MB), total memory =  1754.12 (MB), peak memory =  1948.65 (MB)
[04/01 15:37:55    200s] #Run Statistics for Net init_dbsNet_slist:
[04/01 15:37:55    200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:37:55    200s] #   Increased memory =     0.00 (MB), total memory =  1754.11 (MB), peak memory =  1948.65 (MB)
[04/01 15:37:55    200s] #Run Statistics for net signature:
[04/01 15:37:55    200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:37:55    200s] #   Increased memory =     0.02 (MB), total memory =  1754.12 (MB), peak memory =  1948.65 (MB)
[04/01 15:37:55    200s] #Run Statistics for inst signature:
[04/01 15:37:55    200s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:37:55    200s] #   Increased memory =    -0.01 (MB), total memory =  1754.10 (MB), peak memory =  1948.65 (MB)
[04/01 15:37:55    200s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/MultTop_43158_gltJVh.rcdb.d/MultTop.rcdb.d' for reading (mem: 1903.648M)
[04/01 15:37:55    200s] Reading RCDB with compressed RC data.
[04/01 15:37:55    200s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1905.6M)
[04/01 15:37:55    200s] AAE DB initialization (MEM=1943.8 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/01 15:37:55    200s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:20.3/0:03:13.0 (1.0), mem = 1943.8M
[04/01 15:37:55    200s] AAE_INFO: switching -siAware from true to false ...
[04/01 15:37:55    200s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[04/01 15:37:55    200s] Starting delay calculation for Hold views
[04/01 15:37:55    200s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/01 15:37:55    200s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[04/01 15:37:56    200s] AAE DB initialization (MEM=1954.84 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/01 15:37:56    200s] #################################################################################
[04/01 15:37:56    200s] # Design Stage: PostRoute
[04/01 15:37:56    200s] # Design Name: MultTop
[04/01 15:37:56    200s] # Design Mode: 90nm
[04/01 15:37:56    200s] # Analysis Mode: MMMC OCV 
[04/01 15:37:56    200s] # Parasitics Mode: SPEF/RCDB 
[04/01 15:37:56    200s] # Signoff Settings: SI Off 
[04/01 15:37:56    200s] #################################################################################
[04/01 15:37:56    200s] Calculate late delays in OCV mode...
[04/01 15:37:56    200s] Calculate early delays in OCV mode...
[04/01 15:37:56    200s] Topological Sorting (REAL = 0:00:00.0, MEM = 1954.8M, InitMEM = 1954.8M)
[04/01 15:37:56    200s] Start delay calculation (fullDC) (1 T). (MEM=1954.84)
[04/01 15:37:56    200s] Start AAE Lib Loading. (MEM=1966.35)
[04/01 15:37:56    200s] End AAE Lib Loading. (MEM=1994.97 CPU=0:00:00.1 Real=0:00:00.0)
[04/01 15:37:56    200s] End AAE Lib Interpolated Model. (MEM=1994.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:37:56    200s] Total number of fetched objects 1111
[04/01 15:37:56    200s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:37:56    200s] End delay calculation. (MEM=2018.65 CPU=0:00:00.1 REAL=0:00:00.0)
[04/01 15:37:56    200s] End delay calculation (fullDC). (MEM=1972.49 CPU=0:00:00.4 REAL=0:00:00.0)
[04/01 15:37:56    200s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1972.5M) ***
[04/01 15:37:56    200s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:03:21 mem=1972.5M)
[04/01 15:37:56    200s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:21 mem=1972.5M ***
[04/01 15:37:56    201s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[04/01 15:37:56    201s] AAE_INFO: switching -siAware from false to true ...
[04/01 15:37:56    201s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/01 15:37:56    201s] Starting delay calculation for Setup views
[04/01 15:37:56    201s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/01 15:37:56    201s] AAE_INFO: resetNetProps viewIdx 0 
[04/01 15:37:56    201s] Starting SI iteration 1 using Infinite Timing Windows
[04/01 15:37:56    201s] #################################################################################
[04/01 15:37:56    201s] # Design Stage: PostRoute
[04/01 15:37:56    201s] # Design Name: MultTop
[04/01 15:37:56    201s] # Design Mode: 90nm
[04/01 15:37:56    201s] # Analysis Mode: MMMC OCV 
[04/01 15:37:56    201s] # Parasitics Mode: SPEF/RCDB 
[04/01 15:37:56    201s] # Signoff Settings: SI On 
[04/01 15:37:56    201s] #################################################################################
[04/01 15:37:56    201s] AAE_INFO: 1 threads acquired from CTE.
[04/01 15:37:56    201s] Setting infinite Tws ...
[04/01 15:37:56    201s] First Iteration Infinite Tw... 
[04/01 15:37:56    201s] Calculate early delays in OCV mode...
[04/01 15:37:56    201s] Calculate late delays in OCV mode...
[04/01 15:37:56    201s] Topological Sorting (REAL = 0:00:00.0, MEM = 1992.2M, InitMEM = 1992.2M)
[04/01 15:37:56    201s] Start delay calculation (fullDC) (1 T). (MEM=1992.25)
[04/01 15:37:56    201s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[04/01 15:37:56    201s] End AAE Lib Interpolated Model. (MEM=2003.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:37:56    201s] Total number of fetched objects 1111
[04/01 15:37:56    201s] AAE_INFO-618: Total number of nets in the design is 1115,  99.6 percent of the nets selected for SI analysis
[04/01 15:37:56    201s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:37:56    201s] End delay calculation. (MEM=1972.59 CPU=0:00:00.2 REAL=0:00:00.0)
[04/01 15:37:56    201s] End delay calculation (fullDC). (MEM=1972.59 CPU=0:00:00.2 REAL=0:00:00.0)
[04/01 15:37:56    201s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1972.6M) ***
[04/01 15:37:56    201s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1972.6M)
[04/01 15:37:56    201s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/01 15:37:57    201s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 1972.6M)
[04/01 15:37:57    201s] 
[04/01 15:37:57    201s] Executing IPO callback for view pruning ..
[04/01 15:37:57    201s] Starting SI iteration 2
[04/01 15:37:57    201s] Calculate early delays in OCV mode...
[04/01 15:37:57    201s] Calculate late delays in OCV mode...
[04/01 15:37:57    201s] Start delay calculation (fullDC) (1 T). (MEM=1894.49)
[04/01 15:37:57    201s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[04/01 15:37:57    201s] End AAE Lib Interpolated Model. (MEM=1894.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:37:57    201s] Glitch Analysis: View setup_view -- Total Number of Nets Skipped = 0. 
[04/01 15:37:57    201s] Glitch Analysis: View setup_view -- Total Number of Nets Analyzed = 1111. 
[04/01 15:37:57    201s] Total number of fetched objects 1111
[04/01 15:37:57    201s] AAE_INFO-618: Total number of nets in the design is 1115,  0.0 percent of the nets selected for SI analysis
[04/01 15:37:57    201s] End delay calculation. (MEM=1932.65 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 15:37:57    201s] End delay calculation (fullDC). (MEM=1932.65 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 15:37:57    201s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1932.6M) ***
[04/01 15:37:57    201s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:03:22 mem=1932.6M)
[04/01 15:37:57    201s] End AAE Lib Interpolated Model. (MEM=1932.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:37:57    201s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1932.6M, EPOCH TIME: 1743493077.146469
[04/01 15:37:57    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:57    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:57    201s] 
[04/01 15:37:57    201s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:37:57    201s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1932.6M, EPOCH TIME: 1743493077.156124
[04/01 15:37:57    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:57    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:57    201s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2reg  | reg2out | default | feedthr |
+--------------------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.629  |   N/A   |   N/A   |  0.000  |  0.629  |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |   N/A   |   N/A   |    0    |    0    |
|          All Paths:|   32    |   N/A   |   N/A   |    0    |   32    |
+--------------------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1947.9M, EPOCH TIME: 1743493077.197501
[04/01 15:37:57    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:57    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:57    201s] 
[04/01 15:37:57    201s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:37:57    201s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1947.9M, EPOCH TIME: 1743493077.205968
[04/01 15:37:57    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:57    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:57    201s] Density: 59.950%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:03:21.7/0:03:14.4 (1.0), mem = 1947.9M
[04/01 15:37:57    201s] 
[04/01 15:37:57    201s] =============================================================================================
[04/01 15:37:57    201s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              21.14-s109_1
[04/01 15:37:57    201s] =============================================================================================
[04/01 15:37:57    201s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:37:57    201s] ---------------------------------------------------------------------------------------------
[04/01 15:37:57    201s] [ ViewPruning            ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:37:57    201s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/01 15:37:57    201s] [ DrvReport              ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[04/01 15:37:57    201s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/01 15:37:57    201s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:37:57    201s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:37:57    201s] [ TimingUpdate           ]      3   0:00:00.4  (  28.1 % )     0:00:01.1 /  0:00:01.0    1.0
[04/01 15:37:57    201s] [ FullDelayCalc          ]      3   0:00:00.7  (  46.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/01 15:37:57    201s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:37:57    201s] [ MISC                   ]          0:00:00.3  (  19.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/01 15:37:57    201s] ---------------------------------------------------------------------------------------------
[04/01 15:37:57    201s]  BuildHoldData #1 TOTAL             0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/01 15:37:57    201s] ---------------------------------------------------------------------------------------------
[04/01 15:37:57    201s] 
[04/01 15:37:57    201s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1767.8M, totSessionCpu=0:03:22 **
[04/01 15:37:57    201s] OPTC: m1 20.0 20.0
[04/01 15:37:57    201s] Setting latch borrow mode to budget during optimization.
[04/01 15:37:57    201s] **INFO: flowCheckPoint #2 OptimizationPass1
[04/01 15:37:57    201s] Glitch fixing enabled
[04/01 15:37:57    201s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/01 15:37:57    201s] **INFO: Start fixing DRV (Mem = 1909.91M) ...
[04/01 15:37:57    201s] Begin: GigaOpt DRV Optimization
[04/01 15:37:57    201s] Glitch fixing enabled
[04/01 15:37:57    201s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[04/01 15:37:57    201s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:21.8/0:03:14.4 (1.0), mem = 1909.9M
[04/01 15:37:57    201s] End AAE Lib Interpolated Model. (MEM=1909.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:37:57    201s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.43158.8
[04/01 15:37:57    201s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/01 15:37:57    201s] ### Creating PhyDesignMc. totSessionCpu=0:03:22 mem=1909.9M
[04/01 15:37:57    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:1909.9M, EPOCH TIME: 1743493077.248958
[04/01 15:37:57    201s] Processing tracks to init pin-track alignment.
[04/01 15:37:57    201s] z: 1, totalTracks: 1
[04/01 15:37:57    201s] z: 3, totalTracks: 1
[04/01 15:37:57    201s] z: 5, totalTracks: 1
[04/01 15:37:57    201s] z: 7, totalTracks: 1
[04/01 15:37:57    201s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/01 15:37:57    201s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1909.9M, EPOCH TIME: 1743493077.253797
[04/01 15:37:57    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:57    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:57    201s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/01 15:37:57    201s] 
[04/01 15:37:57    201s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:37:57    201s] 
[04/01 15:37:57    201s]  Skipping Bad Lib Cell Checking (CMU) !
[04/01 15:37:57    201s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1909.9M, EPOCH TIME: 1743493077.262085
[04/01 15:37:57    201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1909.9M, EPOCH TIME: 1743493077.262142
[04/01 15:37:57    201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1909.9M, EPOCH TIME: 1743493077.262194
[04/01 15:37:57    201s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1909.9MB).
[04/01 15:37:57    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1909.9M, EPOCH TIME: 1743493077.262449
[04/01 15:37:57    201s] TotalInstCnt at PhyDesignMc Initialization: 1079
[04/01 15:37:57    201s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:22 mem=1909.9M
[04/01 15:37:57    201s] #optDebug: Start CG creation (mem=1909.9M)
[04/01 15:37:57    201s]  ...initializing CG  maxDriveDist -0.000250 stdCellHgt 1.080000 defLenToSkip 7.560000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 7.560000 
[04/01 15:37:57    201s] (cpu=0:00:00.1, mem=2013.0M)
[04/01 15:37:57    201s]  ...processing cgPrt (cpu=0:00:00.1, mem=2013.0M)
[04/01 15:37:57    201s]  ...processing cgEgp (cpu=0:00:00.1, mem=2013.0M)
[04/01 15:37:57    201s]  ...processing cgPbk (cpu=0:00:00.1, mem=2013.0M)
[04/01 15:37:57    201s]  ...processing cgNrb(cpu=0:00:00.1, mem=2013.0M)
[04/01 15:37:57    201s]  ...processing cgObs (cpu=0:00:00.1, mem=2013.0M)
[04/01 15:37:57    201s]  ...processing cgCon (cpu=0:00:00.1, mem=2013.0M)
[04/01 15:37:57    201s]  ...processing cgPdm (cpu=0:00:00.1, mem=2013.0M)
[04/01 15:37:57    201s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2013.0M)
[04/01 15:37:57    201s] ### Creating RouteCongInterface, started
[04/01 15:37:57    201s] {MMLU 0 0 1111}
[04/01 15:37:57    201s] ### Creating LA Mngr. totSessionCpu=0:03:22 mem=2013.0M
[04/01 15:37:57    201s] ### Creating LA Mngr, finished. totSessionCpu=0:03:22 mem=2013.0M
[04/01 15:37:57    201s] ### Creating RouteCongInterface, finished
[04/01 15:37:57    201s] 
[04/01 15:37:57    201s] Creating Lib Analyzer ...
[04/01 15:37:57    201s] 
[04/01 15:37:57    201s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:37:57    201s] Summary for sequential cells identification: 
[04/01 15:37:57    201s]   Identified SBFF number: 68
[04/01 15:37:57    201s]   Identified MBFF number: 0
[04/01 15:37:57    201s]   Identified SB Latch number: 0
[04/01 15:37:57    201s]   Identified MB Latch number: 0
[04/01 15:37:57    201s]   Not identified SBFF number: 0
[04/01 15:37:57    201s]   Not identified MBFF number: 0
[04/01 15:37:57    201s]   Not identified SB Latch number: 0
[04/01 15:37:57    201s]   Not identified MB Latch number: 0
[04/01 15:37:57    201s]   Number of sequential cells which are not FFs: 64
[04/01 15:37:57    201s]  Visiting view : setup_view
[04/01 15:37:57    201s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:37:57    201s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:37:57    201s]  Visiting view : hold_view
[04/01 15:37:57    201s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:37:57    201s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:37:57    201s] TLC MultiMap info (StdDelay):
[04/01 15:37:57    201s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:37:57    201s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:37:57    201s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:37:57    201s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:37:57    201s]  Setting StdDelay to: 4.4ps
[04/01 15:37:57    201s] 
[04/01 15:37:57    201s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:37:57    202s] Total number of usable buffers from Lib Analyzer: 14 ( HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[04/01 15:37:57    202s] Total number of usable inverters from Lib Analyzer: 15 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[04/01 15:37:57    202s] Total number of usable delay cells from Lib Analyzer: 1 ( HB4xp67_ASAP7_75t_SL)
[04/01 15:37:57    202s] 
[04/01 15:37:57    202s] {RT rc_corner 0 6 6 {4 0} {5 0} 2}
[04/01 15:37:58    202s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:23 mem=2029.0M
[04/01 15:37:58    202s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:23 mem=2029.0M
[04/01 15:37:58    202s] Creating Lib Analyzer, finished. 
[04/01 15:37:58    202s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[04/01 15:37:58    202s] [GPS-DRV] Optimizer parameters ============================= 
[04/01 15:37:58    202s] [GPS-DRV] maxDensity (design): 0.95
[04/01 15:37:58    202s] [GPS-DRV] maxLocalDensity: 0.96
[04/01 15:37:58    202s] [GPS-DRV] MaintainWNS: 1
[04/01 15:37:58    202s] [GPS-DRV] All active and enabled setup views
[04/01 15:37:58    202s] [GPS-DRV]     setup_view
[04/01 15:37:58    202s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[04/01 15:37:58    202s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[04/01 15:37:58    202s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/01 15:37:58    202s] [GPS-DRV] timing-driven DRV settings
[04/01 15:37:58    202s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/01 15:37:58    202s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2048.1M, EPOCH TIME: 1743493078.403746
[04/01 15:37:58    202s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2048.1M, EPOCH TIME: 1743493078.403878
[04/01 15:37:58    202s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/01 15:37:58    202s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/01 15:37:58    202s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/01 15:37:58    202s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/01 15:37:58    202s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/01 15:37:58    202s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/01 15:37:58    202s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.63|     0.00|       0|       0|       0| 59.95%|          |         |
[04/01 15:37:58    202s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/01 15:37:58    202s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.63|     0.00|       0|       0|       0| 59.95%| 0:00:00.0|  2048.1M|
[04/01 15:37:58    202s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/01 15:37:58    202s] Bottom Preferred Layer:
[04/01 15:37:58    202s]     None
[04/01 15:37:58    202s] Via Pillar Rule:
[04/01 15:37:58    202s]     None
[04/01 15:37:58    202s] 
[04/01 15:37:58    202s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2048.1M) ***
[04/01 15:37:58    202s] 
[04/01 15:37:58    202s] Begin: glitch net info
[04/01 15:37:58    202s] glitch slack range: number of glitch nets
[04/01 15:37:58    202s] glitch slack < -0.32 : 0
[04/01 15:37:58    202s] -0.32 < glitch slack < -0.28 : 0
[04/01 15:37:58    202s] -0.28 < glitch slack < -0.24 : 0
[04/01 15:37:58    202s] -0.24 < glitch slack < -0.2 : 0
[04/01 15:37:58    202s] -0.2 < glitch slack < -0.16 : 0
[04/01 15:37:58    202s] -0.16 < glitch slack < -0.12 : 0
[04/01 15:37:58    202s] -0.12 < glitch slack < -0.08 : 0
[04/01 15:37:58    202s] -0.08 < glitch slack < -0.04 : 0
[04/01 15:37:58    202s] -0.04 < glitch slack : 0
[04/01 15:37:58    202s] End: glitch net info
[04/01 15:37:58    202s] Total-nets :: 1111, Stn-nets :: 0, ratio :: 0 %, Total-len 8550.9, Stn-len 0
[04/01 15:37:58    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2029.0M, EPOCH TIME: 1743493078.428217
[04/01 15:37:58    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1079).
[04/01 15:37:58    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1981.0M, EPOCH TIME: 1743493078.433973
[04/01 15:37:58    202s] TotalInstCnt at PhyDesignMc Destruction: 1079
[04/01 15:37:58    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.43158.8
[04/01 15:37:58    202s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:03:22.9/0:03:15.6 (1.0), mem = 1981.0M
[04/01 15:37:58    202s] 
[04/01 15:37:58    202s] =============================================================================================
[04/01 15:37:58    202s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.14-s109_1
[04/01 15:37:58    202s] =============================================================================================
[04/01 15:37:58    202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:37:58    202s] ---------------------------------------------------------------------------------------------
[04/01 15:37:58    202s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:37:58    202s] [ CellServerInit         ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/01 15:37:58    202s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  66.4 % )     0:00:00.8 /  0:00:00.8    1.0
[04/01 15:37:58    202s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:37:58    202s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[04/01 15:37:58    202s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:37:58    202s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:37:58    202s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/01 15:37:58    202s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[04/01 15:37:58    202s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:37:58    202s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:37:58    202s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:37:58    202s] [ MISC                   ]          0:00:00.3  (  22.2 % )     0:00:00.3 /  0:00:00.3    0.9
[04/01 15:37:58    202s] ---------------------------------------------------------------------------------------------
[04/01 15:37:58    202s]  DrvOpt #1 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/01 15:37:58    202s] ---------------------------------------------------------------------------------------------
[04/01 15:37:58    202s] 
[04/01 15:37:58    202s] drv optimizer changes nothing and skips refinePlace
[04/01 15:37:58    202s] End: GigaOpt DRV Optimization
[04/01 15:37:58    202s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1831.1M, totSessionCpu=0:03:23 **
[04/01 15:37:58    202s] *info:
[04/01 15:37:58    202s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1981.04M).
[04/01 15:37:58    202s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1981.0M, EPOCH TIME: 1743493078.440409
[04/01 15:37:58    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    202s] 
[04/01 15:37:58    202s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:37:58    202s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1981.0M, EPOCH TIME: 1743493078.449352
[04/01 15:37:58    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    202s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=1981.0M)
------------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2reg  | reg2out | default | feedthr |
+--------------------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.629  |   N/A   |   N/A   |  0.000  |  0.629  |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |   N/A   |   N/A   |    0    |    0    |
|          All Paths:|   32    |   N/A   |   N/A   |    0    |   32    |
+--------------------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2027.2M, EPOCH TIME: 1743493078.488933
[04/01 15:37:58    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:37:58    203s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2027.2M, EPOCH TIME: 1743493078.497260
[04/01 15:37:58    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    203s] Density: 59.950%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1831.1M, totSessionCpu=0:03:23 **
[04/01 15:37:58    203s]   DRV Snapshot: (REF)
[04/01 15:37:58    203s]          Tran DRV: 0 (0)
[04/01 15:37:58    203s]           Cap DRV: 0 (0)
[04/01 15:37:58    203s]        Fanout DRV: 0 (0)
[04/01 15:37:58    203s]            Glitch: 0 (0)
[04/01 15:37:58    203s] *** Timing Is met
[04/01 15:37:58    203s] *** Check timing (0:00:00.0)
[04/01 15:37:58    203s] *** Setup timing is met (target slack 0ns)
[04/01 15:37:58    203s]   Timing Snapshot: (REF)
[04/01 15:37:58    203s]      Weighted WNS: 0.000
[04/01 15:37:58    203s]       All  PG WNS: 0.000
[04/01 15:37:58    203s]       High PG WNS: 0.000
[04/01 15:37:58    203s]       All  PG TNS: 0.000
[04/01 15:37:58    203s]       High PG TNS: 0.000
[04/01 15:37:58    203s]       Low  PG TNS: 0.000
[04/01 15:37:58    203s]    Category Slack: { [L, 0.629] }
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s] **INFO: flowCheckPoint #3 OptimizationPreEco
[04/01 15:37:58    203s] Running postRoute recovery in preEcoRoute mode
[04/01 15:37:58    203s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1831.2M, totSessionCpu=0:03:23 **
[04/01 15:37:58    203s]   DRV Snapshot: (TGT)
[04/01 15:37:58    203s]          Tran DRV: 0 (0)
[04/01 15:37:58    203s]           Cap DRV: 0 (0)
[04/01 15:37:58    203s]        Fanout DRV: 0 (0)
[04/01 15:37:58    203s]            Glitch: 0 (0)
[04/01 15:37:58    203s] Checking DRV degradation...
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s] Recovery Manager:
[04/01 15:37:58    203s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/01 15:37:58    203s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/01 15:37:58    203s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/01 15:37:58    203s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/01 15:37:58    203s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1981.52M, totSessionCpu=0:03:23).
[04/01 15:37:58    203s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1831.2M, totSessionCpu=0:03:23 **
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s]   DRV Snapshot: (REF)
[04/01 15:37:58    203s]          Tran DRV: 0 (0)
[04/01 15:37:58    203s]           Cap DRV: 0 (0)
[04/01 15:37:58    203s]        Fanout DRV: 0 (0)
[04/01 15:37:58    203s]            Glitch: 0 (0)
[04/01 15:37:58    203s] Skipping post route harden opt
[04/01 15:37:58    203s] **INFO: Skipping refine place as no legal commits were detected
[04/01 15:37:58    203s] {MMLU 0 0 1111}
[04/01 15:37:58    203s] ### Creating LA Mngr. totSessionCpu=0:03:23 mem=2019.7M
[04/01 15:37:58    203s] ### Creating LA Mngr, finished. totSessionCpu=0:03:23 mem=2019.7M
[04/01 15:37:58    203s] Default Rule : ""
[04/01 15:37:58    203s] Non Default Rules :
[04/01 15:37:58    203s] Worst Slack : 214748.365 ns
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s] Start Layer Assignment ...
[04/01 15:37:58    203s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s] Select 0 cadidates out of 1115.
[04/01 15:37:58    203s] No critical nets selected. Skipped !
[04/01 15:37:58    203s] GigaOpt: setting up router preferences
[04/01 15:37:58    203s] GigaOpt: 0 nets assigned router directives
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s] Start Assign Priority Nets ...
[04/01 15:37:58    203s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/01 15:37:58    203s] Existing Priority Nets 0 (0.0%)
[04/01 15:37:58    203s] Assigned Priority Nets 0 (0.0%)
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s] Set Prefer Layer Routing Effort ...
[04/01 15:37:58    203s] Total Net(1113) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s] {MMLU 0 0 1111}
[04/01 15:37:58    203s] ### Creating LA Mngr. totSessionCpu=0:03:23 mem=2019.7M
[04/01 15:37:58    203s] ### Creating LA Mngr, finished. totSessionCpu=0:03:23 mem=2019.7M
[04/01 15:37:58    203s] #optDebug: Start CG creation (mem=2019.7M)
[04/01 15:37:58    203s]  ...initializing CG  maxDriveDist 198.982500 stdCellHgt 1.080000 defLenToSkip 7.560000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 19.898250 
[04/01 15:37:58    203s] (cpu=0:00:00.1, mem=2071.4M)
[04/01 15:37:58    203s]  ...processing cgPrt (cpu=0:00:00.1, mem=2071.4M)
[04/01 15:37:58    203s]  ...processing cgEgp (cpu=0:00:00.1, mem=2071.4M)
[04/01 15:37:58    203s]  ...processing cgPbk (cpu=0:00:00.1, mem=2071.4M)
[04/01 15:37:58    203s]  ...processing cgNrb(cpu=0:00:00.1, mem=2071.4M)
[04/01 15:37:58    203s]  ...processing cgObs (cpu=0:00:00.1, mem=2071.4M)
[04/01 15:37:58    203s]  ...processing cgCon (cpu=0:00:00.1, mem=2071.4M)
[04/01 15:37:58    203s]  ...processing cgPdm (cpu=0:00:00.1, mem=2071.4M)
[04/01 15:37:58    203s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2071.4M)
[04/01 15:37:58    203s] Default Rule : ""
[04/01 15:37:58    203s] Non Default Rules :
[04/01 15:37:58    203s] Worst Slack : 0.629 ns
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s] Start Layer Assignment ...
[04/01 15:37:58    203s] WNS(0.629ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s] Select 0 cadidates out of 1115.
[04/01 15:37:58    203s] No critical nets selected. Skipped !
[04/01 15:37:58    203s] GigaOpt: setting up router preferences
[04/01 15:37:58    203s] GigaOpt: 0 nets assigned router directives
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s] Start Assign Priority Nets ...
[04/01 15:37:58    203s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/01 15:37:58    203s] Existing Priority Nets 0 (0.0%)
[04/01 15:37:58    203s] Assigned Priority Nets 0 (0.0%)
[04/01 15:37:58    203s] {MMLU 0 0 1111}
[04/01 15:37:58    203s] ### Creating LA Mngr. totSessionCpu=0:03:23 mem=2071.4M
[04/01 15:37:58    203s] ### Creating LA Mngr, finished. totSessionCpu=0:03:23 mem=2071.4M
[04/01 15:37:58    203s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2071.4M, EPOCH TIME: 1743493078.678346
[04/01 15:37:58    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:37:58    203s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2071.4M, EPOCH TIME: 1743493078.688103
[04/01 15:37:58    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    203s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2reg  | reg2out | default | feedthr |
+--------------------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.629  |   N/A   |   N/A   |  0.000  |  0.629  |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |   N/A   |   N/A   |    0    |    0    |
|          All Paths:|   32    |   N/A   |   N/A   |    0    |   32    |
+--------------------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/01 15:37:58    203s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2071.4M, EPOCH TIME: 1743493078.728525
[04/01 15:37:58    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:37:58    203s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2071.4M, EPOCH TIME: 1743493078.736589
[04/01 15:37:58    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:37:58    203s] Density: 59.950%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1777.8M, totSessionCpu=0:03:23 **
[04/01 15:37:58    203s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[04/01 15:37:58    203s] -routeWithEco false                       # bool, default=false
[04/01 15:37:58    203s] -routeSelectedNetOnly false               # bool, default=false
[04/01 15:37:58    203s] -routeWithTimingDriven false              # bool, default=false
[04/01 15:37:58    203s] -routeWithSiDriven false                  # bool, default=false
[04/01 15:37:58    203s] Existing Dirty Nets : 0
[04/01 15:37:58    203s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/01 15:37:58    203s] Reset Dirty Nets : 0
[04/01 15:37:58    203s] *** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:23.3/0:03:15.9 (1.0), mem = 1934.9M
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s] globalDetailRoute
[04/01 15:37:58    203s] 
[04/01 15:37:58    203s] #Start globalDetailRoute on Tue Apr  1 15:37:58 2025
[04/01 15:37:58    203s] #
[04/01 15:37:58    203s] ### Time Record (globalDetailRoute) is installed.
[04/01 15:37:58    203s] ### Time Record (Pre Callback) is installed.
[04/01 15:37:58    203s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/MultTop_43158_gltJVh.rcdb.d/MultTop.rcdb.d': 1111 access done (mem: 1915.887M)
[04/01 15:37:58    203s] ### Time Record (Pre Callback) is uninstalled.
[04/01 15:37:58    203s] ### Time Record (DB Import) is installed.
[04/01 15:37:58    203s] ### Time Record (Timing Data Generation) is installed.
[04/01 15:37:58    203s] ### Time Record (Timing Data Generation) is uninstalled.
[04/01 15:37:58    203s] ### Net info: total nets: 1115
[04/01 15:37:58    203s] ### Net info: dirty nets: 0
[04/01 15:37:58    203s] ### Net info: marked as disconnected nets: 0
[04/01 15:37:58    203s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/01 15:37:58    203s] #num needed restored net=0
[04/01 15:37:58    203s] #need_extraction net=0 (total=1115)
[04/01 15:37:58    203s] ### Net info: fully routed nets: 1111
[04/01 15:37:58    203s] ### Net info: trivial (< 2 pins) nets: 4
[04/01 15:37:58    203s] ### Net info: unrouted nets: 0
[04/01 15:37:58    203s] ### Net info: re-extraction nets: 0
[04/01 15:37:58    203s] ### Net info: ignored nets: 0
[04/01 15:37:58    203s] ### Net info: skip routing nets: 0
[04/01 15:37:58    203s] ### import design signature (124): route=1701667960 fixed_route=613530932 flt_obj=0 vio=1225619104 swire=282492057 shield_wire=1 net_attr=1355223998 dirty_area=0 del_dirty_area=0 cell=298149152 placement=1667302373 pin_access=1978432783 inst_pattern=1
[04/01 15:37:58    203s] ### Time Record (DB Import) is uninstalled.
[04/01 15:37:58    203s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[04/01 15:37:58    203s] #RTESIG:78da95943d4fc330108699f91527b74390da90731c7fac48ac802a608ddcc6a922258ee4
[04/01 15:37:58    203s] #       3843f9f518c44021ad138fbee75edfc72bafd6ef8f3b20145364db013355223ced28cd38
[04/01 15:37:58    203s] #       955be454dd532c43e8ed81dcaed6cf2faf34e7c032481aebcdd1b80d8c83713018ef1b7b
[04/01 15:37:58    203s] #       bcfb619802ef4603c9beefdb0d5427abbbe60095a9f5d8fabf74a1e0b76084561c6add0e
[04/01 15:37:58    203s] #       33c599140b4ae1f9393dd11be7a1da14b3af0349ddf6da4f738203d1a3ef0924de38abdd
[04/01 15:37:58    203s] #       6973e15591e7b15745288c74a66ac62ee80dde85d02428850294980b9a215edf92120510
[04/01 15:37:58    203s] #       7728bbbe326dba6fec7565a5d4f9e0271844ba64dc880c97e18bd40b91034b597455c843
[04/01 15:37:58    203s] #       3cda1a473e03123386248285ff2f33d28c942169f0da56da5521cdd8b19b9697c1f2c4f6
[04/01 15:37:58    203s] #       d65ca75416331d2a2e63ccb7cd620c6672c97f80c19851c9308e18432902497dd385bbb2
[04/01 15:37:58    203s] #       6e5a53b21c0b196eeaf4f871d1ed379f6c9294f7
[04/01 15:37:58    203s] #
[04/01 15:37:58    203s] #Skip comparing routing design signature in db-snapshot flow
[04/01 15:37:58    203s] ### Time Record (Data Preparation) is installed.
[04/01 15:37:58    203s] #RTESIG:78da95943f4fc33010c599f91427b74390da90731cff5991580155c01ab98d53454a1cc9
[04/01 15:37:58    203s] #       7186f2e9311503851037197d3f3fdfbb7bca6afdfeb803423145b61d305325c2d38ed28c
[04/01 15:37:58    203s] #       53b9454ed53dc53294de1ec8ed6afdfcf24a730e2c83a4b1de1c8ddbc038180783f1beb1
[04/01 15:37:58    203s] #       c7bb6f8629f06e3490ecfbbedd4075b2ba6b0e50995a8fadff4d170a7e0a4668c5a1d6ed
[04/01 15:37:58    203s] #       70a5389362412b3cbfa427bc711eba4d31fbfa20a9db5efb694e70207af43d81c41b67b5
[04/01 15:37:58    203s] #       3b6dfe7955e479ec55111a239da99ab10b7a8377a134094aa10025e6826688f35b52a200
[04/01 15:37:58    203s] #       e20e65d757a64df78d9d57564a5d0e7e8241a44bc68dc87019be48bd1039b0944557853c
[04/01 15:37:58    203s] #       d4a3d638f22b2071c5904488f0df6546cc48192e0d5edb4abb2a5c3376eca6e565883cb1
[04/01 15:37:58    203s] #       bd35f394ca62a143452590b39df968a0e2322676ce638cc14c2ef9716048705432cc2dc6
[04/01 15:37:58    203s] #       508a4052df74e1acac9bd6942cc74286933a3d7efcebfde6131842a1af
[04/01 15:37:58    203s] #
[04/01 15:37:58    203s] ### Time Record (Data Preparation) is uninstalled.
[04/01 15:37:58    203s] ### Time Record (Global Routing) is installed.
[04/01 15:37:58    203s] ### Time Record (Global Routing) is uninstalled.
[04/01 15:37:58    203s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[04/01 15:37:58    203s] #Total number of routable nets = 1111.
[04/01 15:37:58    203s] #Total number of nets in the design = 1115.
[04/01 15:37:58    203s] #1111 routable nets have routed wires.
[04/01 15:37:58    203s] #No nets have been global routed.
[04/01 15:37:58    203s] ### Time Record (Data Preparation) is installed.
[04/01 15:37:58    203s] #Start routing data preparation on Tue Apr  1 15:37:58 2025
[04/01 15:37:58    203s] #
[04/01 15:37:58    203s] #Minimum voltage of a net in the design = 0.000.
[04/01 15:37:58    203s] #Maximum voltage of a net in the design = 0.700.
[04/01 15:37:58    203s] #Voltage range [0.000 - 0.700] has 1113 nets.
[04/01 15:37:58    203s] #Voltage range [0.700 - 0.700] has 1 net.
[04/01 15:37:58    203s] #Voltage range [0.000 - 0.000] has 1 net.
[04/01 15:37:58    203s] #Build and mark too close pins for the same net.
[04/01 15:37:58    203s] ### Time Record (Cell Pin Access) is installed.
[04/01 15:37:58    203s] #Initial pin access analysis.
[04/01 15:37:58    203s] #Detail pin access analysis.
[04/01 15:37:58    203s] ### Time Record (Cell Pin Access) is uninstalled.
[04/01 15:37:58    203s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[04/01 15:37:58    203s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[04/01 15:37:58    203s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[04/01 15:37:58    203s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[04/01 15:37:58    203s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[04/01 15:37:58    203s] # M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[04/01 15:37:58    203s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/01 15:37:58    203s] # M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[04/01 15:37:58    203s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/01 15:37:58    203s] # M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
[04/01 15:37:58    203s] # M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
[04/01 15:37:58    203s] # Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
[04/01 15:37:58    203s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/01 15:37:58    203s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[04/01 15:37:58    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1781.93 (MB), peak = 1948.65 (MB)
[04/01 15:37:58    203s] #Regenerating Ggrids automatically.
[04/01 15:37:58    203s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[04/01 15:37:58    203s] #Using automatically generated G-grids.
[04/01 15:37:58    203s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/01 15:37:58    203s] #Done routing data preparation.
[04/01 15:37:58    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1784.59 (MB), peak = 1948.65 (MB)
[04/01 15:37:58    203s] #Found 0 nets for post-route si or timing fixing.
[04/01 15:37:58    203s] #
[04/01 15:37:58    203s] #Finished routing data preparation on Tue Apr  1 15:37:58 2025
[04/01 15:37:58    203s] #
[04/01 15:37:58    203s] #Cpu time = 00:00:00
[04/01 15:37:58    203s] #Elapsed time = 00:00:00
[04/01 15:37:58    203s] #Increased memory = 6.45 (MB)
[04/01 15:37:58    203s] #Total memory = 1784.59 (MB)
[04/01 15:37:58    203s] #Peak memory = 1948.65 (MB)
[04/01 15:37:58    203s] #
[04/01 15:37:58    203s] ### Time Record (Data Preparation) is uninstalled.
[04/01 15:37:58    203s] ### Time Record (Global Routing) is installed.
[04/01 15:37:58    203s] #
[04/01 15:37:58    203s] #Start global routing on Tue Apr  1 15:37:58 2025
[04/01 15:37:58    203s] #
[04/01 15:37:58    203s] #
[04/01 15:37:58    203s] #Start global routing initialization on Tue Apr  1 15:37:58 2025
[04/01 15:37:58    203s] #
[04/01 15:37:58    203s] #WARNING (NRGR-22) Design is already detail routed.
[04/01 15:37:58    203s] ### Time Record (Global Routing) is uninstalled.
[04/01 15:37:58    203s] ### Time Record (Data Preparation) is installed.
[04/01 15:37:58    203s] ### Time Record (Data Preparation) is uninstalled.
[04/01 15:37:58    203s] ### track-assign external-init starts on Tue Apr  1 15:37:58 2025 with memory = 1784.59 (MB), peak = 1948.65 (MB)
[04/01 15:37:58    203s] ### Time Record (Track Assignment) is installed.
[04/01 15:37:58    203s] ### Time Record (Track Assignment) is uninstalled.
[04/01 15:37:58    203s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:37:58    203s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/01 15:37:58    203s] #Cpu time = 00:00:00
[04/01 15:37:58    203s] #Elapsed time = 00:00:00
[04/01 15:37:58    203s] #Increased memory = 6.52 (MB)
[04/01 15:37:58    203s] #Total memory = 1784.66 (MB)
[04/01 15:37:58    203s] #Peak memory = 1948.65 (MB)
[04/01 15:37:58    203s] ### Time Record (Detail Routing) is installed.
[04/01 15:37:58    203s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 6 top_pin_layer = 6
[04/01 15:37:58    203s] #
[04/01 15:37:58    203s] #Start Detail Routing..
[04/01 15:37:58    203s] #start initial detail routing ...
[04/01 15:37:58    203s] ### Design has 0 dirty nets, has valid drcs
[04/01 15:37:58    203s] ### Routing stats:
[04/01 15:37:58    203s] #   number of violations = 62
[04/01 15:37:58    203s] #
[04/01 15:37:58    203s] #    By Layer and Type :
[04/01 15:37:58    203s] #	            Enc   Totals
[04/01 15:37:58    203s] #	M1            0        0
[04/01 15:37:58    203s] #	M2            0        0
[04/01 15:37:58    203s] #	M3           62       62
[04/01 15:37:58    203s] #	Totals       62       62
[04/01 15:37:58    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1784.66 (MB), peak = 1948.65 (MB)
[04/01 15:37:58    203s] #start 1st optimization iteration ...
[04/01 15:38:00    204s] ### Routing stats: routing = 42.15%
[04/01 15:38:00    204s] #   number of violations = 64
[04/01 15:38:00    204s] #
[04/01 15:38:00    204s] #    By Layer and Type :
[04/01 15:38:00    204s] #	            Enc   Totals
[04/01 15:38:00    204s] #	M1            0        0
[04/01 15:38:00    204s] #	M2            0        0
[04/01 15:38:00    204s] #	M3           64       64
[04/01 15:38:00    204s] #	Totals       64       64
[04/01 15:38:00    204s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1783.89 (MB), peak = 1948.65 (MB)
[04/01 15:38:00    204s] #start 2nd optimization iteration ...
[04/01 15:38:01    205s] ### Routing stats: routing = 52.15%
[04/01 15:38:01    205s] #   number of violations = 65
[04/01 15:38:01    205s] #
[04/01 15:38:01    205s] #    By Layer and Type :
[04/01 15:38:01    205s] #	            Enc   Totals
[04/01 15:38:01    205s] #	M1            0        0
[04/01 15:38:01    205s] #	M2            0        0
[04/01 15:38:01    205s] #	M3           65       65
[04/01 15:38:01    205s] #	Totals       65       65
[04/01 15:38:01    205s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1783.89 (MB), peak = 1948.65 (MB)
[04/01 15:38:01    205s] #start 3rd optimization iteration ...
[04/01 15:38:02    207s] ### Routing stats: routing = 57.38%
[04/01 15:38:02    207s] #   number of violations = 65
[04/01 15:38:02    207s] #
[04/01 15:38:02    207s] #    By Layer and Type :
[04/01 15:38:02    207s] #	          EolKO      Enc   Totals
[04/01 15:38:02    207s] #	M1            0        0        0
[04/01 15:38:02    207s] #	M2            0        0        0
[04/01 15:38:02    207s] #	M3            0       64       64
[04/01 15:38:02    207s] #	M4            1        0        1
[04/01 15:38:02    207s] #	Totals        1       64       65
[04/01 15:38:02    207s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1783.57 (MB), peak = 1948.65 (MB)
[04/01 15:38:02    207s] #start 4th optimization iteration ...
[04/01 15:38:04    209s] ### Routing stats: routing = 60.92%
[04/01 15:38:04    209s] #   number of violations = 63
[04/01 15:38:04    209s] #
[04/01 15:38:04    209s] #    By Layer and Type :
[04/01 15:38:04    209s] #	            Enc   Totals
[04/01 15:38:04    209s] #	M1            0        0
[04/01 15:38:04    209s] #	M2            0        0
[04/01 15:38:04    209s] #	M3           63       63
[04/01 15:38:04    209s] #	Totals       63       63
[04/01 15:38:04    209s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.80 (MB), peak = 1948.65 (MB)
[04/01 15:38:04    209s] #start 5th optimization iteration ...
[04/01 15:38:06    211s] ### Routing stats: routing = 65.23%
[04/01 15:38:06    211s] #   number of violations = 62
[04/01 15:38:06    211s] #
[04/01 15:38:06    211s] #    By Layer and Type :
[04/01 15:38:06    211s] #	            Enc   Totals
[04/01 15:38:06    211s] #	M1            0        0
[04/01 15:38:06    211s] #	M2            0        0
[04/01 15:38:06    211s] #	M3           62       62
[04/01 15:38:06    211s] #	Totals       62       62
[04/01 15:38:06    211s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.54 (MB), peak = 1948.65 (MB)
[04/01 15:38:06    211s] #start 6th optimization iteration ...
[04/01 15:38:08    213s] ### Routing stats: routing = 70.46%
[04/01 15:38:08    213s] #   number of violations = 63
[04/01 15:38:08    213s] #
[04/01 15:38:08    213s] #    By Layer and Type :
[04/01 15:38:08    213s] #	            Enc   Totals
[04/01 15:38:08    213s] #	M1            0        0
[04/01 15:38:08    213s] #	M2            0        0
[04/01 15:38:08    213s] #	M3           63       63
[04/01 15:38:08    213s] #	Totals       63       63
[04/01 15:38:08    213s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.37 (MB), peak = 1948.65 (MB)
[04/01 15:38:08    213s] #start 7th optimization iteration ...
[04/01 15:38:10    214s] ### Routing stats: routing = 70.62%
[04/01 15:38:10    214s] #   number of violations = 64
[04/01 15:38:10    214s] #
[04/01 15:38:10    214s] #    By Layer and Type :
[04/01 15:38:10    214s] #	            Enc   Totals
[04/01 15:38:10    214s] #	M1            0        0
[04/01 15:38:10    214s] #	M2            0        0
[04/01 15:38:10    214s] #	M3           64       64
[04/01 15:38:10    214s] #	Totals       64       64
[04/01 15:38:10    214s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1783.32 (MB), peak = 1948.65 (MB)
[04/01 15:38:10    214s] #start 8th optimization iteration ...
[04/01 15:38:11    215s] ### Routing stats: routing = 71.23%
[04/01 15:38:11    215s] #   number of violations = 62
[04/01 15:38:11    215s] #
[04/01 15:38:11    215s] #    By Layer and Type :
[04/01 15:38:11    215s] #	            Enc   Totals
[04/01 15:38:11    215s] #	M1            0        0
[04/01 15:38:11    215s] #	M2            0        0
[04/01 15:38:11    215s] #	M3           62       62
[04/01 15:38:11    215s] #	Totals       62       62
[04/01 15:38:11    215s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1783.33 (MB), peak = 1948.65 (MB)
[04/01 15:38:11    215s] #start 9th optimization iteration ...
[04/01 15:38:12    217s] ### Routing stats: routing = 71.69%
[04/01 15:38:12    217s] #   number of violations = 61
[04/01 15:38:12    217s] #
[04/01 15:38:12    217s] #    By Layer and Type :
[04/01 15:38:12    217s] #	            Enc   Totals
[04/01 15:38:12    217s] #	M1            0        0
[04/01 15:38:12    217s] #	M2            0        0
[04/01 15:38:12    217s] #	M3           61       61
[04/01 15:38:12    217s] #	Totals       61       61
[04/01 15:38:12    217s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.25 (MB), peak = 1948.65 (MB)
[04/01 15:38:12    217s] #start 10th optimization iteration ...
[04/01 15:38:14    219s] ### Routing stats: routing = 72.77%
[04/01 15:38:14    219s] #   number of violations = 61
[04/01 15:38:14    219s] #
[04/01 15:38:14    219s] #    By Layer and Type :
[04/01 15:38:14    219s] #	            Enc   Totals
[04/01 15:38:14    219s] #	M1            0        0
[04/01 15:38:14    219s] #	M2            0        0
[04/01 15:38:14    219s] #	M3           61       61
[04/01 15:38:14    219s] #	Totals       61       61
[04/01 15:38:14    219s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.32 (MB), peak = 1948.65 (MB)
[04/01 15:38:14    219s] #start 11th optimization iteration ...
[04/01 15:38:16    221s] ### Routing stats: routing = 73.38%
[04/01 15:38:16    221s] #   number of violations = 61
[04/01 15:38:16    221s] #
[04/01 15:38:16    221s] #    By Layer and Type :
[04/01 15:38:16    221s] #	            Enc   Totals
[04/01 15:38:16    221s] #	M1            0        0
[04/01 15:38:16    221s] #	M2            0        0
[04/01 15:38:16    221s] #	M3           61       61
[04/01 15:38:16    221s] #	Totals       61       61
[04/01 15:38:16    221s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1782.68 (MB), peak = 1948.65 (MB)
[04/01 15:38:16    221s] #start 12th optimization iteration ...
[04/01 15:38:18    223s] ### Routing stats: routing = 75.38%
[04/01 15:38:18    223s] #   number of violations = 62
[04/01 15:38:18    223s] #
[04/01 15:38:18    223s] #    By Layer and Type :
[04/01 15:38:18    223s] #	            Enc   Totals
[04/01 15:38:18    223s] #	M1            0        0
[04/01 15:38:18    223s] #	M2            0        0
[04/01 15:38:18    223s] #	M3           62       62
[04/01 15:38:18    223s] #	Totals       62       62
[04/01 15:38:18    223s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1782.59 (MB), peak = 1948.65 (MB)
[04/01 15:38:18    223s] #start 13th optimization iteration ...
[04/01 15:38:20    224s] ### Routing stats: routing = 75.85%
[04/01 15:38:20    224s] #   number of violations = 62
[04/01 15:38:20    224s] #
[04/01 15:38:20    224s] #    By Layer and Type :
[04/01 15:38:20    224s] #	            Enc   Totals
[04/01 15:38:20    224s] #	M1            0        0
[04/01 15:38:20    224s] #	M2            0        0
[04/01 15:38:20    224s] #	M3           62       62
[04/01 15:38:20    224s] #	Totals       62       62
[04/01 15:38:20    224s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1782.63 (MB), peak = 1948.65 (MB)
[04/01 15:38:20    224s] #start 14th optimization iteration ...
[04/01 15:38:21    225s] ### Routing stats: routing = 75.85%
[04/01 15:38:21    225s] #   number of violations = 61
[04/01 15:38:21    225s] #
[04/01 15:38:21    225s] #    By Layer and Type :
[04/01 15:38:21    225s] #	            Enc   Totals
[04/01 15:38:21    225s] #	M1            0        0
[04/01 15:38:21    225s] #	M2            0        0
[04/01 15:38:21    225s] #	M3           61       61
[04/01 15:38:21    225s] #	Totals       61       61
[04/01 15:38:21    225s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1782.41 (MB), peak = 1948.65 (MB)
[04/01 15:38:21    225s] #start 15th optimization iteration ...
[04/01 15:38:22    226s] ### Routing stats: routing = 75.85%
[04/01 15:38:22    226s] #   number of violations = 62
[04/01 15:38:22    226s] #
[04/01 15:38:22    226s] #    By Layer and Type :
[04/01 15:38:22    226s] #	            Enc   Totals
[04/01 15:38:22    226s] #	M1            0        0
[04/01 15:38:22    226s] #	M2            0        0
[04/01 15:38:22    226s] #	M3           62       62
[04/01 15:38:22    226s] #	Totals       62       62
[04/01 15:38:22    226s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1783.29 (MB), peak = 1948.65 (MB)
[04/01 15:38:22    226s] #start 16th optimization iteration ...
[04/01 15:38:23    228s] ### Routing stats: routing = 75.85%
[04/01 15:38:23    228s] #   number of violations = 61
[04/01 15:38:23    228s] #
[04/01 15:38:23    228s] #    By Layer and Type :
[04/01 15:38:23    228s] #	            Enc   Totals
[04/01 15:38:23    228s] #	M1            0        0
[04/01 15:38:23    228s] #	M2            0        0
[04/01 15:38:23    228s] #	M3           61       61
[04/01 15:38:23    228s] #	Totals       61       61
[04/01 15:38:23    228s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1782.41 (MB), peak = 1948.65 (MB)
[04/01 15:38:23    228s] #start 17th optimization iteration ...
[04/01 15:38:25    230s] ### Routing stats: routing = 78.31%
[04/01 15:38:25    230s] #   number of violations = 62
[04/01 15:38:25    230s] #
[04/01 15:38:25    230s] #    By Layer and Type :
[04/01 15:38:25    230s] #	            Enc   Totals
[04/01 15:38:25    230s] #	M1            0        0
[04/01 15:38:25    230s] #	M2            0        0
[04/01 15:38:25    230s] #	M3           62       62
[04/01 15:38:25    230s] #	Totals       62       62
[04/01 15:38:25    230s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1782.38 (MB), peak = 1948.65 (MB)
[04/01 15:38:25    230s] #start 18th optimization iteration ...
[04/01 15:38:28    232s] ### Routing stats: routing = 78.31%
[04/01 15:38:28    232s] #   number of violations = 63
[04/01 15:38:28    232s] #
[04/01 15:38:28    232s] #    By Layer and Type :
[04/01 15:38:28    232s] #	            Enc   Totals
[04/01 15:38:28    232s] #	M1            0        0
[04/01 15:38:28    232s] #	M2            0        0
[04/01 15:38:28    232s] #	M3           63       63
[04/01 15:38:28    232s] #	Totals       63       63
[04/01 15:38:28    232s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1782.05 (MB), peak = 1948.65 (MB)
[04/01 15:38:28    232s] #start 19th optimization iteration ...
[04/01 15:38:29    233s] ### Routing stats: routing = 78.31%
[04/01 15:38:29    233s] #   number of violations = 62
[04/01 15:38:29    233s] #
[04/01 15:38:29    233s] #    By Layer and Type :
[04/01 15:38:29    233s] #	            Enc   Totals
[04/01 15:38:29    233s] #	M1            0        0
[04/01 15:38:29    233s] #	M2            0        0
[04/01 15:38:29    233s] #	M3           62       62
[04/01 15:38:29    233s] #	Totals       62       62
[04/01 15:38:29    233s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1783.04 (MB), peak = 1948.65 (MB)
[04/01 15:38:29    233s] #start 20th optimization iteration ...
[04/01 15:38:30    235s] ### Routing stats: routing = 78.31%
[04/01 15:38:30    235s] #   number of violations = 62
[04/01 15:38:30    235s] #
[04/01 15:38:30    235s] #    By Layer and Type :
[04/01 15:38:30    235s] #	            Enc   Totals
[04/01 15:38:30    235s] #	M1            0        0
[04/01 15:38:30    235s] #	M2            0        0
[04/01 15:38:30    235s] #	M3           62       62
[04/01 15:38:30    235s] #	Totals       62       62
[04/01 15:38:30    235s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1782.32 (MB), peak = 1948.65 (MB)
[04/01 15:38:30    235s] #start 21th optimization iteration ...
[04/01 15:38:32    236s] ### Routing stats: routing = 78.62%
[04/01 15:38:32    236s] #   number of violations = 61
[04/01 15:38:32    236s] #
[04/01 15:38:32    236s] #    By Layer and Type :
[04/01 15:38:32    236s] #	            Enc   Totals
[04/01 15:38:32    236s] #	M1            0        0
[04/01 15:38:32    236s] #	M2            0        0
[04/01 15:38:32    236s] #	M3           61       61
[04/01 15:38:32    236s] #	Totals       61       61
[04/01 15:38:32    236s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1782.43 (MB), peak = 1948.65 (MB)
[04/01 15:38:32    236s] #start 22th optimization iteration ...
[04/01 15:38:33    238s] ### Routing stats: routing = 78.62%
[04/01 15:38:33    238s] #   number of violations = 58
[04/01 15:38:33    238s] #
[04/01 15:38:33    238s] #    By Layer and Type :
[04/01 15:38:33    238s] #	            Enc   Totals
[04/01 15:38:33    238s] #	M1            0        0
[04/01 15:38:33    238s] #	M2            0        0
[04/01 15:38:33    238s] #	M3           58       58
[04/01 15:38:33    238s] #	Totals       58       58
[04/01 15:38:33    238s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1782.48 (MB), peak = 1948.65 (MB)
[04/01 15:38:33    238s] #start 23th optimization iteration ...
[04/01 15:38:35    240s] ### Routing stats: routing = 78.62%
[04/01 15:38:35    240s] #   number of violations = 59
[04/01 15:38:35    240s] #
[04/01 15:38:35    240s] #    By Layer and Type :
[04/01 15:38:35    240s] #	            Enc   Totals
[04/01 15:38:35    240s] #	M1            0        0
[04/01 15:38:35    240s] #	M2            0        0
[04/01 15:38:35    240s] #	M3           59       59
[04/01 15:38:35    240s] #	Totals       59       59
[04/01 15:38:35    240s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.21 (MB), peak = 1948.65 (MB)
[04/01 15:38:35    240s] #start 24th optimization iteration ...
[04/01 15:38:37    242s] ### Routing stats: routing = 78.62%
[04/01 15:38:37    242s] #   number of violations = 59
[04/01 15:38:37    242s] #
[04/01 15:38:37    242s] #    By Layer and Type :
[04/01 15:38:37    242s] #	            Enc   Totals
[04/01 15:38:37    242s] #	M1            0        0
[04/01 15:38:37    242s] #	M2            0        0
[04/01 15:38:37    242s] #	M3           59       59
[04/01 15:38:37    242s] #	Totals       59       59
[04/01 15:38:38    242s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1782.32 (MB), peak = 1948.65 (MB)
[04/01 15:38:38    242s] #start 25th optimization iteration ...
[04/01 15:38:39    244s] ### Routing stats: routing = 78.62%
[04/01 15:38:39    244s] #   number of violations = 59
[04/01 15:38:39    244s] #
[04/01 15:38:39    244s] #    By Layer and Type :
[04/01 15:38:39    244s] #	            Enc   Totals
[04/01 15:38:39    244s] #	M1            0        0
[04/01 15:38:39    244s] #	M2            0        0
[04/01 15:38:39    244s] #	M3           59       59
[04/01 15:38:39    244s] #	Totals       59       59
[04/01 15:38:39    244s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.86 (MB), peak = 1948.65 (MB)
[04/01 15:38:39    244s] #start 26th optimization iteration ...
[04/01 15:38:41    245s] ### Routing stats: routing = 78.62%
[04/01 15:38:41    245s] #   number of violations = 60
[04/01 15:38:41    245s] #
[04/01 15:38:41    245s] #    By Layer and Type :
[04/01 15:38:41    245s] #	            Enc   Totals
[04/01 15:38:41    245s] #	M1            0        0
[04/01 15:38:41    245s] #	M2            0        0
[04/01 15:38:41    245s] #	M3           60       60
[04/01 15:38:41    245s] #	Totals       60       60
[04/01 15:38:41    245s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1783.76 (MB), peak = 1948.65 (MB)
[04/01 15:38:41    245s] #start 27th optimization iteration ...
[04/01 15:38:42    247s] ### Routing stats: routing = 79.85%
[04/01 15:38:42    247s] #   number of violations = 59
[04/01 15:38:42    247s] #
[04/01 15:38:42    247s] #    By Layer and Type :
[04/01 15:38:42    247s] #	            Enc   Totals
[04/01 15:38:42    247s] #	M1            0        0
[04/01 15:38:42    247s] #	M2            0        0
[04/01 15:38:42    247s] #	M3           59       59
[04/01 15:38:42    247s] #	Totals       59       59
[04/01 15:38:42    247s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.95 (MB), peak = 1948.65 (MB)
[04/01 15:38:42    247s] #start 28th optimization iteration ...
[04/01 15:38:44    248s] ### Routing stats: routing = 79.85%
[04/01 15:38:44    248s] #   number of violations = 57
[04/01 15:38:44    248s] #
[04/01 15:38:44    248s] #    By Layer and Type :
[04/01 15:38:44    248s] #	            Enc   Totals
[04/01 15:38:44    248s] #	M1            0        0
[04/01 15:38:44    248s] #	M2            0        0
[04/01 15:38:44    248s] #	M3           57       57
[04/01 15:38:44    248s] #	Totals       57       57
[04/01 15:38:44    248s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1783.51 (MB), peak = 1948.65 (MB)
[04/01 15:38:44    248s] #start 29th optimization iteration ...
[04/01 15:38:45    250s] ### Routing stats: routing = 79.85%
[04/01 15:38:45    250s] #   number of violations = 58
[04/01 15:38:45    250s] #
[04/01 15:38:45    250s] #    By Layer and Type :
[04/01 15:38:45    250s] #	            Enc   Totals
[04/01 15:38:45    250s] #	M1            0        0
[04/01 15:38:45    250s] #	M2            0        0
[04/01 15:38:45    250s] #	M3           58       58
[04/01 15:38:45    250s] #	Totals       58       58
[04/01 15:38:45    250s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1784.04 (MB), peak = 1948.65 (MB)
[04/01 15:38:45    250s] #start 30th optimization iteration ...
[04/01 15:38:48    252s] ### Routing stats: routing = 80.62%
[04/01 15:38:48    252s] #   number of violations = 57
[04/01 15:38:48    252s] #
[04/01 15:38:48    252s] #    By Layer and Type :
[04/01 15:38:48    252s] #	            Enc   Totals
[04/01 15:38:48    252s] #	M1            0        0
[04/01 15:38:48    252s] #	M2            0        0
[04/01 15:38:48    252s] #	M3           57       57
[04/01 15:38:48    252s] #	Totals       57       57
[04/01 15:38:48    252s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1782.35 (MB), peak = 1948.65 (MB)
[04/01 15:38:48    252s] #start 31th optimization iteration ...
[04/01 15:38:50    254s] ### Routing stats: routing = 80.62%
[04/01 15:38:50    254s] #   number of violations = 58
[04/01 15:38:50    254s] #
[04/01 15:38:50    254s] #    By Layer and Type :
[04/01 15:38:50    254s] #	            Enc   Totals
[04/01 15:38:50    254s] #	M1            0        0
[04/01 15:38:50    254s] #	M2            0        0
[04/01 15:38:50    254s] #	M3           58       58
[04/01 15:38:50    254s] #	Totals       58       58
[04/01 15:38:50    254s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1784.20 (MB), peak = 1948.65 (MB)
[04/01 15:38:50    254s] #start 32th optimization iteration ...
[04/01 15:38:52    256s] ### Routing stats: routing = 80.62%
[04/01 15:38:52    256s] #   number of violations = 58
[04/01 15:38:52    256s] #
[04/01 15:38:52    256s] #    By Layer and Type :
[04/01 15:38:52    256s] #	            Enc   Totals
[04/01 15:38:52    256s] #	M1            0        0
[04/01 15:38:52    256s] #	M2            0        0
[04/01 15:38:52    256s] #	M3           58       58
[04/01 15:38:52    256s] #	Totals       58       58
[04/01 15:38:52    256s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.81 (MB), peak = 1948.65 (MB)
[04/01 15:38:52    256s] #start 33th optimization iteration ...
[04/01 15:38:54    258s] ### Routing stats: routing = 82.15%
[04/01 15:38:54    258s] #   number of violations = 57
[04/01 15:38:54    258s] #
[04/01 15:38:54    258s] #    By Layer and Type :
[04/01 15:38:54    258s] #	            Enc   Totals
[04/01 15:38:54    258s] #	M1            0        0
[04/01 15:38:54    258s] #	M2            0        0
[04/01 15:38:54    258s] #	M3           57       57
[04/01 15:38:54    258s] #	Totals       57       57
[04/01 15:38:54    258s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1784.32 (MB), peak = 1948.65 (MB)
[04/01 15:38:54    258s] #start 34th optimization iteration ...
[04/01 15:38:56    260s] ### Routing stats: routing = 82.46%
[04/01 15:38:56    260s] #   number of violations = 59
[04/01 15:38:56    260s] #
[04/01 15:38:56    260s] #    By Layer and Type :
[04/01 15:38:56    260s] #	            Enc   Totals
[04/01 15:38:56    260s] #	M1            0        0
[04/01 15:38:56    260s] #	M2            0        0
[04/01 15:38:56    260s] #	M3           59       59
[04/01 15:38:56    260s] #	Totals       59       59
[04/01 15:38:56    260s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.85 (MB), peak = 1948.65 (MB)
[04/01 15:38:56    260s] #start 35th optimization iteration ...
[04/01 15:38:58    263s] ### Routing stats: routing = 82.46%
[04/01 15:38:58    263s] #   number of violations = 56
[04/01 15:38:58    263s] #
[04/01 15:38:58    263s] #    By Layer and Type :
[04/01 15:38:58    263s] #	            Enc   Totals
[04/01 15:38:58    263s] #	M1            0        0
[04/01 15:38:58    263s] #	M2            0        0
[04/01 15:38:58    263s] #	M3           56       56
[04/01 15:38:58    263s] #	Totals       56       56
[04/01 15:38:58    263s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.91 (MB), peak = 1948.65 (MB)
[04/01 15:38:58    263s] #start 36th optimization iteration ...
[04/01 15:39:01    266s] ### Routing stats: routing = 83.38%
[04/01 15:39:01    266s] #   number of violations = 58
[04/01 15:39:01    266s] #
[04/01 15:39:01    266s] #    By Layer and Type :
[04/01 15:39:01    266s] #	            Enc   Totals
[04/01 15:39:01    266s] #	M1            0        0
[04/01 15:39:01    266s] #	M2            0        0
[04/01 15:39:01    266s] #	M3           58       58
[04/01 15:39:01    266s] #	Totals       58       58
[04/01 15:39:01    266s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1782.27 (MB), peak = 1948.65 (MB)
[04/01 15:39:01    266s] #start 37th optimization iteration ...
[04/01 15:39:08    272s] ### Routing stats: routing = 86.31%
[04/01 15:39:08    272s] #   number of violations = 57
[04/01 15:39:08    272s] #
[04/01 15:39:08    272s] #    By Layer and Type :
[04/01 15:39:08    272s] #	            Enc   Totals
[04/01 15:39:08    272s] #	M1            0        0
[04/01 15:39:08    272s] #	M2            0        0
[04/01 15:39:08    272s] #	M3           57       57
[04/01 15:39:08    272s] #	Totals       57       57
[04/01 15:39:08    272s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1782.48 (MB), peak = 1948.65 (MB)
[04/01 15:39:08    272s] #start 38th optimization iteration ...
[04/01 15:39:14    278s] ### Routing stats: routing = 86.31%
[04/01 15:39:14    278s] #   number of violations = 57
[04/01 15:39:14    278s] #
[04/01 15:39:14    278s] #    By Layer and Type :
[04/01 15:39:14    278s] #	            Enc   Totals
[04/01 15:39:14    278s] #	M1            0        0
[04/01 15:39:14    278s] #	M2            0        0
[04/01 15:39:14    278s] #	M3           57       57
[04/01 15:39:14    278s] #	Totals       57       57
[04/01 15:39:14    278s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1783.83 (MB), peak = 1948.65 (MB)
[04/01 15:39:14    278s] #start 39th optimization iteration ...
[04/01 15:39:21    286s] ### Routing stats: routing = 86.62%
[04/01 15:39:21    286s] #   number of violations = 59
[04/01 15:39:21    286s] #
[04/01 15:39:21    286s] #    By Layer and Type :
[04/01 15:39:21    286s] #	          EolKO      Enc   Totals
[04/01 15:39:21    286s] #	M1            0        0        0
[04/01 15:39:21    286s] #	M2            0        0        0
[04/01 15:39:21    286s] #	M3            0       58       58
[04/01 15:39:21    286s] #	M4            1        0        1
[04/01 15:39:21    286s] #	Totals        1       58       59
[04/01 15:39:21    286s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1782.57 (MB), peak = 1948.65 (MB)
[04/01 15:39:21    286s] #start 40th optimization iteration ...
[04/01 15:39:29    293s] ### Routing stats: routing = 87.23%
[04/01 15:39:29    293s] #   number of violations = 57
[04/01 15:39:29    293s] #
[04/01 15:39:29    293s] #    By Layer and Type :
[04/01 15:39:29    293s] #	            Enc   Totals
[04/01 15:39:29    293s] #	M1            0        0
[04/01 15:39:29    293s] #	M2            0        0
[04/01 15:39:29    293s] #	M3           57       57
[04/01 15:39:29    293s] #	Totals       57       57
[04/01 15:39:29    293s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1782.41 (MB), peak = 1948.65 (MB)
[04/01 15:39:29    293s] #Complete Detail Routing.
[04/01 15:39:29    293s] #Total wire length = 8605 um.
[04/01 15:39:29    293s] #Total half perimeter of net bounding box = 7915 um.
[04/01 15:39:29    293s] #Total wire length on LAYER M1 = 0 um.
[04/01 15:39:29    293s] #Total wire length on LAYER M2 = 4631 um.
[04/01 15:39:29    293s] #Total wire length on LAYER M3 = 3521 um.
[04/01 15:39:29    293s] #Total wire length on LAYER M4 = 191 um.
[04/01 15:39:29    293s] #Total wire length on LAYER M5 = 261 um.
[04/01 15:39:29    293s] #Total wire length on LAYER M6 = 0 um.
[04/01 15:39:29    293s] #Total wire length on LAYER M7 = 0 um.
[04/01 15:39:29    293s] #Total wire length on LAYER M8 = 0 um.
[04/01 15:39:29    293s] #Total wire length on LAYER M9 = 0 um.
[04/01 15:39:29    293s] #Total wire length on LAYER Pad = 0 um.
[04/01 15:39:29    293s] #Total number of vias = 8236
[04/01 15:39:29    293s] #Up-Via Summary (total 8236):
[04/01 15:39:29    293s] #           
[04/01 15:39:29    293s] #-----------------------
[04/01 15:39:29    293s] # M1               3589
[04/01 15:39:29    293s] # M2               4445
[04/01 15:39:29    293s] # M3                 57
[04/01 15:39:29    293s] # M4                145
[04/01 15:39:29    293s] #-----------------------
[04/01 15:39:29    293s] #                  8236 
[04/01 15:39:29    293s] #
[04/01 15:39:29    293s] #Total number of DRC violations = 57
[04/01 15:39:29    293s] #Total number of violations on LAYER M1 = 0
[04/01 15:39:29    293s] #Total number of violations on LAYER M2 = 0
[04/01 15:39:29    293s] #Total number of violations on LAYER M3 = 57
[04/01 15:39:29    293s] #Total number of violations on LAYER M4 = 0
[04/01 15:39:29    293s] #Total number of violations on LAYER M5 = 0
[04/01 15:39:29    293s] #Total number of violations on LAYER M6 = 0
[04/01 15:39:29    293s] #Total number of violations on LAYER M7 = 0
[04/01 15:39:29    293s] #Total number of violations on LAYER M8 = 0
[04/01 15:39:29    293s] #Total number of violations on LAYER M9 = 0
[04/01 15:39:29    293s] #Total number of violations on LAYER Pad = 0
[04/01 15:39:29    293s] ### Time Record (Detail Routing) is uninstalled.
[04/01 15:39:29    293s] #Cpu time = 00:01:31
[04/01 15:39:29    293s] #Elapsed time = 00:01:31
[04/01 15:39:29    293s] #Increased memory = -2.25 (MB)
[04/01 15:39:29    293s] #Total memory = 1782.41 (MB)
[04/01 15:39:29    293s] #Peak memory = 1948.65 (MB)
[04/01 15:39:29    293s] ### Time Record (Post Route Wire Spreading) is installed.
[04/01 15:39:29    293s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 6 top_pin_layer = 6
[04/01 15:39:29    293s] #
[04/01 15:39:29    293s] #Start Post Route wire spreading..
[04/01 15:39:29    293s] #
[04/01 15:39:29    293s] #Start data preparation for wire spreading...
[04/01 15:39:29    293s] #
[04/01 15:39:29    293s] #Data preparation is done on Tue Apr  1 15:39:29 2025
[04/01 15:39:29    293s] #
[04/01 15:39:29    293s] ### track-assign engine-init starts on Tue Apr  1 15:39:29 2025 with memory = 1782.41 (MB), peak = 1948.65 (MB)
[04/01 15:39:29    293s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/01 15:39:29    293s] #
[04/01 15:39:29    293s] #Start Post Route Wire Spread.
[04/01 15:39:29    294s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[04/01 15:39:29    294s] #Complete Post Route Wire Spread.
[04/01 15:39:29    294s] #
[04/01 15:39:29    294s] #Total wire length = 8605 um.
[04/01 15:39:29    294s] #Total half perimeter of net bounding box = 7915 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M1 = 0 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M2 = 4631 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M3 = 3521 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M4 = 191 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M5 = 261 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M6 = 0 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M7 = 0 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M8 = 0 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M9 = 0 um.
[04/01 15:39:29    294s] #Total wire length on LAYER Pad = 0 um.
[04/01 15:39:29    294s] #Total number of vias = 8236
[04/01 15:39:29    294s] #Up-Via Summary (total 8236):
[04/01 15:39:29    294s] #           
[04/01 15:39:29    294s] #-----------------------
[04/01 15:39:29    294s] # M1               3589
[04/01 15:39:29    294s] # M2               4445
[04/01 15:39:29    294s] # M3                 57
[04/01 15:39:29    294s] # M4                145
[04/01 15:39:29    294s] #-----------------------
[04/01 15:39:29    294s] #                  8236 
[04/01 15:39:29    294s] #
[04/01 15:39:29    294s] #   number of violations = 57
[04/01 15:39:29    294s] #
[04/01 15:39:29    294s] #    By Layer and Type :
[04/01 15:39:29    294s] #	            Enc   Totals
[04/01 15:39:29    294s] #	M1            0        0
[04/01 15:39:29    294s] #	M2            0        0
[04/01 15:39:29    294s] #	M3           57       57
[04/01 15:39:29    294s] #	Totals       57       57
[04/01 15:39:29    294s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1782.41 (MB), peak = 1948.65 (MB)
[04/01 15:39:29    294s] #CELL_VIEW MultTop,init has 57 DRC violations
[04/01 15:39:29    294s] #Total number of DRC violations = 57
[04/01 15:39:29    294s] #Total number of violations on LAYER M1 = 0
[04/01 15:39:29    294s] #Total number of violations on LAYER M2 = 0
[04/01 15:39:29    294s] #Total number of violations on LAYER M3 = 57
[04/01 15:39:29    294s] #Total number of violations on LAYER M4 = 0
[04/01 15:39:29    294s] #Total number of violations on LAYER M5 = 0
[04/01 15:39:29    294s] #Total number of violations on LAYER M6 = 0
[04/01 15:39:29    294s] #Total number of violations on LAYER M7 = 0
[04/01 15:39:29    294s] #Total number of violations on LAYER M8 = 0
[04/01 15:39:29    294s] #Total number of violations on LAYER M9 = 0
[04/01 15:39:29    294s] #Total number of violations on LAYER Pad = 0
[04/01 15:39:29    294s] #Post Route wire spread is done.
[04/01 15:39:29    294s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/01 15:39:29    294s] #Total wire length = 8605 um.
[04/01 15:39:29    294s] #Total half perimeter of net bounding box = 7915 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M1 = 0 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M2 = 4631 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M3 = 3521 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M4 = 191 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M5 = 261 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M6 = 0 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M7 = 0 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M8 = 0 um.
[04/01 15:39:29    294s] #Total wire length on LAYER M9 = 0 um.
[04/01 15:39:29    294s] #Total wire length on LAYER Pad = 0 um.
[04/01 15:39:29    294s] #Total number of vias = 8236
[04/01 15:39:29    294s] #Up-Via Summary (total 8236):
[04/01 15:39:29    294s] #           
[04/01 15:39:29    294s] #-----------------------
[04/01 15:39:29    294s] # M1               3589
[04/01 15:39:29    294s] # M2               4445
[04/01 15:39:29    294s] # M3                 57
[04/01 15:39:29    294s] # M4                145
[04/01 15:39:29    294s] #-----------------------
[04/01 15:39:29    294s] #                  8236 
[04/01 15:39:29    294s] #
[04/01 15:39:29    294s] #detailRoute Statistics:
[04/01 15:39:29    294s] #Cpu time = 00:01:31
[04/01 15:39:29    294s] #Elapsed time = 00:01:31
[04/01 15:39:29    294s] #Increased memory = -2.18 (MB)
[04/01 15:39:29    294s] #Total memory = 1782.48 (MB)
[04/01 15:39:29    294s] #Peak memory = 1948.65 (MB)
[04/01 15:39:29    294s] #Skip updating routing design signature in db-snapshot flow
[04/01 15:39:29    294s] ### global_detail_route design signature (217): route=154405757 flt_obj=0 vio=1360468621 shield_wire=1
[04/01 15:39:29    294s] ### Time Record (DB Export) is installed.
[04/01 15:39:29    294s] ### export design design signature (218): route=154405757 fixed_route=613530932 flt_obj=0 vio=1360468621 swire=282492057 shield_wire=1 net_attr=766002103 dirty_area=0 del_dirty_area=0 cell=298149152 placement=1667302373 pin_access=1978432783 inst_pattern=1
[04/01 15:39:29    294s] #	no debugging net set
[04/01 15:39:29    294s] ### Time Record (DB Export) is uninstalled.
[04/01 15:39:29    294s] ### Time Record (Post Callback) is installed.
[04/01 15:39:29    294s] ### Time Record (Post Callback) is uninstalled.
[04/01 15:39:29    294s] #
[04/01 15:39:29    294s] #globalDetailRoute statistics:
[04/01 15:39:29    294s] #Cpu time = 00:01:31
[04/01 15:39:29    294s] #Elapsed time = 00:01:31
[04/01 15:39:29    294s] #Increased memory = -28.85 (MB)
[04/01 15:39:29    294s] #Total memory = 1748.97 (MB)
[04/01 15:39:29    294s] #Peak memory = 1948.65 (MB)
[04/01 15:39:29    294s] #Number of warnings = 4
[04/01 15:39:29    294s] #Total number of warnings = 21
[04/01 15:39:29    294s] #Number of fails = 0
[04/01 15:39:29    294s] #Total number of fails = 0
[04/01 15:39:29    294s] #Complete globalDetailRoute on Tue Apr  1 15:39:29 2025
[04/01 15:39:29    294s] #
[04/01 15:39:29    294s] ### import design signature (219): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1978432783 inst_pattern=1
[04/01 15:39:29    294s] ### Time Record (globalDetailRoute) is uninstalled.
[04/01 15:39:29    294s] ### 
[04/01 15:39:29    294s] ###   Scalability Statistics
[04/01 15:39:29    294s] ### 
[04/01 15:39:29    294s] ### --------------------------------+----------------+----------------+----------------+
[04/01 15:39:29    294s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/01 15:39:29    294s] ### --------------------------------+----------------+----------------+----------------+
[04/01 15:39:29    294s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/01 15:39:29    294s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/01 15:39:29    294s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/01 15:39:29    294s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/01 15:39:29    294s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/01 15:39:29    294s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/01 15:39:29    294s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/01 15:39:29    294s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/01 15:39:29    294s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/01 15:39:29    294s] ###   Detail Routing                |        00:01:31|        00:01:31|             1.0|
[04/01 15:39:29    294s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[04/01 15:39:29    294s] ###   Entire Command                |        00:01:31|        00:01:31|             1.0|
[04/01 15:39:29    294s] ### --------------------------------+----------------+----------------+----------------+
[04/01 15:39:29    294s] ### 
[04/01 15:39:29    294s] *** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:01:30.9/0:01:31.1 (1.0), totSession cpu/real = 0:04:54.1/0:04:47.0 (1.0), mem = 1902.2M
[04/01 15:39:29    294s] 
[04/01 15:39:29    294s] =============================================================================================
[04/01 15:39:29    294s]  Step TAT Report : EcoRoute #1 / optDesign #1                                   21.14-s109_1
[04/01 15:39:29    294s] =============================================================================================
[04/01 15:39:29    294s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:39:29    294s] ---------------------------------------------------------------------------------------------
[04/01 15:39:29    294s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:39:29    294s] [ DetailRoute            ]      1   0:01:30.8  (  99.7 % )     0:01:30.8 /  0:01:30.6    1.0
[04/01 15:39:29    294s] [ MISC                   ]          0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/01 15:39:29    294s] ---------------------------------------------------------------------------------------------
[04/01 15:39:29    294s]  EcoRoute #1 TOTAL                  0:01:31.1  ( 100.0 % )     0:01:31.1 /  0:01:30.9    1.0
[04/01 15:39:29    294s] ---------------------------------------------------------------------------------------------
[04/01 15:39:29    294s] 
[04/01 15:39:29    294s] **optDesign ... cpu = 0:01:36, real = 0:01:36, mem = 1748.9M, totSessionCpu=0:04:54 **
[04/01 15:39:29    294s] New Signature Flow (restoreNanoRouteOptions) ....
[04/01 15:39:29    294s] **INFO: flowCheckPoint #5 PostEcoSummary
[04/01 15:39:29    294s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/01 15:39:29    294s] ### Net info: total nets: 1115
[04/01 15:39:29    294s] ### Net info: dirty nets: 0
[04/01 15:39:29    294s] ### Net info: marked as disconnected nets: 0
[04/01 15:39:29    294s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/01 15:39:29    294s] #num needed restored net=0
[04/01 15:39:29    294s] #need_extraction net=0 (total=1115)
[04/01 15:39:29    294s] ### Net info: fully routed nets: 1111
[04/01 15:39:29    294s] ### Net info: trivial (< 2 pins) nets: 4
[04/01 15:39:29    294s] ### Net info: unrouted nets: 0
[04/01 15:39:29    294s] ### Net info: re-extraction nets: 0
[04/01 15:39:29    294s] ### Net info: ignored nets: 0
[04/01 15:39:29    294s] ### Net info: skip routing nets: 0
[04/01 15:39:29    294s] ### import design signature (220): route=591284788 fixed_route=591284788 flt_obj=0 vio=1458778002 swire=282492057 shield_wire=1 net_attr=1355223998 dirty_area=0 del_dirty_area=0 cell=298149152 placement=1667302373 pin_access=1978432783 inst_pattern=1
[04/01 15:39:29    294s] #Extract in post route mode
[04/01 15:39:29    294s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[04/01 15:39:29    294s] #Fast data preparation for tQuantus.
[04/01 15:39:29    294s] #Start routing data preparation on Tue Apr  1 15:39:29 2025
[04/01 15:39:29    294s] #
[04/01 15:39:29    294s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[04/01 15:39:29    294s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[04/01 15:39:29    294s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[04/01 15:39:29    294s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[04/01 15:39:29    294s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[04/01 15:39:29    294s] # M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[04/01 15:39:29    294s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/01 15:39:29    294s] # M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
[04/01 15:39:29    294s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/01 15:39:29    294s] # M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
[04/01 15:39:29    294s] # M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
[04/01 15:39:29    294s] # Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
[04/01 15:39:29    294s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/01 15:39:29    294s] #Regenerating Ggrids automatically.
[04/01 15:39:29    294s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[04/01 15:39:29    294s] #Using automatically generated G-grids.
[04/01 15:39:29    294s] #Done routing data preparation.
[04/01 15:39:29    294s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1749.36 (MB), peak = 1948.65 (MB)
[04/01 15:39:29    294s] #Start routing data preparation on Tue Apr  1 15:39:29 2025
[04/01 15:39:29    294s] #
[04/01 15:39:29    294s] #Minimum voltage of a net in the design = 0.000.
[04/01 15:39:29    294s] #Maximum voltage of a net in the design = 0.700.
[04/01 15:39:29    294s] #Voltage range [0.000 - 0.700] has 1113 nets.
[04/01 15:39:29    294s] #Voltage range [0.700 - 0.700] has 1 net.
[04/01 15:39:29    294s] #Voltage range [0.000 - 0.000] has 1 net.
[04/01 15:39:29    294s] #Build and mark too close pins for the same net.
[04/01 15:39:29    294s] #Regenerating Ggrids automatically.
[04/01 15:39:29    294s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[04/01 15:39:29    294s] #Using automatically generated G-grids.
[04/01 15:39:29    294s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/01 15:39:29    294s] #Done routing data preparation.
[04/01 15:39:29    294s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.98 (MB), peak = 1948.65 (MB)
[04/01 15:39:29    294s] #
[04/01 15:39:29    294s] #Start tQuantus RC extraction...
[04/01 15:39:29    294s] #Start building rc corner(s)...
[04/01 15:39:29    294s] #Number of RC Corner = 1
[04/01 15:39:29    294s] #Corner rc_corner /home/yukunw/asap7-ry/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[04/01 15:39:29    294s] #LISD -> M1 (1)
[04/01 15:39:29    294s] #M1 -> M2 (2)
[04/01 15:39:29    294s] #M2 -> M3 (3)
[04/01 15:39:29    294s] #M3 -> M4 (4)
[04/01 15:39:29    294s] #M4 -> M5 (5)
[04/01 15:39:29    294s] #M5 -> M6 (6)
[04/01 15:39:29    294s] #M6 -> M7 (7)
[04/01 15:39:29    294s] #M7 -> M8 (8)
[04/01 15:39:29    294s] #M8 -> M9 (9)
[04/01 15:39:29    294s] #M9 -> Pad (10)
[04/01 15:39:29    294s] #SADV-On
[04/01 15:39:29    294s] # Corner(s) : 
[04/01 15:39:29    294s] #rc_corner [25.00]
[04/01 15:39:30    294s] # Corner id: 0
[04/01 15:39:30    294s] # Layout Scale: 1.000000
[04/01 15:39:30    294s] # Has Metal Fill model: yes
[04/01 15:39:30    294s] # Temperature was set
[04/01 15:39:30    294s] # Temperature : 25.000000
[04/01 15:39:30    294s] # Ref. Temp   : 25.000000
[04/01 15:39:30    294s] #SADV-Off
[04/01 15:39:30    294s] #
[04/01 15:39:30    294s] #layer[1] tech width 288 != ict width 400.0
[04/01 15:39:30    294s] #
[04/01 15:39:30    294s] #layer[1] tech spc 288 != ict spc 464.0
[04/01 15:39:30    294s] #
[04/01 15:39:30    294s] #layer[4] tech width 384 != ict width 288.0
[04/01 15:39:30    294s] #
[04/01 15:39:30    294s] #layer[4] tech spc 384 != ict spc 288.0
[04/01 15:39:30    294s] #
[04/01 15:39:30    294s] #layer[6] tech width 512 != ict width 384.0
[04/01 15:39:30    294s] #
[04/01 15:39:30    294s] #layer[6] tech spc 512 != ict spc 384.0
[04/01 15:39:30    294s] #
[04/01 15:39:30    294s] #layer[8] tech width 640 != ict width 512.0
[04/01 15:39:30    294s] #
[04/01 15:39:30    294s] #layer[8] tech spc 640 != ict spc 512.0
[04/01 15:39:30    294s] #
[04/01 15:39:30    294s] #layer[10] tech spc 32000 != ict spc 640.0
[04/01 15:39:30    294s] #total pattern=220 [10, 605]
[04/01 15:39:30    294s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/01 15:39:30    294s] #found CAPMODEL /home/yukunw/asap7-ry/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[04/01 15:39:30    294s] #found RESMODEL /home/yukunw/asap7-ry/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
[04/01 15:39:30    294s] #number model r/c [1,1] [10,605] read
[04/01 15:39:30    294s] #0 rcmodel(s) requires rebuild
[04/01 15:39:30    294s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1757.81 (MB), peak = 1948.65 (MB)
[04/01 15:39:30    294s] #Finish check_net_pin_list step Enter extract
[04/01 15:39:30    294s] #Start init net ripin tree building
[04/01 15:39:30    294s] #Finish init net ripin tree building
[04/01 15:39:30    294s] #Cpu time = 00:00:00
[04/01 15:39:30    294s] #Elapsed time = 00:00:00
[04/01 15:39:30    294s] #Increased memory = 0.00 (MB)
[04/01 15:39:30    294s] #Total memory = 1757.81 (MB)
[04/01 15:39:30    294s] #Peak memory = 1948.65 (MB)
[04/01 15:39:30    294s] #begin processing metal fill model file
[04/01 15:39:30    294s] #end processing metal fill model file
[04/01 15:39:30    294s] #Length limit = 200 pitches
[04/01 15:39:30    294s] #opt mode = 2
[04/01 15:39:30    294s] #Finish check_net_pin_list step Fix net pin list
[04/01 15:39:30    294s] #Start generate extraction boxes.
[04/01 15:39:30    294s] #
[04/01 15:39:30    294s] #Extract using 30 x 30 Hboxes
[04/01 15:39:30    294s] #2x2 initial hboxes
[04/01 15:39:30    294s] #Use area based hbox pruning.
[04/01 15:39:30    294s] #0/0 hboxes pruned.
[04/01 15:39:30    294s] #Complete generating extraction boxes.
[04/01 15:39:30    294s] #Extract 1 hboxes with single thread on machine with  Xeon 2.80GHz 36864KB Cache 96CPU...
[04/01 15:39:30    294s] #Process 0 special clock nets for rc extraction
[04/01 15:39:30    294s] #Total 1111 nets were built. 3 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/01 15:39:30    295s] #Run Statistics for Extraction:
[04/01 15:39:30    295s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:39:30    295s] #   Increased memory =     6.69 (MB), total memory =  1764.52 (MB), peak memory =  1948.65 (MB)
[04/01 15:39:30    295s] #Register nets and terms for rcdb /tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_oQP0fU.rcdb.d
[04/01 15:39:31    295s] #Finish registering nets and terms for rcdb.
[04/01 15:39:31    295s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1763.43 (MB), peak = 1948.65 (MB)
[04/01 15:39:31    295s] #RC Statistics: 4722 Res, 2345 Ground Cap, 0 XCap (Edge to Edge)
[04/01 15:39:31    295s] #RC V/H edge ratio: 0.34, Avg V/H Edge Length: 4411.54 (2126), Avg L-Edge Length: 11949.15 (1501)
[04/01 15:39:31    295s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_oQP0fU.rcdb.d.
[04/01 15:39:31    295s] #Start writing RC data.
[04/01 15:39:31    295s] #Finish writing RC data
[04/01 15:39:31    295s] #Finish writing rcdb with 5833 nodes, 4722 edges, and 0 xcaps
[04/01 15:39:31    295s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1759.72 (MB), peak = 1948.65 (MB)
[04/01 15:39:31    295s] Restoring parasitic data from file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_oQP0fU.rcdb.d' ...
[04/01 15:39:31    295s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_oQP0fU.rcdb.d' for reading (mem: 1925.098M)
[04/01 15:39:31    295s] Reading RCDB with compressed RC data.
[04/01 15:39:31    295s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_oQP0fU.rcdb.d' for content verification (mem: 1925.098M)
[04/01 15:39:31    295s] Reading RCDB with compressed RC data.
[04/01 15:39:31    295s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_oQP0fU.rcdb.d': 0 access done (mem: 1925.098M)
[04/01 15:39:31    295s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_oQP0fU.rcdb.d': 0 access done (mem: 1925.098M)
[04/01 15:39:31    295s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1925.098M)
[04/01 15:39:31    295s] Following multi-corner parasitics specified:
[04/01 15:39:31    295s] 	/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_oQP0fU.rcdb.d (rcdb)
[04/01 15:39:31    295s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_oQP0fU.rcdb.d' for reading (mem: 1925.098M)
[04/01 15:39:31    295s] Reading RCDB with compressed RC data.
[04/01 15:39:31    295s] 		Cell MultTop has rcdb /tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_oQP0fU.rcdb.d specified
[04/01 15:39:31    295s] Cell MultTop, hinst 
[04/01 15:39:31    295s] processing rcdb (/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_oQP0fU.rcdb.d) for hinst (top) of cell (MultTop);
[04/01 15:39:31    295s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/nr43158_oQP0fU.rcdb.d': 0 access done (mem: 1925.098M)
[04/01 15:39:31    295s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1925.098M)
[04/01 15:39:31    295s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/MultTop_43158_Lunxcf.rcdb.d/MultTop.rcdb.d' for reading (mem: 1925.098M)
[04/01 15:39:31    295s] Reading RCDB with compressed RC data.
[04/01 15:39:31    295s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/MultTop_43158_Lunxcf.rcdb.d/MultTop.rcdb.d': 0 access done (mem: 1925.102M)
[04/01 15:39:31    295s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=1925.102M)
[04/01 15:39:31    295s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 1925.102M)
[04/01 15:39:31    295s] #
[04/01 15:39:31    295s] #Restore RCDB.
[04/01 15:39:31    295s] #
[04/01 15:39:31    295s] #Complete tQuantus RC extraction.
[04/01 15:39:31    295s] #Cpu time = 00:00:02
[04/01 15:39:31    295s] #Elapsed time = 00:00:02
[04/01 15:39:31    295s] #Increased memory = 4.37 (MB)
[04/01 15:39:31    295s] #Total memory = 1760.35 (MB)
[04/01 15:39:31    295s] #Peak memory = 1948.65 (MB)
[04/01 15:39:31    295s] #
[04/01 15:39:31    295s] #3 inserted nodes are removed
[04/01 15:39:31    295s] ### export design design signature (222): route=1970128463 fixed_route=1970128463 flt_obj=0 vio=1458778002 swire=282492057 shield_wire=1 net_attr=1162005059 dirty_area=0 del_dirty_area=0 cell=298149152 placement=1667302373 pin_access=1978432783 inst_pattern=1
[04/01 15:39:31    295s] #	no debugging net set
[04/01 15:39:31    295s] ### import design signature (223): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1978432783 inst_pattern=1
[04/01 15:39:31    295s] #Start Inst Signature in MT(0)
[04/01 15:39:31    295s] #Start Net Signature in MT(48841960)
[04/01 15:39:31    295s] #Calculate SNet Signature in MT (57765919)
[04/01 15:39:31    295s] #Run time and memory report for RC extraction:
[04/01 15:39:31    295s] #RC extraction running on  Xeon 2.80GHz 36864KB Cache 96CPU.
[04/01 15:39:31    295s] #Run Statistics for snet signature:
[04/01 15:39:31    295s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:39:31    295s] #   Increased memory =     0.00 (MB), total memory =  1755.01 (MB), peak memory =  1948.65 (MB)
[04/01 15:39:31    295s] #Run Statistics for Net Final Signature:
[04/01 15:39:31    295s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:39:31    295s] #   Increased memory =     0.00 (MB), total memory =  1755.01 (MB), peak memory =  1948.65 (MB)
[04/01 15:39:31    295s] #Run Statistics for Net launch:
[04/01 15:39:31    295s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:39:31    295s] #   Increased memory =     0.00 (MB), total memory =  1755.01 (MB), peak memory =  1948.65 (MB)
[04/01 15:39:31    295s] #Run Statistics for Net init_dbsNet_slist:
[04/01 15:39:31    295s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:39:31    295s] #   Increased memory =     0.00 (MB), total memory =  1755.01 (MB), peak memory =  1948.65 (MB)
[04/01 15:39:31    295s] #Run Statistics for net signature:
[04/01 15:39:31    295s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:39:31    295s] #   Increased memory =     0.00 (MB), total memory =  1755.01 (MB), peak memory =  1948.65 (MB)
[04/01 15:39:31    295s] #Run Statistics for inst signature:
[04/01 15:39:31    295s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:39:31    295s] #   Increased memory =    -0.02 (MB), total memory =  1755.01 (MB), peak memory =  1948.65 (MB)
[04/01 15:39:31    295s] **optDesign ... cpu = 0:01:37, real = 0:01:38, mem = 1755.1M, totSessionCpu=0:04:56 **
[04/01 15:39:31    295s] Starting delay calculation for Setup views
[04/01 15:39:31    295s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/01 15:39:31    295s] AAE_INFO: resetNetProps viewIdx 0 
[04/01 15:39:31    295s] Starting SI iteration 1 using Infinite Timing Windows
[04/01 15:39:32    295s] #################################################################################
[04/01 15:39:32    295s] # Design Stage: PostRoute
[04/01 15:39:32    295s] # Design Name: MultTop
[04/01 15:39:32    295s] # Design Mode: 90nm
[04/01 15:39:32    295s] # Analysis Mode: MMMC OCV 
[04/01 15:39:32    295s] # Parasitics Mode: SPEF/RCDB 
[04/01 15:39:32    295s] # Signoff Settings: SI On 
[04/01 15:39:32    295s] #################################################################################
[04/01 15:39:32    296s] AAE_INFO: 1 threads acquired from CTE.
[04/01 15:39:32    296s] Setting infinite Tws ...
[04/01 15:39:32    296s] First Iteration Infinite Tw... 
[04/01 15:39:32    296s] Calculate early delays in OCV mode...
[04/01 15:39:32    296s] Calculate late delays in OCV mode...
[04/01 15:39:32    296s] Topological Sorting (REAL = 0:00:00.0, MEM = 1919.6M, InitMEM = 1919.6M)
[04/01 15:39:32    296s] Start delay calculation (fullDC) (1 T). (MEM=1919.62)
[04/01 15:39:32    296s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[04/01 15:39:32    296s] 
[04/01 15:39:32    296s] Trim Metal Layers:
[04/01 15:39:32    296s] LayerId::1 widthSet size::1
[04/01 15:39:32    296s] LayerId::2 widthSet size::1
[04/01 15:39:32    296s] LayerId::3 widthSet size::1
[04/01 15:39:32    296s] LayerId::4 widthSet size::1
[04/01 15:39:32    296s] LayerId::5 widthSet size::1
[04/01 15:39:32    296s] LayerId::6 widthSet size::1
[04/01 15:39:32    296s] LayerId::7 widthSet size::1
[04/01 15:39:32    296s] LayerId::8 widthSet size::1
[04/01 15:39:32    296s] LayerId::9 widthSet size::1
[04/01 15:39:32    296s] LayerId::10 widthSet size::1
[04/01 15:39:32    296s] eee: pegSigSF::1.070000
[04/01 15:39:32    296s] Initializing multi-corner resistance tables ...
[04/01 15:39:32    296s] eee: l::1 avDens::0.001238 usedTrk::2.785926 availTrk::2250.000000 sigTrk::2.785926
[04/01 15:39:32    296s] eee: l::2 avDens::0.194174 usedTrk::466.018331 availTrk::2400.000000 sigTrk::466.018331
[04/01 15:39:32    296s] eee: l::3 avDens::0.147056 usedTrk::363.962593 availTrk::2475.000000 sigTrk::363.962593
[04/01 15:39:32    296s] eee: l::4 avDens::0.018517 usedTrk::17.706666 availTrk::956.250000 sigTrk::17.706666
[04/01 15:39:32    296s] eee: l::5 avDens::0.027260 usedTrk::24.533981 availTrk::900.000000 sigTrk::24.533981
[04/01 15:39:32    296s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:39:32    296s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:39:32    296s] eee: l::8 avDens::0.015802 usedTrk::11.111111 availTrk::703.125000 sigTrk::11.111111
[04/01 15:39:32    296s] eee: l::9 avDens::0.020273 usedTrk::18.245556 availTrk::900.000000 sigTrk::18.245556
[04/01 15:39:32    296s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 15:39:32    296s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.052620 aWlH=0.000000 lMod=0 pMax=0.809400 pMod=83 wcR=0.640700 newSi=0.001600 wHLS=1.601750 siPrev=0 viaL=0.000000
[04/01 15:39:32    296s] End AAE Lib Interpolated Model. (MEM=1931.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:39:32    296s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/MultTop_43158_Lunxcf.rcdb.d/MultTop.rcdb.d' for reading (mem: 1931.230M)
[04/01 15:39:32    296s] Reading RCDB with compressed RC data.
[04/01 15:39:32    296s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1924.0M)
[04/01 15:39:32    296s] Total number of fetched objects 1111
[04/01 15:39:32    296s] AAE_INFO-618: Total number of nets in the design is 1115,  99.6 percent of the nets selected for SI analysis
[04/01 15:39:32    296s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:39:32    296s] End delay calculation. (MEM=1939.65 CPU=0:00:00.2 REAL=0:00:00.0)
[04/01 15:39:32    296s] End delay calculation (fullDC). (MEM=1939.65 CPU=0:00:00.3 REAL=0:00:00.0)
[04/01 15:39:32    296s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1939.6M) ***
[04/01 15:39:32    296s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1939.6M)
[04/01 15:39:32    296s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/01 15:39:32    296s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1939.6M)
[04/01 15:39:32    296s] Starting SI iteration 2
[04/01 15:39:32    296s] Calculate early delays in OCV mode...
[04/01 15:39:32    296s] Calculate late delays in OCV mode...
[04/01 15:39:32    296s] Start delay calculation (fullDC) (1 T). (MEM=1894.55)
[04/01 15:39:32    296s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[04/01 15:39:32    296s] End AAE Lib Interpolated Model. (MEM=1894.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:39:32    296s] Glitch Analysis: View setup_view -- Total Number of Nets Skipped = 0. 
[04/01 15:39:32    296s] Glitch Analysis: View setup_view -- Total Number of Nets Analyzed = 1111. 
[04/01 15:39:32    296s] Total number of fetched objects 1111
[04/01 15:39:32    296s] AAE_INFO-618: Total number of nets in the design is 1115,  0.0 percent of the nets selected for SI analysis
[04/01 15:39:32    296s] End delay calculation. (MEM=1932.71 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 15:39:32    296s] End delay calculation (fullDC). (MEM=1932.71 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 15:39:32    296s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1932.7M) ***
[04/01 15:39:32    296s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:04:56 mem=1932.7M)
[04/01 15:39:32    296s] End AAE Lib Interpolated Model. (MEM=1932.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 15:39:32    296s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1932.7M, EPOCH TIME: 1743493172.556922
[04/01 15:39:32    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:32    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:32    296s] 
[04/01 15:39:32    296s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:39:32    296s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1932.7M, EPOCH TIME: 1743493172.568267
[04/01 15:39:32    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:32    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:32    296s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2reg  | reg2out | default | feedthr |
+--------------------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.629  |   N/A   |   N/A   |  0.000  |  0.629  |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |   N/A   |   N/A   |    0    |    0    |
|          All Paths:|   32    |   N/A   |   N/A   |    0    |   32    |
+--------------------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1967.1M, EPOCH TIME: 1743493172.610786
[04/01 15:39:32    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:32    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:32    296s] 
[04/01 15:39:32    296s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:39:32    296s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1967.1M, EPOCH TIME: 1743493172.620010
[04/01 15:39:32    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:32    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:32    296s] Density: 59.950%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:38, real = 0:01:39, mem = 1696.3M, totSessionCpu=0:04:57 **
[04/01 15:39:32    296s] Executing marking Critical Nets1
[04/01 15:39:32    296s] **INFO: flowCheckPoint #6 OptimizationRecovery
[04/01 15:39:32    296s] *** Timing Is met
[04/01 15:39:32    296s] *** Check timing (0:00:00.0)
[04/01 15:39:32    296s] Running postRoute recovery in postEcoRoute mode
[04/01 15:39:32    296s] **optDesign ... cpu = 0:01:38, real = 0:01:39, mem = 1696.3M, totSessionCpu=0:04:57 **
[04/01 15:39:32    296s]   Timing/DRV Snapshot: (TGT)
[04/01 15:39:32    296s]      Weighted WNS: 0.000
[04/01 15:39:32    296s]       All  PG WNS: 0.000
[04/01 15:39:32    296s]       High PG WNS: 0.000
[04/01 15:39:32    296s]       All  PG TNS: 0.000
[04/01 15:39:32    296s]       High PG TNS: 0.000
[04/01 15:39:32    296s]       Low  PG TNS: 0.000
[04/01 15:39:32    296s]          Tran DRV: 0 (0)
[04/01 15:39:32    296s]           Cap DRV: 0 (0)
[04/01 15:39:32    296s]        Fanout DRV: 0 (0)
[04/01 15:39:32    296s]            Glitch: 0 (0)
[04/01 15:39:32    296s]    Category Slack: { [L, 0.629] }
[04/01 15:39:32    296s] 
[04/01 15:39:32    296s] Checking setup slack degradation ...
[04/01 15:39:32    296s] 
[04/01 15:39:32    296s] Recovery Manager:
[04/01 15:39:32    296s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.044) - Skip
[04/01 15:39:32    296s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.022) - Skip
[04/01 15:39:32    296s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[04/01 15:39:32    296s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/01 15:39:32    296s] 
[04/01 15:39:32    296s] Checking DRV degradation...
[04/01 15:39:32    296s] 
[04/01 15:39:32    296s] Recovery Manager:
[04/01 15:39:32    296s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/01 15:39:32    296s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/01 15:39:32    296s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/01 15:39:32    296s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/01 15:39:32    296s] 
[04/01 15:39:32    296s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/01 15:39:32    296s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1910.29M, totSessionCpu=0:04:57).
[04/01 15:39:32    296s] **optDesign ... cpu = 0:01:38, real = 0:01:39, mem = 1696.3M, totSessionCpu=0:04:57 **
[04/01 15:39:32    296s] 
[04/01 15:39:32    296s] Latch borrow mode reset to max_borrow
[04/01 15:39:32    296s] **INFO: flowCheckPoint #7 FinalSummary
[04/01 15:39:32    296s] Reported timing to dir ./timingReports
[04/01 15:39:32    296s] **optDesign ... cpu = 0:01:38, real = 0:01:39, mem = 1696.3M, totSessionCpu=0:04:57 **
[04/01 15:39:32    296s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1910.3M, EPOCH TIME: 1743493172.705282
[04/01 15:39:32    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:32    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:32    296s] 
[04/01 15:39:32    296s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:39:32    296s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1910.3M, EPOCH TIME: 1743493172.715042
[04/01 15:39:32    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:32    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:34    296s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2reg  | reg2out | default | feedthr |
+--------------------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.629  |   N/A   |   N/A   |  0.000  |  0.629  |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |   N/A   |   N/A   |    0    |    0    |
|          All Paths:|   32    |   N/A   |   N/A   |    0    |   32    |
+--------------------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1909.6M, EPOCH TIME: 1743493174.995378
[04/01 15:39:34    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:34    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] 
[04/01 15:39:35    296s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:39:35    296s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1909.6M, EPOCH TIME: 1743493175.006774
[04/01 15:39:35    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] Density: 59.950%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:1909.6M, EPOCH TIME: 1743493175.013555
[04/01 15:39:35    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] 
[04/01 15:39:35    296s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:39:35    296s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1909.6M, EPOCH TIME: 1743493175.022011
[04/01 15:39:35    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] **optDesign ... cpu = 0:01:39, real = 0:01:42, mem = 1696.5M, totSessionCpu=0:04:57 **
[04/01 15:39:35    296s]  ReSet Options after AAE Based Opt flow 
[04/01 15:39:35    296s] 
[04/01 15:39:35    296s] TimeStamp Deleting Cell Server Begin ...
[04/01 15:39:35    296s] Deleting Lib Analyzer.
[04/01 15:39:35    296s] 
[04/01 15:39:35    296s] TimeStamp Deleting Cell Server End ...
[04/01 15:39:35    296s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/01 15:39:35    296s] Type 'man IMPOPT-3195' for more detail.
[04/01 15:39:35    296s] *** Finished optDesign ***
[04/01 15:39:35    296s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/01 15:39:35    296s] Info: Destroy the CCOpt slew target map.
[04/01 15:39:35    296s] clean pInstBBox. size 0
[04/01 15:39:35    296s] All LLGs are deleted
[04/01 15:39:35    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1909.6M, EPOCH TIME: 1743493175.061036
[04/01 15:39:35    296s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1909.6M, EPOCH TIME: 1743493175.061137
[04/01 15:39:35    296s] Info: pop threads available for lower-level modules during optimization.
[04/01 15:39:35    296s] *** optDesign #1 [finish] : cpu/real = 0:01:38.6/0:01:41.7 (1.0), totSession cpu/real = 0:04:56.9/0:04:52.2 (1.0), mem = 1909.6M
[04/01 15:39:35    296s] 
[04/01 15:39:35    296s] =============================================================================================
[04/01 15:39:35    296s]  Final TAT Report : optDesign #1                                                21.14-s109_1
[04/01 15:39:35    296s] =============================================================================================
[04/01 15:39:35    296s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:39:35    296s] ---------------------------------------------------------------------------------------------
[04/01 15:39:35    296s] [ InitOpt                ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/01 15:39:35    296s] [ DrvOpt                 ]      1   0:00:01.2  (   1.2 % )     0:00:01.2 /  0:00:01.2    1.0
[04/01 15:39:35    296s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:39:35    296s] [ LayerAssignment        ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.2
[04/01 15:39:35    296s] [ BuildHoldData          ]      1   0:00:00.3  (   0.3 % )     0:00:01.4 /  0:00:01.4    1.0
[04/01 15:39:35    296s] [ OptSummaryReport       ]      5   0:00:00.2  (   0.2 % )     0:00:02.6 /  0:00:00.5    0.2
[04/01 15:39:35    296s] [ DrvReport              ]      9   0:00:02.4  (   2.3 % )     0:00:02.4 /  0:00:00.2    0.1
[04/01 15:39:35    296s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:39:35    296s] [ CheckPlace             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/01 15:39:35    296s] [ EcoRoute               ]      1   0:01:31.1  (  89.6 % )     0:01:31.1 /  0:01:30.9    1.0
[04/01 15:39:35    296s] [ ExtractRC              ]      2   0:00:04.1  (   4.0 % )     0:00:04.1 /  0:00:03.3    0.8
[04/01 15:39:35    296s] [ TimingUpdate           ]     15   0:00:00.8  (   0.8 % )     0:00:01.8 /  0:00:01.8    1.0
[04/01 15:39:35    296s] [ FullDelayCalc          ]      5   0:00:01.1  (   1.0 % )     0:00:01.1 /  0:00:01.0    1.0
[04/01 15:39:35    296s] [ TimingReport           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[04/01 15:39:35    296s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/01 15:39:35    296s] [ MISC                   ]          0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[04/01 15:39:35    296s] ---------------------------------------------------------------------------------------------
[04/01 15:39:35    296s]  optDesign #1 TOTAL                 0:01:41.7  ( 100.0 % )     0:01:41.7 /  0:01:38.6    1.0
[04/01 15:39:35    296s] ---------------------------------------------------------------------------------------------
[04/01 15:39:35    296s] 
[04/01 15:39:35    296s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix postRoute -outDir /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/postRoute_timing
[04/01 15:39:35    296s] *** timeDesign #3 [begin] : totSession cpu/real = 0:04:56.9/0:04:52.3 (1.0), mem = 1909.6M
[04/01 15:39:35    296s]  Reset EOS DB
[04/01 15:39:35    296s] Ignoring AAE DB Resetting ...
[04/01 15:39:35    296s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/MultTop_43158_Lunxcf.rcdb.d/MultTop.rcdb.d': 1111 access done (mem: 1909.617M)
[04/01 15:39:35    296s] tQuantus: Use design signature to decide re-extraction is ON
[04/01 15:39:35    296s] #Start Inst Signature in MT(0)
[04/01 15:39:35    296s] #Start Net Signature in MT(48841960)
[04/01 15:39:35    296s] #Calculate SNet Signature in MT (57765919)
[04/01 15:39:35    296s] #Run time and memory report for RC extraction:
[04/01 15:39:35    296s] #RC extraction running on  Xeon 2.80GHz 36864KB Cache 96CPU.
[04/01 15:39:35    296s] #Run Statistics for snet signature:
[04/01 15:39:35    296s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:39:35    296s] #   Increased memory =     0.00 (MB), total memory =  1688.11 (MB), peak memory =  1948.65 (MB)
[04/01 15:39:35    296s] #Run Statistics for Net Final Signature:
[04/01 15:39:35    296s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:39:35    296s] #   Increased memory =     0.00 (MB), total memory =  1688.10 (MB), peak memory =  1948.65 (MB)
[04/01 15:39:35    296s] #Run Statistics for Net launch:
[04/01 15:39:35    296s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:39:35    296s] #   Increased memory =     0.00 (MB), total memory =  1688.10 (MB), peak memory =  1948.65 (MB)
[04/01 15:39:35    296s] #Run Statistics for Net init_dbsNet_slist:
[04/01 15:39:35    296s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:39:35    296s] #   Increased memory =     0.00 (MB), total memory =  1688.10 (MB), peak memory =  1948.65 (MB)
[04/01 15:39:35    296s] #Run Statistics for net signature:
[04/01 15:39:35    296s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:39:35    296s] #   Increased memory =     0.00 (MB), total memory =  1688.10 (MB), peak memory =  1948.65 (MB)
[04/01 15:39:35    296s] #Run Statistics for inst signature:
[04/01 15:39:35    296s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/01 15:39:35    296s] #   Increased memory =    -8.52 (MB), total memory =  1688.10 (MB), peak memory =  1948.65 (MB)
[04/01 15:39:35    296s] tQuantus: Original signature = 124046457, new signature = 124046457
[04/01 15:39:35    296s] tQuantus: Design is clean by design signature
[04/01 15:39:35    296s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/MultTop_43158_Lunxcf.rcdb.d/MultTop.rcdb.d' for reading (mem: 1901.617M)
[04/01 15:39:35    296s] Closing parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/MultTop_43158_Lunxcf.rcdb.d/MultTop.rcdb.d': 0 access done (mem: 1901.617M)
[04/01 15:39:35    296s] The design is extracted. Skipping TQuantus.
[04/01 15:39:35    296s] All LLGs are deleted
[04/01 15:39:35    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1901.6M, EPOCH TIME: 1743493175.121663
[04/01 15:39:35    296s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1901.6M, EPOCH TIME: 1743493175.121979
[04/01 15:39:35    296s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1901.6M, EPOCH TIME: 1743493175.122244
[04/01 15:39:35    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1901.6M, EPOCH TIME: 1743493175.122494
[04/01 15:39:35    296s] Max number of tech site patterns supported in site array is 256.
[04/01 15:39:35    296s] Core basic site is asap7sc7p5t
[04/01 15:39:35    296s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1901.6M, EPOCH TIME: 1743493175.131165
[04/01 15:39:35    296s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:39:35    296s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:39:35    296s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1901.6M, EPOCH TIME: 1743493175.131481
[04/01 15:39:35    296s] Fast DP-INIT is on for default
[04/01 15:39:35    296s] Atter site array init, number of instance map data is 0.
[04/01 15:39:35    296s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1901.6M, EPOCH TIME: 1743493175.132546
[04/01 15:39:35    296s] 
[04/01 15:39:35    296s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:39:35    296s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1901.6M, EPOCH TIME: 1743493175.132919
[04/01 15:39:35    296s] All LLGs are deleted
[04/01 15:39:35    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:35    296s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1901.6M, EPOCH TIME: 1743493175.133719
[04/01 15:39:35    296s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1901.6M, EPOCH TIME: 1743493175.133941
[04/01 15:39:37    297s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2reg  | reg2out | default | feedthr |
+--------------------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.629  |   N/A   |   N/A   |  0.000  |  0.629  |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |   N/A   |   N/A   |    0    |    0    |
|          All Paths:|   32    |   N/A   |   N/A   |    0    |   32    |
+--------------------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/01 15:39:37    297s] All LLGs are deleted
[04/01 15:39:37    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:37    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:37    297s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1901.9M, EPOCH TIME: 1743493177.445938
[04/01 15:39:37    297s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1901.9M, EPOCH TIME: 1743493177.446787
[04/01 15:39:37    297s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1901.9M, EPOCH TIME: 1743493177.447623
[04/01 15:39:37    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:37    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:37    297s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1901.9M, EPOCH TIME: 1743493177.448131
[04/01 15:39:37    297s] Max number of tech site patterns supported in site array is 256.
[04/01 15:39:37    297s] Core basic site is asap7sc7p5t
[04/01 15:39:37    297s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1901.9M, EPOCH TIME: 1743493177.461048
[04/01 15:39:37    297s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:39:37    297s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:39:37    297s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1901.9M, EPOCH TIME: 1743493177.461419
[04/01 15:39:37    297s] Fast DP-INIT is on for default
[04/01 15:39:37    297s] Atter site array init, number of instance map data is 0.
[04/01 15:39:37    297s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1901.9M, EPOCH TIME: 1743493177.462523
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:39:37    297s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:1901.9M, EPOCH TIME: 1743493177.462905
[04/01 15:39:37    297s] All LLGs are deleted
[04/01 15:39:37    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:37    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:37    297s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1901.9M, EPOCH TIME: 1743493177.463725
[04/01 15:39:37    297s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1901.9M, EPOCH TIME: 1743493177.463951
[04/01 15:39:37    297s] Density: 59.950%
Total number of glitch violations: 0
------------------------------------------------------------------
All LLGs are deleted
[04/01 15:39:37    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:37    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:37    297s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1901.9M, EPOCH TIME: 1743493177.470794
[04/01 15:39:37    297s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1901.9M, EPOCH TIME: 1743493177.471044
[04/01 15:39:37    297s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1901.9M, EPOCH TIME: 1743493177.471284
[04/01 15:39:37    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:37    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:37    297s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1901.9M, EPOCH TIME: 1743493177.471429
[04/01 15:39:37    297s] Max number of tech site patterns supported in site array is 256.
[04/01 15:39:37    297s] Core basic site is asap7sc7p5t
[04/01 15:39:37    297s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1901.9M, EPOCH TIME: 1743493177.478687
[04/01 15:39:37    297s] After signature check, allow fast init is true, keep pre-filter is true.
[04/01 15:39:37    297s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/01 15:39:37    297s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1901.9M, EPOCH TIME: 1743493177.478932
[04/01 15:39:37    297s] Fast DP-INIT is on for default
[04/01 15:39:37    297s] Atter site array init, number of instance map data is 0.
[04/01 15:39:37    297s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1901.9M, EPOCH TIME: 1743493177.479991
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[04/01 15:39:37    297s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1901.9M, EPOCH TIME: 1743493177.480346
[04/01 15:39:37    297s] All LLGs are deleted
[04/01 15:39:37    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:37    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/01 15:39:37    297s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1901.9M, EPOCH TIME: 1743493177.481022
[04/01 15:39:37    297s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1901.9M, EPOCH TIME: 1743493177.481247
[04/01 15:39:37    297s] Reported timing to dir /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/postRoute_timing
[04/01 15:39:37    297s] Total CPU time: 0.24 sec
[04/01 15:39:37    297s] Total Real time: 2.0 sec
[04/01 15:39:37    297s] Total Memory Usage: 1901.9375 Mbytes
[04/01 15:39:37    297s] Reset AAE Options
[04/01 15:39:37    297s] Info: pop threads available for lower-level modules during optimization.
[04/01 15:39:37    297s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.2/0:00:02.4 (0.1), totSession cpu/real = 0:04:57.1/0:04:54.7 (1.0), mem = 1901.9M
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] =============================================================================================
[04/01 15:39:37    297s]  Final TAT Report : timeDesign #3                                               21.14-s109_1
[04/01 15:39:37    297s] =============================================================================================
[04/01 15:39:37    297s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/01 15:39:37    297s] ---------------------------------------------------------------------------------------------
[04/01 15:39:37    297s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:39:37    297s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.1 % )     0:00:02.4 /  0:00:00.2    0.1
[04/01 15:39:37    297s] [ DrvReport              ]      1   0:00:02.2  (  92.7 % )     0:00:02.2 /  0:00:00.1    0.0
[04/01 15:39:37    297s] [ ExtractRC              ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[04/01 15:39:37    297s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:39:37    297s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/01 15:39:37    297s] [ GenerateReports        ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.2
[04/01 15:39:37    297s] [ MISC                   ]          0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[04/01 15:39:37    297s] ---------------------------------------------------------------------------------------------
[04/01 15:39:37    297s]  timeDesign #3 TOTAL                0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:00.2    0.1
[04/01 15:39:37    297s] ---------------------------------------------------------------------------------------------
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] <CMD> report_timing -nworst 200 -unique_pins -machine_readable > ${report_dir}/timing.rpt   
[04/01 15:39:37    297s] <CMD> report_area -detail > /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/postRoute_area.rpt
[04/01 15:39:37    297s] <CMD> report_power -hierarchy all > /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/postRoute_power.rpt
[04/01 15:39:37    297s] Opening parasitic data file '/tmp/innovus_temp_43158_hpc001_yukunw_RnxuRp/MultTop_43158_Lunxcf.rcdb.d/MultTop.rcdb.d' for reading (mem: 1911.945M)
[04/01 15:39:37    297s] Reading RCDB with compressed RC data.
[04/01 15:39:37    297s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1928.7M)
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Begin Power Analysis
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s]              0V	    VSS
[04/01 15:39:37    297s]            0.7V	    VDD
[04/01 15:39:37    297s] Begin Processing Timing Library for Power Calculation
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Begin Processing Timing Library for Power Calculation
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Begin Processing Power Net/Grid for Power Calculation
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1691.03MB/3384.17MB/1921.93MB)
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Begin Processing Timing Window Data for Power Calculation
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1691.03MB/3384.17MB/1921.93MB)
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Begin Processing User Attributes
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1691.03MB/3384.17MB/1921.93MB)
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Begin Processing Signal Activity
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1691.03MB/3384.17MB/1921.93MB)
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Begin Power Computation
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s]       ----------------------------------------------------------
[04/01 15:39:37    297s]       # of cell(s) missing both power/leakage table: 0
[04/01 15:39:37    297s]       # of cell(s) missing power table: 0
[04/01 15:39:37    297s]       # of cell(s) missing leakage table: 0
[04/01 15:39:37    297s]       ----------------------------------------------------------
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s]       # of MSMV cell(s) missing power_level: 0
[04/01 15:39:37    297s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1691.72MB/3384.17MB/1921.93MB)
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Begin Processing User Attributes
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1691.72MB/3384.17MB/1921.93MB)
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1691.72MB/3384.17MB/1921.93MB)
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] *



[04/01 15:39:37    297s] Total Power
[04/01 15:39:37    297s] -----------------------------------------------------------------------------------------
[04/01 15:39:37    297s] Total Internal Power:        0.14449819 	   46.3904%
[04/01 15:39:37    297s] Total Switching Power:       0.15666716 	   50.2972%
[04/01 15:39:37    297s] Total Leakage Power:         0.01031745 	    3.3124%
[04/01 15:39:37    297s] Total Power:                 0.31148280
[04/01 15:39:37    297s] -----------------------------------------------------------------------------------------
[04/01 15:39:37    297s] Processing average sequential pin duty cycle 
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 15:39:37    297s] Summary for sequential cells identification: 
[04/01 15:39:37    297s]   Identified SBFF number: 68
[04/01 15:39:37    297s]   Identified MBFF number: 0
[04/01 15:39:37    297s]   Identified SB Latch number: 0
[04/01 15:39:37    297s]   Identified MB Latch number: 0
[04/01 15:39:37    297s]   Not identified SBFF number: 0
[04/01 15:39:37    297s]   Not identified MBFF number: 0
[04/01 15:39:37    297s]   Not identified SB Latch number: 0
[04/01 15:39:37    297s]   Not identified MB Latch number: 0
[04/01 15:39:37    297s]   Number of sequential cells which are not FFs: 64
[04/01 15:39:37    297s]  Visiting view : setup_view
[04/01 15:39:37    297s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:39:37    297s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:39:37    297s]  Visiting view : hold_view
[04/01 15:39:37    297s]    : PowerDomain = none : Weighted F : unweighted  = 4.40 (1.000) with rcCorner = 0
[04/01 15:39:37    297s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[04/01 15:39:37    297s] TLC MultiMap info (StdDelay):
[04/01 15:39:37    297s]   : hold_delay + hold_set + 1 + no RcCorner := 3.9ps
[04/01 15:39:37    297s]   : hold_delay + hold_set + 1 + rc_corner := 4.4ps
[04/01 15:39:37    297s]   : setup_delay + setup_set + 1 + no RcCorner := 3.9ps
[04/01 15:39:37    297s]   : setup_delay + setup_set + 1 + rc_corner := 4.4ps
[04/01 15:39:37    297s]  Setting StdDelay to: 4.4ps
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 15:39:37    297s] <CMD> report_power -cell all > /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/postRoute_power_cell.rpt
[04/01 15:39:37    297s] *



[04/01 15:39:37    297s] Total Power
[04/01 15:39:37    297s] -----------------------------------------------------------------------------------------
[04/01 15:39:37    297s] Total Internal Power:        0.14449819 	   46.3904%
[04/01 15:39:37    297s] Total Switching Power:       0.15666716 	   50.2972%
[04/01 15:39:37    297s] Total Leakage Power:         0.01031745 	    3.3124%
[04/01 15:39:37    297s] Total Power:                 0.31148280
[04/01 15:39:37    297s] -----------------------------------------------------------------------------------------
[04/01 15:39:37    297s] Processing average sequential pin duty cycle 
[04/01 15:39:37    297s] <CMD> report_power -net > /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/postRoute_power_net.rpt
[04/01 15:39:37    297s] *



[04/01 15:39:37    297s] Total Power
[04/01 15:39:37    297s] -----------------------------------------------------------------------------------------
[04/01 15:39:37    297s] Total Internal Power:        0.14449819 	   46.3904%
[04/01 15:39:37    297s] Total Switching Power:       0.15666716 	   50.2972%
[04/01 15:39:37    297s] Total Leakage Power:         0.01031745 	    3.3124%
[04/01 15:39:37    297s] Total Power:                 0.31148280
[04/01 15:39:37    297s] -----------------------------------------------------------------------------------------
[04/01 15:39:37    297s] Processing average sequential pin duty cycle 
[04/01 15:39:37    297s] <CMD> set_verify_drc_mode -reset
[04/01 15:39:37    297s] <CMD> set_verify_drc_mode -check_only regular -limit 100000 -report /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/chipdone_drv.rpt
[04/01 15:39:37    297s] <CMD> verify_drc
[04/01 15:39:37    297s] #-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
[04/01 15:39:37    297s] #-limit 100000                           # int, default=100000, user setting
[04/01 15:39:37    297s] #-check_same_via_cell true               # bool, default=false, user setting
[04/01 15:39:37    297s] #-report /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/reports/chipdone_drv.rpt # string, default="", user setting
[04/01 15:39:37    297s]  *** Starting Verify DRC (MEM: 1928.7) ***
[04/01 15:39:37    297s] 
[04/01 15:39:37    297s]   VERIFY DRC ...... Starting Verification
[04/01 15:39:37    297s]   VERIFY DRC ...... Initializing
[04/01 15:39:37    297s]   VERIFY DRC ...... Deleting Existing Violations
[04/01 15:39:37    297s]   VERIFY DRC ...... Creating Sub-Areas
[04/01 15:39:37    297s]   VERIFY DRC ...... Using new threading
[04/01 15:39:37    297s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 56.736 55.008} 1 of 1
[04/01 15:39:38    297s]   VERIFY DRC ...... Sub-Area : 1 complete 57 Viols.
[04/01 15:39:38    297s] 
[04/01 15:39:38    297s]   Verification Complete : 57 Viols.
[04/01 15:39:38    297s] 
[04/01 15:39:38    297s]  Violation Summary By Layer and Type:
[04/01 15:39:38    297s] 
[04/01 15:39:38    297s] 	            Enc   Totals
[04/01 15:39:38    297s] 	V3           57       57
[04/01 15:39:38    297s] 	Totals       57       57
[04/01 15:39:38    297s] 
[04/01 15:39:38    297s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 1.00  MEM: 256.1M) ***
[04/01 15:39:38    297s] 
[04/01 15:39:38    297s] <CMD> saveDesign /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/data/routing.enc
[04/01 15:39:38    297s] The in-memory database contained RC information but was not saved. To save 
[04/01 15:39:38    297s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/01 15:39:38    297s] so it should only be saved when it is really desired.
[04/01 15:39:38    297s] #% Begin save design ... (date=04/01 15:39:38, mem=1714.6M)
[04/01 15:39:38    297s] % Begin Save ccopt configuration ... (date=04/01 15:39:38, mem=1714.6M)
[04/01 15:39:38    297s] % End Save ccopt configuration ... (date=04/01 15:39:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1715.5M, current mem=1715.5M)
[04/01 15:39:38    297s] % Begin Save netlist data ... (date=04/01 15:39:38, mem=1715.5M)
[04/01 15:39:38    297s] Writing Binary DB to /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/data/routing.enc.dat/MultTop.v.bin in single-threaded mode...
[04/01 15:39:38    297s] % End Save netlist data ... (date=04/01 15:39:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1715.5M, current mem=1715.5M)
[04/01 15:39:38    297s] Saving symbol-table file ...
[04/01 15:39:38    297s] Saving congestion map file /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/data/routing.enc.dat/MultTop.route.congmap.gz ...
[04/01 15:39:38    297s] % Begin Save AAE data ... (date=04/01 15:39:38, mem=1715.8M)
[04/01 15:39:38    297s] Saving AAE Data ...
[04/01 15:39:38    297s] % End Save AAE data ... (date=04/01 15:39:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1715.9M, current mem=1715.9M)
[04/01 15:39:38    298s] Saving preference file /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/data/routing.enc.dat/gui.pref.tcl ...
[04/01 15:39:38    298s] Saving mode setting ...
[04/01 15:39:38    298s] Saving root attributes to be loaded post write_db ...
[04/01 15:39:39    298s] Saving global file ...
[04/01 15:39:39    298s] Saving root attributes to be loaded previous write_db ...
[04/01 15:39:39    298s] % Begin Save floorplan data ... (date=04/01 15:39:39, mem=1717.5M)
[04/01 15:39:39    298s] Saving floorplan file ...
[04/01 15:39:40    298s] % End Save floorplan data ... (date=04/01 15:39:40, total cpu=0:00:00.0, real=0:00:01.0, peak res=1717.6M, current mem=1717.6M)
[04/01 15:39:40    298s] Saving PG file /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/data/routing.enc.dat/MultTop.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Tue Apr  1 15:39:40 2025)
[04/01 15:39:40    298s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1921.3M) ***
[04/01 15:39:40    298s] Saving Drc markers ...
[04/01 15:39:40    298s] ... 114 markers are saved ...
[04/01 15:39:40    298s] ... 114 geometry drc markers are saved ...
[04/01 15:39:40    298s] ... 0 antenna drc markers are saved ...
[04/01 15:39:40    298s] % Begin Save placement data ... (date=04/01 15:39:40, mem=1717.7M)
[04/01 15:39:40    298s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/01 15:39:40    298s] Save Adaptive View Pruning View Names to Binary file
[04/01 15:39:40    298s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1924.3M) ***
[04/01 15:39:40    298s] % End Save placement data ... (date=04/01 15:39:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1717.7M, current mem=1717.7M)
[04/01 15:39:40    298s] % Begin Save routing data ... (date=04/01 15:39:40, mem=1717.7M)
[04/01 15:39:40    298s] Saving route file ...
[04/01 15:39:41    298s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1921.3M) ***
[04/01 15:39:41    298s] % End Save routing data ... (date=04/01 15:39:41, total cpu=0:00:00.0, real=0:00:01.0, peak res=1717.8M, current mem=1717.8M)
[04/01 15:39:41    298s] Saving property file /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/data/routing.enc.dat/MultTop.prop
[04/01 15:39:41    298s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1924.3M) ***
[04/01 15:39:41    298s] #Saving pin access data to file /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/data/routing.enc.dat/MultTop.apa ...
[04/01 15:39:41    298s] #
[04/01 15:39:41    298s] Saving preRoute extracted patterns in file '/home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/data/routing.enc.dat/MultTop.techData.gz' ...
[04/01 15:39:41    298s] Saving preRoute extraction data in directory '/home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/data/routing.enc.dat/extraction/' ...
[04/01 15:39:41    298s] Checksum of RCGrid density data::120
[04/01 15:39:41    298s] % Begin Save power constraints data ... (date=04/01 15:39:41, mem=1718.5M)
[04/01 15:39:41    299s] % End Save power constraints data ... (date=04/01 15:39:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1718.6M, current mem=1718.6M)
[04/01 15:39:41    299s] Generated self-contained design routing.enc.dat
[04/01 15:39:42    299s] #% End save design ... (date=04/01 15:39:41, total cpu=0:00:01.5, real=0:00:04.0, peak res=1721.8M, current mem=1721.8M)
[04/01 15:39:42    299s] *** Message Summary: 0 warning(s), 0 error(s)
[04/01 15:39:42    299s] 
[04/01 15:39:42    299s] 
[04/01 15:39:42    299s] *** Memory Usage v#1 (Current mem = 1955.621M, initial mem = 398.133M) ***
[04/01 15:39:42    299s] 
[04/01 15:39:42    299s] *** Summary of all messages that are not suppressed in this session:
[04/01 15:39:42    299s] Severity  ID               Count  Summary                                  
[04/01 15:39:42    299s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/01 15:39:42    299s] WARNING   IMPPTN-1250          4  Pin placement has been enabled on metal ...
[04/01 15:39:42    299s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[04/01 15:39:42    299s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/01 15:39:42    299s] WARNING   IMPESI-2017          6  There is no coupling capacitance found i...
[04/01 15:39:42    299s] WARNING   IMPVFC-97           66  IO pin %s of net %s has not been assigne...
[04/01 15:39:42    299s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[04/01 15:39:42    299s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[04/01 15:39:42    299s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/01 15:39:42    299s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[04/01 15:39:42    299s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[04/01 15:39:42    299s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/01 15:39:42    299s] ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
[04/01 15:39:42    299s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[04/01 15:39:42    299s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[04/01 15:39:42    299s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[04/01 15:39:42    299s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[04/01 15:39:42    299s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[04/01 15:39:42    299s] ERROR     TCLCMD-923           2  Specified argument '%s' is not a valid c...
[04/01 15:39:42    299s] WARNING   TCLCMD-1403          1  '%s'                                     
[04/01 15:39:42    299s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[04/01 15:39:42    299s] ERROR     TCLNL-305            4  %s: empty list of pins passed            
[04/01 15:39:42    299s] ERROR     TECHLIB-1171         4  The attribute '%s' of group '%s' has one...
[04/01 15:39:42    299s] WARNING   TECHLIB-1277         8  The %s '%s' has been defined for %s %s '...
[04/01 15:39:42    299s] *** Message Summary: 110 warning(s), 11 error(s)
[04/01 15:39:42    299s] 
[04/01 15:39:42    299s] --- Ending "Innovus" (totcpu=0:04:59, real=0:05:00, mem=1955.6M) ---
