Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 17 14:32:35 2024
| Host         : DESKTOP-8OALKSO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Clock_timing_summary_routed.rpt -pb Clock_timing_summary_routed.pb -rpx Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: Frequency_Regulator/clk_out_reg/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: Segment_frequency/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 279 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.818        0.000                      0                   46        0.316        0.000                      0                   46        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.818        0.000                      0                   46        0.316        0.000                      0                   46        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 2.369ns (56.504%)  route 1.824ns (43.496%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.627     5.148    Frequency_Regulator/clk
    SLICE_X62Y18         FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.957     6.524    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.355 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.355    Frequency_Regulator/count0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.583    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.697    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  Frequency_Regulator/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.811    Frequency_Regulator/count0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  Frequency_Regulator/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.925    Frequency_Regulator/count0_carry__4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.147 r  Frequency_Regulator/count0_carry__5/O[0]
                         net (fo=1, routed)           0.867     9.014    Frequency_Regulator/count0_carry__5_n_7
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.327     9.341 r  Frequency_Regulator/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.341    Frequency_Regulator/count[25]
    SLICE_X62Y23         FDCE                                         r  Frequency_Regulator/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504    14.845    Frequency_Regulator/clk
    SLICE_X62Y23         FDCE                                         r  Frequency_Regulator/count_reg[25]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.075    15.159    Frequency_Regulator/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 2.255ns (54.032%)  route 1.918ns (45.968%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.627     5.148    Frequency_Regulator/clk
    SLICE_X62Y18         FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.957     6.524    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.355 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.355    Frequency_Regulator/count0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.583    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.697    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  Frequency_Regulator/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.811    Frequency_Regulator/count0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.033 r  Frequency_Regulator/count0_carry__4/O[0]
                         net (fo=1, routed)           0.962     8.995    Frequency_Regulator/count0_carry__4_n_7
    SLICE_X62Y20         LUT2 (Prop_lut2_I1_O)        0.327     9.322 r  Frequency_Regulator/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.322    Frequency_Regulator/count[21]
    SLICE_X62Y20         FDCE                                         r  Frequency_Regulator/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    Frequency_Regulator/clk
    SLICE_X62Y20         FDCE                                         r  Frequency_Regulator/count_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.075    15.163    Frequency_Regulator/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 2.351ns (57.364%)  route 1.747ns (42.636%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.627     5.148    Frequency_Regulator/clk
    SLICE_X62Y18         FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.957     6.524    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.355 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.355    Frequency_Regulator/count0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.583    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.697    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  Frequency_Regulator/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.811    Frequency_Regulator/count0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.124 r  Frequency_Regulator/count0_carry__4/O[3]
                         net (fo=1, routed)           0.791     8.915    Frequency_Regulator/count0_carry__4_n_4
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.332     9.247 r  Frequency_Regulator/count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.247    Frequency_Regulator/count[24]
    SLICE_X62Y21         FDCE                                         r  Frequency_Regulator/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    Frequency_Regulator/clk
    SLICE_X62Y21         FDCE                                         r  Frequency_Regulator/count_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.075    15.162    Frequency_Regulator/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 2.257ns (55.964%)  route 1.776ns (44.036%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.627     5.148    Frequency_Regulator/clk
    SLICE_X62Y18         FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.957     6.524    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.355 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.355    Frequency_Regulator/count0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.583    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.697    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.031 r  Frequency_Regulator/count0_carry__3/O[1]
                         net (fo=1, routed)           0.819     8.850    Frequency_Regulator/count0_carry__3_n_6
    SLICE_X62Y20         LUT2 (Prop_lut2_I1_O)        0.331     9.181 r  Frequency_Regulator/count[18]_i_1/O
                         net (fo=1, routed)           0.000     9.181    Frequency_Regulator/count[18]
    SLICE_X62Y20         FDCE                                         r  Frequency_Regulator/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    Frequency_Regulator/clk
    SLICE_X62Y20         FDCE                                         r  Frequency_Regulator/count_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.075    15.163    Frequency_Regulator/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 2.372ns (59.665%)  route 1.604ns (40.335%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.627     5.148    Frequency_Regulator/clk
    SLICE_X62Y18         FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.957     6.524    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.355 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.355    Frequency_Regulator/count0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.583    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.697    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  Frequency_Regulator/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.811    Frequency_Regulator/count0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.145 r  Frequency_Regulator/count0_carry__4/O[1]
                         net (fo=1, routed)           0.647     8.792    Frequency_Regulator/count0_carry__4_n_6
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.332     9.124 r  Frequency_Regulator/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.124    Frequency_Regulator/count[22]
    SLICE_X62Y21         FDCE                                         r  Frequency_Regulator/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    Frequency_Regulator/clk
    SLICE_X62Y21         FDCE                                         r  Frequency_Regulator/count_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.075    15.162    Frequency_Regulator/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  6.038    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 Segment_frequency/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.961ns (50.238%)  route 1.942ns (49.762%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564     5.085    Segment_frequency/CLK
    SLICE_X34Y44         FDCE                                         r  Segment_frequency/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  Segment_frequency/count_reg[0]/Q
                         net (fo=3, routed)           1.134     6.738    Segment_frequency/count_reg_n_0_[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.318 r  Segment_frequency/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.318    Segment_frequency/count0_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  Segment_frequency/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.432    Segment_frequency/count0_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  Segment_frequency/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.546    Segment_frequency/count0_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  Segment_frequency/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.660    Segment_frequency/count0_carry__2_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.882 r  Segment_frequency/count0_carry__3/O[0]
                         net (fo=1, routed)           0.808     8.690    Segment_frequency/data0[17]
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.299     8.989 r  Segment_frequency/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000     8.989    Segment_frequency/count[17]
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.446    14.787    Segment_frequency/CLK
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/count_reg[17]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)        0.031    15.043    Segment_frequency/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 Segment_frequency/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.963ns (50.344%)  route 1.936ns (49.656%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564     5.085    Segment_frequency/CLK
    SLICE_X34Y44         FDCE                                         r  Segment_frequency/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  Segment_frequency/count_reg[0]/Q
                         net (fo=3, routed)           1.134     6.738    Segment_frequency/count_reg_n_0_[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.318 r  Segment_frequency/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.318    Segment_frequency/count0_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  Segment_frequency/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.432    Segment_frequency/count0_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  Segment_frequency/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.546    Segment_frequency/count0_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.880 r  Segment_frequency/count0_carry__2/O[1]
                         net (fo=1, routed)           0.802     8.681    Segment_frequency/data0[14]
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.303     8.984 r  Segment_frequency/count[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.984    Segment_frequency/count[14]
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.446    14.787    Segment_frequency/CLK
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/count_reg[14]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)        0.029    15.041    Segment_frequency/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 2.115ns (54.357%)  route 1.776ns (45.643%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.627     5.148    Frequency_Regulator/clk
    SLICE_X62Y18         FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.957     6.524    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.355 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.355    Frequency_Regulator/count0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.583    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.917 r  Frequency_Regulator/count0_carry__2/O[1]
                         net (fo=1, routed)           0.819     8.736    Frequency_Regulator/count0_carry__2_n_6
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.303     9.039 r  Frequency_Regulator/count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.039    Frequency_Regulator/count[14]
    SLICE_X62Y21         FDCE                                         r  Frequency_Regulator/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    Frequency_Regulator/clk
    SLICE_X62Y21         FDCE                                         r  Frequency_Regulator/count_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.029    15.116    Frequency_Regulator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 2.097ns (54.354%)  route 1.761ns (45.646%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.627     5.148    Frequency_Regulator/clk
    SLICE_X62Y18         FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.957     6.524    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.355 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.355    Frequency_Regulator/count0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.583    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.896 r  Frequency_Regulator/count0_carry__2/O[3]
                         net (fo=1, routed)           0.804     8.700    Frequency_Regulator/count0_carry__2_n_4
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.306     9.006 r  Frequency_Regulator/count[16]_i_1/O
                         net (fo=1, routed)           0.000     9.006    Frequency_Regulator/count[16]
    SLICE_X62Y21         FDCE                                         r  Frequency_Regulator/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    Frequency_Regulator/clk
    SLICE_X62Y21         FDCE                                         r  Frequency_Regulator/count_reg[16]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031    15.118    Frequency_Regulator/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 2.275ns (58.720%)  route 1.599ns (41.280%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.627     5.148    Frequency_Regulator/clk
    SLICE_X62Y18         FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.957     6.524    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.355 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.355    Frequency_Regulator/count0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.583    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.697    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  Frequency_Regulator/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.811    Frequency_Regulator/count0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.050 r  Frequency_Regulator/count0_carry__4/O[2]
                         net (fo=1, routed)           0.643     8.693    Frequency_Regulator/count0_carry__4_n_5
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.330     9.023 r  Frequency_Regulator/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.023    Frequency_Regulator/count[23]
    SLICE_X62Y21         FDCE                                         r  Frequency_Regulator/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    Frequency_Regulator/clk
    SLICE_X62Y21         FDCE                                         r  Frequency_Regulator/count_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.075    15.162    Frequency_Regulator/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  6.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 Frequency_Regulator/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.656%)  route 0.221ns (54.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.471    Frequency_Regulator/clk
    SLICE_X62Y18         FDCE                                         r  Frequency_Regulator/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Frequency_Regulator/clk_out_reg/Q
                         net (fo=26, routed)          0.221     1.834    Frequency_Regulator/CLK
    SLICE_X62Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  Frequency_Regulator/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.879    Frequency_Regulator/clk_out_i_1_n_0
    SLICE_X62Y18         FDCE                                         r  Frequency_Regulator/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.857     1.984    Frequency_Regulator/clk
    SLICE_X62Y18         FDCE                                         r  Frequency_Regulator/clk_out_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y18         FDCE (Hold_fdce_C_D)         0.091     1.562    Frequency_Regulator/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.254ns (50.254%)  route 0.251ns (49.746%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    Segment_frequency/CLK
    SLICE_X34Y46         FDCE                                         r  Segment_frequency/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  Segment_frequency/count_reg[10]/Q
                         net (fo=2, routed)           0.130     1.739    Segment_frequency/count_reg_n_0_[10]
    SLICE_X32Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.784 r  Segment_frequency/count[17]_i_4/O
                         net (fo=18, routed)          0.121     1.906    Segment_frequency/count[17]_i_4_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.951 r  Segment_frequency/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.951    Segment_frequency/count[9]
    SLICE_X32Y46         FDCE                                         r  Segment_frequency/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X32Y46         FDCE                                         r  Segment_frequency/count_reg[9]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.092     1.573    Segment_frequency/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.231ns (42.657%)  route 0.311ns (57.343%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    Segment_frequency/CLK
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  Segment_frequency/count_reg[14]/Q
                         net (fo=2, routed)           0.135     1.723    Segment_frequency/count_reg_n_0_[14]
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  Segment_frequency/count[17]_i_3/O
                         net (fo=18, routed)          0.176     1.944    Segment_frequency/count[17]_i_3_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.989 r  Segment_frequency/count[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.989    Segment_frequency/count[15]
    SLICE_X34Y47         FDCE                                         r  Segment_frequency/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X34Y47         FDCE                                         r  Segment_frequency/count_reg[15]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.121     1.602    Segment_frequency/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.231ns (42.500%)  route 0.313ns (57.500%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    Segment_frequency/CLK
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  Segment_frequency/count_reg[14]/Q
                         net (fo=2, routed)           0.135     1.723    Segment_frequency/count_reg_n_0_[14]
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  Segment_frequency/count[17]_i_3/O
                         net (fo=18, routed)          0.178     1.946    Segment_frequency/count[17]_i_3_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.991 r  Segment_frequency/count[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.991    Segment_frequency/count[13]
    SLICE_X34Y47         FDCE                                         r  Segment_frequency/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X34Y47         FDCE                                         r  Segment_frequency/count_reg[13]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.120     1.601    Segment_frequency/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.254ns (46.504%)  route 0.292ns (53.496%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    Segment_frequency/CLK
    SLICE_X34Y46         FDCE                                         r  Segment_frequency/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  Segment_frequency/count_reg[10]/Q
                         net (fo=2, routed)           0.130     1.739    Segment_frequency/count_reg_n_0_[10]
    SLICE_X32Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.784 r  Segment_frequency/count[17]_i_4/O
                         net (fo=18, routed)          0.162     1.946    Segment_frequency/count[17]_i_4_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.991 r  Segment_frequency/count[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.991    Segment_frequency/count[14]
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.833     1.960    Segment_frequency/CLK
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/count_reg[14]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X32Y47         FDCE (Hold_fdce_C_D)         0.091     1.573    Segment_frequency/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.276%)  route 0.279ns (54.724%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    Segment_frequency/CLK
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  Segment_frequency/count_reg[14]/Q
                         net (fo=2, routed)           0.135     1.723    Segment_frequency/count_reg_n_0_[14]
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  Segment_frequency/count[17]_i_3/O
                         net (fo=18, routed)          0.144     1.912    Segment_frequency/count[17]_i_3_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.957 r  Segment_frequency/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.957    Segment_frequency/count[17]
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.833     1.960    Segment_frequency/CLK
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/count_reg[17]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y47         FDCE (Hold_fdce_C_D)         0.092     1.539    Segment_frequency/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 Segment_frequency/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.209ns (37.019%)  route 0.356ns (62.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    Segment_frequency/CLK
    SLICE_X34Y46         FDCE                                         r  Segment_frequency/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  Segment_frequency/clk_out_reg/Q
                         net (fo=2, routed)           0.356     1.965    Segment_frequency/clk_segments
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.045     2.010 r  Segment_frequency/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     2.010    Segment_frequency/clk_out_i_1__0_n_0
    SLICE_X34Y46         FDCE                                         r  Segment_frequency/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    Segment_frequency/CLK
    SLICE_X34Y46         FDCE                                         r  Segment_frequency/clk_out_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.120     1.565    Segment_frequency/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.231ns (37.654%)  route 0.382ns (62.346%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    Segment_frequency/CLK
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  Segment_frequency/count_reg[14]/Q
                         net (fo=2, routed)           0.135     1.723    Segment_frequency/count_reg_n_0_[14]
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  Segment_frequency/count[17]_i_3/O
                         net (fo=18, routed)          0.248     2.016    Segment_frequency/count[17]_i_3_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.045     2.061 r  Segment_frequency/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.061    Segment_frequency/count[10]
    SLICE_X34Y46         FDCE                                         r  Segment_frequency/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    Segment_frequency/CLK
    SLICE_X34Y46         FDCE                                         r  Segment_frequency/count_reg[10]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.121     1.601    Segment_frequency/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.254ns (43.028%)  route 0.336ns (56.972%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    Segment_frequency/CLK
    SLICE_X34Y45         FDCE                                         r  Segment_frequency/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  Segment_frequency/count_reg[6]/Q
                         net (fo=2, routed)           0.164     1.773    Segment_frequency/count_reg_n_0_[6]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.045     1.818 r  Segment_frequency/count[17]_i_5/O
                         net (fo=18, routed)          0.172     1.990    Segment_frequency/count[17]_i_5_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I3_O)        0.045     2.035 r  Segment_frequency/count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.035    Segment_frequency/count[12]
    SLICE_X32Y46         FDCE                                         r  Segment_frequency/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X32Y46         FDCE                                         r  Segment_frequency/count_reg[12]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.092     1.573    Segment_frequency/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.231ns (41.525%)  route 0.325ns (58.475%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X32Y44         FDCE                                         r  Segment_frequency/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  Segment_frequency/count_reg[3]/Q
                         net (fo=2, routed)           0.126     1.713    Segment_frequency/count_reg_n_0_[3]
    SLICE_X32Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  Segment_frequency/count[17]_i_2/O
                         net (fo=18, routed)          0.199     1.957    Segment_frequency/count[17]_i_2_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.045     2.002 r  Segment_frequency/count[1]_i_1__6/O
                         net (fo=1, routed)           0.000     2.002    Segment_frequency/count[1]
    SLICE_X32Y44         FDCE                                         r  Segment_frequency/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X32Y44         FDCE                                         r  Segment_frequency/count_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y44         FDCE (Hold_fdce_C_D)         0.091     1.537    Segment_frequency/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.465    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   Frequency_Regulator/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   Frequency_Regulator/count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   Frequency_Regulator/count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   Frequency_Regulator/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   Frequency_Regulator/count_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   Frequency_Regulator/count_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   Frequency_Regulator/count_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   Frequency_Regulator/count_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   Frequency_Regulator/count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   Segment_frequency/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   Segment_frequency/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   Segment_frequency/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   Segment_frequency/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   Segment_frequency/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   Segment_frequency/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   Segment_frequency/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   Segment_frequency/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   Segment_frequency/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   Segment_frequency/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Frequency_Regulator/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Frequency_Regulator/count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   Frequency_Regulator/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   Frequency_Regulator/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   Frequency_Regulator/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   Frequency_Regulator/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   Frequency_Regulator/count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   Frequency_Regulator/count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   Frequency_Regulator/count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Frequency_Regulator/count_reg[19]/C



