Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object "TRS" differs only in case from object "trs" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv Line: 99
Info (10281): Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object "INTERLACED" differs only in case from object "interlaced" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv Line: 63
Info (10281): Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object "AP_LINE" differs only in case from object "ap_line" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv Line: 64
Info (10281): Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object "H_BLANK" differs only in case from object "h_blank" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv Line: 72
Info (10281): Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object "F_RISING_EDGE" differs only in case from object "f_rising_edge" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv Line: 82
Info (10281): Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object "F_FALLING_EDGE" differs only in case from object "f_falling_edge" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv Line: 83
Warning (10268): Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv Line: 413
Info (10281): Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object "INTERLACED" differs only in case from object "interlaced" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv Line: 8
Info (10281): Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object "AP_LINE" differs only in case from object "ap_line" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv Line: 21
Info (10281): Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object "F_RISING_EDGE" differs only in case from object "f_rising_edge" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv Line: 23
Info (10281): Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object "F_FALLING_EDGE" differs only in case from object "f_falling_edge" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv Line: 24
Info (10281): Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object "MAX_COUNT" differs only in case from object "max_count" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v Line: 3
Info (10281): Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object "RESET_VALUE" differs only in case from object "reset_value" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v Line: 4
Warning (10268): Verilog HDL information at alt_vipitc131_common_sync_generation.v(61): always construct contains both blocking and non-blocking assignments File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v Line: 61
Warning (10273): Verilog HDL warning at DE1_SoC_QSYS_sdram_test_component.v(234): extended using "x" or "z" File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v Line: 234
Warning (10273): Verilog HDL warning at DE1_SoC_QSYS_sdram_test_component.v(235): extended using "x" or "z" File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v Line: 235
Warning (10236): Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for "master_clock" File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v Line: 142
Warning (10236): Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for "master_reset" File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v Line: 143
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2120): conditional expression evaluates to a constant File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v Line: 2120
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2122): conditional expression evaluates to a constant File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v Line: 2122
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2278): conditional expression evaluates to a constant File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v Line: 2278
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(3102): conditional expression evaluates to a constant File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v Line: 3102
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(316): conditional expression evaluates to a constant File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v Line: 316
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(326): conditional expression evaluates to a constant File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v Line: 326
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(336): conditional expression evaluates to a constant File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(680): conditional expression evaluates to a constant File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v Line: 680
Info (10281): Verilog HDL Declaration information at dds_and_nios_lab.v(163): object "VGA_R" differs only in case from object "vga_R" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 163
Info (10281): Verilog HDL Declaration information at dds_and_nios_lab.v(161): object "VGA_G" differs only in case from object "vga_G" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 161
Info (10281): Verilog HDL Declaration information at dds_and_nios_lab.v(158): object "VGA_B" differs only in case from object "vga_B" in the same scope File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 158
