# (C) Copyright Axelera AI 2023
# All Rights Reserved
# *** Axelera AI Confidential ***
#
# Owner: Jerome Sauger <jerome.sauger@axelera.ai>

package:
  name: svt_i2c_vip
  authors:
    - "Synopsys SVT I2C VIP"

# To be able to use:
# `include "svt_*_common_defines.svi`
export_include_dirs:
  - $EUROPA_VIP_HOME/i2c_env_svt/include/sverilog

sources:
  - target: all(simulation, vcs)
    defines:
      SVT_UVM_TECHNOLOGY: ~
      SYNOPSYS_SV: ~
    include_dirs:
      - $EUROPA_VIP_HOME/i2c_env_svt/include/verilog
      - $EUROPA_VIP_HOME/i2c_env_svt/include/sverilog
      - $EUROPA_VIP_HOME/i2c_env_svt/src/verilog/vcs
      - $EUROPA_VIP_HOME/i2c_env_svt/src/sverilog/vcs
    files:
      - svt_i2c.uvm.pkg.sv

  - target: all(simulation, vsim)
    defines:
      SVT_UVM_TECHNOLOGY: ~
      SYNOPSYS_SV: ~
      SVT_EXCLUDE_METHODOLOGY_PKG_INCLUDE: ~ # Avoid "uvm_macros.svh not found" error
    include_dirs:
        - $EUROPA_VIP_HOME/i2c_env_svt/include/verilog
        - $EUROPA_VIP_HOME/i2c_env_svt/include/sverilog
        - $EUROPA_VIP_HOME/i2c_env_svt/src/verilog/mti
        - $EUROPA_VIP_HOME/i2c_env_svt/src/sverilog/mti
    files:
      - svt_i2c.uvm.pkg.sv

