#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55f20259d990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f202571de0 .scope module, "aggregate_tb" "aggregate_tb" 3 6;
 .timescale -9 -12;
v0x55f2025d2c70_0 .var "axiid", 1 0;
v0x55f2025d2d50_0 .var "axiiv", 0 0;
v0x55f2025d2e20_0 .net "axiod", 31 0, v0x55f2025d24f0_0;  1 drivers
v0x55f2025d2f20_0 .net "axiov", 0 0, v0x55f2025d25e0_0;  1 drivers
v0x55f2025d2ff0_0 .var "clk", 0 0;
v0x55f2025d3090_0 .var "rst", 0 0;
S_0x55f202571f70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 45, 3 45 0, S_0x55f202571de0;
 .timescale -9 -12;
v0x55f2025b0540_0 .var/2s "i", 31 0;
S_0x55f2025d1d90 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 50, 3 50 0, S_0x55f202571de0;
 .timescale -9 -12;
v0x55f2025d1f90_0 .var/2s "i", 31 0;
S_0x55f2025d2070 .scope module, "uut" "aggregate" 3 17, 4 5 0, S_0x55f202571de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 32 "axiod";
v0x55f2025d2330_0 .net "axiid", 1 0, v0x55f2025d2c70_0;  1 drivers
v0x55f2025d2430_0 .net "axiiv", 0 0, v0x55f2025d2d50_0;  1 drivers
v0x55f2025d24f0_0 .var "axiod", 31 0;
v0x55f2025d25e0_0 .var "axiov", 0 0;
v0x55f2025d26a0_0 .var "bit_counter", 5 0;
v0x55f2025d27d0_0 .net "clk", 0 0, v0x55f2025d2ff0_0;  1 drivers
v0x55f2025d2890_0 .var "data_buffer", 31 0;
v0x55f2025d2970_0 .var "packet", 0 0;
v0x55f2025d2a30_0 .var "prev_axiiv", 0 0;
v0x55f2025d2af0_0 .net "rst", 0 0, v0x55f2025d3090_0;  1 drivers
E_0x55f2025b2720 .event posedge, v0x55f2025d27d0_0;
E_0x55f2025b2550 .event edge, v0x55f2025d26a0_0, v0x55f2025d2890_0;
    .scope S_0x55f2025d2070;
T_0 ;
Ewait_0 .event/or E_0x55f2025b2550, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55f2025d26a0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x55f2025d2890_0;
    %store/vec4 v0x55f2025d24f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f2025d25e0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f2025d24f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2025d25e0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55f2025d2070;
T_1 ;
    %wait E_0x55f2025b2720;
    %load/vec4 v0x55f2025d2af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2025d2890_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f2025d26a0_0, 0;
    %load/vec4 v0x55f2025d2430_0;
    %assign/vec4 v0x55f2025d2a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2025d25e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2025d2970_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f2025d2430_0;
    %assign/vec4 v0x55f2025d2a30_0, 0;
    %load/vec4 v0x55f2025d2a30_0;
    %inv;
    %load/vec4 v0x55f2025d2430_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2025d2970_0, 0;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55f2025d26a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55f2025d2a30_0;
    %load/vec4 v0x55f2025d2430_0;
    %and;
    %load/vec4 v0x55f2025d2970_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55f2025d26a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2025d2970_0, 0;
    %jmp T_1.22;
T_1.6 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.7 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.8 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.9 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.10 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.11 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.12 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.13 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.14 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.15 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.16 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.17 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.18 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.19 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.20 ;
    %load/vec4 v0x55f2025d2330_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2025d2890_0, 4, 5;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55f2025d26a0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_1.23, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f2025d26a0_0, 0;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v0x55f2025d26a0_0;
    %cmpi/ne 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_1.25, 8;
    %load/vec4 v0x55f2025d26a0_0;
    %addi 1, 0, 6;
    %jmp/1 T_1.26, 8;
T_1.25 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_1.26, 8;
 ; End of false expr.
    %blend;
T_1.26;
    %assign/vec4 v0x55f2025d26a0_0, 0;
T_1.24 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55f2025d2a30_0;
    %load/vec4 v0x55f2025d2430_0;
    %inv;
    %and;
    %load/vec4 v0x55f2025d2970_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.27, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f2025d26a0_0, 0;
T_1.27 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f202571de0;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v0x55f2025d2ff0_0;
    %nor/r;
    %store/vec4 v0x55f2025d2ff0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f202571de0;
T_3 ;
    %vpi_call/w 3 32 "$dumpfile", "aggregate.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f202571de0 {0 0 0};
    %vpi_call/w 3 34 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2025d2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2025d3090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2025d2d50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f2025d2c70_0, 0, 2;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f2025d3090_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2025d3090_0, 0, 1;
    %delay 20000, 0;
    %fork t_1, S_0x55f202571f70;
    %jmp t_0;
    .scope S_0x55f202571f70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f2025b0540_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55f2025b0540_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2025d2d50_0, 0;
    %load/vec4 v0x55f2025b0540_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %assign/vec4 v0x55f2025d2c70_0, 0;
    %delay 20000, 0;
    %load/vec4 v0x55f2025b0540_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55f2025b0540_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0x55f202571de0;
t_0 %join;
    %fork t_3, S_0x55f2025d1d90;
    %jmp t_2;
    .scope S_0x55f2025d1d90;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f2025d1f90_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55f2025d1f90_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x55f2025d1f90_0;
    %cmpi/s 33, 0, 32;
    %jmp/0xz  T_3.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2025d2d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2025d2c70_0, 0;
    %delay 20000, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2025d2d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2025d2c70_0, 0;
    %delay 20000, 0;
T_3.5 ;
    %load/vec4 v0x55f2025d1f90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55f2025d1f90_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x55f202571de0;
t_2 %join;
    %vpi_call/w 3 64 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 65 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/aggregate_tb.sv";
    "src/aggregate.sv";
