OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUFx4_ASAP7_75t_R.
[INFO CTS-0039] Number of created patterns = 11880.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           64          
[WARNING CTS-0043] 1584 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 11112.
[INFO CTS-0047]     Number of keys in characterization LUT: 1833.
[INFO CTS-0048]     Actual min input cap: 1.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[WARNING STA-0357] virtual clock clk can not be propagated.

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 557.38

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _0853_ (positive level-sensitive latch)
Endpoint: rdata_a_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                 36.96    0.00    0.00 ^ _0853_/CLK (DHLx1_ASAP7_75t_R)
                 10.85   44.05   44.05 ^ _0853_/Q (DHLx1_ASAP7_75t_R)
     1    0.58                           mem[11][11] (net)
                 10.85    0.00   44.05 ^ _0642_/C2 (AO222x2_ASAP7_75t_R)
                  9.61   22.13   66.18 ^ _0642_/Y (AO222x2_ASAP7_75t_R)
     1    0.79                           _0294_ (net)
                  9.61    0.03   66.21 ^ _0650_/B (OR3x1_ASAP7_75t_R)
                 10.65   15.92   82.13 ^ _0650_/Y (OR3x1_ASAP7_75t_R)
     1    0.84                           net31 (net)
                 10.65    0.04   82.17 ^ output31/A (BUFx2_ASAP7_75t_R)
                  7.04   17.20   99.37 ^ output31/Y (BUFx2_ASAP7_75t_R)
     1    0.59                           rdata_a_o[11] (net)
                  7.04    0.03   99.40 ^ rdata_a_o[11] (out)
                                 99.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                -99.40   data arrival time
-----------------------------------------------------------------------------
                                199.40   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
     1    2.63                           raddr_a_i[1] (net)
                  0.29    0.09  100.09 ^ input3/A (BUFx24_ASAP7_75t_R)
                 35.97   24.82  124.91 ^ input3/Y (BUFx24_ASAP7_75t_R)
    50   49.69                           net3 (net)
                 52.73   12.91  137.82 ^ _0396_/A (CKINVDCx20_ASAP7_75t_R)
                 29.39   18.99  156.81 v _0396_/Y (CKINVDCx20_ASAP7_75t_R)
    37   30.64                           _0059_ (net)
                 35.50    6.91  163.72 v _0433_/C (AND3x4_ASAP7_75t_R)
                 21.93   43.97  207.70 v _0433_/Y (AND3x4_ASAP7_75t_R)
    11    8.10                           _0096_ (net)
                 21.94    0.15  207.85 v _0551_/B (AND2x2_ASAP7_75t_R)
                 16.07   28.42  236.27 v _0551_/Y (AND2x2_ASAP7_75t_R)
     5    3.08                           _0209_ (net)
                 16.07    0.01  236.28 v _0552_/B1 (AO32x1_ASAP7_75t_R)
                 13.06   32.26  268.53 v _0552_/Y (AO32x1_ASAP7_75t_R)
     1    0.92                           _0210_ (net)
                 13.06    0.05  268.58 v _0553_/D (OR4x2_ASAP7_75t_R)
                 22.03   50.93  319.51 v _0553_/Y (OR4x2_ASAP7_75t_R)
     1    2.68                           net40 (net)
                 22.09    0.65  320.16 v output40/A (BUFx2_ASAP7_75t_R)
                  6.61   22.44  342.60 v output40/Y (BUFx2_ASAP7_75t_R)
     1    0.45                           rdata_a_o[5] (net)
                  6.61    0.02  342.62 v rdata_a_o[5] (out)
                                342.62   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -342.62   data arrival time
-----------------------------------------------------------------------------
                                557.38   slack (MET)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
     1    2.63                           raddr_a_i[1] (net)
                  0.29    0.09  100.09 ^ input3/A (BUFx24_ASAP7_75t_R)
                 35.97   24.82  124.91 ^ input3/Y (BUFx24_ASAP7_75t_R)
    50   49.69                           net3 (net)
                 52.73   12.91  137.82 ^ _0396_/A (CKINVDCx20_ASAP7_75t_R)
                 29.39   18.99  156.81 v _0396_/Y (CKINVDCx20_ASAP7_75t_R)
    37   30.64                           _0059_ (net)
                 35.50    6.91  163.72 v _0433_/C (AND3x4_ASAP7_75t_R)
                 21.93   43.97  207.70 v _0433_/Y (AND3x4_ASAP7_75t_R)
    11    8.10                           _0096_ (net)
                 21.94    0.15  207.85 v _0551_/B (AND2x2_ASAP7_75t_R)
                 16.07   28.42  236.27 v _0551_/Y (AND2x2_ASAP7_75t_R)
     5    3.08                           _0209_ (net)
                 16.07    0.01  236.28 v _0552_/B1 (AO32x1_ASAP7_75t_R)
                 13.06   32.26  268.53 v _0552_/Y (AO32x1_ASAP7_75t_R)
     1    0.92                           _0210_ (net)
                 13.06    0.05  268.58 v _0553_/D (OR4x2_ASAP7_75t_R)
                 22.03   50.93  319.51 v _0553_/Y (OR4x2_ASAP7_75t_R)
     1    2.68                           net40 (net)
                 22.09    0.65  320.16 v output40/A (BUFx2_ASAP7_75t_R)
                  6.61   22.44  342.60 v output40/Y (BUFx2_ASAP7_75t_R)
     1    0.45                           rdata_a_o[5] (net)
                  6.61    0.02  342.62 v rdata_a_o[5] (out)
                                342.62   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -342.62   data arrival time
-----------------------------------------------------------------------------
                                557.38   slack (MET)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
256.25262451171875

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8008

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
41.31639862060547

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8966

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
342.6160

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
557.3839

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
162.684726

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.19e-05   7.03e-06   4.19e-08   3.90e-05  41.6%
Combinational          2.78e-05   2.69e-05   7.34e-08   5.48e-05  58.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.97e-05   3.40e-05   1.15e-07   9.38e-05 100.0%
                          63.7%      36.2%       0.1%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 126 u^2 19% utilization.
Core area = 664848000

[INFO RSZ-0058] Using max wire length 192um.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 557.38

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _0853_ (positive level-sensitive latch)
Endpoint: rdata_a_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                 36.96    0.00    0.00 ^ _0853_/CLK (DHLx1_ASAP7_75t_R)
                 10.85   44.05   44.05 ^ _0853_/Q (DHLx1_ASAP7_75t_R)
     1    0.58                           mem[11][11] (net)
                 10.85    0.00   44.05 ^ _0642_/C2 (AO222x2_ASAP7_75t_R)
                  9.61   22.13   66.18 ^ _0642_/Y (AO222x2_ASAP7_75t_R)
     1    0.79                           _0294_ (net)
                  9.61    0.03   66.21 ^ _0650_/B (OR3x1_ASAP7_75t_R)
                 10.65   15.92   82.13 ^ _0650_/Y (OR3x1_ASAP7_75t_R)
     1    0.84                           net31 (net)
                 10.65    0.04   82.17 ^ output31/A (BUFx2_ASAP7_75t_R)
                  7.04   17.20   99.37 ^ output31/Y (BUFx2_ASAP7_75t_R)
     1    0.59                           rdata_a_o[11] (net)
                  7.04    0.03   99.40 ^ rdata_a_o[11] (out)
                                 99.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                -99.40   data arrival time
-----------------------------------------------------------------------------
                                199.40   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
     1    2.63                           raddr_a_i[1] (net)
                  0.29    0.09  100.09 ^ input3/A (BUFx24_ASAP7_75t_R)
                 35.97   24.82  124.91 ^ input3/Y (BUFx24_ASAP7_75t_R)
    50   49.69                           net3 (net)
                 52.73   12.91  137.82 ^ _0396_/A (CKINVDCx20_ASAP7_75t_R)
                 29.39   18.99  156.81 v _0396_/Y (CKINVDCx20_ASAP7_75t_R)
    37   30.64                           _0059_ (net)
                 35.50    6.91  163.72 v _0433_/C (AND3x4_ASAP7_75t_R)
                 21.93   43.97  207.70 v _0433_/Y (AND3x4_ASAP7_75t_R)
    11    8.10                           _0096_ (net)
                 21.94    0.15  207.85 v _0551_/B (AND2x2_ASAP7_75t_R)
                 16.07   28.42  236.27 v _0551_/Y (AND2x2_ASAP7_75t_R)
     5    3.08                           _0209_ (net)
                 16.07    0.01  236.28 v _0552_/B1 (AO32x1_ASAP7_75t_R)
                 13.06   32.26  268.53 v _0552_/Y (AO32x1_ASAP7_75t_R)
     1    0.92                           _0210_ (net)
                 13.06    0.05  268.58 v _0553_/D (OR4x2_ASAP7_75t_R)
                 22.03   50.93  319.51 v _0553_/Y (OR4x2_ASAP7_75t_R)
     1    2.68                           net40 (net)
                 22.09    0.65  320.16 v output40/A (BUFx2_ASAP7_75t_R)
                  6.61   22.44  342.60 v output40/Y (BUFx2_ASAP7_75t_R)
     1    0.45                           rdata_a_o[5] (net)
                  6.61    0.02  342.62 v rdata_a_o[5] (out)
                                342.62   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -342.62   data arrival time
-----------------------------------------------------------------------------
                                557.38   slack (MET)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
     1    2.63                           raddr_a_i[1] (net)
                  0.29    0.09  100.09 ^ input3/A (BUFx24_ASAP7_75t_R)
                 35.97   24.82  124.91 ^ input3/Y (BUFx24_ASAP7_75t_R)
    50   49.69                           net3 (net)
                 52.73   12.91  137.82 ^ _0396_/A (CKINVDCx20_ASAP7_75t_R)
                 29.39   18.99  156.81 v _0396_/Y (CKINVDCx20_ASAP7_75t_R)
    37   30.64                           _0059_ (net)
                 35.50    6.91  163.72 v _0433_/C (AND3x4_ASAP7_75t_R)
                 21.93   43.97  207.70 v _0433_/Y (AND3x4_ASAP7_75t_R)
    11    8.10                           _0096_ (net)
                 21.94    0.15  207.85 v _0551_/B (AND2x2_ASAP7_75t_R)
                 16.07   28.42  236.27 v _0551_/Y (AND2x2_ASAP7_75t_R)
     5    3.08                           _0209_ (net)
                 16.07    0.01  236.28 v _0552_/B1 (AO32x1_ASAP7_75t_R)
                 13.06   32.26  268.53 v _0552_/Y (AO32x1_ASAP7_75t_R)
     1    0.92                           _0210_ (net)
                 13.06    0.05  268.58 v _0553_/D (OR4x2_ASAP7_75t_R)
                 22.03   50.93  319.51 v _0553_/Y (OR4x2_ASAP7_75t_R)
     1    2.68                           net40 (net)
                 22.09    0.65  320.16 v output40/A (BUFx2_ASAP7_75t_R)
                  6.61   22.44  342.60 v output40/Y (BUFx2_ASAP7_75t_R)
     1    0.45                           rdata_a_o[5] (net)
                  6.61    0.02  342.62 v rdata_a_o[5] (out)
                                342.62   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -342.62   data arrival time
-----------------------------------------------------------------------------
                                557.38   slack (MET)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
256.25262451171875

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8008

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
41.31639862060547

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8966

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
342.6160

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
557.3839

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
162.684726

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.19e-05   7.03e-06   4.19e-08   3.90e-05  41.6%
Combinational          2.78e-05   2.69e-05   7.34e-08   5.48e-05  58.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.97e-05   3.40e-05   1.15e-07   9.38e-05 100.0%
                          63.7%      36.2%       0.1%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 126 u^2 19% utilization.
Core area = 664848000

Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            2026.8 u
legalized HPWL           2049.4 u
delta HPWL                    1 %

Repair setup and hold violations...
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            2049.4 u
legalized HPWL           2049.4 u
delta HPWL                    0 %


==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 556.11

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _0853_ (positive level-sensitive latch)
Endpoint: rdata_a_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                 36.96    0.00    0.00 ^ _0853_/CLK (DHLx1_ASAP7_75t_R)
                 10.85   44.05   44.05 ^ _0853_/Q (DHLx1_ASAP7_75t_R)
     1    0.58                           mem[11][11] (net)
                 10.85    0.00   44.05 ^ _0642_/C2 (AO222x2_ASAP7_75t_R)
                  9.61   22.13   66.18 ^ _0642_/Y (AO222x2_ASAP7_75t_R)
     1    0.79                           _0294_ (net)
                  9.61    0.03   66.21 ^ _0650_/B (OR3x1_ASAP7_75t_R)
                 10.65   15.92   82.13 ^ _0650_/Y (OR3x1_ASAP7_75t_R)
     1    0.84                           net31 (net)
                 10.65    0.04   82.17 ^ output31/A (BUFx2_ASAP7_75t_R)
                  7.04   17.20   99.37 ^ output31/Y (BUFx2_ASAP7_75t_R)
     1    0.59                           rdata_a_o[11] (net)
                  7.04    0.03   99.40 ^ rdata_a_o[11] (out)
                                 99.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                -99.40   data arrival time
-----------------------------------------------------------------------------
                                199.40   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
     1    2.63                           raddr_a_i[1] (net)
                  0.29    0.09  100.09 ^ input3/A (BUFx24_ASAP7_75t_R)
                 35.68   24.40  124.49 ^ input3/Y (BUFx24_ASAP7_75t_R)
    50   49.52                           net3 (net)
                 55.52   14.17  138.66 ^ _0396_/A (CKINVDCx20_ASAP7_75t_R)
                 30.02   19.43  158.09 v _0396_/Y (CKINVDCx20_ASAP7_75t_R)
    37   30.67                           _0059_ (net)
                 36.05    6.95  165.04 v _0433_/C (AND3x4_ASAP7_75t_R)
                 21.94   44.18  209.22 v _0433_/Y (AND3x4_ASAP7_75t_R)
    11    8.10                           _0096_ (net)
                 21.94    0.15  209.38 v _0551_/B (AND2x2_ASAP7_75t_R)
                 15.99   28.38  237.76 v _0551_/Y (AND2x2_ASAP7_75t_R)
     5    3.06                           _0209_ (net)
                 15.99    0.01  237.77 v _0552_/B1 (AO32x1_ASAP7_75t_R)
                 12.73   32.02  269.79 v _0552_/Y (AO32x1_ASAP7_75t_R)
     1    0.87                           _0210_ (net)
                 12.73    0.04  269.83 v _0553_/D (OR4x2_ASAP7_75t_R)
                 22.12   50.95  320.78 v _0553_/Y (OR4x2_ASAP7_75t_R)
     1    2.71                           net40 (net)
                 22.19    0.66  321.44 v output40/A (BUFx2_ASAP7_75t_R)
                  6.56   22.43  343.87 v output40/Y (BUFx2_ASAP7_75t_R)
     1    0.43                           rdata_a_o[5] (net)
                  6.56    0.02  343.89 v rdata_a_o[5] (out)
                                343.89   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -343.89   data arrival time
-----------------------------------------------------------------------------
                                556.11   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
     1    2.63                           raddr_a_i[1] (net)
                  0.29    0.09  100.09 ^ input3/A (BUFx24_ASAP7_75t_R)
                 35.68   24.40  124.49 ^ input3/Y (BUFx24_ASAP7_75t_R)
    50   49.52                           net3 (net)
                 55.52   14.17  138.66 ^ _0396_/A (CKINVDCx20_ASAP7_75t_R)
                 30.02   19.43  158.09 v _0396_/Y (CKINVDCx20_ASAP7_75t_R)
    37   30.67                           _0059_ (net)
                 36.05    6.95  165.04 v _0433_/C (AND3x4_ASAP7_75t_R)
                 21.94   44.18  209.22 v _0433_/Y (AND3x4_ASAP7_75t_R)
    11    8.10                           _0096_ (net)
                 21.94    0.15  209.38 v _0551_/B (AND2x2_ASAP7_75t_R)
                 15.99   28.38  237.76 v _0551_/Y (AND2x2_ASAP7_75t_R)
     5    3.06                           _0209_ (net)
                 15.99    0.01  237.77 v _0552_/B1 (AO32x1_ASAP7_75t_R)
                 12.73   32.02  269.79 v _0552_/Y (AO32x1_ASAP7_75t_R)
     1    0.87                           _0210_ (net)
                 12.73    0.04  269.83 v _0553_/D (OR4x2_ASAP7_75t_R)
                 22.12   50.95  320.78 v _0553_/Y (OR4x2_ASAP7_75t_R)
     1    2.71                           net40 (net)
                 22.19    0.66  321.44 v output40/A (BUFx2_ASAP7_75t_R)
                  6.56   22.43  343.87 v output40/Y (BUFx2_ASAP7_75t_R)
     1    0.43                           rdata_a_o[5] (net)
                  6.56    0.02  343.89 v rdata_a_o[5] (out)
                                343.89   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -343.89   data arrival time
-----------------------------------------------------------------------------
                                556.11   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
256.2494812011719

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8008

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
41.13115692138672

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8926

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
343.8857

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
556.1142

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
161.714837

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.19e-05   7.10e-06   4.19e-08   3.91e-05  41.6%
Combinational          2.78e-05   2.70e-05   7.34e-08   5.48e-05  58.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.97e-05   3.41e-05   1.15e-07   9.39e-05 100.0%
                          63.6%      36.3%       0.1%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 126 u^2 19% utilization.
Core area = 664848000

Elapsed time: 0:06.75[h:]min:sec. CPU time: user 6.62 sys 0.12 (99%). Peak memory: 203132KB.
