// Seed: 311176234
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  wire id_3;
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ;
  assign id_20 = id_29;
  wire id_33;
  wire id_34;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1
    , id_4,
    input  logic id_2
);
  assign id_4 = 1'b0;
  module_0(
      id_0, id_0
  );
  uwire id_5;
  initial
    @(posedge 1 or posedge 1 - id_4 | id_4, 1 or posedge id_5) begin
      id_1 <= 1;
      id_4 = id_2 > 1 && id_2;
      id_5 = 1;
      if (id_5) id_4 <= id_2;
    end
endmodule
