============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Sat May 13 14:19:50 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db CortexM0_SOC_pr.db" in  5.680626s wall, 4.203125s user + 0.156250s system = 4.359375s CPU (76.7%)

RUN-1004 : used memory is 571 MB, reserved memory is 545 MB, peak memory is 571 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-5007 WARNING: net 'LCD_INI_FINISH' does not have a driver in ../rtl/CortexM0_SoC.v(196)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(433)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(434)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 5 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.810985s wall, 2.937500s user + 0.156250s system = 3.093750s CPU (81.2%)

RUN-1004 : used memory is 331 MB, reserved memory is 291 MB, peak memory is 599 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 69 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(433)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(492)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "HRESP_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_INI_FINISH" in ../rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(272)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24560/2166 useful/useless nets, 23181/982 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 183 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3907 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24281/66 useful/useless nets, 22950/355 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 415 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 24276/2 useful/useless nets, 22945/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 458 instances.
SYN-1015 : Optimize round 1, 482 better
SYN-1014 : Optimize round 2
SYN-1032 : 357/44 useful/useless nets, 197/12 useful/useless insts
SYN-1015 : Optimize round 2, 151 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21017/373 useful/useless nets, 20782/321 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3905 better
SYN-1014 : Optimize round 2
SYN-1032 : 20035/1 useful/useless nets, 19800/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20030/0 useful/useless nets, 19795/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.628669s wall, 5.625000s user + 0.453125s system = 6.078125s CPU (108.0%)

RUN-1004 : used memory is 453 MB, reserved memory is 417 MB, peak memory is 599 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20799
  #and                   9863
  #nand                     0
  #or                    2111
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6511
  #bufif1                   3
  #MX21                   587
  #FADD                     0
  #DFF                   1651
  #LATCH                    0
#MACRO_ADD                 22
#MACRO_EQ                 141
#MACRO_MULT                 1
#MACRO_MUX                237

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19148  |1651   |177    |
|  Interconncet |AHBlite_Interconnect |163    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18451  |1299   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.122651s wall, 2.046875s user + 0.109375s system = 2.156250s CPU (101.6%)

RUN-1004 : used memory is 576 MB, reserved memory is 543 MB, peak memory is 599 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 64 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 22224/3 useful/useless nets, 21296/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 391 instances.
SYN-2501 : Optimize round 1, 1111 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 26 instances.
SYN-1032 : 23079/34 useful/useless nets, 22158/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20123/68 useful/useless nets, 19800/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20557/2 useful/useless nets, 20302/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21194/4 useful/useless nets, 20939/4 useful/useless insts
SYN-1032 : 23550/164 useful/useless nets, 22619/154 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73072, tnet num: 23578, tinst num: 22625, tnode num: 100913, tedge num: 112080.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.230614s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (86.3%)

RUN-1004 : used memory is 739 MB, reserved memory is 709 MB, peak memory is 739 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 563 (3.22), #lev = 13 (4.36)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 560 (3.21), #lev = 13 (4.10)
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1431 instances into 572 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 92 (3.97), #lev = 5 (3.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 87 (4.05), #lev = 5 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 424.51 sec
SYN-3001 : Mapper mapped 297 instances into 87 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5269 (3.99), #lev = 21 (8.17)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5277 (3.88), #lev = 19 (7.83)
SYN-3001 : Logic optimization runtime opt =   1.10 sec, map = 424.74 sec
SYN-3001 : Mapper mapped 18804 instances into 5277 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6282
  #lut4                  4141
  #lut5                  1793
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             348

Utilization Statistics
#lut                     6282   out of  19600   32.05%
#reg                     1621   out of  19600    8.27%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      35   out of     64   54.69%
  #bram9k                  35
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                    29
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5934   |348    |1650   |35     |3      |
|  Interconncet |AHBlite_Interconnect |87     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5277   |173    |1298   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8939/0 useful/useless nets, 8020/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 312 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 80 adder to BLE ...
SYN-4008 : Packed 80 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1298 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  20.425852s wall, 19.296875s user + 0.875000s system = 20.171875s CPU (98.8%)

RUN-1004 : used memory is 666 MB, reserved memory is 679 MB, peak memory is 942 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.855890s wall, 2.796875s user + 0.156250s system = 2.953125s CPU (103.4%)

RUN-1004 : used memory is 688 MB, reserved memory is 703 MB, peak memory is 942 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7809 instances
RUN-1001 : 5933 luts, 1621 seqs, 90 mslices, 55 lslices, 64 pads, 35 brams, 3 dsps
RUN-1001 : There are total 8293 nets
RUN-1001 : 4279 nets have 2 pins
RUN-1001 : 2944 nets have [3 - 5] pins
RUN-1001 : 654 nets have [6 - 10] pins
RUN-1001 : 218 nets have [11 - 20] pins
RUN-1001 : 182 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7807 instances, 5933 luts, 1621 seqs, 145 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37752, tnet num: 8247, tinst num: 7807, tnode num: 43062, tedge num: 61222.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.135215s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (112.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.87585e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7807.
PHY-3001 : End clustering;  0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.62825e+06, overlap = 85.5
PHY-3002 : Step(2): len = 1.42957e+06, overlap = 88.0625
PHY-3002 : Step(3): len = 1.32624e+06, overlap = 98.4688
PHY-3002 : Step(4): len = 1.23572e+06, overlap = 97.5313
PHY-3002 : Step(5): len = 1.21351e+06, overlap = 106.094
PHY-3002 : Step(6): len = 1.194e+06, overlap = 105.875
PHY-3002 : Step(7): len = 1.17583e+06, overlap = 107.688
PHY-3002 : Step(8): len = 1.0652e+06, overlap = 153.063
PHY-3002 : Step(9): len = 967141, overlap = 165.219
PHY-3002 : Step(10): len = 947235, overlap = 166.75
PHY-3002 : Step(11): len = 928009, overlap = 172.906
PHY-3002 : Step(12): len = 912368, overlap = 176.938
PHY-3002 : Step(13): len = 896229, overlap = 179.5
PHY-3002 : Step(14): len = 887667, overlap = 180.844
PHY-3002 : Step(15): len = 879747, overlap = 184.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.50341e-05
PHY-3002 : Step(16): len = 899237, overlap = 176.313
PHY-3002 : Step(17): len = 891056, overlap = 172.656
PHY-3002 : Step(18): len = 885855, overlap = 170.125
PHY-3002 : Step(19): len = 879354, overlap = 168.094
PHY-3002 : Step(20): len = 873140, overlap = 163.125
PHY-3002 : Step(21): len = 866794, overlap = 158.344
PHY-3002 : Step(22): len = 860386, overlap = 154.438
PHY-3002 : Step(23): len = 853691, overlap = 151.25
PHY-3002 : Step(24): len = 846438, overlap = 158.344
PHY-3002 : Step(25): len = 840643, overlap = 157.906
PHY-3002 : Step(26): len = 834138, overlap = 151.656
PHY-3002 : Step(27): len = 827264, overlap = 146.813
PHY-3002 : Step(28): len = 821574, overlap = 146.156
PHY-3002 : Step(29): len = 816308, overlap = 143.844
PHY-3002 : Step(30): len = 808891, overlap = 143.531
PHY-3002 : Step(31): len = 801172, overlap = 140.063
PHY-3002 : Step(32): len = 796597, overlap = 141.063
PHY-3002 : Step(33): len = 789809, overlap = 141.25
PHY-3002 : Step(34): len = 780525, overlap = 143.281
PHY-3002 : Step(35): len = 774363, overlap = 140.594
PHY-3002 : Step(36): len = 770609, overlap = 138.688
PHY-3002 : Step(37): len = 760350, overlap = 137.188
PHY-3002 : Step(38): len = 744743, overlap = 139.531
PHY-3002 : Step(39): len = 740163, overlap = 139.219
PHY-3002 : Step(40): len = 736056, overlap = 143.75
PHY-3002 : Step(41): len = 684712, overlap = 163.938
PHY-3002 : Step(42): len = 673696, overlap = 164.156
PHY-3002 : Step(43): len = 671522, overlap = 155.188
PHY-3002 : Step(44): len = 665875, overlap = 152.438
PHY-3002 : Step(45): len = 662279, overlap = 153.313
PHY-3002 : Step(46): len = 659446, overlap = 151.75
PHY-3002 : Step(47): len = 655201, overlap = 151.906
PHY-3002 : Step(48): len = 647832, overlap = 147.938
PHY-3002 : Step(49): len = 643238, overlap = 150.313
PHY-3002 : Step(50): len = 640387, overlap = 148.313
PHY-3002 : Step(51): len = 636868, overlap = 147.531
PHY-3002 : Step(52): len = 624632, overlap = 152.031
PHY-3002 : Step(53): len = 619496, overlap = 152.188
PHY-3002 : Step(54): len = 616795, overlap = 152.094
PHY-3002 : Step(55): len = 611506, overlap = 149.5
PHY-3002 : Step(56): len = 607942, overlap = 144.594
PHY-3002 : Step(57): len = 603612, overlap = 140.563
PHY-3002 : Step(58): len = 600031, overlap = 145.219
PHY-3002 : Step(59): len = 596449, overlap = 146.938
PHY-3002 : Step(60): len = 590917, overlap = 145.25
PHY-3002 : Step(61): len = 588394, overlap = 144.688
PHY-3002 : Step(62): len = 584365, overlap = 144
PHY-3002 : Step(63): len = 579049, overlap = 140.094
PHY-3002 : Step(64): len = 574567, overlap = 137.375
PHY-3002 : Step(65): len = 572746, overlap = 140.281
PHY-3002 : Step(66): len = 566750, overlap = 141.563
PHY-3002 : Step(67): len = 557048, overlap = 143.813
PHY-3002 : Step(68): len = 553790, overlap = 149.625
PHY-3002 : Step(69): len = 552552, overlap = 147.813
PHY-3002 : Step(70): len = 549567, overlap = 141.594
PHY-3002 : Step(71): len = 545715, overlap = 142.406
PHY-3002 : Step(72): len = 541138, overlap = 143.875
PHY-3002 : Step(73): len = 538702, overlap = 141.531
PHY-3002 : Step(74): len = 535096, overlap = 147.25
PHY-3002 : Step(75): len = 533561, overlap = 145.938
PHY-3002 : Step(76): len = 530277, overlap = 152.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.00681e-05
PHY-3002 : Step(77): len = 531308, overlap = 150.75
PHY-3002 : Step(78): len = 536934, overlap = 161.75
PHY-3002 : Step(79): len = 545512, overlap = 154.875
PHY-3002 : Step(80): len = 546271, overlap = 154.563
PHY-3002 : Step(81): len = 547324, overlap = 150.031
PHY-3002 : Step(82): len = 548335, overlap = 146.375
PHY-3002 : Step(83): len = 550204, overlap = 136.719
PHY-3002 : Step(84): len = 551328, overlap = 139.063
PHY-3002 : Step(85): len = 552419, overlap = 136.969
PHY-3002 : Step(86): len = 553907, overlap = 137.156
PHY-3002 : Step(87): len = 557812, overlap = 125.25
PHY-3002 : Step(88): len = 558482, overlap = 129.563
PHY-3002 : Step(89): len = 558843, overlap = 127.219
PHY-3002 : Step(90): len = 559200, overlap = 130.719
PHY-3002 : Step(91): len = 559876, overlap = 120.375
PHY-3002 : Step(92): len = 559706, overlap = 121.563
PHY-3002 : Step(93): len = 560290, overlap = 121.781
PHY-3002 : Step(94): len = 559960, overlap = 126.219
PHY-3002 : Step(95): len = 560079, overlap = 123.156
PHY-3002 : Step(96): len = 559364, overlap = 119.781
PHY-3002 : Step(97): len = 558698, overlap = 118.281
PHY-3002 : Step(98): len = 556881, overlap = 119.719
PHY-3002 : Step(99): len = 555866, overlap = 116.375
PHY-3002 : Step(100): len = 554251, overlap = 118.844
PHY-3002 : Step(101): len = 552727, overlap = 112.906
PHY-3002 : Step(102): len = 550707, overlap = 112.594
PHY-3002 : Step(103): len = 550187, overlap = 112.906
PHY-3002 : Step(104): len = 547264, overlap = 110.844
PHY-3002 : Step(105): len = 543215, overlap = 110.688
PHY-3002 : Step(106): len = 542078, overlap = 103.719
PHY-3002 : Step(107): len = 541105, overlap = 101.375
PHY-3002 : Step(108): len = 539247, overlap = 100.844
PHY-3002 : Step(109): len = 537114, overlap = 99.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000180136
PHY-3002 : Step(110): len = 539143, overlap = 98.6563
PHY-3002 : Step(111): len = 542618, overlap = 94.625
PHY-3002 : Step(112): len = 547078, overlap = 93.5
PHY-3002 : Step(113): len = 549424, overlap = 93.4688
PHY-3002 : Step(114): len = 551449, overlap = 91.2188
PHY-3002 : Step(115): len = 554764, overlap = 84.375
PHY-3002 : Step(116): len = 559664, overlap = 84.3125
PHY-3002 : Step(117): len = 562848, overlap = 84.2188
PHY-3002 : Step(118): len = 563749, overlap = 77.5
PHY-3002 : Step(119): len = 564988, overlap = 73.5
PHY-3002 : Step(120): len = 566599, overlap = 79.5313
PHY-3002 : Step(121): len = 567310, overlap = 71.9063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000292688
PHY-3002 : Step(122): len = 568159, overlap = 73.6875
PHY-3002 : Step(123): len = 570956, overlap = 69.9063
PHY-3002 : Step(124): len = 580975, overlap = 66.0625
PHY-3002 : Step(125): len = 583228, overlap = 59.375
PHY-3002 : Step(126): len = 584621, overlap = 60.375
PHY-3002 : Step(127): len = 586733, overlap = 56.0625
PHY-3002 : Step(128): len = 590043, overlap = 54.4688
PHY-3002 : Step(129): len = 591490, overlap = 53.6563
PHY-3002 : Step(130): len = 593640, overlap = 53.6563
PHY-3002 : Step(131): len = 597956, overlap = 48.6875
PHY-3002 : Step(132): len = 601286, overlap = 53.125
PHY-3002 : Step(133): len = 601878, overlap = 55.5313
PHY-3002 : Step(134): len = 602817, overlap = 53.4063
PHY-3002 : Step(135): len = 604543, overlap = 53.7813
PHY-3002 : Step(136): len = 605727, overlap = 56.4688
PHY-3002 : Step(137): len = 606860, overlap = 56.4688
PHY-3002 : Step(138): len = 607421, overlap = 56.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000473569
PHY-3002 : Step(139): len = 607924, overlap = 56.5313
PHY-3002 : Step(140): len = 610264, overlap = 56.7813
PHY-3002 : Step(141): len = 612387, overlap = 56.6875
PHY-3002 : Step(142): len = 613324, overlap = 58.75
PHY-3002 : Step(143): len = 614201, overlap = 56.5625
PHY-3002 : Step(144): len = 616626, overlap = 54.2813
PHY-3002 : Step(145): len = 617900, overlap = 56.625
PHY-3002 : Step(146): len = 618723, overlap = 54.3125
PHY-3002 : Step(147): len = 649103, overlap = 45.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036985s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (169.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43554e+06, over cnt = 1204(3%), over = 1662, worst = 5
PHY-1002 : len = 1.44179e+06, over cnt = 928(2%), over = 1198, worst = 4
PHY-1002 : len = 1.4466e+06, over cnt = 704(2%), over = 871, worst = 4
PHY-1002 : len = 1.4553e+06, over cnt = 427(1%), over = 545, worst = 4
PHY-1002 : len = 1.45885e+06, over cnt = 312(0%), over = 394, worst = 3
PHY-1001 : End global iterations;  1.195822s wall, 1.828125s user + 0.015625s system = 1.843750s CPU (154.2%)

PHY-1001 : Congestion index: top1 = 81.88, top5 = 73.75, top10 = 67.50, top15 = 61.88.
PHY-3001 : End congestion estimation;  1.772851s wall, 2.375000s user + 0.031250s system = 2.406250s CPU (135.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.469587s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.95331e-05
PHY-3002 : Step(148): len = 614198, overlap = 21.6875
PHY-3002 : Step(149): len = 578926, overlap = 38.4375
PHY-3002 : Step(150): len = 555116, overlap = 51.3438
PHY-3002 : Step(151): len = 534047, overlap = 66.4375
PHY-3002 : Step(152): len = 507580, overlap = 90.2813
PHY-3002 : Step(153): len = 485281, overlap = 107.781
PHY-3002 : Step(154): len = 469739, overlap = 115.063
PHY-3002 : Step(155): len = 451407, overlap = 126.188
PHY-3002 : Step(156): len = 442774, overlap = 128.781
PHY-3002 : Step(157): len = 432132, overlap = 128.875
PHY-3002 : Step(158): len = 424452, overlap = 128.094
PHY-3002 : Step(159): len = 418214, overlap = 121.875
PHY-3002 : Step(160): len = 413581, overlap = 118.719
PHY-3002 : Step(161): len = 410851, overlap = 115.813
PHY-3002 : Step(162): len = 408900, overlap = 114.563
PHY-3002 : Step(163): len = 406865, overlap = 115.031
PHY-3002 : Step(164): len = 404650, overlap = 113.563
PHY-3002 : Step(165): len = 402828, overlap = 113.813
PHY-3002 : Step(166): len = 401262, overlap = 112.969
PHY-3002 : Step(167): len = 399192, overlap = 112.688
PHY-3002 : Step(168): len = 396749, overlap = 114.063
PHY-3002 : Step(169): len = 396635, overlap = 111.781
PHY-3002 : Step(170): len = 394933, overlap = 110.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.90662e-05
PHY-3002 : Step(171): len = 408725, overlap = 87.8438
PHY-3002 : Step(172): len = 420310, overlap = 59
PHY-3002 : Step(173): len = 428623, overlap = 45.1563
PHY-3002 : Step(174): len = 437366, overlap = 38.7188
PHY-3002 : Step(175): len = 435780, overlap = 38.4688
PHY-3002 : Step(176): len = 435569, overlap = 39.6563
PHY-3002 : Step(177): len = 434183, overlap = 41.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000198132
PHY-3002 : Step(178): len = 457130, overlap = 21.5
PHY-3002 : Step(179): len = 475977, overlap = 21.8125
PHY-3002 : Step(180): len = 478068, overlap = 20.1563
PHY-3002 : Step(181): len = 479680, overlap = 24
PHY-3002 : Step(182): len = 481139, overlap = 22.875
PHY-3002 : Step(183): len = 483513, overlap = 19.3438
PHY-3002 : Step(184): len = 483211, overlap = 18.875
PHY-3002 : Step(185): len = 482875, overlap = 17.5625
PHY-3002 : Step(186): len = 481849, overlap = 17.9688
PHY-3002 : Step(187): len = 482514, overlap = 18.1563
PHY-3002 : Step(188): len = 484191, overlap = 13.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000396265
PHY-3002 : Step(189): len = 500067, overlap = 7.28125
PHY-3002 : Step(190): len = 510794, overlap = 5.53125
PHY-3002 : Step(191): len = 521327, overlap = 6.6875
PHY-3002 : Step(192): len = 524980, overlap = 8.0625
PHY-3002 : Step(193): len = 529611, overlap = 8.53125
PHY-3002 : Step(194): len = 531476, overlap = 6.9375
PHY-3002 : Step(195): len = 532166, overlap = 6.375
PHY-3002 : Step(196): len = 532713, overlap = 3.625
PHY-3002 : Step(197): len = 533043, overlap = 1.625
PHY-3002 : Step(198): len = 531722, overlap = 1.78125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.23985e+06, over cnt = 666(1%), over = 903, worst = 6
PHY-1002 : len = 1.24599e+06, over cnt = 393(1%), over = 482, worst = 4
PHY-1002 : len = 1.24722e+06, over cnt = 253(0%), over = 303, worst = 3
PHY-1002 : len = 1.24762e+06, over cnt = 157(0%), over = 186, worst = 3
PHY-1002 : len = 1.2471e+06, over cnt = 74(0%), over = 88, worst = 3
PHY-1001 : End global iterations;  0.927822s wall, 1.500000s user + 0.062500s system = 1.562500s CPU (168.4%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 55.00, top10 = 48.75, top15 = 43.75.
PHY-3001 : End congestion estimation;  1.491625s wall, 2.078125s user + 0.062500s system = 2.140625s CPU (143.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.486259s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (112.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000498669
PHY-3002 : Step(199): len = 528207, overlap = 22.75
PHY-3002 : Step(200): len = 521027, overlap = 16.2188
PHY-3002 : Step(201): len = 513466, overlap = 17.0313
PHY-3002 : Step(202): len = 505898, overlap = 15.2813
PHY-3002 : Step(203): len = 498231, overlap = 17.0313
PHY-3002 : Step(204): len = 491042, overlap = 14.8438
PHY-3002 : Step(205): len = 485111, overlap = 18.0313
PHY-3002 : Step(206): len = 479763, overlap = 17.2188
PHY-3002 : Step(207): len = 475021, overlap = 18.4688
PHY-3002 : Step(208): len = 471775, overlap = 17.875
PHY-3002 : Step(209): len = 468208, overlap = 20.2813
PHY-3002 : Step(210): len = 465978, overlap = 20.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000997338
PHY-3002 : Step(211): len = 477328, overlap = 13.9063
PHY-3002 : Step(212): len = 484913, overlap = 12.25
PHY-3002 : Step(213): len = 491196, overlap = 11.4063
PHY-3002 : Step(214): len = 494252, overlap = 12.4375
PHY-3002 : Step(215): len = 496057, overlap = 11.375
PHY-3002 : Step(216): len = 497369, overlap = 12.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00199468
PHY-3002 : Step(217): len = 505048, overlap = 12
PHY-3002 : Step(218): len = 510499, overlap = 11.2813
PHY-3002 : Step(219): len = 513519, overlap = 8.0625
PHY-3002 : Step(220): len = 519408, overlap = 8.4375
PHY-3002 : Step(221): len = 522793, overlap = 8.34375
PHY-3002 : Step(222): len = 524016, overlap = 8.75
PHY-3002 : Step(223): len = 524324, overlap = 7.84375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0038308
PHY-3002 : Step(224): len = 527524, overlap = 7
PHY-3002 : Step(225): len = 531295, overlap = 6.125
PHY-3002 : Step(226): len = 534990, overlap = 4.96875
PHY-3002 : Step(227): len = 539552, overlap = 3.28125
PHY-3002 : Step(228): len = 542310, overlap = 4.0625
PHY-3002 : Step(229): len = 544462, overlap = 2.65625
PHY-3002 : Step(230): len = 547441, overlap = 4.03125
PHY-3002 : Step(231): len = 548957, overlap = 2.96875
PHY-3002 : Step(232): len = 549552, overlap = 2.96875
PHY-3002 : Step(233): len = 550845, overlap = 3.53125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0068607
PHY-3002 : Step(234): len = 552035, overlap = 3.03125
PHY-3002 : Step(235): len = 554150, overlap = 2.71875
PHY-3002 : Step(236): len = 557349, overlap = 2.875
PHY-3002 : Step(237): len = 560392, overlap = 2.4375
PHY-3002 : Step(238): len = 561819, overlap = 3
PHY-3002 : Step(239): len = 563560, overlap = 2.375
PHY-3002 : Step(240): len = 564974, overlap = 2.125
PHY-3002 : Step(241): len = 565958, overlap = 2.375
PHY-3002 : Step(242): len = 566613, overlap = 2.3125
PHY-3002 : Step(243): len = 567806, overlap = 2.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0116466
PHY-3002 : Step(244): len = 568311, overlap = 2.8125
PHY-3002 : Step(245): len = 570415, overlap = 2.875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 96.00 peak overflow 1.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36264e+06, over cnt = 405(1%), over = 497, worst = 3
PHY-1002 : len = 1.36434e+06, over cnt = 258(0%), over = 310, worst = 3
PHY-1002 : len = 1.36294e+06, over cnt = 135(0%), over = 167, worst = 3
PHY-1002 : len = 1.36297e+06, over cnt = 91(0%), over = 115, worst = 3
PHY-1002 : len = 1.36128e+06, over cnt = 62(0%), over = 77, worst = 3
PHY-1001 : End global iterations;  0.943935s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (177.1%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.88, top10 = 45.63, top15 = 41.88.
PHY-1001 : End incremental global routing;  1.509942s wall, 2.281250s user + 0.046875s system = 2.328125s CPU (154.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.452415s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (103.6%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7716 has valid locations, 153 needs to be replaced
PHY-3001 : design contains 7939 instances, 5949 luts, 1737 seqs, 145 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 588150
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.28568e+06, over cnt = 473(1%), over = 572, worst = 4
PHY-1002 : len = 1.28771e+06, over cnt = 291(0%), over = 346, worst = 3
PHY-1002 : len = 1.28643e+06, over cnt = 157(0%), over = 185, worst = 3
PHY-1002 : len = 1.28625e+06, over cnt = 100(0%), over = 120, worst = 3
PHY-1002 : len = 1.28393e+06, over cnt = 55(0%), over = 67, worst = 3
PHY-1001 : End global iterations;  1.024888s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (169.2%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.325964s wall, 3.015625s user + 0.093750s system = 3.109375s CPU (133.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.464099s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (104.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(246): len = 587464, overlap = 0
PHY-3002 : Step(247): len = 587464, overlap = 0
PHY-3002 : Step(248): len = 587086, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.28521e+06, over cnt = 134(0%), over = 150, worst = 3
PHY-1002 : len = 1.28534e+06, over cnt = 99(0%), over = 112, worst = 3
PHY-1002 : len = 1.28534e+06, over cnt = 68(0%), over = 79, worst = 3
PHY-1002 : len = 1.28482e+06, over cnt = 52(0%), over = 63, worst = 3
PHY-1002 : len = 1.28482e+06, over cnt = 52(0%), over = 63, worst = 3
PHY-1001 : End global iterations;  0.582674s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (107.3%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.00, top10 = 45.00, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.093687s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (110.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.479150s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (120.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00678263
PHY-3002 : Step(249): len = 587110, overlap = 3
PHY-3002 : Step(250): len = 587110, overlap = 3
PHY-3001 : Final: Len = 587110, Over = 3
PHY-3001 : End incremental placement;  4.699260s wall, 5.687500s user + 0.328125s system = 6.015625s CPU (128.0%)

OPT-1001 : End high-fanout net optimization;  7.387039s wall, 9.234375s user + 0.390625s system = 9.625000s CPU (130.3%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.28603e+06, over cnt = 470(1%), over = 577, worst = 4
PHY-1002 : len = 1.28797e+06, over cnt = 292(0%), over = 348, worst = 4
PHY-1002 : len = 1.28718e+06, over cnt = 154(0%), over = 190, worst = 4
PHY-1002 : len = 1.28662e+06, over cnt = 98(0%), over = 123, worst = 4
PHY-1002 : len = 1.28393e+06, over cnt = 67(0%), over = 81, worst = 3
PHY-1001 : End global iterations;  0.950877s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (177.5%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.25, top10 = 45.00, top15 = 41.88.
OPT-1001 : End congestion update;  1.541805s wall, 2.343750s user + 0.046875s system = 2.390625s CPU (155.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.383217s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (110.1%)

OPT-1001 : Start: WNS 1497 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1919 TNS 0 NUM_FEPS 0 with 13 cells processed and 4420 slack improved
OPT-1001 : Iter 2: improved WNS 2120 TNS 0 NUM_FEPS 0 with 19 cells processed and 3602 slack improved
OPT-1001 : Iter 3: improved WNS 2120 TNS 0 NUM_FEPS 0 with 6 cells processed and 3334 slack improved
OPT-1001 : Iter 4: improved WNS 2120 TNS 0 NUM_FEPS 0 with 5 cells processed and 1134 slack improved
OPT-1001 : End global optimization;  2.894376s wall, 3.609375s user + 0.125000s system = 3.734375s CPU (129.0%)

OPT-1001 : End physical optimization;  10.289785s wall, 12.968750s user + 0.515625s system = 13.484375s CPU (131.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5949 LUT to BLE ...
SYN-4008 : Packed 5949 LUT and 712 SEQ to BLE.
SYN-4003 : Packing 1025 remaining SEQ's ...
SYN-4005 : Packed 971 SEQ with LUT/SLICE
SYN-4006 : 4269 single LUT's are left
SYN-4006 : 54 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6003/6259 primitive instances ...
PHY-3001 : End packing;  1.204888s wall, 1.187500s user + 0.093750s system = 1.281250s CPU (106.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3735 instances
RUN-1001 : 1812 mslices, 1813 lslices, 64 pads, 35 brams, 3 dsps
RUN-1001 : There are total 7898 nets
RUN-1001 : 3152 nets have 2 pins
RUN-1001 : 3378 nets have [3 - 5] pins
RUN-1001 : 771 nets have [6 - 10] pins
RUN-1001 : 316 nets have [11 - 20] pins
RUN-1001 : 278 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3733 instances, 3625 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 610459, Over = 40.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33265e+06, over cnt = 425(1%), over = 511, worst = 3
PHY-1002 : len = 1.3345e+06, over cnt = 262(0%), over = 311, worst = 3
PHY-1002 : len = 1.3327e+06, over cnt = 141(0%), over = 166, worst = 3
PHY-1002 : len = 1.33272e+06, over cnt = 91(0%), over = 106, worst = 3
PHY-1002 : len = 1.33218e+06, over cnt = 77(0%), over = 87, worst = 3
PHY-1001 : End global iterations;  0.963804s wall, 1.671875s user + 0.062500s system = 1.734375s CPU (180.0%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.25, top10 = 46.88, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.797823s wall, 3.546875s user + 0.171875s system = 3.718750s CPU (132.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7852 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.487185s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (102.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000191187
PHY-3002 : Step(251): len = 593879, overlap = 41.75
PHY-3002 : Step(252): len = 581772, overlap = 43.25
PHY-3002 : Step(253): len = 575123, overlap = 45
PHY-3002 : Step(254): len = 567429, overlap = 45.25
PHY-3002 : Step(255): len = 561373, overlap = 53.5
PHY-3002 : Step(256): len = 556837, overlap = 59.75
PHY-3002 : Step(257): len = 551035, overlap = 69.25
PHY-3002 : Step(258): len = 548330, overlap = 70
PHY-3002 : Step(259): len = 544272, overlap = 74.25
PHY-3002 : Step(260): len = 539485, overlap = 74.75
PHY-3002 : Step(261): len = 538110, overlap = 79.25
PHY-3002 : Step(262): len = 536013, overlap = 82
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000382374
PHY-3002 : Step(263): len = 553002, overlap = 55
PHY-3002 : Step(264): len = 556218, overlap = 49.25
PHY-3002 : Step(265): len = 559708, overlap = 46.25
PHY-3002 : Step(266): len = 564580, overlap = 43
PHY-3002 : Step(267): len = 568402, overlap = 42
PHY-3002 : Step(268): len = 573255, overlap = 40.75
PHY-3002 : Step(269): len = 574973, overlap = 40.75
PHY-3002 : Step(270): len = 577097, overlap = 41.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000763799
PHY-3002 : Step(271): len = 589128, overlap = 33.25
PHY-3002 : Step(272): len = 592029, overlap = 33
PHY-3002 : Step(273): len = 595742, overlap = 29
PHY-3002 : Step(274): len = 599982, overlap = 29
PHY-3002 : Step(275): len = 604992, overlap = 24.75
PHY-3002 : Step(276): len = 608336, overlap = 23.25
PHY-3002 : Step(277): len = 610127, overlap = 24.25
PHY-3002 : Step(278): len = 611985, overlap = 22.25
PHY-3002 : Step(279): len = 613935, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00152584
PHY-3002 : Step(280): len = 622003, overlap = 19.25
PHY-3002 : Step(281): len = 624103, overlap = 18.75
PHY-3002 : Step(282): len = 626514, overlap = 17.25
PHY-3002 : Step(283): len = 629740, overlap = 17
PHY-3002 : Step(284): len = 631944, overlap = 14.25
PHY-3002 : Step(285): len = 633427, overlap = 14.5
PHY-3002 : Step(286): len = 634477, overlap = 15.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00285571
PHY-3002 : Step(287): len = 638571, overlap = 12.5
PHY-3002 : Step(288): len = 641221, overlap = 11.5
PHY-3002 : Step(289): len = 643829, overlap = 9.75
PHY-3002 : Step(290): len = 646023, overlap = 9.75
PHY-3002 : Step(291): len = 647738, overlap = 9.25
PHY-3002 : Step(292): len = 649273, overlap = 10.25
PHY-3002 : Step(293): len = 650559, overlap = 9.5
PHY-3002 : Step(294): len = 651663, overlap = 9
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00517087
PHY-3002 : Step(295): len = 653976, overlap = 9.25
PHY-3002 : Step(296): len = 656420, overlap = 8.25
PHY-3002 : Step(297): len = 658414, overlap = 7.5
PHY-3002 : Step(298): len = 659855, overlap = 7.5
PHY-3002 : Step(299): len = 661088, overlap = 7.25
PHY-3002 : Step(300): len = 662575, overlap = 7.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00845825
PHY-3002 : Step(301): len = 664015, overlap = 7
PHY-3002 : Step(302): len = 666147, overlap = 6.5
PHY-3002 : Step(303): len = 667556, overlap = 7.5
PHY-3002 : Step(304): len = 668812, overlap = 7.5
PHY-3002 : Step(305): len = 670181, overlap = 7.75
PHY-3002 : Step(306): len = 671067, overlap = 7.75
PHY-3002 : Step(307): len = 672161, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.374052s wall, 1.375000s user + 1.812500s system = 3.187500s CPU (232.0%)

PHY-3001 : Trial Legalized: Len = 687276
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.50338e+06, over cnt = 386(1%), over = 440, worst = 3
PHY-1002 : len = 1.50448e+06, over cnt = 276(0%), over = 306, worst = 3
PHY-1002 : len = 1.50458e+06, over cnt = 195(0%), over = 211, worst = 3
PHY-1002 : len = 1.49926e+06, over cnt = 97(0%), over = 110, worst = 3
PHY-1002 : len = 1.49444e+06, over cnt = 72(0%), over = 79, worst = 2
PHY-1001 : End global iterations;  1.007586s wall, 1.875000s user + 0.078125s system = 1.953125s CPU (193.8%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 55.63, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.707936s wall, 2.593750s user + 0.125000s system = 2.718750s CPU (159.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7852 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.488899s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (124.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000568677
PHY-3002 : Step(308): len = 653716, overlap = 11.25
PHY-3002 : Step(309): len = 642852, overlap = 11
PHY-3002 : Step(310): len = 633543, overlap = 17.25
PHY-3002 : Step(311): len = 625939, overlap = 17.75
PHY-3002 : Step(312): len = 619674, overlap = 22.75
PHY-3002 : Step(313): len = 615614, overlap = 25.5
PHY-3002 : Step(314): len = 611473, overlap = 26.75
PHY-3002 : Step(315): len = 609456, overlap = 27.5
PHY-3002 : Step(316): len = 606992, overlap = 26
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.054104s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (144.4%)

PHY-3001 : Legalized: Len = 614698, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020255s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.1%)

PHY-3001 : 14 instances has been re-located, deltaX = 3, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 614880, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37654e+06, over cnt = 400(1%), over = 470, worst = 3
PHY-1002 : len = 1.37778e+06, over cnt = 274(0%), over = 318, worst = 3
PHY-1002 : len = 1.37646e+06, over cnt = 160(0%), over = 183, worst = 3
PHY-1002 : len = 1.37392e+06, over cnt = 84(0%), over = 101, worst = 2
PHY-1002 : len = 1.36751e+06, over cnt = 63(0%), over = 71, worst = 2
PHY-1001 : End global iterations;  1.004446s wall, 2.046875s user + 0.062500s system = 2.109375s CPU (210.0%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 55.00, top10 = 48.13, top15 = 44.38.
PHY-1001 : End incremental global routing;  1.652218s wall, 2.781250s user + 0.062500s system = 2.843750s CPU (172.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7852 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.482274s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.118883s wall, 4.265625s user + 0.078125s system = 4.343750s CPU (139.3%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37654e+06, over cnt = 400(1%), over = 470, worst = 3
PHY-1002 : len = 1.37778e+06, over cnt = 274(0%), over = 318, worst = 3
PHY-1002 : len = 1.37646e+06, over cnt = 160(0%), over = 183, worst = 3
PHY-1002 : len = 1.37392e+06, over cnt = 84(0%), over = 101, worst = 2
PHY-1002 : len = 1.36751e+06, over cnt = 63(0%), over = 71, worst = 2
PHY-1001 : End global iterations;  0.974595s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (168.3%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 55.00, top10 = 48.13, top15 = 44.38.
OPT-1001 : End congestion update;  1.599348s wall, 2.312500s user + 0.062500s system = 2.375000s CPU (148.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7852 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.397976s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (106.0%)

OPT-1001 : Start: WNS 1429 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3663 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3733 instances, 3625 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 617319, Over = 0
PHY-3001 : End spreading;  0.016869s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.6%)

PHY-3001 : Final: Len = 617319, Over = 0
PHY-3001 : End incremental legalization;  0.176879s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (141.3%)

OPT-1001 : Iter 1: improved WNS 2240 TNS 0 NUM_FEPS 0 with 8 cells processed and 1427 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3663 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3733 instances, 3625 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 622575, Over = 0
PHY-3001 : End spreading;  0.017938s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.1%)

PHY-3001 : Final: Len = 622575, Over = 0
PHY-3001 : End incremental legalization;  0.180205s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (86.7%)

OPT-1001 : Iter 2: improved WNS 2491 TNS 0 NUM_FEPS 0 with 11 cells processed and 1896 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3663 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3733 instances, 3625 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 628725, Over = 0
PHY-3001 : End spreading;  0.018786s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (249.5%)

PHY-3001 : Final: Len = 628725, Over = 0
PHY-3001 : End incremental legalization;  0.179472s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (113.2%)

OPT-1001 : Iter 3: improved WNS 2725 TNS 0 NUM_FEPS 0 with 20 cells processed and 6576 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3663 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3733 instances, 3625 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 633725, Over = 0
PHY-3001 : End spreading;  0.019184s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (162.9%)

PHY-3001 : Final: Len = 633725, Over = 0
PHY-3001 : End incremental legalization;  0.186990s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (150.4%)

OPT-1001 : Iter 4: improved WNS 2878 TNS 0 NUM_FEPS 0 with 17 cells processed and 7948 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3663 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3733 instances, 3625 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 636969, Over = 0
PHY-3001 : End spreading;  0.017811s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.7%)

PHY-3001 : Final: Len = 636969, Over = 0
PHY-3001 : End incremental legalization;  0.182284s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.3%)

OPT-1001 : Iter 5: improved WNS 3114 TNS 0 NUM_FEPS 0 with 15 cells processed and 5533 slack improved
OPT-1001 : End path based optimization;  13.778510s wall, 15.171875s user + 0.218750s system = 15.390625s CPU (111.7%)

OPT-1001 : End physical optimization;  16.901685s wall, 19.437500s user + 0.296875s system = 19.734375s CPU (116.8%)

RUN-1003 : finish command "place" in  59.163655s wall, 102.140625s user + 8.796875s system = 110.937500s CPU (187.5%)

RUN-1004 : used memory is 909 MB, reserved memory is 899 MB, peak memory is 979 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6893   out of  19600   35.17%
#reg                     1737   out of  19600    8.86%
#le                      6947
  #lut only              5210   out of   6947   75.00%
  #reg only                54   out of   6947    0.78%
  #lut&reg               1683   out of   6947   24.23%
#dsp                        3   out of     29   10.34%
#bram                      35   out of     64   54.69%
  #bram9k                  35
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                    29
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       OREG    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       OREG    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       OREG    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       OREG    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       OREG    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       OREG    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       OREG    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       OREG    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       OREG    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       OREG    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       OREG    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       OREG    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       OREG    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       OREG    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       OREG    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       OREG    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       OREG    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       OREG    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       OREG    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       OREG    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       OREG    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       OREG    
     LED[7]         OUTPUT        J13        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         R9        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J4        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        H14        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         M2        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT         C3        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        E12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT        P13        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6947  |6760   |133    |1766   |35     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3735 instances
RUN-1001 : 1812 mslices, 1813 lslices, 64 pads, 35 brams, 3 dsps
RUN-1001 : There are total 7898 nets
RUN-1001 : 3152 nets have 2 pins
RUN-1001 : 3378 nets have [3 - 5] pins
RUN-1001 : 771 nets have [6 - 10] pins
RUN-1001 : 316 nets have [11 - 20] pins
RUN-1001 : 278 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4073e+06, over cnt = 406(1%), over = 481, worst = 3
PHY-1002 : len = 1.40856e+06, over cnt = 280(0%), over = 332, worst = 3
PHY-1002 : len = 1.40401e+06, over cnt = 144(0%), over = 167, worst = 3
PHY-1002 : len = 1.39632e+06, over cnt = 68(0%), over = 75, worst = 2
PHY-1002 : len = 1.3698e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.039999s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (168.3%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 55.63, top10 = 49.38, top15 = 44.38.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7852 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 42 out of 7898 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7852 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 780 to 9
PHY-1001 : End pin swap;  0.420988s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (148.5%)

PHY-1001 : End global routing;  4.355008s wall, 5.421875s user + 0.187500s system = 5.609375s CPU (128.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 104248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.196744s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 114088, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.333815s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (98.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 114016, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.015088s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 113992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.005234s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.16779e+06, over cnt = 822(0%), over = 831, worst = 2
PHY-1001 : End Routed; 31.085907s wall, 51.609375s user + 1.281250s system = 52.890625s CPU (170.1%)

PHY-1001 : Update timing.....
PHY-1001 : 2606/7671(33%) critical/total net(s), WNS -4.200ns, TNS -1099.960ns, False end point 635.
PHY-1001 : End update timing;  1.941534s wall, 1.937500s user + 0.031250s system = 1.968750s CPU (101.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.17321e+06, over cnt = 481(0%), over = 486, worst = 2
PHY-1001 : End DR Iter 1; 1.730135s wall, 2.234375s user + 0.046875s system = 2.281250s CPU (131.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.17798e+06, over cnt = 125(0%), over = 125, worst = 1
PHY-1001 : End DR Iter 2; 1.506389s wall, 2.046875s user + 0.078125s system = 2.125000s CPU (141.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.17956e+06, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 3; 0.299042s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.17994e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 4; 0.211691s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (118.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.18004e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 5; 0.219435s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (113.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.18004e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 6; 0.359208s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (104.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.18004e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.630813s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (104.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.18001e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 1; 0.472772s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (105.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.17993e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 2; 0.580564s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (107.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 1.17993e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 3; 1.580031s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (104.8%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 1.17993e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 4; 1.603680s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (106.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 1.17993e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 5; 1.623581s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (102.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 1.17993e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 1; 0.091524s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.4%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 1.17994e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 0.136625s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (114.4%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 1.17994e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 0.111730s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (111.9%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 1.17994e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 7; 0.138618s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (90.2%)

PHY-1001 : ==== DC Iter 8 ====
PHY-1002 : len = 1.17994e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 8; 0.141424s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.4%)

PHY-1001 : 5 feed throughs used by 3 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  56.645462s wall, 78.718750s user + 2.000000s system = 80.718750s CPU (142.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  61.478814s wall, 84.703125s user + 2.234375s system = 86.937500s CPU (141.4%)

RUN-1004 : used memory is 1078 MB, reserved memory is 1067 MB, peak memory is 1490 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6896   out of  19600   35.18%
#reg                     1737   out of  19600    8.86%
#le                      6950
  #lut only              5213   out of   6950   75.01%
  #reg only                54   out of   6950    0.78%
  #lut&reg               1683   out of   6950   24.22%
#dsp                        3   out of     29   10.34%
#bram                      35   out of     64   54.69%
  #bram9k                  35
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                    29
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       OREG    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       OREG    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       OREG    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       OREG    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       OREG    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       OREG    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       OREG    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       OREG    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       OREG    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       OREG    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       OREG    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       OREG    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       OREG    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       OREG    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       OREG    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       OREG    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       OREG    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       OREG    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       OREG    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       OREG    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       OREG    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       OREG    
     LED[7]         OUTPUT        J13        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         R9        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J4        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        H14        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         M2        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT         C3        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        E12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT        P13        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6950  |6763   |133    |1766   |35     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3086  
    #2         2       2119  
    #3         3       804   
    #4         4       454   
    #5        5-10     832   
    #6       11-50     512   
    #7       51-100     17   
  Average     3.78           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.266066s wall, 3.234375s user + 0.218750s system = 3.453125s CPU (105.7%)

RUN-1004 : used memory is 1079 MB, reserved memory is 1072 MB, peak memory is 1490 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 38999, tnet num: 7852, tinst num: 3737, tnode num: 43992, tedge num: 65907.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.278570s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (112.4%)

RUN-1004 : used memory is 1100 MB, reserved memory is 1094 MB, peak memory is 1490 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7852 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.529016s wall, 2.468750s user + 0.078125s system = 2.546875s CPU (100.7%)

RUN-1004 : used memory is 1529 MB, reserved memory is 1521 MB, peak memory is 1529 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:111100110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3739
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7898, pip num: 94320
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3040 valid insts, and 249912 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:111100110000000000000000" in  12.399911s wall, 87.062500s user + 0.296875s system = 87.359375s CPU (704.5%)

RUN-1004 : used memory is 1634 MB, reserved memory is 1625 MB, peak memory is 1749 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1325, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.570953s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (101.5%)

RUN-1004 : used memory is 1742 MB, reserved memory is 1732 MB, peak memory is 1749 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.199592s wall, 0.187500s user + 0.109375s system = 0.296875s CPU (4.1%)

RUN-1004 : used memory is 1772 MB, reserved memory is 1763 MB, peak memory is 1772 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.358945s wall, 1.859375s user + 0.156250s system = 2.015625s CPU (21.5%)

RUN-1004 : used memory is 1730 MB, reserved memory is 1721 MB, peak memory is 1772 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_RST' is not permitted in ../lcd/LCD_INI.v(17)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_RD' is not permitted in ../lcd/LCD_INI.v(18)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_BL_CTR' is not permitted in ../lcd/LCD_INI.v(19)
HDL-8007 ERROR: ignore module module due to previous errors in ../lcd/LCD_INI.v(1)
HDL-1007 : Verilog file '../lcd/LCD_INI.v' ignored due to errors
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(433)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(434)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.247751s wall, 3.171875s user + 0.125000s system = 3.296875s CPU (101.5%)

RUN-1004 : used memory is 792 MB, reserved memory is 771 MB, peak memory is 1772 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(433)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(492)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "HRESP_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24722/2175 useful/useless nets, 23295/976 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 117 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 206 instances.
SYN-1015 : Optimize round 1, 3941 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24428/67 useful/useless nets, 23050/359 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 420 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 24423/2 useful/useless nets, 23045/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 458 instances.
SYN-1015 : Optimize round 1, 482 better
SYN-1014 : Optimize round 2
SYN-1032 : 357/44 useful/useless nets, 197/12 useful/useless insts
SYN-1015 : Optimize round 2, 151 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.648208s wall, 5.484375s user + 0.328125s system = 5.812500s CPU (102.9%)

RUN-1004 : used memory is 809 MB, reserved memory is 790 MB, peak memory is 1772 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20853
  #and                   9876
  #nand                     0
  #or                    2112
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6520
  #bufif1                   3
  #MX21                   596
  #FADD                     0
  #DFF                   1673
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 143
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19180  |1673   |185    |
|  Interconncet |AHBlite_Interconnect |163    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.254825s wall, 2.218750s user + 0.046875s system = 2.265625s CPU (100.5%)

RUN-1004 : used memory is 856 MB, reserved memory is 838 MB, peak memory is 1772 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 64 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 22409/3 useful/useless nets, 21433/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1142 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 23342/39 useful/useless nets, 22383/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23810/167 useful/useless nets, 22841/157 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73985, tnet num: 23838, tinst num: 22847, tnode num: 102507, tedge num: 113865.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.161091s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (100.9%)

RUN-1004 : used memory is 972 MB, reserved memory is 964 MB, peak memory is 1772 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23838 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 608 (3.20), #lev = 12 (3.84)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 618 (3.26), #lev = 12 (3.75)
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1528 instances into 630 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 92 (3.97), #lev = 5 (3.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 87 (4.05), #lev = 5 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 910.91 sec
SYN-3001 : Mapper mapped 297 instances into 87 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5144 (3.99), #lev = 20 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.91), #lev = 18 (7.78)
SYN-3001 : Logic optimization runtime opt =   1.24 sec, map = 911.13 sec
SYN-3001 : Mapper mapped 18818 instances into 5174 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6302
  #lut4                  4074
  #lut5                  1816
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6302   out of  19600   32.15%
#reg                     1665   out of  19600    8.49%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5890   |412    |1672   |37     |3      |
|  Interconncet |AHBlite_Interconnect |87     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5174   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9043/0 useful/useless nets, 8086/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 355 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.285069s wall, 19.437500s user + 0.265625s system = 19.703125s CPU (102.2%)

RUN-1004 : used memory is 1039 MB, reserved memory is 1066 MB, peak memory is 1772 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.844013s wall, 2.781250s user + 0.078125s system = 2.859375s CPU (100.5%)

RUN-1004 : used memory is 1046 MB, reserved memory is 1070 MB, peak memory is 1772 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7817 instances
RUN-1001 : 5889 luts, 1648 seqs, 101 mslices, 67 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8338 nets
RUN-1001 : 4290 nets have 2 pins
RUN-1001 : 2937 nets have [3 - 5] pins
RUN-1001 : 700 nets have [6 - 10] pins
RUN-1001 : 218 nets have [11 - 20] pins
RUN-1001 : 178 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7815 instances, 5889 luts, 1648 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37905, tnet num: 8292, tinst num: 7815, tnode num: 43279, tedge num: 61575.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.026120s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (108.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.84877e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7815.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(317): len = 1.6192e+06, overlap = 90
PHY-3002 : Step(318): len = 1.4269e+06, overlap = 90
PHY-3002 : Step(319): len = 1.32985e+06, overlap = 93.5938
PHY-3002 : Step(320): len = 1.22615e+06, overlap = 105
PHY-3002 : Step(321): len = 1.11255e+06, overlap = 121.844
PHY-3002 : Step(322): len = 1.09466e+06, overlap = 122.156
PHY-3002 : Step(323): len = 1.08386e+06, overlap = 122.625
PHY-3002 : Step(324): len = 998969, overlap = 145.969
PHY-3002 : Step(325): len = 900089, overlap = 185.219
PHY-3002 : Step(326): len = 835151, overlap = 196.563
PHY-3002 : Step(327): len = 812154, overlap = 203.906
PHY-3002 : Step(328): len = 801998, overlap = 205.5
PHY-3002 : Step(329): len = 786409, overlap = 209.969
PHY-3002 : Step(330): len = 770617, overlap = 214.625
PHY-3002 : Step(331): len = 761720, overlap = 216.188
PHY-3002 : Step(332): len = 754873, overlap = 220.313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10974e-05
PHY-3002 : Step(333): len = 773400, overlap = 211
PHY-3002 : Step(334): len = 768408, overlap = 189.656
PHY-3002 : Step(335): len = 763107, overlap = 187.344
PHY-3002 : Step(336): len = 759015, overlap = 184.125
PHY-3002 : Step(337): len = 750573, overlap = 188.75
PHY-3002 : Step(338): len = 744104, overlap = 193.5
PHY-3002 : Step(339): len = 740192, overlap = 193.469
PHY-3002 : Step(340): len = 734323, overlap = 190.813
PHY-3002 : Step(341): len = 730073, overlap = 189.5
PHY-3002 : Step(342): len = 726031, overlap = 187.219
PHY-3002 : Step(343): len = 721447, overlap = 191.906
PHY-3002 : Step(344): len = 714781, overlap = 188.688
PHY-3002 : Step(345): len = 710061, overlap = 193.344
PHY-3002 : Step(346): len = 706384, overlap = 193.188
PHY-3002 : Step(347): len = 699298, overlap = 189.906
PHY-3002 : Step(348): len = 691048, overlap = 189.375
PHY-3002 : Step(349): len = 686997, overlap = 182.125
PHY-3002 : Step(350): len = 683594, overlap = 182
PHY-3002 : Step(351): len = 640197, overlap = 173.469
PHY-3002 : Step(352): len = 629906, overlap = 177
PHY-3002 : Step(353): len = 628070, overlap = 172.344
PHY-3002 : Step(354): len = 624765, overlap = 178.063
PHY-3002 : Step(355): len = 621416, overlap = 173.375
PHY-3002 : Step(356): len = 615108, overlap = 168.094
PHY-3002 : Step(357): len = 607388, overlap = 173.344
PHY-3002 : Step(358): len = 604288, overlap = 174.219
PHY-3002 : Step(359): len = 601528, overlap = 174.125
PHY-3002 : Step(360): len = 594881, overlap = 172.906
PHY-3002 : Step(361): len = 590933, overlap = 167.344
PHY-3002 : Step(362): len = 587482, overlap = 172.344
PHY-3002 : Step(363): len = 584768, overlap = 175.75
PHY-3002 : Step(364): len = 579380, overlap = 176.719
PHY-3002 : Step(365): len = 574915, overlap = 183.594
PHY-3002 : Step(366): len = 571527, overlap = 179.5
PHY-3002 : Step(367): len = 567468, overlap = 174.656
PHY-3002 : Step(368): len = 563213, overlap = 171.438
PHY-3002 : Step(369): len = 561048, overlap = 172.656
PHY-3002 : Step(370): len = 555827, overlap = 174.75
PHY-3002 : Step(371): len = 544877, overlap = 183.125
PHY-3002 : Step(372): len = 541668, overlap = 182.438
PHY-3002 : Step(373): len = 540526, overlap = 177.156
PHY-3002 : Step(374): len = 537973, overlap = 186.031
PHY-3002 : Step(375): len = 536689, overlap = 178.938
PHY-3002 : Step(376): len = 534853, overlap = 181.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.21949e-05
PHY-3002 : Step(377): len = 535847, overlap = 176.594
PHY-3002 : Step(378): len = 539676, overlap = 181.844
PHY-3002 : Step(379): len = 554749, overlap = 155.75
PHY-3002 : Step(380): len = 555880, overlap = 154.219
PHY-3002 : Step(381): len = 555709, overlap = 155.438
PHY-3002 : Step(382): len = 554595, overlap = 153.563
PHY-3002 : Step(383): len = 554798, overlap = 154.563
PHY-3002 : Step(384): len = 555105, overlap = 146.281
PHY-3002 : Step(385): len = 554875, overlap = 143.938
PHY-3002 : Step(386): len = 555434, overlap = 146.406
PHY-3002 : Step(387): len = 555625, overlap = 145.188
PHY-3002 : Step(388): len = 555782, overlap = 142
PHY-3002 : Step(389): len = 556127, overlap = 140.906
PHY-3002 : Step(390): len = 557145, overlap = 138
PHY-3002 : Step(391): len = 556760, overlap = 139.531
PHY-3002 : Step(392): len = 555568, overlap = 134.688
PHY-3002 : Step(393): len = 554451, overlap = 128.813
PHY-3002 : Step(394): len = 553728, overlap = 130.906
PHY-3002 : Step(395): len = 552624, overlap = 129.75
PHY-3002 : Step(396): len = 551903, overlap = 126.875
PHY-3002 : Step(397): len = 550409, overlap = 123.469
PHY-3002 : Step(398): len = 549034, overlap = 119.219
PHY-3002 : Step(399): len = 547445, overlap = 120.781
PHY-3002 : Step(400): len = 545762, overlap = 119.563
PHY-3002 : Step(401): len = 542767, overlap = 124.688
PHY-3002 : Step(402): len = 540677, overlap = 120.438
PHY-3002 : Step(403): len = 539394, overlap = 118.094
PHY-3002 : Step(404): len = 536353, overlap = 116.188
PHY-3002 : Step(405): len = 529098, overlap = 122.531
PHY-3002 : Step(406): len = 527160, overlap = 121.031
PHY-3002 : Step(407): len = 525629, overlap = 124.969
PHY-3002 : Step(408): len = 524716, overlap = 125.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00016439
PHY-3002 : Step(409): len = 526607, overlap = 124.969
PHY-3002 : Step(410): len = 530172, overlap = 127.094
PHY-3002 : Step(411): len = 532612, overlap = 121.844
PHY-3002 : Step(412): len = 537582, overlap = 127.719
PHY-3002 : Step(413): len = 540339, overlap = 116.906
PHY-3002 : Step(414): len = 543019, overlap = 123.781
PHY-3002 : Step(415): len = 544686, overlap = 120.563
PHY-3002 : Step(416): len = 545657, overlap = 119.406
PHY-3002 : Step(417): len = 548686, overlap = 117.594
PHY-3002 : Step(418): len = 560979, overlap = 100.375
PHY-3002 : Step(419): len = 561690, overlap = 102.25
PHY-3002 : Step(420): len = 561739, overlap = 101.75
PHY-3002 : Step(421): len = 561640, overlap = 103.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000291415
PHY-3002 : Step(422): len = 562788, overlap = 105.531
PHY-3002 : Step(423): len = 566543, overlap = 100.625
PHY-3002 : Step(424): len = 572530, overlap = 95.75
PHY-3002 : Step(425): len = 573597, overlap = 96.6875
PHY-3002 : Step(426): len = 574960, overlap = 100.25
PHY-3002 : Step(427): len = 577311, overlap = 94.75
PHY-3002 : Step(428): len = 581316, overlap = 88.8438
PHY-3002 : Step(429): len = 583517, overlap = 90.1875
PHY-3002 : Step(430): len = 584129, overlap = 89.9063
PHY-3002 : Step(431): len = 587802, overlap = 89.8125
PHY-3002 : Step(432): len = 590654, overlap = 86.5938
PHY-3002 : Step(433): len = 591866, overlap = 85.5938
PHY-3002 : Step(434): len = 592204, overlap = 83.0313
PHY-3002 : Step(435): len = 593707, overlap = 84.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015209s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32554e+06, over cnt = 1593(4%), over = 2307, worst = 8
PHY-1002 : len = 1.33364e+06, over cnt = 1331(3%), over = 1768, worst = 6
PHY-1002 : len = 1.34311e+06, over cnt = 970(2%), over = 1252, worst = 5
PHY-1002 : len = 1.36198e+06, over cnt = 483(1%), over = 620, worst = 5
PHY-1002 : len = 1.3663e+06, over cnt = 355(1%), over = 463, worst = 5
PHY-1001 : End global iterations;  1.195676s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (141.1%)

PHY-1001 : Congestion index: top1 = 86.88, top5 = 77.50, top10 = 71.25, top15 = 64.38.
PHY-3001 : End congestion estimation;  1.771583s wall, 2.250000s user + 0.031250s system = 2.281250s CPU (128.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.466185s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.01834e-05
PHY-3002 : Step(436): len = 566950, overlap = 55
PHY-3002 : Step(437): len = 531553, overlap = 83.125
PHY-3002 : Step(438): len = 507906, overlap = 101.844
PHY-3002 : Step(439): len = 492781, overlap = 117.344
PHY-3002 : Step(440): len = 477954, overlap = 130.594
PHY-3002 : Step(441): len = 456044, overlap = 149.938
PHY-3002 : Step(442): len = 440571, overlap = 158.031
PHY-3002 : Step(443): len = 430292, overlap = 165.125
PHY-3002 : Step(444): len = 416557, overlap = 172.125
PHY-3002 : Step(445): len = 405068, overlap = 179.969
PHY-3002 : Step(446): len = 393131, overlap = 191.406
PHY-3002 : Step(447): len = 383851, overlap = 200.125
PHY-3002 : Step(448): len = 375502, overlap = 205.719
PHY-3002 : Step(449): len = 368219, overlap = 209.094
PHY-3002 : Step(450): len = 364022, overlap = 212.25
PHY-3002 : Step(451): len = 359519, overlap = 213.781
PHY-3002 : Step(452): len = 357306, overlap = 208.531
PHY-3002 : Step(453): len = 356575, overlap = 204.031
PHY-3002 : Step(454): len = 356501, overlap = 199.25
PHY-3002 : Step(455): len = 357431, overlap = 194.156
PHY-3002 : Step(456): len = 358660, overlap = 192.219
PHY-3002 : Step(457): len = 360173, overlap = 189.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.03669e-05
PHY-3002 : Step(458): len = 375054, overlap = 161.375
PHY-3002 : Step(459): len = 392029, overlap = 137.406
PHY-3002 : Step(460): len = 392559, overlap = 137.031
PHY-3002 : Step(461): len = 393275, overlap = 135.781
PHY-3002 : Step(462): len = 396082, overlap = 129.375
PHY-3002 : Step(463): len = 400791, overlap = 122.281
PHY-3002 : Step(464): len = 400676, overlap = 120.031
PHY-3002 : Step(465): len = 401283, overlap = 117.406
PHY-3002 : Step(466): len = 402406, overlap = 112.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120734
PHY-3002 : Step(467): len = 421202, overlap = 85.0625
PHY-3002 : Step(468): len = 433841, overlap = 66.1875
PHY-3002 : Step(469): len = 437885, overlap = 60.625
PHY-3002 : Step(470): len = 444583, overlap = 54.6563
PHY-3002 : Step(471): len = 456496, overlap = 41.0938
PHY-3002 : Step(472): len = 461555, overlap = 35.9688
PHY-3002 : Step(473): len = 465695, overlap = 32.0938
PHY-3002 : Step(474): len = 464626, overlap = 30.75
PHY-3002 : Step(475): len = 462553, overlap = 31.75
PHY-3002 : Step(476): len = 459770, overlap = 30.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000241468
PHY-3002 : Step(477): len = 475533, overlap = 23.9688
PHY-3002 : Step(478): len = 486251, overlap = 18.125
PHY-3002 : Step(479): len = 494524, overlap = 14.25
PHY-3002 : Step(480): len = 500863, overlap = 11.9375
PHY-3002 : Step(481): len = 506042, overlap = 12.0313
PHY-3002 : Step(482): len = 511841, overlap = 12.0625
PHY-3002 : Step(483): len = 512682, overlap = 8.3125
PHY-3002 : Step(484): len = 513972, overlap = 7.4375
PHY-3002 : Step(485): len = 512990, overlap = 7.3125
PHY-3002 : Step(486): len = 512655, overlap = 8.28125
PHY-3002 : Step(487): len = 511312, overlap = 9.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000482935
PHY-3002 : Step(488): len = 524676, overlap = 4.5625
PHY-3002 : Step(489): len = 533236, overlap = 2.34375
PHY-3002 : Step(490): len = 543143, overlap = 2.09375
PHY-3002 : Step(491): len = 546888, overlap = 2.09375
PHY-3002 : Step(492): len = 551176, overlap = 2.625
PHY-3002 : Step(493): len = 555175, overlap = 3.90625
PHY-3002 : Step(494): len = 556888, overlap = 3.28125
PHY-3002 : Step(495): len = 558724, overlap = 2.53125
PHY-3002 : Step(496): len = 561455, overlap = 2.625
PHY-3002 : Step(497): len = 559920, overlap = 2.78125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00096587
PHY-3002 : Step(498): len = 569930, overlap = 2.6875
PHY-3002 : Step(499): len = 578468, overlap = 1.78125
PHY-3002 : Step(500): len = 581986, overlap = 2.09375
PHY-3002 : Step(501): len = 585613, overlap = 1.53125
PHY-3002 : Step(502): len = 588608, overlap = 1.0625
PHY-3002 : Step(503): len = 589894, overlap = 0.25
PHY-3002 : Step(504): len = 590683, overlap = 0.5
PHY-3002 : Step(505): len = 590588, overlap = 0.25
PHY-3002 : Step(506): len = 590628, overlap = 0.59375
PHY-3002 : Step(507): len = 590805, overlap = 0.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36018e+06, over cnt = 631(1%), over = 865, worst = 5
PHY-1002 : len = 1.36546e+06, over cnt = 364(1%), over = 475, worst = 4
PHY-1002 : len = 1.36496e+06, over cnt = 227(0%), over = 291, worst = 4
PHY-1002 : len = 1.36562e+06, over cnt = 125(0%), over = 158, worst = 4
PHY-1002 : len = 1.36525e+06, over cnt = 91(0%), over = 117, worst = 4
PHY-1001 : End global iterations;  0.967129s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (159.9%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 52.50, top10 = 46.88, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.556817s wall, 2.125000s user + 0.015625s system = 2.140625s CPU (137.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.460081s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000650858
PHY-3002 : Step(508): len = 586264, overlap = 14.5
PHY-3002 : Step(509): len = 576158, overlap = 15.5938
PHY-3002 : Step(510): len = 565127, overlap = 14.8438
PHY-3002 : Step(511): len = 554242, overlap = 8.84375
PHY-3002 : Step(512): len = 548400, overlap = 10.4688
PHY-3002 : Step(513): len = 544036, overlap = 8.21875
PHY-3002 : Step(514): len = 535494, overlap = 11.375
PHY-3002 : Step(515): len = 528394, overlap = 11.5938
PHY-3002 : Step(516): len = 521391, overlap = 13.1875
PHY-3002 : Step(517): len = 517028, overlap = 12.875
PHY-3002 : Step(518): len = 512542, overlap = 11.0938
PHY-3002 : Step(519): len = 507696, overlap = 11.2188
PHY-3002 : Step(520): len = 503830, overlap = 11.75
PHY-3002 : Step(521): len = 501040, overlap = 11.8125
PHY-3002 : Step(522): len = 497977, overlap = 12.9375
PHY-3002 : Step(523): len = 495503, overlap = 15.2813
PHY-3002 : Step(524): len = 493133, overlap = 17.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00130172
PHY-3002 : Step(525): len = 501557, overlap = 13.0625
PHY-3002 : Step(526): len = 506575, overlap = 13.25
PHY-3002 : Step(527): len = 511731, overlap = 10.5625
PHY-3002 : Step(528): len = 516343, overlap = 8.71875
PHY-3002 : Step(529): len = 519299, overlap = 8
PHY-3002 : Step(530): len = 522184, overlap = 7.34375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00260343
PHY-3002 : Step(531): len = 529153, overlap = 7.15625
PHY-3002 : Step(532): len = 535106, overlap = 5.9375
PHY-3002 : Step(533): len = 540004, overlap = 5.46875
PHY-3002 : Step(534): len = 544884, overlap = 3.59375
PHY-3002 : Step(535): len = 546606, overlap = 3.46875
PHY-3002 : Step(536): len = 547018, overlap = 3.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00503499
PHY-3002 : Step(537): len = 549204, overlap = 3.125
PHY-3002 : Step(538): len = 552044, overlap = 3.15625
PHY-3002 : Step(539): len = 555591, overlap = 2.53125
PHY-3002 : Step(540): len = 558018, overlap = 2.8125
PHY-3002 : Step(541): len = 561312, overlap = 2.375
PHY-3002 : Step(542): len = 563356, overlap = 2.75
PHY-3002 : Step(543): len = 566365, overlap = 2.3125
PHY-3002 : Step(544): len = 567760, overlap = 2.59375
PHY-3002 : Step(545): len = 570124, overlap = 2.1875
PHY-3002 : Step(546): len = 571595, overlap = 1.59375
PHY-3002 : Step(547): len = 573155, overlap = 1.375
PHY-3002 : Step(548): len = 573997, overlap = 1.59375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00952858
PHY-3002 : Step(549): len = 575313, overlap = 1.46875
PHY-3002 : Step(550): len = 577145, overlap = 1.59375
PHY-3002 : Step(551): len = 579054, overlap = 1.5625
PHY-3002 : Step(552): len = 580575, overlap = 1.5
PHY-3002 : Step(553): len = 583120, overlap = 1.4375
PHY-3002 : Step(554): len = 584515, overlap = 1.53125
PHY-3002 : Step(555): len = 585864, overlap = 1.71875
PHY-3002 : Step(556): len = 587305, overlap = 1.625
PHY-3002 : Step(557): len = 589069, overlap = 1.90625
PHY-3002 : Step(558): len = 589909, overlap = 1.5625
PHY-3002 : Step(559): len = 591073, overlap = 1.28125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0166215
PHY-3002 : Step(560): len = 591602, overlap = 1.40625
PHY-3002 : Step(561): len = 593748, overlap = 1.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 75.72 peak overflow 0.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41719e+06, over cnt = 308(0%), over = 375, worst = 4
PHY-1002 : len = 1.41861e+06, over cnt = 188(0%), over = 218, worst = 4
PHY-1002 : len = 1.41866e+06, over cnt = 132(0%), over = 150, worst = 4
PHY-1002 : len = 1.41537e+06, over cnt = 69(0%), over = 80, worst = 4
PHY-1002 : len = 1.41219e+06, over cnt = 53(0%), over = 61, worst = 2
PHY-1001 : End global iterations;  0.957666s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (171.3%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.63, top10 = 45.63, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.513931s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (146.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.453295s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.0%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7724 has valid locations, 144 needs to be replaced
PHY-3001 : design contains 7938 instances, 5905 luts, 1755 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 611669
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34851e+06, over cnt = 351(0%), over = 431, worst = 4
PHY-1002 : len = 1.35035e+06, over cnt = 199(0%), over = 230, worst = 4
PHY-1002 : len = 1.34946e+06, over cnt = 98(0%), over = 113, worst = 4
PHY-1002 : len = 1.34798e+06, over cnt = 60(0%), over = 70, worst = 4
PHY-1002 : len = 1.34527e+06, over cnt = 31(0%), over = 35, worst = 2
PHY-1001 : End global iterations;  0.959189s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (192.2%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 45.63, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.231937s wall, 3.078125s user + 0.046875s system = 3.125000s CPU (140.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.604629s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (98.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(562): len = 611042, overlap = 0
PHY-3002 : Step(563): len = 611042, overlap = 0
PHY-3002 : Step(564): len = 610756, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34674e+06, over cnt = 66(0%), over = 69, worst = 2
PHY-1002 : len = 1.34702e+06, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 1.34684e+06, over cnt = 29(0%), over = 31, worst = 2
PHY-1002 : len = 1.34651e+06, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 1.34636e+06, over cnt = 24(0%), over = 25, worst = 2
PHY-1001 : End global iterations;  0.585276s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (122.8%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.63, top10 = 45.00, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.121278s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (112.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.475243s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00787819
PHY-3002 : Step(565): len = 610696, overlap = 1.375
PHY-3002 : Step(566): len = 610696, overlap = 1.375
PHY-3001 : Final: Len = 610696, Over = 1.375
PHY-3001 : End incremental placement;  4.766709s wall, 5.765625s user + 0.187500s system = 5.953125s CPU (124.9%)

OPT-1001 : End high-fanout net optimization;  7.444041s wall, 9.140625s user + 0.203125s system = 9.343750s CPU (125.5%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34808e+06, over cnt = 364(1%), over = 446, worst = 4
PHY-1002 : len = 1.35005e+06, over cnt = 206(0%), over = 242, worst = 4
PHY-1002 : len = 1.34999e+06, over cnt = 134(0%), over = 156, worst = 4
PHY-1002 : len = 1.34926e+06, over cnt = 67(0%), over = 77, worst = 4
PHY-1002 : len = 1.34299e+06, over cnt = 36(0%), over = 40, worst = 2
PHY-1001 : End global iterations;  1.114165s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (164.1%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.00, top15 = 42.50.
OPT-1001 : End congestion update;  1.696751s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (143.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.385105s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.4%)

OPT-1001 : Start: WNS 1327 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2134 TNS 0 NUM_FEPS 0 with 10 cells processed and 5296 slack improved
OPT-1001 : Iter 2: improved WNS 2650 TNS 0 NUM_FEPS 0 with 10 cells processed and 2364 slack improved
OPT-1001 : Iter 3: improved WNS 2950 TNS 0 NUM_FEPS 0 with 17 cells processed and 2363 slack improved
OPT-1001 : Iter 4: improved WNS 3011 TNS 0 NUM_FEPS 0 with 16 cells processed and 3544 slack improved
OPT-1001 : End global optimization;  2.924910s wall, 3.671875s user + 0.000000s system = 3.671875s CPU (125.5%)

OPT-1001 : End physical optimization;  10.377232s wall, 12.937500s user + 0.203125s system = 13.140625s CPU (126.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5905 LUT to BLE ...
SYN-4008 : Packed 5905 LUT and 716 SEQ to BLE.
SYN-4003 : Packing 1039 remaining SEQ's ...
SYN-4005 : Packed 1010 SEQ with LUT/SLICE
SYN-4006 : 4182 single LUT's are left
SYN-4006 : 29 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5934/6215 primitive instances ...
PHY-3001 : End packing;  1.135556s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (101.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3733 instances
RUN-1001 : 1810 mslices, 1811 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7930 nets
RUN-1001 : 3209 nets have 2 pins
RUN-1001 : 3318 nets have [3 - 5] pins
RUN-1001 : 816 nets have [6 - 10] pins
RUN-1001 : 306 nets have [11 - 20] pins
RUN-1001 : 278 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 634057, Over = 25.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39154e+06, over cnt = 355(1%), over = 421, worst = 3
PHY-1002 : len = 1.39301e+06, over cnt = 208(0%), over = 232, worst = 3
PHY-1002 : len = 1.3929e+06, over cnt = 151(0%), over = 169, worst = 3
PHY-1002 : len = 1.38911e+06, over cnt = 79(0%), over = 90, worst = 2
PHY-1002 : len = 1.38626e+06, over cnt = 39(0%), over = 42, worst = 2
PHY-1001 : End global iterations;  1.008644s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (184.3%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.25, top10 = 46.25, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.784748s wall, 3.671875s user + 0.015625s system = 3.687500s CPU (132.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.525662s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194967
PHY-3002 : Step(567): len = 612637, overlap = 36.5
PHY-3002 : Step(568): len = 600521, overlap = 37.25
PHY-3002 : Step(569): len = 592991, overlap = 41.25
PHY-3002 : Step(570): len = 583773, overlap = 44.25
PHY-3002 : Step(571): len = 576555, overlap = 58.25
PHY-3002 : Step(572): len = 569882, overlap = 61.5
PHY-3002 : Step(573): len = 563095, overlap = 70.5
PHY-3002 : Step(574): len = 556675, overlap = 75.25
PHY-3002 : Step(575): len = 551062, overlap = 81
PHY-3002 : Step(576): len = 547054, overlap = 82.75
PHY-3002 : Step(577): len = 541231, overlap = 89.5
PHY-3002 : Step(578): len = 539060, overlap = 88.25
PHY-3002 : Step(579): len = 535205, overlap = 87.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000389933
PHY-3002 : Step(580): len = 552660, overlap = 64.75
PHY-3002 : Step(581): len = 555634, overlap = 61.25
PHY-3002 : Step(582): len = 560103, overlap = 58
PHY-3002 : Step(583): len = 565238, overlap = 50.75
PHY-3002 : Step(584): len = 570200, overlap = 43.25
PHY-3002 : Step(585): len = 573135, overlap = 42
PHY-3002 : Step(586): len = 578698, overlap = 40.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000779867
PHY-3002 : Step(587): len = 589268, overlap = 32.75
PHY-3002 : Step(588): len = 593331, overlap = 30.25
PHY-3002 : Step(589): len = 598779, overlap = 28.25
PHY-3002 : Step(590): len = 603096, overlap = 27.25
PHY-3002 : Step(591): len = 607730, overlap = 28.5
PHY-3002 : Step(592): len = 611725, overlap = 29.25
PHY-3002 : Step(593): len = 614907, overlap = 26.5
PHY-3002 : Step(594): len = 617919, overlap = 24.75
PHY-3002 : Step(595): len = 620329, overlap = 26.5
PHY-3002 : Step(596): len = 622823, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0015539
PHY-3002 : Step(597): len = 631266, overlap = 19.25
PHY-3002 : Step(598): len = 633506, overlap = 19
PHY-3002 : Step(599): len = 636054, overlap = 18
PHY-3002 : Step(600): len = 639778, overlap = 16.5
PHY-3002 : Step(601): len = 642247, overlap = 15
PHY-3002 : Step(602): len = 643122, overlap = 12.5
PHY-3002 : Step(603): len = 645688, overlap = 10.5
PHY-3002 : Step(604): len = 646729, overlap = 11
PHY-3002 : Step(605): len = 647233, overlap = 9.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00296093
PHY-3002 : Step(606): len = 652042, overlap = 9.5
PHY-3002 : Step(607): len = 653936, overlap = 8.75
PHY-3002 : Step(608): len = 656098, overlap = 9.5
PHY-3002 : Step(609): len = 658692, overlap = 8.75
PHY-3002 : Step(610): len = 660033, overlap = 8.75
PHY-3002 : Step(611): len = 661621, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00509165
PHY-3002 : Step(612): len = 663403, overlap = 8.25
PHY-3002 : Step(613): len = 666559, overlap = 9.25
PHY-3002 : Step(614): len = 668630, overlap = 7.5
PHY-3002 : Step(615): len = 669517, overlap = 7.25
PHY-3002 : Step(616): len = 670713, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.524938s wall, 1.750000s user + 1.593750s system = 3.343750s CPU (219.3%)

PHY-3001 : Trial Legalized: Len = 682896
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.49886e+06, over cnt = 363(1%), over = 415, worst = 4
PHY-1002 : len = 1.49995e+06, over cnt = 229(0%), over = 248, worst = 4
PHY-1002 : len = 1.49762e+06, over cnt = 126(0%), over = 138, worst = 4
PHY-1002 : len = 1.49446e+06, over cnt = 74(0%), over = 83, worst = 3
PHY-1002 : len = 1.49224e+06, over cnt = 49(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  1.027653s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (168.8%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 55.63, top10 = 49.38, top15 = 45.63.
PHY-3001 : End congestion estimation;  1.677640s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (143.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.496745s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (106.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000541092
PHY-3002 : Step(617): len = 657268, overlap = 8.5
PHY-3002 : Step(618): len = 648239, overlap = 10.75
PHY-3002 : Step(619): len = 639502, overlap = 11.75
PHY-3002 : Step(620): len = 633468, overlap = 12.75
PHY-3002 : Step(621): len = 627671, overlap = 16.25
PHY-3002 : Step(622): len = 623569, overlap = 19.75
PHY-3002 : Step(623): len = 619234, overlap = 23
PHY-3002 : Step(624): len = 616364, overlap = 22.75
PHY-3002 : Step(625): len = 613668, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.057485s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.7%)

PHY-3001 : Legalized: Len = 622025, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021768s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.6%)

PHY-3001 : 13 instances has been re-located, deltaX = 0, deltaY = 12, maxDist = 1.
PHY-3001 : Final: Len = 622053, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38134e+06, over cnt = 406(1%), over = 466, worst = 3
PHY-1002 : len = 1.38277e+06, over cnt = 246(0%), over = 277, worst = 3
PHY-1002 : len = 1.38161e+06, over cnt = 146(0%), over = 170, worst = 3
PHY-1002 : len = 1.37644e+06, over cnt = 72(0%), over = 84, worst = 3
PHY-1002 : len = 1.37388e+06, over cnt = 48(0%), over = 55, worst = 3
PHY-1001 : End global iterations;  0.981809s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (179.8%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 56.25, top10 = 50.63, top15 = 46.25.
PHY-1001 : End incremental global routing;  1.605198s wall, 2.421875s user + 0.015625s system = 2.437500s CPU (151.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.490526s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (108.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.195331s wall, 4.109375s user + 0.093750s system = 4.203125s CPU (131.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38134e+06, over cnt = 406(1%), over = 466, worst = 3
PHY-1002 : len = 1.38277e+06, over cnt = 246(0%), over = 277, worst = 3
PHY-1002 : len = 1.38161e+06, over cnt = 146(0%), over = 170, worst = 3
PHY-1002 : len = 1.37644e+06, over cnt = 72(0%), over = 84, worst = 3
PHY-1002 : len = 1.37388e+06, over cnt = 48(0%), over = 55, worst = 3
PHY-1001 : End global iterations;  0.954213s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (173.6%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 56.25, top10 = 50.63, top15 = 46.25.
OPT-1001 : End congestion update;  1.579813s wall, 2.312500s user + 0.046875s system = 2.359375s CPU (149.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.407839s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (122.6%)

OPT-1001 : Start: WNS 1206 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3661 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 625842, Over = 0
PHY-3001 : End spreading;  0.017620s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.7%)

PHY-3001 : Final: Len = 625842, Over = 0
PHY-3001 : End incremental legalization;  0.202594s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (200.5%)

OPT-1001 : Iter 1: improved WNS 1941 TNS 0 NUM_FEPS 0 with 13 cells processed and 1321 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3661 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 630056, Over = 0
PHY-3001 : End spreading;  0.017862s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.5%)

PHY-3001 : Final: Len = 630056, Over = 0
PHY-3001 : End incremental legalization;  0.189622s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (115.4%)

OPT-1001 : Iter 2: improved WNS 2429 TNS 0 NUM_FEPS 0 with 13 cells processed and 4384 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3661 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 634000, Over = 0
PHY-3001 : End spreading;  0.017680s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.4%)

PHY-3001 : Final: Len = 634000, Over = 0
PHY-3001 : End incremental legalization;  0.185529s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (117.9%)

OPT-1001 : Iter 3: improved WNS 2733 TNS 0 NUM_FEPS 0 with 15 cells processed and 5584 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3661 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 640920, Over = 0
PHY-3001 : End spreading;  0.017402s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.8%)

PHY-3001 : Final: Len = 640920, Over = 0
PHY-3001 : End incremental legalization;  0.184890s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (152.1%)

OPT-1001 : Iter 4: improved WNS 3064 TNS 0 NUM_FEPS 0 with 17 cells processed and 7634 slack improved
OPT-1001 : End path based optimization;  19.406649s wall, 21.390625s user + 0.562500s system = 21.953125s CPU (113.1%)

OPT-1001 : End physical optimization;  22.607239s wall, 25.500000s user + 0.656250s system = 26.156250s CPU (115.7%)

RUN-1003 : finish command "place" in  60.606383s wall, 101.843750s user + 8.093750s system = 109.937500s CPU (181.4%)

RUN-1004 : used memory is 1108 MB, reserved memory is 1099 MB, peak memory is 1772 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6895   out of  19600   35.18%
#reg                     1772   out of  19600    9.04%
#le                      6924
  #lut only              5152   out of   6924   74.41%
  #reg only                29   out of   6924    0.42%
  #lut&reg               1743   out of   6924   25.17%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         F4        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        A14        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        D11        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         J3        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         N6        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         J6        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         H1        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         L7        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6924  |6739   |156    |1779   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3733 instances
RUN-1001 : 1810 mslices, 1811 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7930 nets
RUN-1001 : 3209 nets have 2 pins
RUN-1001 : 3318 nets have [3 - 5] pins
RUN-1001 : 816 nets have [6 - 10] pins
RUN-1001 : 306 nets have [11 - 20] pins
RUN-1001 : 278 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39943e+06, over cnt = 403(1%), over = 459, worst = 3
PHY-1002 : len = 1.40079e+06, over cnt = 252(0%), over = 282, worst = 3
PHY-1002 : len = 1.3945e+06, over cnt = 124(0%), over = 140, worst = 3
PHY-1002 : len = 1.37752e+06, over cnt = 36(0%), over = 40, worst = 3
PHY-1002 : len = 1.36934e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.011800s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (156.0%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 57.50, top10 = 50.63, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 18 out of 7930 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 725 to 12
PHY-1001 : End pin swap;  0.431034s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (116.0%)

PHY-1001 : End global routing;  4.316989s wall, 5.093750s user + 0.109375s system = 5.203125s CPU (120.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 101368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.220665s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (106.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 114096, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.476051s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (105.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 114096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007886s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.18331e+06, over cnt = 845(0%), over = 852, worst = 2
PHY-1001 : End Routed; 29.468655s wall, 48.531250s user + 1.046875s system = 49.578125s CPU (168.2%)

PHY-1001 : Update timing.....
PHY-1001 : 2503/7684(32%) critical/total net(s), WNS -3.130ns, TNS -537.878ns, False end point 564.
PHY-1001 : End update timing;  1.967843s wall, 1.953125s user + 0.015625s system = 1.968750s CPU (100.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.1907e+06, over cnt = 334(0%), over = 340, worst = 2
PHY-1001 : End DR Iter 1; 1.906462s wall, 2.984375s user + 0.046875s system = 3.031250s CPU (159.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.1939e+06, over cnt = 65(0%), over = 65, worst = 1
PHY-1001 : End DR Iter 2; 0.918312s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (136.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.19475e+06, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 3; 0.281659s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (94.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.19518e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.155166s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.19522e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.19522e+06
PHY-1001 : End DR Iter 5; 0.092109s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  39.940721s wall, 60.359375s user + 1.296875s system = 61.656250s CPU (154.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  44.656998s wall, 65.859375s user + 1.406250s system = 67.265625s CPU (150.6%)

RUN-1004 : used memory is 1249 MB, reserved memory is 1246 MB, peak memory is 1772 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6895   out of  19600   35.18%
#reg                     1772   out of  19600    9.04%
#le                      6924
  #lut only              5152   out of   6924   74.41%
  #reg only                29   out of   6924    0.42%
  #lut&reg               1743   out of   6924   25.17%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         F4        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        A14        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        D11        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         J3        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         N6        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         J6        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         H1        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         L7        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6924  |6739   |156    |1779   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3143  
    #2         2       2089  
    #3         3       753   
    #4         4       475   
    #5        5-10     873   
    #6       11-50     506   
    #7       51-100     17   
  Average     3.77           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.497283s wall, 3.296875s user + 0.187500s system = 3.484375s CPU (99.6%)

RUN-1004 : used memory is 1250 MB, reserved memory is 1246 MB, peak memory is 1772 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 39092, tnet num: 7884, tinst num: 3731, tnode num: 44099, tedge num: 66160.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.353781s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (101.6%)

RUN-1004 : used memory is 1249 MB, reserved memory is 1246 MB, peak memory is 1772 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.463038s wall, 2.406250s user + 0.078125s system = 2.484375s CPU (100.9%)

RUN-1004 : used memory is 1644 MB, reserved memory is 1644 MB, peak memory is 1772 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3733
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7930, pip num: 94507
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3020 valid insts, and 251098 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  12.371017s wall, 87.156250s user + 0.437500s system = 87.593750s CPU (708.1%)

RUN-1004 : used memory is 1750 MB, reserved memory is 1751 MB, peak memory is 1865 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.476742s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (102.6%)

RUN-1004 : used memory is 1831 MB, reserved memory is 1829 MB, peak memory is 1865 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.187918s wall, 0.140625s user + 0.171875s system = 0.312500s CPU (4.3%)

RUN-1004 : used memory is 1861 MB, reserved memory is 1861 MB, peak memory is 1865 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.156817s wall, 1.750000s user + 0.203125s system = 1.953125s CPU (21.3%)

RUN-1004 : used memory is 1819 MB, reserved memory is 1819 MB, peak memory is 1865 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(433)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(434)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.138272s wall, 3.187500s user + 0.078125s system = 3.265625s CPU (104.1%)

RUN-1004 : used memory is 919 MB, reserved memory is 916 MB, peak memory is 1865 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(433)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(492)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "HRESP_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24722/2175 useful/useless nets, 23295/976 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 117 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 206 instances.
SYN-1015 : Optimize round 1, 3941 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24428/67 useful/useless nets, 23050/359 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 420 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 24423/2 useful/useless nets, 23045/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 458 instances.
SYN-1015 : Optimize round 1, 482 better
SYN-1014 : Optimize round 2
SYN-1032 : 357/44 useful/useless nets, 197/12 useful/useless insts
SYN-1015 : Optimize round 2, 151 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.492984s wall, 5.281250s user + 0.296875s system = 5.578125s CPU (101.6%)

RUN-1004 : used memory is 926 MB, reserved memory is 922 MB, peak memory is 1865 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20853
  #and                   9876
  #nand                     0
  #or                    2112
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6520
  #bufif1                   3
  #MX21                   596
  #FADD                     0
  #DFF                   1673
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 143
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19180  |1673   |185    |
|  Interconncet |AHBlite_Interconnect |163    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.214227s wall, 2.140625s user + 0.109375s system = 2.250000s CPU (101.6%)

RUN-1004 : used memory is 950 MB, reserved memory is 945 MB, peak memory is 1865 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 64 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 22409/3 useful/useless nets, 21433/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1142 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 23342/39 useful/useless nets, 22383/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23810/167 useful/useless nets, 22841/157 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73985, tnet num: 23838, tinst num: 22847, tnode num: 102507, tedge num: 113865.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.116936s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (100.7%)

RUN-1004 : used memory is 1061 MB, reserved memory is 1066 MB, peak memory is 1865 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23838 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 608 (3.20), #lev = 12 (3.84)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 618 (3.26), #lev = 12 (3.75)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1528 instances into 630 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 92 (3.97), #lev = 5 (3.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 87 (4.05), #lev = 5 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 1366.21 sec
SYN-3001 : Mapper mapped 297 instances into 87 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5144 (3.99), #lev = 20 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.91), #lev = 18 (7.78)
SYN-3001 : Logic optimization runtime opt =   1.21 sec, map = 1366.44 sec
SYN-3001 : Mapper mapped 18818 instances into 5174 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6302
  #lut4                  4074
  #lut5                  1816
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6302   out of  19600   32.15%
#reg                     1665   out of  19600    8.49%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5890   |412    |1672   |37     |3      |
|  Interconncet |AHBlite_Interconnect |87     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5174   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9043/0 useful/useless nets, 8086/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 355 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.112116s wall, 18.796875s user + 0.375000s system = 19.171875s CPU (100.3%)

RUN-1004 : used memory is 1148 MB, reserved memory is 1159 MB, peak memory is 1865 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.796047s wall, 2.656250s user + 0.125000s system = 2.781250s CPU (99.5%)

RUN-1004 : used memory is 1154 MB, reserved memory is 1164 MB, peak memory is 1865 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7817 instances
RUN-1001 : 5889 luts, 1648 seqs, 101 mslices, 67 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8338 nets
RUN-1001 : 4290 nets have 2 pins
RUN-1001 : 2937 nets have [3 - 5] pins
RUN-1001 : 700 nets have [6 - 10] pins
RUN-1001 : 218 nets have [11 - 20] pins
RUN-1001 : 178 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7815 instances, 5889 luts, 1648 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37905, tnet num: 8292, tinst num: 7815, tnode num: 43279, tedge num: 61575.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.968752s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.84877e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7815.
PHY-3001 : End clustering;  0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(626): len = 1.6192e+06, overlap = 90
PHY-3002 : Step(627): len = 1.4269e+06, overlap = 90
PHY-3002 : Step(628): len = 1.32985e+06, overlap = 93.5938
PHY-3002 : Step(629): len = 1.22615e+06, overlap = 105
PHY-3002 : Step(630): len = 1.11255e+06, overlap = 121.844
PHY-3002 : Step(631): len = 1.09466e+06, overlap = 122.156
PHY-3002 : Step(632): len = 1.08386e+06, overlap = 122.625
PHY-3002 : Step(633): len = 998969, overlap = 145.969
PHY-3002 : Step(634): len = 900089, overlap = 185.219
PHY-3002 : Step(635): len = 835151, overlap = 196.563
PHY-3002 : Step(636): len = 812154, overlap = 203.906
PHY-3002 : Step(637): len = 801998, overlap = 205.5
PHY-3002 : Step(638): len = 786409, overlap = 209.969
PHY-3002 : Step(639): len = 770617, overlap = 214.625
PHY-3002 : Step(640): len = 761720, overlap = 216.188
PHY-3002 : Step(641): len = 754873, overlap = 220.313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10974e-05
PHY-3002 : Step(642): len = 773400, overlap = 211
PHY-3002 : Step(643): len = 768408, overlap = 189.656
PHY-3002 : Step(644): len = 763107, overlap = 187.344
PHY-3002 : Step(645): len = 759015, overlap = 184.125
PHY-3002 : Step(646): len = 750573, overlap = 188.75
PHY-3002 : Step(647): len = 744104, overlap = 193.5
PHY-3002 : Step(648): len = 740192, overlap = 193.469
PHY-3002 : Step(649): len = 734323, overlap = 190.813
PHY-3002 : Step(650): len = 730073, overlap = 189.5
PHY-3002 : Step(651): len = 726031, overlap = 187.219
PHY-3002 : Step(652): len = 721447, overlap = 191.906
PHY-3002 : Step(653): len = 714781, overlap = 188.688
PHY-3002 : Step(654): len = 710061, overlap = 193.344
PHY-3002 : Step(655): len = 706384, overlap = 193.188
PHY-3002 : Step(656): len = 699298, overlap = 189.906
PHY-3002 : Step(657): len = 691048, overlap = 189.375
PHY-3002 : Step(658): len = 686997, overlap = 182.125
PHY-3002 : Step(659): len = 683594, overlap = 182
PHY-3002 : Step(660): len = 640197, overlap = 173.469
PHY-3002 : Step(661): len = 629906, overlap = 177
PHY-3002 : Step(662): len = 628070, overlap = 172.344
PHY-3002 : Step(663): len = 624765, overlap = 178.063
PHY-3002 : Step(664): len = 621416, overlap = 173.375
PHY-3002 : Step(665): len = 615108, overlap = 168.094
PHY-3002 : Step(666): len = 607388, overlap = 173.344
PHY-3002 : Step(667): len = 604288, overlap = 174.219
PHY-3002 : Step(668): len = 601528, overlap = 174.125
PHY-3002 : Step(669): len = 594881, overlap = 172.906
PHY-3002 : Step(670): len = 590933, overlap = 167.344
PHY-3002 : Step(671): len = 587482, overlap = 172.344
PHY-3002 : Step(672): len = 584768, overlap = 175.75
PHY-3002 : Step(673): len = 579380, overlap = 176.719
PHY-3002 : Step(674): len = 574915, overlap = 183.594
PHY-3002 : Step(675): len = 571527, overlap = 179.5
PHY-3002 : Step(676): len = 567468, overlap = 174.656
PHY-3002 : Step(677): len = 563213, overlap = 171.438
PHY-3002 : Step(678): len = 561048, overlap = 172.656
PHY-3002 : Step(679): len = 555827, overlap = 174.75
PHY-3002 : Step(680): len = 544877, overlap = 183.125
PHY-3002 : Step(681): len = 541668, overlap = 182.438
PHY-3002 : Step(682): len = 540526, overlap = 177.156
PHY-3002 : Step(683): len = 537973, overlap = 186.031
PHY-3002 : Step(684): len = 536689, overlap = 178.938
PHY-3002 : Step(685): len = 534853, overlap = 181.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.21949e-05
PHY-3002 : Step(686): len = 535847, overlap = 176.594
PHY-3002 : Step(687): len = 539676, overlap = 181.844
PHY-3002 : Step(688): len = 554749, overlap = 155.75
PHY-3002 : Step(689): len = 555880, overlap = 154.219
PHY-3002 : Step(690): len = 555709, overlap = 155.438
PHY-3002 : Step(691): len = 554595, overlap = 153.563
PHY-3002 : Step(692): len = 554798, overlap = 154.563
PHY-3002 : Step(693): len = 555105, overlap = 146.281
PHY-3002 : Step(694): len = 554875, overlap = 143.938
PHY-3002 : Step(695): len = 555434, overlap = 146.406
PHY-3002 : Step(696): len = 555625, overlap = 145.188
PHY-3002 : Step(697): len = 555782, overlap = 142
PHY-3002 : Step(698): len = 556127, overlap = 140.906
PHY-3002 : Step(699): len = 557145, overlap = 138
PHY-3002 : Step(700): len = 556760, overlap = 139.531
PHY-3002 : Step(701): len = 555568, overlap = 134.688
PHY-3002 : Step(702): len = 554451, overlap = 128.813
PHY-3002 : Step(703): len = 553728, overlap = 130.906
PHY-3002 : Step(704): len = 552624, overlap = 129.75
PHY-3002 : Step(705): len = 551903, overlap = 126.875
PHY-3002 : Step(706): len = 550409, overlap = 123.469
PHY-3002 : Step(707): len = 549034, overlap = 119.219
PHY-3002 : Step(708): len = 547445, overlap = 120.781
PHY-3002 : Step(709): len = 545762, overlap = 119.563
PHY-3002 : Step(710): len = 542767, overlap = 124.688
PHY-3002 : Step(711): len = 540677, overlap = 120.438
PHY-3002 : Step(712): len = 539394, overlap = 118.094
PHY-3002 : Step(713): len = 536353, overlap = 116.188
PHY-3002 : Step(714): len = 529098, overlap = 122.531
PHY-3002 : Step(715): len = 527160, overlap = 121.031
PHY-3002 : Step(716): len = 525629, overlap = 124.969
PHY-3002 : Step(717): len = 524716, overlap = 125.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00016439
PHY-3002 : Step(718): len = 526607, overlap = 124.969
PHY-3002 : Step(719): len = 530172, overlap = 127.094
PHY-3002 : Step(720): len = 532612, overlap = 121.844
PHY-3002 : Step(721): len = 537582, overlap = 127.719
PHY-3002 : Step(722): len = 540339, overlap = 116.906
PHY-3002 : Step(723): len = 543019, overlap = 123.781
PHY-3002 : Step(724): len = 544686, overlap = 120.563
PHY-3002 : Step(725): len = 545657, overlap = 119.406
PHY-3002 : Step(726): len = 548686, overlap = 117.594
PHY-3002 : Step(727): len = 560979, overlap = 100.375
PHY-3002 : Step(728): len = 561690, overlap = 102.25
PHY-3002 : Step(729): len = 561739, overlap = 101.75
PHY-3002 : Step(730): len = 561640, overlap = 103.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000291415
PHY-3002 : Step(731): len = 562788, overlap = 105.531
PHY-3002 : Step(732): len = 566543, overlap = 100.625
PHY-3002 : Step(733): len = 572530, overlap = 95.75
PHY-3002 : Step(734): len = 573597, overlap = 96.6875
PHY-3002 : Step(735): len = 574960, overlap = 100.25
PHY-3002 : Step(736): len = 577311, overlap = 94.75
PHY-3002 : Step(737): len = 581316, overlap = 88.8438
PHY-3002 : Step(738): len = 583517, overlap = 90.1875
PHY-3002 : Step(739): len = 584129, overlap = 89.9063
PHY-3002 : Step(740): len = 587802, overlap = 89.8125
PHY-3002 : Step(741): len = 590654, overlap = 86.5938
PHY-3002 : Step(742): len = 591866, overlap = 85.5938
PHY-3002 : Step(743): len = 592204, overlap = 83.0313
PHY-3002 : Step(744): len = 593707, overlap = 84.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014202s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32554e+06, over cnt = 1593(4%), over = 2307, worst = 8
PHY-1002 : len = 1.33364e+06, over cnt = 1331(3%), over = 1768, worst = 6
PHY-1002 : len = 1.34311e+06, over cnt = 970(2%), over = 1252, worst = 5
PHY-1002 : len = 1.36198e+06, over cnt = 483(1%), over = 620, worst = 5
PHY-1002 : len = 1.3663e+06, over cnt = 355(1%), over = 463, worst = 5
PHY-1001 : End global iterations;  1.404430s wall, 2.031250s user + 0.015625s system = 2.046875s CPU (145.7%)

PHY-1001 : Congestion index: top1 = 86.88, top5 = 77.50, top10 = 71.25, top15 = 64.38.
PHY-3001 : End congestion estimation;  1.981534s wall, 2.609375s user + 0.015625s system = 2.625000s CPU (132.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.468858s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.01834e-05
PHY-3002 : Step(745): len = 566950, overlap = 55
PHY-3002 : Step(746): len = 531553, overlap = 83.125
PHY-3002 : Step(747): len = 507906, overlap = 101.844
PHY-3002 : Step(748): len = 492781, overlap = 117.344
PHY-3002 : Step(749): len = 477954, overlap = 130.594
PHY-3002 : Step(750): len = 456044, overlap = 149.938
PHY-3002 : Step(751): len = 440571, overlap = 158.031
PHY-3002 : Step(752): len = 430292, overlap = 165.125
PHY-3002 : Step(753): len = 416557, overlap = 172.125
PHY-3002 : Step(754): len = 405068, overlap = 179.969
PHY-3002 : Step(755): len = 393131, overlap = 191.406
PHY-3002 : Step(756): len = 383851, overlap = 200.125
PHY-3002 : Step(757): len = 375502, overlap = 205.719
PHY-3002 : Step(758): len = 368219, overlap = 209.094
PHY-3002 : Step(759): len = 364022, overlap = 212.25
PHY-3002 : Step(760): len = 359519, overlap = 213.781
PHY-3002 : Step(761): len = 357306, overlap = 208.531
PHY-3002 : Step(762): len = 356575, overlap = 204.031
PHY-3002 : Step(763): len = 356501, overlap = 199.25
PHY-3002 : Step(764): len = 357431, overlap = 194.156
PHY-3002 : Step(765): len = 358660, overlap = 192.219
PHY-3002 : Step(766): len = 360173, overlap = 189.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.03669e-05
PHY-3002 : Step(767): len = 375054, overlap = 161.375
PHY-3002 : Step(768): len = 392029, overlap = 137.406
PHY-3002 : Step(769): len = 392559, overlap = 137.031
PHY-3002 : Step(770): len = 393275, overlap = 135.781
PHY-3002 : Step(771): len = 396082, overlap = 129.375
PHY-3002 : Step(772): len = 400791, overlap = 122.281
PHY-3002 : Step(773): len = 400676, overlap = 120.031
PHY-3002 : Step(774): len = 401283, overlap = 117.406
PHY-3002 : Step(775): len = 402406, overlap = 112.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120734
PHY-3002 : Step(776): len = 421202, overlap = 85.0625
PHY-3002 : Step(777): len = 433841, overlap = 66.1875
PHY-3002 : Step(778): len = 437885, overlap = 60.625
PHY-3002 : Step(779): len = 444583, overlap = 54.6563
PHY-3002 : Step(780): len = 456496, overlap = 41.0938
PHY-3002 : Step(781): len = 461555, overlap = 35.9688
PHY-3002 : Step(782): len = 465695, overlap = 32.0938
PHY-3002 : Step(783): len = 464626, overlap = 30.75
PHY-3002 : Step(784): len = 462553, overlap = 31.75
PHY-3002 : Step(785): len = 459770, overlap = 30.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000241468
PHY-3002 : Step(786): len = 475533, overlap = 23.9688
PHY-3002 : Step(787): len = 486251, overlap = 18.125
PHY-3002 : Step(788): len = 494524, overlap = 14.25
PHY-3002 : Step(789): len = 500863, overlap = 11.9375
PHY-3002 : Step(790): len = 506042, overlap = 12.0313
PHY-3002 : Step(791): len = 511841, overlap = 12.0625
PHY-3002 : Step(792): len = 512682, overlap = 8.3125
PHY-3002 : Step(793): len = 513972, overlap = 7.4375
PHY-3002 : Step(794): len = 512990, overlap = 7.3125
PHY-3002 : Step(795): len = 512655, overlap = 8.28125
PHY-3002 : Step(796): len = 511312, overlap = 9.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000482935
PHY-3002 : Step(797): len = 524676, overlap = 4.5625
PHY-3002 : Step(798): len = 533236, overlap = 2.34375
PHY-3002 : Step(799): len = 543143, overlap = 2.09375
PHY-3002 : Step(800): len = 546888, overlap = 2.09375
PHY-3002 : Step(801): len = 551176, overlap = 2.625
PHY-3002 : Step(802): len = 555175, overlap = 3.90625
PHY-3002 : Step(803): len = 556888, overlap = 3.28125
PHY-3002 : Step(804): len = 558724, overlap = 2.53125
PHY-3002 : Step(805): len = 561455, overlap = 2.625
PHY-3002 : Step(806): len = 559920, overlap = 2.78125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00096587
PHY-3002 : Step(807): len = 569930, overlap = 2.6875
PHY-3002 : Step(808): len = 578468, overlap = 1.78125
PHY-3002 : Step(809): len = 581986, overlap = 2.09375
PHY-3002 : Step(810): len = 585613, overlap = 1.53125
PHY-3002 : Step(811): len = 588608, overlap = 1.0625
PHY-3002 : Step(812): len = 589894, overlap = 0.25
PHY-3002 : Step(813): len = 590683, overlap = 0.5
PHY-3002 : Step(814): len = 590588, overlap = 0.25
PHY-3002 : Step(815): len = 590628, overlap = 0.59375
PHY-3002 : Step(816): len = 590805, overlap = 0.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36018e+06, over cnt = 631(1%), over = 865, worst = 5
PHY-1002 : len = 1.36546e+06, over cnt = 364(1%), over = 475, worst = 4
PHY-1002 : len = 1.36496e+06, over cnt = 227(0%), over = 291, worst = 4
PHY-1002 : len = 1.36562e+06, over cnt = 125(0%), over = 158, worst = 4
PHY-1002 : len = 1.36525e+06, over cnt = 91(0%), over = 117, worst = 4
PHY-1001 : End global iterations;  0.952788s wall, 1.859375s user + 0.031250s system = 1.890625s CPU (198.4%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 52.50, top10 = 46.88, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.520503s wall, 2.421875s user + 0.031250s system = 2.453125s CPU (161.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.456438s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (106.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000650858
PHY-3002 : Step(817): len = 586264, overlap = 14.5
PHY-3002 : Step(818): len = 576158, overlap = 15.5938
PHY-3002 : Step(819): len = 565127, overlap = 14.8438
PHY-3002 : Step(820): len = 554242, overlap = 8.84375
PHY-3002 : Step(821): len = 548400, overlap = 10.4688
PHY-3002 : Step(822): len = 544036, overlap = 8.21875
PHY-3002 : Step(823): len = 535494, overlap = 11.375
PHY-3002 : Step(824): len = 528394, overlap = 11.5938
PHY-3002 : Step(825): len = 521391, overlap = 13.1875
PHY-3002 : Step(826): len = 517028, overlap = 12.875
PHY-3002 : Step(827): len = 512542, overlap = 11.0938
PHY-3002 : Step(828): len = 507696, overlap = 11.2188
PHY-3002 : Step(829): len = 503830, overlap = 11.75
PHY-3002 : Step(830): len = 501040, overlap = 11.8125
PHY-3002 : Step(831): len = 497977, overlap = 12.9375
PHY-3002 : Step(832): len = 495503, overlap = 15.2813
PHY-3002 : Step(833): len = 493133, overlap = 17.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00130172
PHY-3002 : Step(834): len = 501557, overlap = 13.0625
PHY-3002 : Step(835): len = 506575, overlap = 13.25
PHY-3002 : Step(836): len = 511731, overlap = 10.5625
PHY-3002 : Step(837): len = 516343, overlap = 8.71875
PHY-3002 : Step(838): len = 519299, overlap = 8
PHY-3002 : Step(839): len = 522184, overlap = 7.34375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00260343
PHY-3002 : Step(840): len = 529153, overlap = 7.15625
PHY-3002 : Step(841): len = 535106, overlap = 5.9375
PHY-3002 : Step(842): len = 540004, overlap = 5.46875
PHY-3002 : Step(843): len = 544884, overlap = 3.59375
PHY-3002 : Step(844): len = 546606, overlap = 3.46875
PHY-3002 : Step(845): len = 547018, overlap = 3.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00503499
PHY-3002 : Step(846): len = 549204, overlap = 3.125
PHY-3002 : Step(847): len = 552044, overlap = 3.15625
PHY-3002 : Step(848): len = 555591, overlap = 2.53125
PHY-3002 : Step(849): len = 558018, overlap = 2.8125
PHY-3002 : Step(850): len = 561312, overlap = 2.375
PHY-3002 : Step(851): len = 563356, overlap = 2.75
PHY-3002 : Step(852): len = 566365, overlap = 2.3125
PHY-3002 : Step(853): len = 567760, overlap = 2.59375
PHY-3002 : Step(854): len = 570124, overlap = 2.1875
PHY-3002 : Step(855): len = 571595, overlap = 1.59375
PHY-3002 : Step(856): len = 573155, overlap = 1.375
PHY-3002 : Step(857): len = 573997, overlap = 1.59375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00952858
PHY-3002 : Step(858): len = 575313, overlap = 1.46875
PHY-3002 : Step(859): len = 577145, overlap = 1.59375
PHY-3002 : Step(860): len = 579054, overlap = 1.5625
PHY-3002 : Step(861): len = 580575, overlap = 1.5
PHY-3002 : Step(862): len = 583120, overlap = 1.4375
PHY-3002 : Step(863): len = 584515, overlap = 1.53125
PHY-3002 : Step(864): len = 585864, overlap = 1.71875
PHY-3002 : Step(865): len = 587305, overlap = 1.625
PHY-3002 : Step(866): len = 589069, overlap = 1.90625
PHY-3002 : Step(867): len = 589909, overlap = 1.5625
PHY-3002 : Step(868): len = 591073, overlap = 1.28125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0166215
PHY-3002 : Step(869): len = 591602, overlap = 1.40625
PHY-3002 : Step(870): len = 593748, overlap = 1.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 75.72 peak overflow 0.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41719e+06, over cnt = 308(0%), over = 375, worst = 4
PHY-1002 : len = 1.41861e+06, over cnt = 188(0%), over = 218, worst = 4
PHY-1002 : len = 1.41866e+06, over cnt = 132(0%), over = 150, worst = 4
PHY-1002 : len = 1.41537e+06, over cnt = 69(0%), over = 80, worst = 4
PHY-1002 : len = 1.41219e+06, over cnt = 53(0%), over = 61, worst = 2
PHY-1001 : End global iterations;  0.932908s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (184.2%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.63, top10 = 45.63, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.491777s wall, 2.281250s user + 0.000000s system = 2.281250s CPU (152.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.449127s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (97.4%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7724 has valid locations, 144 needs to be replaced
PHY-3001 : design contains 7938 instances, 5905 luts, 1755 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 611669
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34851e+06, over cnt = 351(0%), over = 431, worst = 4
PHY-1002 : len = 1.35035e+06, over cnt = 199(0%), over = 230, worst = 4
PHY-1002 : len = 1.34946e+06, over cnt = 98(0%), over = 113, worst = 4
PHY-1002 : len = 1.34798e+06, over cnt = 60(0%), over = 70, worst = 4
PHY-1002 : len = 1.34527e+06, over cnt = 31(0%), over = 35, worst = 2
PHY-1001 : End global iterations;  1.191782s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (156.0%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 45.63, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.561567s wall, 3.234375s user + 0.000000s system = 3.234375s CPU (126.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.584276s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(871): len = 611042, overlap = 0
PHY-3002 : Step(872): len = 611042, overlap = 0
PHY-3002 : Step(873): len = 610756, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34674e+06, over cnt = 66(0%), over = 69, worst = 2
PHY-1002 : len = 1.34702e+06, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 1.34684e+06, over cnt = 29(0%), over = 31, worst = 2
PHY-1002 : len = 1.34651e+06, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 1.34636e+06, over cnt = 24(0%), over = 25, worst = 2
PHY-1001 : End global iterations;  0.612525s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (109.7%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.63, top10 = 45.00, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.161986s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (104.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.807298s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00787819
PHY-3002 : Step(874): len = 610696, overlap = 1.375
PHY-3002 : Step(875): len = 610696, overlap = 1.375
PHY-3001 : Final: Len = 610696, Over = 1.375
PHY-3001 : End incremental placement;  5.457041s wall, 6.343750s user + 0.078125s system = 6.421875s CPU (117.7%)

OPT-1001 : End high-fanout net optimization;  8.036786s wall, 9.703125s user + 0.078125s system = 9.781250s CPU (121.7%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34808e+06, over cnt = 364(1%), over = 446, worst = 4
PHY-1002 : len = 1.35005e+06, over cnt = 206(0%), over = 242, worst = 4
PHY-1002 : len = 1.34999e+06, over cnt = 134(0%), over = 156, worst = 4
PHY-1002 : len = 1.34926e+06, over cnt = 67(0%), over = 77, worst = 4
PHY-1002 : len = 1.34299e+06, over cnt = 36(0%), over = 40, worst = 2
PHY-1001 : End global iterations;  1.342064s wall, 2.031250s user + 0.078125s system = 2.109375s CPU (157.2%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.00, top15 = 42.50.
OPT-1001 : End congestion update;  1.994012s wall, 2.687500s user + 0.078125s system = 2.765625s CPU (138.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.418542s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.8%)

OPT-1001 : Start: WNS 1327 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2134 TNS 0 NUM_FEPS 0 with 10 cells processed and 5296 slack improved
OPT-1001 : Iter 2: improved WNS 2650 TNS 0 NUM_FEPS 0 with 10 cells processed and 2364 slack improved
OPT-1001 : Iter 3: improved WNS 2950 TNS 0 NUM_FEPS 0 with 17 cells processed and 2363 slack improved
OPT-1001 : Iter 4: improved WNS 3011 TNS 0 NUM_FEPS 0 with 16 cells processed and 3544 slack improved
OPT-1001 : End global optimization;  3.381636s wall, 4.093750s user + 0.078125s system = 4.171875s CPU (123.4%)

OPT-1001 : End physical optimization;  11.426026s wall, 13.796875s user + 0.156250s system = 13.953125s CPU (122.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5905 LUT to BLE ...
SYN-4008 : Packed 5905 LUT and 716 SEQ to BLE.
SYN-4003 : Packing 1039 remaining SEQ's ...
SYN-4005 : Packed 1010 SEQ with LUT/SLICE
SYN-4006 : 4182 single LUT's are left
SYN-4006 : 29 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5934/6215 primitive instances ...
PHY-3001 : End packing;  1.312315s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (101.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3733 instances
RUN-1001 : 1810 mslices, 1811 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7930 nets
RUN-1001 : 3209 nets have 2 pins
RUN-1001 : 3318 nets have [3 - 5] pins
RUN-1001 : 816 nets have [6 - 10] pins
RUN-1001 : 306 nets have [11 - 20] pins
RUN-1001 : 278 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 634057, Over = 25.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39154e+06, over cnt = 355(1%), over = 421, worst = 3
PHY-1002 : len = 1.39301e+06, over cnt = 208(0%), over = 232, worst = 3
PHY-1002 : len = 1.3929e+06, over cnt = 151(0%), over = 169, worst = 3
PHY-1002 : len = 1.38911e+06, over cnt = 79(0%), over = 90, worst = 2
PHY-1002 : len = 1.38626e+06, over cnt = 39(0%), over = 42, worst = 2
PHY-1001 : End global iterations;  1.119481s wall, 1.703125s user + 0.062500s system = 1.765625s CPU (157.7%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.25, top10 = 46.25, top15 = 42.50.
PHY-3001 : End congestion estimation;  3.040602s wall, 3.609375s user + 0.062500s system = 3.671875s CPU (120.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.502308s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194967
PHY-3002 : Step(876): len = 612637, overlap = 36.5
PHY-3002 : Step(877): len = 600521, overlap = 37.25
PHY-3002 : Step(878): len = 592991, overlap = 41.25
PHY-3002 : Step(879): len = 583773, overlap = 44.25
PHY-3002 : Step(880): len = 576555, overlap = 58.25
PHY-3002 : Step(881): len = 569882, overlap = 61.5
PHY-3002 : Step(882): len = 563095, overlap = 70.5
PHY-3002 : Step(883): len = 556675, overlap = 75.25
PHY-3002 : Step(884): len = 551062, overlap = 81
PHY-3002 : Step(885): len = 547054, overlap = 82.75
PHY-3002 : Step(886): len = 541231, overlap = 89.5
PHY-3002 : Step(887): len = 539060, overlap = 88.25
PHY-3002 : Step(888): len = 535205, overlap = 87.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000389933
PHY-3002 : Step(889): len = 552660, overlap = 64.75
PHY-3002 : Step(890): len = 555634, overlap = 61.25
PHY-3002 : Step(891): len = 560103, overlap = 58
PHY-3002 : Step(892): len = 565238, overlap = 50.75
PHY-3002 : Step(893): len = 570200, overlap = 43.25
PHY-3002 : Step(894): len = 573135, overlap = 42
PHY-3002 : Step(895): len = 578698, overlap = 40.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000779867
PHY-3002 : Step(896): len = 589268, overlap = 32.75
PHY-3002 : Step(897): len = 593331, overlap = 30.25
PHY-3002 : Step(898): len = 598779, overlap = 28.25
PHY-3002 : Step(899): len = 603096, overlap = 27.25
PHY-3002 : Step(900): len = 607730, overlap = 28.5
PHY-3002 : Step(901): len = 611725, overlap = 29.25
PHY-3002 : Step(902): len = 614907, overlap = 26.5
PHY-3002 : Step(903): len = 617919, overlap = 24.75
PHY-3002 : Step(904): len = 620329, overlap = 26.5
PHY-3002 : Step(905): len = 622823, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0015539
PHY-3002 : Step(906): len = 631266, overlap = 19.25
PHY-3002 : Step(907): len = 633506, overlap = 19
PHY-3002 : Step(908): len = 636054, overlap = 18
PHY-3002 : Step(909): len = 639778, overlap = 16.5
PHY-3002 : Step(910): len = 642247, overlap = 15
PHY-3002 : Step(911): len = 643122, overlap = 12.5
PHY-3002 : Step(912): len = 645688, overlap = 10.5
PHY-3002 : Step(913): len = 646729, overlap = 11
PHY-3002 : Step(914): len = 647233, overlap = 9.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00296093
PHY-3002 : Step(915): len = 652042, overlap = 9.5
PHY-3002 : Step(916): len = 653936, overlap = 8.75
PHY-3002 : Step(917): len = 656098, overlap = 9.5
PHY-3002 : Step(918): len = 658692, overlap = 8.75
PHY-3002 : Step(919): len = 660033, overlap = 8.75
PHY-3002 : Step(920): len = 661621, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00509165
PHY-3002 : Step(921): len = 663403, overlap = 8.25
PHY-3002 : Step(922): len = 666559, overlap = 9.25
PHY-3002 : Step(923): len = 668630, overlap = 7.5
PHY-3002 : Step(924): len = 669517, overlap = 7.25
PHY-3002 : Step(925): len = 670713, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.678156s wall, 1.718750s user + 1.687500s system = 3.406250s CPU (203.0%)

PHY-3001 : Trial Legalized: Len = 682896
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.49886e+06, over cnt = 363(1%), over = 415, worst = 4
PHY-1002 : len = 1.49995e+06, over cnt = 229(0%), over = 248, worst = 4
PHY-1002 : len = 1.49762e+06, over cnt = 126(0%), over = 138, worst = 4
PHY-1002 : len = 1.49446e+06, over cnt = 74(0%), over = 83, worst = 3
PHY-1002 : len = 1.49224e+06, over cnt = 49(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  1.230241s wall, 1.921875s user + 0.046875s system = 1.968750s CPU (160.0%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 55.63, top10 = 49.38, top15 = 45.63.
PHY-3001 : End congestion estimation;  1.893606s wall, 2.578125s user + 0.046875s system = 2.625000s CPU (138.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.508364s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000541092
PHY-3002 : Step(926): len = 657268, overlap = 8.5
PHY-3002 : Step(927): len = 648239, overlap = 10.75
PHY-3002 : Step(928): len = 639502, overlap = 11.75
PHY-3002 : Step(929): len = 633468, overlap = 12.75
PHY-3002 : Step(930): len = 627671, overlap = 16.25
PHY-3002 : Step(931): len = 623569, overlap = 19.75
PHY-3002 : Step(932): len = 619234, overlap = 23
PHY-3002 : Step(933): len = 616364, overlap = 22.75
PHY-3002 : Step(934): len = 613668, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061644s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.4%)

PHY-3001 : Legalized: Len = 622025, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022557s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (138.5%)

PHY-3001 : 13 instances has been re-located, deltaX = 0, deltaY = 12, maxDist = 1.
PHY-3001 : Final: Len = 622053, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38134e+06, over cnt = 406(1%), over = 466, worst = 3
PHY-1002 : len = 1.38277e+06, over cnt = 246(0%), over = 277, worst = 3
PHY-1002 : len = 1.38161e+06, over cnt = 146(0%), over = 170, worst = 3
PHY-1002 : len = 1.37644e+06, over cnt = 72(0%), over = 84, worst = 3
PHY-1002 : len = 1.37388e+06, over cnt = 48(0%), over = 55, worst = 3
PHY-1001 : End global iterations;  1.105412s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (179.5%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 56.25, top10 = 50.63, top15 = 46.25.
PHY-1001 : End incremental global routing;  1.763716s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (148.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.483792s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (106.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.346767s wall, 4.234375s user + 0.000000s system = 4.234375s CPU (126.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38134e+06, over cnt = 406(1%), over = 466, worst = 3
PHY-1002 : len = 1.38277e+06, over cnt = 246(0%), over = 277, worst = 3
PHY-1002 : len = 1.38161e+06, over cnt = 146(0%), over = 170, worst = 3
PHY-1002 : len = 1.37644e+06, over cnt = 72(0%), over = 84, worst = 3
PHY-1002 : len = 1.37388e+06, over cnt = 48(0%), over = 55, worst = 3
PHY-1001 : End global iterations;  1.059713s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (174.0%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 56.25, top10 = 50.63, top15 = 46.25.
OPT-1001 : End congestion update;  1.716960s wall, 2.468750s user + 0.031250s system = 2.500000s CPU (145.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412012s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (98.6%)

OPT-1001 : Start: WNS 1206 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3661 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 625842, Over = 0
PHY-3001 : End spreading;  0.026277s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.5%)

PHY-3001 : Final: Len = 625842, Over = 0
PHY-3001 : End incremental legalization;  0.205819s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (144.2%)

OPT-1001 : Iter 1: improved WNS 1941 TNS 0 NUM_FEPS 0 with 13 cells processed and 1321 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3661 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 630056, Over = 0
PHY-3001 : End spreading;  0.018227s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.7%)

PHY-3001 : Final: Len = 630056, Over = 0
PHY-3001 : End incremental legalization;  0.193007s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.2%)

OPT-1001 : Iter 2: improved WNS 2429 TNS 0 NUM_FEPS 0 with 13 cells processed and 4384 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3661 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 634000, Over = 0
PHY-3001 : End spreading;  0.017354s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.0%)

PHY-3001 : Final: Len = 634000, Over = 0
PHY-3001 : End incremental legalization;  0.178501s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.0%)

OPT-1001 : Iter 3: improved WNS 2733 TNS 0 NUM_FEPS 0 with 15 cells processed and 5584 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3661 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 640920, Over = 0
PHY-3001 : End spreading;  0.019135s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.7%)

PHY-3001 : Final: Len = 640920, Over = 0
PHY-3001 : End incremental legalization;  0.186418s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (142.5%)

OPT-1001 : Iter 4: improved WNS 3064 TNS 0 NUM_FEPS 0 with 17 cells processed and 7634 slack improved
OPT-1001 : End path based optimization;  20.899928s wall, 21.562500s user + 0.078125s system = 21.640625s CPU (103.5%)

OPT-1001 : End physical optimization;  24.252010s wall, 25.812500s user + 0.078125s system = 25.890625s CPU (106.8%)

RUN-1003 : finish command "place" in  64.808878s wall, 108.109375s user + 6.609375s system = 114.718750s CPU (177.0%)

RUN-1004 : used memory is 1233 MB, reserved memory is 1241 MB, peak memory is 1865 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6895   out of  19600   35.18%
#reg                     1772   out of  19600    9.04%
#le                      6924
  #lut only              5152   out of   6924   74.41%
  #reg only                29   out of   6924    0.42%
  #lut&reg               1743   out of   6924   25.17%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         F4        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        A14        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        D11        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         J3        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         N6        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         J6        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         H1        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         L7        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6924  |6739   |156    |1779   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3733 instances
RUN-1001 : 1810 mslices, 1811 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7930 nets
RUN-1001 : 3209 nets have 2 pins
RUN-1001 : 3318 nets have [3 - 5] pins
RUN-1001 : 816 nets have [6 - 10] pins
RUN-1001 : 306 nets have [11 - 20] pins
RUN-1001 : 278 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39943e+06, over cnt = 403(1%), over = 459, worst = 3
PHY-1002 : len = 1.40079e+06, over cnt = 252(0%), over = 282, worst = 3
PHY-1002 : len = 1.3945e+06, over cnt = 124(0%), over = 140, worst = 3
PHY-1002 : len = 1.37752e+06, over cnt = 36(0%), over = 40, worst = 3
PHY-1002 : len = 1.36934e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.089456s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (169.2%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 57.50, top10 = 50.63, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 18 out of 7930 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 725 to 12
PHY-1001 : End pin swap;  0.426434s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.9%)

PHY-1001 : End global routing;  4.784702s wall, 5.515625s user + 0.015625s system = 5.531250s CPU (115.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 101368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.223618s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 114096, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.475887s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (98.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 114096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007758s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (201.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.18331e+06, over cnt = 845(0%), over = 852, worst = 2
PHY-1001 : End Routed; 31.752984s wall, 50.968750s user + 0.484375s system = 51.453125s CPU (162.0%)

PHY-1001 : Update timing.....
PHY-1001 : 2503/7684(32%) critical/total net(s), WNS -3.130ns, TNS -537.878ns, False end point 564.
PHY-1001 : End update timing;  2.046244s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (100.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.1907e+06, over cnt = 334(0%), over = 340, worst = 2
PHY-1001 : End DR Iter 1; 2.159280s wall, 3.296875s user + 0.000000s system = 3.296875s CPU (152.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.1939e+06, over cnt = 65(0%), over = 65, worst = 1
PHY-1001 : End DR Iter 2; 1.021118s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (133.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.19475e+06, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 3; 0.291828s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.19518e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.163320s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.19522e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.19522e+06
PHY-1001 : End DR Iter 5; 0.083943s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (130.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  43.011151s wall, 63.484375s user + 0.703125s system = 64.187500s CPU (149.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  48.224741s wall, 69.437500s user + 0.718750s system = 70.156250s CPU (145.5%)

RUN-1004 : used memory is 1332 MB, reserved memory is 1341 MB, peak memory is 1865 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6895   out of  19600   35.18%
#reg                     1772   out of  19600    9.04%
#le                      6924
  #lut only              5152   out of   6924   74.41%
  #reg only                29   out of   6924    0.42%
  #lut&reg               1743   out of   6924   25.17%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         F4        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        A14        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        D11        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         J3        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         N6        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         J6        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         H1        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         L7        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6924  |6739   |156    |1779   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3143  
    #2         2       2089  
    #3         3       753   
    #4         4       475   
    #5        5-10     873   
    #6       11-50     506   
    #7       51-100     17   
  Average     3.77           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.732344s wall, 3.531250s user + 0.171875s system = 3.703125s CPU (99.2%)

RUN-1004 : used memory is 1332 MB, reserved memory is 1341 MB, peak memory is 1865 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 39092, tnet num: 7884, tinst num: 3731, tnode num: 44099, tedge num: 66160.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.412832s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (99.5%)

RUN-1004 : used memory is 1334 MB, reserved memory is 1342 MB, peak memory is 1865 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.412323s wall, 2.359375s user + 0.046875s system = 2.406250s CPU (99.7%)

RUN-1004 : used memory is 1683 MB, reserved memory is 1692 MB, peak memory is 1865 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3733
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7930, pip num: 94507
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3020 valid insts, and 251098 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  15.582365s wall, 94.625000s user + 0.296875s system = 94.921875s CPU (609.2%)

RUN-1004 : used memory is 1785 MB, reserved memory is 1794 MB, peak memory is 1901 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.478744s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (100.4%)

RUN-1004 : used memory is 1880 MB, reserved memory is 1885 MB, peak memory is 1901 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.232627s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (3.0%)

RUN-1004 : used memory is 1910 MB, reserved memory is 1917 MB, peak memory is 1910 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.213927s wall, 1.812500s user + 0.078125s system = 1.890625s CPU (20.5%)

RUN-1004 : used memory is 1868 MB, reserved memory is 1875 MB, peak memory is 1910 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-8007 ERROR: cannot open file 'F:/jichuangsai/week_yizhi2/1/keil/code.hex' in ../rtl/Block_RAM.v(15)
HDL-1007 : module 'Block_RAM' remains a black box due to errors in its contents in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(433)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(434)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-8007 ERROR: cannot open file 'F:/jichuangsai/week_yizhi2/1/keil/code.hex' in ../rtl/Block_RAM.v(15)
HDL-1007 : module 'Block_RAM' remains a black box due to errors in its contents in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(433)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(434)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(433)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(434)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.073801s wall, 3.093750s user + 0.125000s system = 3.218750s CPU (104.7%)

RUN-1004 : used memory is 983 MB, reserved memory is 1048 MB, peak memory is 1910 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(433)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(492)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "HRESP_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24722/2175 useful/useless nets, 23295/976 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 117 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 206 instances.
SYN-1015 : Optimize round 1, 3941 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24428/67 useful/useless nets, 23050/359 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 420 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 24423/2 useful/useless nets, 23045/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 458 instances.
SYN-1015 : Optimize round 1, 482 better
SYN-1014 : Optimize round 2
SYN-1032 : 357/44 useful/useless nets, 197/12 useful/useless insts
SYN-1015 : Optimize round 2, 151 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.600600s wall, 5.531250s user + 0.296875s system = 5.828125s CPU (104.1%)

RUN-1004 : used memory is 988 MB, reserved memory is 1051 MB, peak memory is 1910 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20853
  #and                   9876
  #nand                     0
  #or                    2112
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6520
  #bufif1                   3
  #MX21                   596
  #FADD                     0
  #DFF                   1673
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 143
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19180  |1673   |185    |
|  Interconncet |AHBlite_Interconnect |163    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.353945s wall, 2.250000s user + 0.046875s system = 2.296875s CPU (97.6%)

RUN-1004 : used memory is 1012 MB, reserved memory is 1073 MB, peak memory is 1910 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 64 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 22409/3 useful/useless nets, 21433/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1142 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 23342/39 useful/useless nets, 22383/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23810/167 useful/useless nets, 22841/157 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73985, tnet num: 23838, tinst num: 22847, tnode num: 102507, tedge num: 113865.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.113772s wall, 1.156250s user + 0.093750s system = 1.250000s CPU (112.2%)

RUN-1004 : used memory is 1133 MB, reserved memory is 1196 MB, peak memory is 1910 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23838 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 608 (3.20), #lev = 12 (3.84)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 618 (3.26), #lev = 12 (3.75)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1528 instances into 630 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 92 (3.97), #lev = 5 (3.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 87 (4.05), #lev = 5 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 3584.37 sec
SYN-3001 : Mapper mapped 297 instances into 87 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
SYN-2581 : Mapping with K=5, #lut = 5144 (3.99), #lev = 20 (8.13)
SYN-2551 : Post LUT mapping optimization.
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.639016s wall, 3.281250s user + 0.078125s system = 3.359375s CPU (205.0%)

RUN-1004 : used memory is 1382 MB, reserved memory is 1425 MB, peak memory is 1910 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
SYN-2581 : Mapping with K=5, #lut = 5174 (3.91), #lev = 18 (7.78)
SYN-3001 : Logic optimization runtime opt =   1.17 sec, map = 3584.57 sec
SYN-3001 : Mapper mapped 18818 instances into 5174 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6302
  #lut4                  4074
  #lut5                  1816
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6302   out of  19600   32.15%
#reg                     1665   out of  19600    8.49%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5890   |412    |1672   |37     |3      |
|  Interconncet |AHBlite_Interconnect |87     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5174   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9043/0 useful/useless nets, 8086/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 355 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.611061s wall, 21.625000s user + 0.859375s system = 22.484375s CPU (114.7%)

RUN-1004 : used memory is 1413 MB, reserved memory is 1452 MB, peak memory is 1910 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
GUI-1001 : Download success!
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.598237s wall, 3.390625s user + 0.187500s system = 3.578125s CPU (99.4%)

RUN-1004 : used memory is 1205 MB, reserved memory is 1227 MB, peak memory is 1910 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7817 instances
RUN-1001 : 5889 luts, 1648 seqs, 101 mslices, 67 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8338 nets
RUN-1001 : 4290 nets have 2 pins
RUN-1001 : 2937 nets have [3 - 5] pins
RUN-1001 : 700 nets have [6 - 10] pins
RUN-1001 : 218 nets have [11 - 20] pins
RUN-1001 : 178 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7815 instances, 5889 luts, 1648 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37905, tnet num: 8292, tinst num: 7815, tnode num: 43279, tedge num: 61575.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.057548s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (104.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.84877e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7815.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(935): len = 1.6192e+06, overlap = 90
PHY-3002 : Step(936): len = 1.4269e+06, overlap = 90
PHY-3002 : Step(937): len = 1.32985e+06, overlap = 93.5938
PHY-3002 : Step(938): len = 1.22615e+06, overlap = 105
PHY-3002 : Step(939): len = 1.11255e+06, overlap = 121.844
PHY-3002 : Step(940): len = 1.09466e+06, overlap = 122.156
PHY-3002 : Step(941): len = 1.08386e+06, overlap = 122.625
PHY-3002 : Step(942): len = 998969, overlap = 145.969
PHY-3002 : Step(943): len = 900089, overlap = 185.219
PHY-3002 : Step(944): len = 835151, overlap = 196.563
PHY-3002 : Step(945): len = 812154, overlap = 203.906
PHY-3002 : Step(946): len = 801998, overlap = 205.5
PHY-3002 : Step(947): len = 786409, overlap = 209.969
PHY-3002 : Step(948): len = 770617, overlap = 214.625
PHY-3002 : Step(949): len = 761720, overlap = 216.188
PHY-3002 : Step(950): len = 754873, overlap = 220.313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10974e-05
PHY-3002 : Step(951): len = 773400, overlap = 211
PHY-3002 : Step(952): len = 768408, overlap = 189.656
PHY-3002 : Step(953): len = 763107, overlap = 187.344
PHY-3002 : Step(954): len = 759015, overlap = 184.125
PHY-3002 : Step(955): len = 750573, overlap = 188.75
PHY-3002 : Step(956): len = 744104, overlap = 193.5
PHY-3002 : Step(957): len = 740192, overlap = 193.469
PHY-3002 : Step(958): len = 734323, overlap = 190.813
PHY-3002 : Step(959): len = 730073, overlap = 189.5
PHY-3002 : Step(960): len = 726031, overlap = 187.219
PHY-3002 : Step(961): len = 721447, overlap = 191.906
PHY-3002 : Step(962): len = 714781, overlap = 188.688
PHY-3002 : Step(963): len = 710061, overlap = 193.344
PHY-3002 : Step(964): len = 706384, overlap = 193.188
PHY-3002 : Step(965): len = 699298, overlap = 189.906
PHY-3002 : Step(966): len = 691048, overlap = 189.375
PHY-3002 : Step(967): len = 686997, overlap = 182.125
PHY-3002 : Step(968): len = 683594, overlap = 182
PHY-3002 : Step(969): len = 640197, overlap = 173.469
PHY-3002 : Step(970): len = 629906, overlap = 177
PHY-3002 : Step(971): len = 628070, overlap = 172.344
PHY-3002 : Step(972): len = 624765, overlap = 178.063
PHY-3002 : Step(973): len = 621416, overlap = 173.375
PHY-3002 : Step(974): len = 615108, overlap = 168.094
PHY-3002 : Step(975): len = 607388, overlap = 173.344
PHY-3002 : Step(976): len = 604288, overlap = 174.219
PHY-3002 : Step(977): len = 601528, overlap = 174.125
PHY-3002 : Step(978): len = 594881, overlap = 172.906
PHY-3002 : Step(979): len = 590933, overlap = 167.344
PHY-3002 : Step(980): len = 587482, overlap = 172.344
PHY-3002 : Step(981): len = 584768, overlap = 175.75
PHY-3002 : Step(982): len = 579380, overlap = 176.719
PHY-3002 : Step(983): len = 574915, overlap = 183.594
PHY-3002 : Step(984): len = 571527, overlap = 179.5
PHY-3002 : Step(985): len = 567468, overlap = 174.656
PHY-3002 : Step(986): len = 563213, overlap = 171.438
PHY-3002 : Step(987): len = 561048, overlap = 172.656
PHY-3002 : Step(988): len = 555827, overlap = 174.75
PHY-3002 : Step(989): len = 544877, overlap = 183.125
PHY-3002 : Step(990): len = 541668, overlap = 182.438
PHY-3002 : Step(991): len = 540526, overlap = 177.156
PHY-3002 : Step(992): len = 537973, overlap = 186.031
PHY-3002 : Step(993): len = 536689, overlap = 178.938
PHY-3002 : Step(994): len = 534853, overlap = 181.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.21949e-05
PHY-3002 : Step(995): len = 535847, overlap = 176.594
PHY-3002 : Step(996): len = 539676, overlap = 181.844
PHY-3002 : Step(997): len = 554749, overlap = 155.75
PHY-3002 : Step(998): len = 555880, overlap = 154.219
PHY-3002 : Step(999): len = 555709, overlap = 155.438
PHY-3002 : Step(1000): len = 554595, overlap = 153.563
PHY-3002 : Step(1001): len = 554798, overlap = 154.563
PHY-3002 : Step(1002): len = 555105, overlap = 146.281
PHY-3002 : Step(1003): len = 554875, overlap = 143.938
PHY-3002 : Step(1004): len = 555434, overlap = 146.406
PHY-3002 : Step(1005): len = 555625, overlap = 145.188
PHY-3002 : Step(1006): len = 555782, overlap = 142
PHY-3002 : Step(1007): len = 556127, overlap = 140.906
PHY-3002 : Step(1008): len = 557145, overlap = 138
PHY-3002 : Step(1009): len = 556760, overlap = 139.531
PHY-3002 : Step(1010): len = 555568, overlap = 134.688
PHY-3002 : Step(1011): len = 554451, overlap = 128.813
PHY-3002 : Step(1012): len = 553728, overlap = 130.906
PHY-3002 : Step(1013): len = 552624, overlap = 129.75
PHY-3002 : Step(1014): len = 551903, overlap = 126.875
PHY-3002 : Step(1015): len = 550409, overlap = 123.469
PHY-3002 : Step(1016): len = 549034, overlap = 119.219
PHY-3002 : Step(1017): len = 547445, overlap = 120.781
PHY-3002 : Step(1018): len = 545762, overlap = 119.563
PHY-3002 : Step(1019): len = 542767, overlap = 124.688
PHY-3002 : Step(1020): len = 540677, overlap = 120.438
PHY-3002 : Step(1021): len = 539394, overlap = 118.094
PHY-3002 : Step(1022): len = 536353, overlap = 116.188
PHY-3002 : Step(1023): len = 529098, overlap = 122.531
PHY-3002 : Step(1024): len = 527160, overlap = 121.031
PHY-3002 : Step(1025): len = 525629, overlap = 124.969
PHY-3002 : Step(1026): len = 524716, overlap = 125.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00016439
PHY-3002 : Step(1027): len = 526607, overlap = 124.969
PHY-3002 : Step(1028): len = 530172, overlap = 127.094
PHY-3002 : Step(1029): len = 532612, overlap = 121.844
PHY-3002 : Step(1030): len = 537582, overlap = 127.719
PHY-3002 : Step(1031): len = 540339, overlap = 116.906
PHY-3002 : Step(1032): len = 543019, overlap = 123.781
PHY-3002 : Step(1033): len = 544686, overlap = 120.563
PHY-3002 : Step(1034): len = 545657, overlap = 119.406
PHY-3002 : Step(1035): len = 548686, overlap = 117.594
PHY-3002 : Step(1036): len = 560979, overlap = 100.375
PHY-3002 : Step(1037): len = 561690, overlap = 102.25
PHY-3002 : Step(1038): len = 561739, overlap = 101.75
PHY-3002 : Step(1039): len = 561640, overlap = 103.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000291415
PHY-3002 : Step(1040): len = 562788, overlap = 105.531
PHY-3002 : Step(1041): len = 566543, overlap = 100.625
PHY-3002 : Step(1042): len = 572530, overlap = 95.75
PHY-3002 : Step(1043): len = 573597, overlap = 96.6875
PHY-3002 : Step(1044): len = 574960, overlap = 100.25
PHY-3002 : Step(1045): len = 577311, overlap = 94.75
PHY-3002 : Step(1046): len = 581316, overlap = 88.8438
PHY-3002 : Step(1047): len = 583517, overlap = 90.1875
PHY-3002 : Step(1048): len = 584129, overlap = 89.9063
PHY-3002 : Step(1049): len = 587802, overlap = 89.8125
PHY-3002 : Step(1050): len = 590654, overlap = 86.5938
PHY-3002 : Step(1051): len = 591866, overlap = 85.5938
PHY-3002 : Step(1052): len = 592204, overlap = 83.0313
PHY-3002 : Step(1053): len = 593707, overlap = 84.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014734s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (212.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32554e+06, over cnt = 1593(4%), over = 2307, worst = 8
PHY-1002 : len = 1.33364e+06, over cnt = 1331(3%), over = 1768, worst = 6
PHY-1002 : len = 1.34311e+06, over cnt = 970(2%), over = 1252, worst = 5
PHY-1002 : len = 1.36198e+06, over cnt = 483(1%), over = 620, worst = 5
PHY-1002 : len = 1.3663e+06, over cnt = 355(1%), over = 463, worst = 5
PHY-1001 : End global iterations;  1.216159s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (163.2%)

PHY-1001 : Congestion index: top1 = 86.88, top5 = 77.50, top10 = 71.25, top15 = 64.38.
PHY-3001 : End congestion estimation;  1.803738s wall, 2.578125s user + 0.000000s system = 2.578125s CPU (142.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.468403s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (103.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.01834e-05
PHY-3002 : Step(1054): len = 566950, overlap = 55
PHY-3002 : Step(1055): len = 531553, overlap = 83.125
PHY-3002 : Step(1056): len = 507906, overlap = 101.844
PHY-3002 : Step(1057): len = 492781, overlap = 117.344
PHY-3002 : Step(1058): len = 477954, overlap = 130.594
PHY-3002 : Step(1059): len = 456044, overlap = 149.938
PHY-3002 : Step(1060): len = 440571, overlap = 158.031
PHY-3002 : Step(1061): len = 430292, overlap = 165.125
PHY-3002 : Step(1062): len = 416557, overlap = 172.125
PHY-3002 : Step(1063): len = 405068, overlap = 179.969
PHY-3002 : Step(1064): len = 393131, overlap = 191.406
PHY-3002 : Step(1065): len = 383851, overlap = 200.125
PHY-3002 : Step(1066): len = 375502, overlap = 205.719
PHY-3002 : Step(1067): len = 368219, overlap = 209.094
PHY-3002 : Step(1068): len = 364022, overlap = 212.25
PHY-3002 : Step(1069): len = 359519, overlap = 213.781
PHY-3002 : Step(1070): len = 357306, overlap = 208.531
PHY-3002 : Step(1071): len = 356575, overlap = 204.031
PHY-3002 : Step(1072): len = 356501, overlap = 199.25
PHY-3002 : Step(1073): len = 357431, overlap = 194.156
PHY-3002 : Step(1074): len = 358660, overlap = 192.219
PHY-3002 : Step(1075): len = 360173, overlap = 189.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.03669e-05
PHY-3002 : Step(1076): len = 375054, overlap = 161.375
PHY-3002 : Step(1077): len = 392029, overlap = 137.406
PHY-3002 : Step(1078): len = 392559, overlap = 137.031
PHY-3002 : Step(1079): len = 393275, overlap = 135.781
PHY-3002 : Step(1080): len = 396082, overlap = 129.375
PHY-3002 : Step(1081): len = 400791, overlap = 122.281
PHY-3002 : Step(1082): len = 400676, overlap = 120.031
PHY-3002 : Step(1083): len = 401283, overlap = 117.406
PHY-3002 : Step(1084): len = 402406, overlap = 112.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120734
PHY-3002 : Step(1085): len = 421202, overlap = 85.0625
PHY-3002 : Step(1086): len = 433841, overlap = 66.1875
PHY-3002 : Step(1087): len = 437885, overlap = 60.625
PHY-3002 : Step(1088): len = 444583, overlap = 54.6563
PHY-3002 : Step(1089): len = 456496, overlap = 41.0938
PHY-3002 : Step(1090): len = 461555, overlap = 35.9688
PHY-3002 : Step(1091): len = 465695, overlap = 32.0938
PHY-3002 : Step(1092): len = 464626, overlap = 30.75
PHY-3002 : Step(1093): len = 462553, overlap = 31.75
PHY-3002 : Step(1094): len = 459770, overlap = 30.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000241468
PHY-3002 : Step(1095): len = 475533, overlap = 23.9688
PHY-3002 : Step(1096): len = 486251, overlap = 18.125
PHY-3002 : Step(1097): len = 494524, overlap = 14.25
PHY-3002 : Step(1098): len = 500863, overlap = 11.9375
PHY-3002 : Step(1099): len = 506042, overlap = 12.0313
PHY-3002 : Step(1100): len = 511841, overlap = 12.0625
PHY-3002 : Step(1101): len = 512682, overlap = 8.3125
PHY-3002 : Step(1102): len = 513972, overlap = 7.4375
PHY-3002 : Step(1103): len = 512990, overlap = 7.3125
PHY-3002 : Step(1104): len = 512655, overlap = 8.28125
PHY-3002 : Step(1105): len = 511312, overlap = 9.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000482935
PHY-3002 : Step(1106): len = 524676, overlap = 4.5625
PHY-3002 : Step(1107): len = 533236, overlap = 2.34375
PHY-3002 : Step(1108): len = 543143, overlap = 2.09375
PHY-3002 : Step(1109): len = 546888, overlap = 2.09375
PHY-3002 : Step(1110): len = 551176, overlap = 2.625
PHY-3002 : Step(1111): len = 555175, overlap = 3.90625
PHY-3002 : Step(1112): len = 556888, overlap = 3.28125
PHY-3002 : Step(1113): len = 558724, overlap = 2.53125
PHY-3002 : Step(1114): len = 561455, overlap = 2.625
PHY-3002 : Step(1115): len = 559920, overlap = 2.78125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00096587
PHY-3002 : Step(1116): len = 569930, overlap = 2.6875
PHY-3002 : Step(1117): len = 578468, overlap = 1.78125
PHY-3002 : Step(1118): len = 581986, overlap = 2.09375
PHY-3002 : Step(1119): len = 585613, overlap = 1.53125
PHY-3002 : Step(1120): len = 588608, overlap = 1.0625
PHY-3002 : Step(1121): len = 589894, overlap = 0.25
PHY-3002 : Step(1122): len = 590683, overlap = 0.5
PHY-3002 : Step(1123): len = 590588, overlap = 0.25
PHY-3002 : Step(1124): len = 590628, overlap = 0.59375
PHY-3002 : Step(1125): len = 590805, overlap = 0.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36018e+06, over cnt = 631(1%), over = 865, worst = 5
PHY-1002 : len = 1.36546e+06, over cnt = 364(1%), over = 475, worst = 4
PHY-1002 : len = 1.36496e+06, over cnt = 227(0%), over = 291, worst = 4
PHY-1002 : len = 1.36562e+06, over cnt = 125(0%), over = 158, worst = 4
PHY-1002 : len = 1.36525e+06, over cnt = 91(0%), over = 117, worst = 4
PHY-1001 : End global iterations;  0.970679s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (188.3%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 52.50, top10 = 46.88, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.561901s wall, 2.406250s user + 0.031250s system = 2.437500s CPU (156.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.458142s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (105.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000650858
PHY-3002 : Step(1126): len = 586264, overlap = 14.5
PHY-3002 : Step(1127): len = 576158, overlap = 15.5938
PHY-3002 : Step(1128): len = 565127, overlap = 14.8438
PHY-3002 : Step(1129): len = 554242, overlap = 8.84375
PHY-3002 : Step(1130): len = 548400, overlap = 10.4688
PHY-3002 : Step(1131): len = 544036, overlap = 8.21875
PHY-3002 : Step(1132): len = 535494, overlap = 11.375
PHY-3002 : Step(1133): len = 528394, overlap = 11.5938
PHY-3002 : Step(1134): len = 521391, overlap = 13.1875
PHY-3002 : Step(1135): len = 517028, overlap = 12.875
PHY-3002 : Step(1136): len = 512542, overlap = 11.0938
PHY-3002 : Step(1137): len = 507696, overlap = 11.2188
PHY-3002 : Step(1138): len = 503830, overlap = 11.75
PHY-3002 : Step(1139): len = 501040, overlap = 11.8125
PHY-3002 : Step(1140): len = 497977, overlap = 12.9375
PHY-3002 : Step(1141): len = 495503, overlap = 15.2813
PHY-3002 : Step(1142): len = 493133, overlap = 17.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00130172
PHY-3002 : Step(1143): len = 501557, overlap = 13.0625
PHY-3002 : Step(1144): len = 506575, overlap = 13.25
PHY-3002 : Step(1145): len = 511731, overlap = 10.5625
PHY-3002 : Step(1146): len = 516343, overlap = 8.71875
PHY-3002 : Step(1147): len = 519299, overlap = 8
PHY-3002 : Step(1148): len = 522184, overlap = 7.34375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00260343
PHY-3002 : Step(1149): len = 529153, overlap = 7.15625
PHY-3002 : Step(1150): len = 535106, overlap = 5.9375
PHY-3002 : Step(1151): len = 540004, overlap = 5.46875
PHY-3002 : Step(1152): len = 544884, overlap = 3.59375
PHY-3002 : Step(1153): len = 546606, overlap = 3.46875
PHY-3002 : Step(1154): len = 547018, overlap = 3.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00503499
PHY-3002 : Step(1155): len = 549204, overlap = 3.125
PHY-3002 : Step(1156): len = 552044, overlap = 3.15625
PHY-3002 : Step(1157): len = 555591, overlap = 2.53125
PHY-3002 : Step(1158): len = 558018, overlap = 2.8125
PHY-3002 : Step(1159): len = 561312, overlap = 2.375
PHY-3002 : Step(1160): len = 563356, overlap = 2.75
PHY-3002 : Step(1161): len = 566365, overlap = 2.3125
PHY-3002 : Step(1162): len = 567760, overlap = 2.59375
PHY-3002 : Step(1163): len = 570124, overlap = 2.1875
PHY-3002 : Step(1164): len = 571595, overlap = 1.59375
PHY-3002 : Step(1165): len = 573155, overlap = 1.375
PHY-3002 : Step(1166): len = 573997, overlap = 1.59375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00952858
PHY-3002 : Step(1167): len = 575313, overlap = 1.46875
PHY-3002 : Step(1168): len = 577145, overlap = 1.59375
PHY-3002 : Step(1169): len = 579054, overlap = 1.5625
PHY-3002 : Step(1170): len = 580575, overlap = 1.5
PHY-3002 : Step(1171): len = 583120, overlap = 1.4375
PHY-3002 : Step(1172): len = 584515, overlap = 1.53125
PHY-3002 : Step(1173): len = 585864, overlap = 1.71875
PHY-3002 : Step(1174): len = 587305, overlap = 1.625
PHY-3002 : Step(1175): len = 589069, overlap = 1.90625
PHY-3002 : Step(1176): len = 589909, overlap = 1.5625
PHY-3002 : Step(1177): len = 591073, overlap = 1.28125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0166215
PHY-3002 : Step(1178): len = 591602, overlap = 1.40625
PHY-3002 : Step(1179): len = 593748, overlap = 1.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 75.72 peak overflow 0.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41719e+06, over cnt = 308(0%), over = 375, worst = 4
PHY-1002 : len = 1.41861e+06, over cnt = 188(0%), over = 218, worst = 4
PHY-1002 : len = 1.41866e+06, over cnt = 132(0%), over = 150, worst = 4
PHY-1002 : len = 1.41537e+06, over cnt = 69(0%), over = 80, worst = 4
PHY-1002 : len = 1.41219e+06, over cnt = 53(0%), over = 61, worst = 2
PHY-1001 : End global iterations;  1.009294s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (171.8%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.63, top10 = 45.63, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.595046s wall, 2.328125s user + 0.000000s system = 2.328125s CPU (146.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.461834s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.5%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7724 has valid locations, 144 needs to be replaced
PHY-3001 : design contains 7938 instances, 5905 luts, 1755 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 611669
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34851e+06, over cnt = 351(0%), over = 431, worst = 4
PHY-1002 : len = 1.35035e+06, over cnt = 199(0%), over = 230, worst = 4
PHY-1002 : len = 1.34946e+06, over cnt = 98(0%), over = 113, worst = 4
PHY-1002 : len = 1.34798e+06, over cnt = 60(0%), over = 70, worst = 4
PHY-1002 : len = 1.34527e+06, over cnt = 31(0%), over = 35, worst = 2
PHY-1001 : End global iterations;  1.000318s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (181.2%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 45.63, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.326630s wall, 3.109375s user + 0.031250s system = 3.140625s CPU (135.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.510562s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (104.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1180): len = 611042, overlap = 0
PHY-3002 : Step(1181): len = 611042, overlap = 0
PHY-3002 : Step(1182): len = 610756, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34674e+06, over cnt = 66(0%), over = 69, worst = 2
PHY-1002 : len = 1.34702e+06, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 1.34684e+06, over cnt = 29(0%), over = 31, worst = 2
PHY-1002 : len = 1.34651e+06, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 1.34636e+06, over cnt = 24(0%), over = 25, worst = 2
PHY-1001 : End global iterations;  0.677806s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (108.3%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.63, top10 = 45.00, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.292101s wall, 1.343750s user + 0.031250s system = 1.375000s CPU (106.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.535062s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00787819
PHY-3002 : Step(1183): len = 610696, overlap = 1.375
PHY-3002 : Step(1184): len = 610696, overlap = 1.375
PHY-3001 : Final: Len = 610696, Over = 1.375
PHY-3001 : End incremental placement;  5.047061s wall, 6.062500s user + 0.296875s system = 6.359375s CPU (126.0%)

OPT-1001 : End high-fanout net optimization;  7.760196s wall, 9.546875s user + 0.296875s system = 9.843750s CPU (126.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34808e+06, over cnt = 364(1%), over = 446, worst = 4
PHY-1002 : len = 1.35005e+06, over cnt = 206(0%), over = 242, worst = 4
PHY-1002 : len = 1.34999e+06, over cnt = 134(0%), over = 156, worst = 4
PHY-1002 : len = 1.34926e+06, over cnt = 67(0%), over = 77, worst = 4
PHY-1002 : len = 1.34299e+06, over cnt = 36(0%), over = 40, worst = 2
PHY-1001 : End global iterations;  1.065214s wall, 2.093750s user + 0.000000s system = 2.093750s CPU (196.6%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.00, top15 = 42.50.
OPT-1001 : End congestion update;  1.711938s wall, 2.718750s user + 0.000000s system = 2.718750s CPU (158.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.397704s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (102.1%)

OPT-1001 : Start: WNS 1327 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2134 TNS 0 NUM_FEPS 0 with 10 cells processed and 5296 slack improved
OPT-1001 : Iter 2: improved WNS 2650 TNS 0 NUM_FEPS 0 with 10 cells processed and 2364 slack improved
OPT-1001 : Iter 3: improved WNS 2950 TNS 0 NUM_FEPS 0 with 17 cells processed and 2363 slack improved
OPT-1001 : Iter 4: improved WNS 3011 TNS 0 NUM_FEPS 0 with 16 cells processed and 3544 slack improved
OPT-1001 : End global optimization;  2.988407s wall, 4.000000s user + 0.000000s system = 4.000000s CPU (133.9%)

OPT-1001 : End physical optimization;  10.757437s wall, 13.546875s user + 0.296875s system = 13.843750s CPU (128.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5905 LUT to BLE ...
SYN-4008 : Packed 5905 LUT and 716 SEQ to BLE.
SYN-4003 : Packing 1039 remaining SEQ's ...
SYN-4005 : Packed 1010 SEQ with LUT/SLICE
SYN-4006 : 4182 single LUT's are left
SYN-4006 : 29 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5934/6215 primitive instances ...
PHY-3001 : End packing;  1.163461s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (100.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3733 instances
RUN-1001 : 1810 mslices, 1811 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7930 nets
RUN-1001 : 3209 nets have 2 pins
RUN-1001 : 3318 nets have [3 - 5] pins
RUN-1001 : 816 nets have [6 - 10] pins
RUN-1001 : 306 nets have [11 - 20] pins
RUN-1001 : 278 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 634057, Over = 25.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39154e+06, over cnt = 355(1%), over = 421, worst = 3
PHY-1002 : len = 1.39301e+06, over cnt = 208(0%), over = 232, worst = 3
PHY-1002 : len = 1.3929e+06, over cnt = 151(0%), over = 169, worst = 3
PHY-1002 : len = 1.38911e+06, over cnt = 79(0%), over = 90, worst = 2
PHY-1002 : len = 1.38626e+06, over cnt = 39(0%), over = 42, worst = 2
PHY-1001 : End global iterations;  1.083034s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (170.2%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.25, top10 = 46.25, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.921031s wall, 3.687500s user + 0.015625s system = 3.703125s CPU (126.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.502236s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (108.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194967
PHY-3002 : Step(1185): len = 612637, overlap = 36.5
PHY-3002 : Step(1186): len = 600521, overlap = 37.25
PHY-3002 : Step(1187): len = 592991, overlap = 41.25
PHY-3002 : Step(1188): len = 583773, overlap = 44.25
PHY-3002 : Step(1189): len = 576555, overlap = 58.25
PHY-3002 : Step(1190): len = 569882, overlap = 61.5
PHY-3002 : Step(1191): len = 563095, overlap = 70.5
PHY-3002 : Step(1192): len = 556675, overlap = 75.25
PHY-3002 : Step(1193): len = 551062, overlap = 81
PHY-3002 : Step(1194): len = 547054, overlap = 82.75
PHY-3002 : Step(1195): len = 541231, overlap = 89.5
PHY-3002 : Step(1196): len = 539060, overlap = 88.25
PHY-3002 : Step(1197): len = 535205, overlap = 87.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000389933
PHY-3002 : Step(1198): len = 552660, overlap = 64.75
PHY-3002 : Step(1199): len = 555634, overlap = 61.25
PHY-3002 : Step(1200): len = 560103, overlap = 58
PHY-3002 : Step(1201): len = 565238, overlap = 50.75
PHY-3002 : Step(1202): len = 570200, overlap = 43.25
PHY-3002 : Step(1203): len = 573135, overlap = 42
PHY-3002 : Step(1204): len = 578698, overlap = 40.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000779867
PHY-3002 : Step(1205): len = 589268, overlap = 32.75
PHY-3002 : Step(1206): len = 593331, overlap = 30.25
PHY-3002 : Step(1207): len = 598779, overlap = 28.25
PHY-3002 : Step(1208): len = 603096, overlap = 27.25
PHY-3002 : Step(1209): len = 607730, overlap = 28.5
PHY-3002 : Step(1210): len = 611725, overlap = 29.25
PHY-3002 : Step(1211): len = 614907, overlap = 26.5
PHY-3002 : Step(1212): len = 617919, overlap = 24.75
PHY-3002 : Step(1213): len = 620329, overlap = 26.5
PHY-3002 : Step(1214): len = 622823, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0015539
PHY-3002 : Step(1215): len = 631266, overlap = 19.25
PHY-3002 : Step(1216): len = 633506, overlap = 19
PHY-3002 : Step(1217): len = 636054, overlap = 18
PHY-3002 : Step(1218): len = 639778, overlap = 16.5
PHY-3002 : Step(1219): len = 642247, overlap = 15
PHY-3002 : Step(1220): len = 643122, overlap = 12.5
PHY-3002 : Step(1221): len = 645688, overlap = 10.5
PHY-3002 : Step(1222): len = 646729, overlap = 11
PHY-3002 : Step(1223): len = 647233, overlap = 9.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00296093
PHY-3002 : Step(1224): len = 652042, overlap = 9.5
PHY-3002 : Step(1225): len = 653936, overlap = 8.75
PHY-3002 : Step(1226): len = 656098, overlap = 9.5
PHY-3002 : Step(1227): len = 658692, overlap = 8.75
PHY-3002 : Step(1228): len = 660033, overlap = 8.75
PHY-3002 : Step(1229): len = 661621, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00509165
PHY-3002 : Step(1230): len = 663403, overlap = 8.25
PHY-3002 : Step(1231): len = 666559, overlap = 9.25
PHY-3002 : Step(1232): len = 668630, overlap = 7.5
PHY-3002 : Step(1233): len = 669517, overlap = 7.25
PHY-3002 : Step(1234): len = 670713, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.675758s wall, 1.718750s user + 1.687500s system = 3.406250s CPU (203.3%)

PHY-3001 : Trial Legalized: Len = 682896
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.49886e+06, over cnt = 363(1%), over = 415, worst = 4
PHY-1002 : len = 1.49995e+06, over cnt = 229(0%), over = 248, worst = 4
PHY-1002 : len = 1.49762e+06, over cnt = 126(0%), over = 138, worst = 4
PHY-1002 : len = 1.49446e+06, over cnt = 74(0%), over = 83, worst = 3
PHY-1002 : len = 1.49224e+06, over cnt = 49(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  1.106491s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (165.2%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 55.63, top10 = 49.38, top15 = 45.63.
PHY-3001 : End congestion estimation;  1.789007s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (142.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.501867s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000541092
PHY-3002 : Step(1235): len = 657268, overlap = 8.5
PHY-3002 : Step(1236): len = 648239, overlap = 10.75
PHY-3002 : Step(1237): len = 639502, overlap = 11.75
PHY-3002 : Step(1238): len = 633468, overlap = 12.75
PHY-3002 : Step(1239): len = 627671, overlap = 16.25
PHY-3002 : Step(1240): len = 623569, overlap = 19.75
PHY-3002 : Step(1241): len = 619234, overlap = 23
PHY-3002 : Step(1242): len = 616364, overlap = 22.75
PHY-3002 : Step(1243): len = 613668, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.074935s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.3%)

PHY-3001 : Legalized: Len = 622025, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032466s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (192.5%)

PHY-3001 : 13 instances has been re-located, deltaX = 0, deltaY = 12, maxDist = 1.
PHY-3001 : Final: Len = 622053, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38134e+06, over cnt = 406(1%), over = 466, worst = 3
PHY-1002 : len = 1.38277e+06, over cnt = 246(0%), over = 277, worst = 3
PHY-1002 : len = 1.38161e+06, over cnt = 146(0%), over = 170, worst = 3
PHY-1002 : len = 1.37644e+06, over cnt = 72(0%), over = 84, worst = 3
PHY-1002 : len = 1.37388e+06, over cnt = 48(0%), over = 55, worst = 3
PHY-1001 : End global iterations;  1.061270s wall, 1.734375s user + 0.046875s system = 1.781250s CPU (167.8%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 56.25, top10 = 50.63, top15 = 46.25.
PHY-1001 : End incremental global routing;  2.096549s wall, 2.718750s user + 0.046875s system = 2.765625s CPU (131.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.519389s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (102.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.831798s wall, 4.468750s user + 0.046875s system = 4.515625s CPU (117.8%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38134e+06, over cnt = 406(1%), over = 466, worst = 3
PHY-1002 : len = 1.38277e+06, over cnt = 246(0%), over = 277, worst = 3
PHY-1002 : len = 1.38161e+06, over cnt = 146(0%), over = 170, worst = 3
PHY-1002 : len = 1.37644e+06, over cnt = 72(0%), over = 84, worst = 3
PHY-1002 : len = 1.37388e+06, over cnt = 48(0%), over = 55, worst = 3
PHY-1001 : End global iterations;  1.050160s wall, 1.906250s user + 0.078125s system = 1.984375s CPU (189.0%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 56.25, top10 = 50.63, top15 = 46.25.
OPT-1001 : End congestion update;  1.748254s wall, 2.625000s user + 0.078125s system = 2.703125s CPU (154.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.428088s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (102.2%)

OPT-1001 : Start: WNS 1206 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3661 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 625842, Over = 0
PHY-3001 : End spreading;  0.017662s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.5%)

PHY-3001 : Final: Len = 625842, Over = 0
PHY-3001 : End incremental legalization;  0.184873s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (143.7%)

OPT-1001 : Iter 1: improved WNS 1941 TNS 0 NUM_FEPS 0 with 13 cells processed and 1321 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3661 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 630056, Over = 0
PHY-3001 : End spreading;  0.017061s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.6%)

PHY-3001 : Final: Len = 630056, Over = 0
PHY-3001 : End incremental legalization;  0.179928s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (112.9%)

OPT-1001 : Iter 2: improved WNS 2429 TNS 0 NUM_FEPS 0 with 13 cells processed and 4384 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3661 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 634000, Over = 0
PHY-3001 : End spreading;  0.018442s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.7%)

PHY-3001 : Final: Len = 634000, Over = 0
PHY-3001 : End incremental legalization;  0.196745s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (150.9%)

OPT-1001 : Iter 3: improved WNS 2733 TNS 0 NUM_FEPS 0 with 15 cells processed and 5584 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3661 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3731 instances, 3621 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 640920, Over = 0
PHY-3001 : End spreading;  0.020761s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.3%)

PHY-3001 : Final: Len = 640920, Over = 0
PHY-3001 : End incremental legalization;  0.200793s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.2%)

OPT-1001 : Iter 4: improved WNS 3064 TNS 0 NUM_FEPS 0 with 17 cells processed and 7634 slack improved
OPT-1001 : End path based optimization;  20.187814s wall, 21.296875s user + 0.218750s system = 21.515625s CPU (106.6%)

OPT-1001 : End physical optimization;  24.028665s wall, 25.812500s user + 0.265625s system = 26.078125s CPU (108.5%)

RUN-1003 : finish command "place" in  65.104931s wall, 111.734375s user + 7.203125s system = 118.937500s CPU (182.7%)

RUN-1004 : used memory is 1282 MB, reserved memory is 1324 MB, peak memory is 1910 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6895   out of  19600   35.18%
#reg                     1772   out of  19600    9.04%
#le                      6924
  #lut only              5152   out of   6924   74.41%
  #reg only                29   out of   6924    0.42%
  #lut&reg               1743   out of   6924   25.17%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         F4        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        A14        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        D11        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         J3        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         N6        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         J6        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         H1        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         L7        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6924  |6739   |156    |1779   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3733 instances
RUN-1001 : 1810 mslices, 1811 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7930 nets
RUN-1001 : 3209 nets have 2 pins
RUN-1001 : 3318 nets have [3 - 5] pins
RUN-1001 : 816 nets have [6 - 10] pins
RUN-1001 : 306 nets have [11 - 20] pins
RUN-1001 : 278 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39943e+06, over cnt = 403(1%), over = 459, worst = 3
PHY-1002 : len = 1.40079e+06, over cnt = 252(0%), over = 282, worst = 3
PHY-1002 : len = 1.3945e+06, over cnt = 124(0%), over = 140, worst = 3
PHY-1002 : len = 1.37752e+06, over cnt = 36(0%), over = 40, worst = 3
PHY-1002 : len = 1.36934e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.191779s wall, 1.828125s user + 0.015625s system = 1.843750s CPU (154.7%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 57.50, top10 = 50.63, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 18 out of 7930 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 725 to 12
PHY-1001 : End pin swap;  0.405580s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.2%)

PHY-1001 : End global routing;  5.234353s wall, 5.890625s user + 0.031250s system = 5.921875s CPU (113.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 101368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.191334s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (114.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 114096, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.517257s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 114096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007558s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.18331e+06, over cnt = 845(0%), over = 852, worst = 2
PHY-1001 : End Routed; 33.354676s wall, 51.843750s user + 0.593750s system = 52.437500s CPU (157.2%)

PHY-1001 : Update timing.....
PHY-1001 : 2503/7684(32%) critical/total net(s), WNS -3.130ns, TNS -537.878ns, False end point 564.
PHY-1001 : End update timing;  2.043189s wall, 2.046875s user + 0.015625s system = 2.062500s CPU (100.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.1907e+06, over cnt = 334(0%), over = 340, worst = 2
PHY-1001 : End DR Iter 1; 2.079874s wall, 3.218750s user + 0.000000s system = 3.218750s CPU (154.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.1939e+06, over cnt = 65(0%), over = 65, worst = 1
PHY-1001 : End DR Iter 2; 1.065179s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (132.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.19475e+06, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 3; 0.310107s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (115.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.19518e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.162546s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.19522e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.19522e+06
PHY-1001 : End DR Iter 5; 0.099207s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (141.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  44.386365s wall, 64.359375s user + 0.765625s system = 65.125000s CPU (146.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  50.183027s wall, 70.843750s user + 0.796875s system = 71.640625s CPU (142.8%)

RUN-1004 : used memory is 1345 MB, reserved memory is 1423 MB, peak memory is 1910 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6895   out of  19600   35.18%
#reg                     1772   out of  19600    9.04%
#le                      6924
  #lut only              5152   out of   6924   74.41%
  #reg only                29   out of   6924    0.42%
  #lut&reg               1743   out of   6924   25.17%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         F4        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        A14        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        D11        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         J3        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         N6        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         J6        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         H1        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         L7        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6924  |6739   |156    |1779   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3143  
    #2         2       2089  
    #3         3       753   
    #4         4       475   
    #5        5-10     873   
    #6       11-50     506   
    #7       51-100     17   
  Average     3.77           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.376664s wall, 3.250000s user + 0.156250s system = 3.406250s CPU (100.9%)

RUN-1004 : used memory is 1345 MB, reserved memory is 1423 MB, peak memory is 1910 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 39092, tnet num: 7884, tinst num: 3731, tnode num: 44099, tedge num: 66160.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.249481s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (103.8%)

RUN-1004 : used memory is 1355 MB, reserved memory is 1431 MB, peak memory is 1910 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.483135s wall, 2.515625s user + 0.062500s system = 2.578125s CPU (103.8%)

RUN-1004 : used memory is 1687 MB, reserved memory is 1764 MB, peak memory is 1910 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3733
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7930, pip num: 94507
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3020 valid insts, and 251098 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  14.152233s wall, 92.812500s user + 0.328125s system = 93.140625s CPU (658.1%)

RUN-1004 : used memory is 1775 MB, reserved memory is 1854 MB, peak memory is 1910 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.766263s wall, 1.531250s user + 0.093750s system = 1.625000s CPU (92.0%)

RUN-1004 : used memory is 321 MB, reserved memory is 1943 MB, peak memory is 1910 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.150526s wall, 0.171875s user + 0.125000s system = 0.296875s CPU (4.2%)

RUN-1004 : used memory is 352 MB, reserved memory is 1975 MB, peak memory is 1910 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.411370s wall, 1.828125s user + 0.218750s system = 2.046875s CPU (21.7%)

RUN-1004 : used memory is 310 MB, reserved memory is 1933 MB, peak memory is 1910 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.515729s wall, 1.578125s user + 0.062500s system = 1.640625s CPU (108.2%)

RUN-1004 : used memory is 344 MB, reserved memory is 1967 MB, peak memory is 1910 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.130929s wall, 0.203125s user + 0.187500s system = 0.390625s CPU (5.5%)

RUN-1004 : used memory is 353 MB, reserved memory is 1976 MB, peak memory is 1910 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.132216s wall, 1.953125s user + 0.296875s system = 2.250000s CPU (24.6%)

RUN-1004 : used memory is 311 MB, reserved memory is 1934 MB, peak memory is 1910 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.460455s wall, 1.437500s user + 0.062500s system = 1.500000s CPU (102.7%)

RUN-1004 : used memory is 348 MB, reserved memory is 1968 MB, peak memory is 1910 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.210883s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (4.8%)

RUN-1004 : used memory is 356 MB, reserved memory is 1976 MB, peak memory is 1910 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.158611s wall, 1.859375s user + 0.140625s system = 2.000000s CPU (21.8%)

RUN-1004 : used memory is 314 MB, reserved memory is 1934 MB, peak memory is 1910 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-8007 ERROR: syntax error near 'input' in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(52)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(53)
HDL-8007 ERROR: syntax error near 'assign' in ../rtl/CortexM0_SoC.v(54)
HDL-8007 ERROR: Verilog 2000 keyword assign used in incorrect context in ../rtl/CortexM0_SoC.v(54)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-8007 ERROR: syntax error near 'input' in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(57)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(58)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(59)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(60)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(61)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(62)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(63)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(64)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(75)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(75)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(89)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(90)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(90)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(100)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(101)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(101)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(111)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(112)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(112)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(122)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(123)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(123)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(134)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(135)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(135)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(145)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(146)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(146)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(151)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(151)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(160)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(161)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(161)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(166)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(166)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(177)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(178)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(179)
HDL-8007 ERROR: syntax error near 'assign' in ../rtl/CortexM0_SoC.v(181)
HDL-8007 ERROR: Verilog 2000 keyword assign used in incorrect context in ../rtl/CortexM0_SoC.v(181)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(973)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(118)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(129)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(702)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(759)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(493)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(77)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.194796s wall, 3.218750s user + 0.078125s system = 3.296875s CPU (103.2%)

RUN-1004 : used memory is 756 MB, reserved memory is 1145 MB, peak memory is 1910 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(77)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24559/1942 useful/useless nets, 23174/751 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3429 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24309/57 useful/useless nets, 22970/351 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24305/1 useful/useless nets, 22966/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 454 instances.
SYN-1015 : Optimize round 1, 478 better
SYN-1014 : Optimize round 2
SYN-1032 : 368/44 useful/useless nets, 204/12 useful/useless insts
SYN-1015 : Optimize round 2, 147 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.566590s wall, 5.593750s user + 0.437500s system = 6.031250s CPU (108.3%)

RUN-1004 : used memory is 762 MB, reserved memory is 1152 MB, peak memory is 1910 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20806
  #and                   9883
  #nand                     0
  #or                    2115
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6517
  #bufif1                   3
  #MX21                   597
  #FADD                     0
  #DFF                   1618
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 142
#MACRO_MULT                 1
#MACRO_MUX                268

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19188  |1618   |182    |
|  Interconncet |AHBlite_Interconnect |170    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.504528s wall, 2.265625s user + 0.203125s system = 2.468750s CPU (98.6%)

RUN-1004 : used memory is 859 MB, reserved memory is 1163 MB, peak memory is 1910 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 67 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23108/34 useful/useless nets, 22184/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23567/176 useful/useless nets, 22643/156 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73068, tnet num: 23584, tinst num: 22645, tnode num: 100618, tedge num: 111975.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.094495s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (101.4%)

RUN-1004 : used memory is 964 MB, reserved memory is 1269 MB, peak memory is 1910 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 579 (3.21), #lev = 13 (4.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 581 (3.25), #lev = 12 (3.98)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1435 instances into 593 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.02), #lev = 5 (3.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.12), #lev = 5 (3.18)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 22486.87 sec
SYN-3001 : Mapper mapped 302 instances into 93 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5227 (3.90), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.20 sec, map = 22487.08 sec
SYN-3001 : Mapper mapped 18818 instances into 5227 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6269
  #lut4                  4093
  #lut5                  1818
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6269   out of  19600   31.98%
#reg                     1606   out of  19600    8.19%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5911   |358    |1617   |37     |3      |
|  Interconncet |AHBlite_Interconnect |93     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5227   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8909/0 useful/useless nets, 7997/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  20.976494s wall, 20.718750s user + 0.359375s system = 21.078125s CPU (100.5%)

RUN-1004 : used memory is 1026 MB, reserved memory is 1277 MB, peak memory is 1910 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.868746s wall, 2.765625s user + 0.125000s system = 2.890625s CPU (100.8%)

RUN-1004 : used memory is 1037 MB, reserved memory is 1286 MB, peak memory is 1910 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7777 instances
RUN-1001 : 5908 luts, 1606 seqs, 92 mslices, 57 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8251 nets
RUN-1001 : 4219 nets have 2 pins
RUN-1001 : 2928 nets have [3 - 5] pins
RUN-1001 : 691 nets have [6 - 10] pins
RUN-1001 : 221 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7775 instances, 5908 luts, 1606 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37723, tnet num: 8205, tinst num: 7775, tnode num: 42963, tedge num: 61211.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.092111s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (101.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.86896e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7775.
PHY-3001 : End clustering;  0.000054s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1244): len = 1.6016e+06, overlap = 90
PHY-3002 : Step(1245): len = 1.43115e+06, overlap = 90.0625
PHY-3002 : Step(1246): len = 1.33244e+06, overlap = 94
PHY-3002 : Step(1247): len = 1.24096e+06, overlap = 89.75
PHY-3002 : Step(1248): len = 1.22696e+06, overlap = 92.75
PHY-3002 : Step(1249): len = 1.21207e+06, overlap = 94.0313
PHY-3002 : Step(1250): len = 1.19811e+06, overlap = 99.1875
PHY-3002 : Step(1251): len = 1.09881e+06, overlap = 122.938
PHY-3002 : Step(1252): len = 986175, overlap = 148.156
PHY-3002 : Step(1253): len = 958638, overlap = 152.313
PHY-3002 : Step(1254): len = 939913, overlap = 155.75
PHY-3002 : Step(1255): len = 924359, overlap = 159.688
PHY-3002 : Step(1256): len = 908177, overlap = 162.625
PHY-3002 : Step(1257): len = 898298, overlap = 165.188
PHY-3002 : Step(1258): len = 888645, overlap = 167.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.36706e-05
PHY-3002 : Step(1259): len = 904066, overlap = 157.75
PHY-3002 : Step(1260): len = 899559, overlap = 157.594
PHY-3002 : Step(1261): len = 897102, overlap = 144.125
PHY-3002 : Step(1262): len = 892605, overlap = 132.719
PHY-3002 : Step(1263): len = 885073, overlap = 138.625
PHY-3002 : Step(1264): len = 875459, overlap = 133.5
PHY-3002 : Step(1265): len = 869867, overlap = 133.375
PHY-3002 : Step(1266): len = 864383, overlap = 128.438
PHY-3002 : Step(1267): len = 858041, overlap = 135.656
PHY-3002 : Step(1268): len = 852688, overlap = 140.344
PHY-3002 : Step(1269): len = 846951, overlap = 143.219
PHY-3002 : Step(1270): len = 840182, overlap = 140.656
PHY-3002 : Step(1271): len = 834659, overlap = 141.5
PHY-3002 : Step(1272): len = 829414, overlap = 141.125
PHY-3002 : Step(1273): len = 821966, overlap = 140.844
PHY-3002 : Step(1274): len = 815485, overlap = 135.031
PHY-3002 : Step(1275): len = 811230, overlap = 132.969
PHY-3002 : Step(1276): len = 805654, overlap = 130.563
PHY-3002 : Step(1277): len = 792926, overlap = 128.219
PHY-3002 : Step(1278): len = 786610, overlap = 130.188
PHY-3002 : Step(1279): len = 784044, overlap = 129.406
PHY-3002 : Step(1280): len = 770426, overlap = 123.219
PHY-3002 : Step(1281): len = 751869, overlap = 120.906
PHY-3002 : Step(1282): len = 747853, overlap = 120.469
PHY-3002 : Step(1283): len = 744598, overlap = 120.344
PHY-3002 : Step(1284): len = 707704, overlap = 141.031
PHY-3002 : Step(1285): len = 699460, overlap = 143.969
PHY-3002 : Step(1286): len = 696117, overlap = 137.594
PHY-3002 : Step(1287): len = 690515, overlap = 126.656
PHY-3002 : Step(1288): len = 686741, overlap = 128.031
PHY-3002 : Step(1289): len = 683250, overlap = 132.375
PHY-3002 : Step(1290): len = 677755, overlap = 133.625
PHY-3002 : Step(1291): len = 674238, overlap = 136.969
PHY-3002 : Step(1292): len = 668521, overlap = 136.125
PHY-3002 : Step(1293): len = 663532, overlap = 130.531
PHY-3002 : Step(1294): len = 660117, overlap = 132.781
PHY-3002 : Step(1295): len = 657553, overlap = 135.219
PHY-3002 : Step(1296): len = 649599, overlap = 136.281
PHY-3002 : Step(1297): len = 643017, overlap = 134.563
PHY-3002 : Step(1298): len = 640574, overlap = 130.594
PHY-3002 : Step(1299): len = 636580, overlap = 133.094
PHY-3002 : Step(1300): len = 629899, overlap = 135.281
PHY-3002 : Step(1301): len = 626998, overlap = 137.625
PHY-3002 : Step(1302): len = 624545, overlap = 139.219
PHY-3002 : Step(1303): len = 621519, overlap = 142.281
PHY-3002 : Step(1304): len = 617439, overlap = 139.625
PHY-3002 : Step(1305): len = 614198, overlap = 134.656
PHY-3002 : Step(1306): len = 610446, overlap = 130.281
PHY-3002 : Step(1307): len = 604065, overlap = 131.844
PHY-3002 : Step(1308): len = 600640, overlap = 130.344
PHY-3002 : Step(1309): len = 598544, overlap = 131.125
PHY-3002 : Step(1310): len = 592550, overlap = 134.969
PHY-3002 : Step(1311): len = 587687, overlap = 142.625
PHY-3002 : Step(1312): len = 584933, overlap = 143.063
PHY-3002 : Step(1313): len = 582860, overlap = 139
PHY-3002 : Step(1314): len = 578525, overlap = 144.75
PHY-3002 : Step(1315): len = 576102, overlap = 143.156
PHY-3002 : Step(1316): len = 571716, overlap = 148.844
PHY-3002 : Step(1317): len = 568859, overlap = 152.688
PHY-3002 : Step(1318): len = 565495, overlap = 156.625
PHY-3002 : Step(1319): len = 561945, overlap = 153.344
PHY-3002 : Step(1320): len = 557831, overlap = 153.531
PHY-3002 : Step(1321): len = 555823, overlap = 151.469
PHY-3002 : Step(1322): len = 548280, overlap = 153.969
PHY-3002 : Step(1323): len = 545487, overlap = 149.656
PHY-3002 : Step(1324): len = 543714, overlap = 150.5
PHY-3002 : Step(1325): len = 542215, overlap = 153.125
PHY-3002 : Step(1326): len = 540210, overlap = 150.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107341
PHY-3002 : Step(1327): len = 541505, overlap = 158.781
PHY-3002 : Step(1328): len = 544197, overlap = 154.375
PHY-3002 : Step(1329): len = 552140, overlap = 138.625
PHY-3002 : Step(1330): len = 554661, overlap = 134.469
PHY-3002 : Step(1331): len = 555932, overlap = 137.75
PHY-3002 : Step(1332): len = 557594, overlap = 135.688
PHY-3002 : Step(1333): len = 563773, overlap = 132.875
PHY-3002 : Step(1334): len = 564980, overlap = 130.156
PHY-3002 : Step(1335): len = 565934, overlap = 122.563
PHY-3002 : Step(1336): len = 568798, overlap = 114.719
PHY-3002 : Step(1337): len = 571372, overlap = 113.875
PHY-3002 : Step(1338): len = 570738, overlap = 111.781
PHY-3002 : Step(1339): len = 570665, overlap = 107.406
PHY-3002 : Step(1340): len = 571291, overlap = 107.406
PHY-3002 : Step(1341): len = 572329, overlap = 103.656
PHY-3002 : Step(1342): len = 572613, overlap = 99.4688
PHY-3002 : Step(1343): len = 572492, overlap = 96.5
PHY-3002 : Step(1344): len = 571722, overlap = 98.75
PHY-3002 : Step(1345): len = 570843, overlap = 103.875
PHY-3002 : Step(1346): len = 569821, overlap = 99.8438
PHY-3002 : Step(1347): len = 568400, overlap = 104.469
PHY-3002 : Step(1348): len = 567820, overlap = 104.094
PHY-3002 : Step(1349): len = 566562, overlap = 108.656
PHY-3002 : Step(1350): len = 565525, overlap = 103.813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000214683
PHY-3002 : Step(1351): len = 566758, overlap = 105.75
PHY-3002 : Step(1352): len = 571245, overlap = 94.9375
PHY-3002 : Step(1353): len = 577404, overlap = 91.7188
PHY-3002 : Step(1354): len = 579669, overlap = 88.1875
PHY-3002 : Step(1355): len = 583073, overlap = 101.438
PHY-3002 : Step(1356): len = 584751, overlap = 89.125
PHY-3002 : Step(1357): len = 586987, overlap = 89.6875
PHY-3002 : Step(1358): len = 588085, overlap = 84.1875
PHY-3002 : Step(1359): len = 589874, overlap = 86.9688
PHY-3002 : Step(1360): len = 591758, overlap = 92.3125
PHY-3002 : Step(1361): len = 592848, overlap = 85.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017889s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31898e+06, over cnt = 1842(5%), over = 2818, worst = 9
PHY-1002 : len = 1.32658e+06, over cnt = 1622(4%), over = 2257, worst = 9
PHY-1002 : len = 1.33834e+06, over cnt = 1191(3%), over = 1649, worst = 9
PHY-1002 : len = 1.36798e+06, over cnt = 711(2%), over = 971, worst = 9
PHY-1002 : len = 1.38978e+06, over cnt = 505(1%), over = 725, worst = 9
PHY-1001 : End global iterations;  1.361611s wall, 2.015625s user + 0.046875s system = 2.062500s CPU (151.5%)

PHY-1001 : Congestion index: top1 = 90.63, top5 = 81.88, top10 = 74.38, top15 = 67.50.
PHY-3001 : End congestion estimation;  1.977475s wall, 2.640625s user + 0.046875s system = 2.687500s CPU (135.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.529406s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (106.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.65327e-05
PHY-3002 : Step(1362): len = 562840, overlap = 66.3125
PHY-3002 : Step(1363): len = 527849, overlap = 91.8438
PHY-3002 : Step(1364): len = 506722, overlap = 105.25
PHY-3002 : Step(1365): len = 487942, overlap = 119.906
PHY-3002 : Step(1366): len = 471723, overlap = 133.25
PHY-3002 : Step(1367): len = 457115, overlap = 150.688
PHY-3002 : Step(1368): len = 438609, overlap = 172.375
PHY-3002 : Step(1369): len = 418706, overlap = 194.063
PHY-3002 : Step(1370): len = 406438, overlap = 208.719
PHY-3002 : Step(1371): len = 390497, overlap = 225.219
PHY-3002 : Step(1372): len = 375328, overlap = 239.125
PHY-3002 : Step(1373): len = 367121, overlap = 244.344
PHY-3002 : Step(1374): len = 357468, overlap = 251.688
PHY-3002 : Step(1375): len = 353407, overlap = 257.031
PHY-3002 : Step(1376): len = 350321, overlap = 247.219
PHY-3002 : Step(1377): len = 348719, overlap = 243.438
PHY-3002 : Step(1378): len = 349447, overlap = 229.781
PHY-3002 : Step(1379): len = 348760, overlap = 223.281
PHY-3002 : Step(1380): len = 348385, overlap = 219.406
PHY-3002 : Step(1381): len = 349532, overlap = 208
PHY-3002 : Step(1382): len = 349533, overlap = 204.188
PHY-3002 : Step(1383): len = 348405, overlap = 202.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.30654e-05
PHY-3002 : Step(1384): len = 358628, overlap = 186.438
PHY-3002 : Step(1385): len = 375467, overlap = 162.469
PHY-3002 : Step(1386): len = 384490, overlap = 150.094
PHY-3002 : Step(1387): len = 394782, overlap = 138.75
PHY-3002 : Step(1388): len = 397818, overlap = 133.594
PHY-3002 : Step(1389): len = 400898, overlap = 126.875
PHY-3002 : Step(1390): len = 402394, overlap = 120.438
PHY-3002 : Step(1391): len = 403224, overlap = 120.125
PHY-3002 : Step(1392): len = 402331, overlap = 116.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106131
PHY-3002 : Step(1393): len = 417801, overlap = 89.8125
PHY-3002 : Step(1394): len = 429212, overlap = 61.5625
PHY-3002 : Step(1395): len = 436022, overlap = 48.7813
PHY-3002 : Step(1396): len = 444139, overlap = 40.9375
PHY-3002 : Step(1397): len = 444727, overlap = 39.4063
PHY-3002 : Step(1398): len = 446017, overlap = 40.3438
PHY-3002 : Step(1399): len = 445567, overlap = 43.5938
PHY-3002 : Step(1400): len = 444693, overlap = 49.5625
PHY-3002 : Step(1401): len = 444073, overlap = 51.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000206358
PHY-3002 : Step(1402): len = 461230, overlap = 29.8438
PHY-3002 : Step(1403): len = 470933, overlap = 22.5625
PHY-3002 : Step(1404): len = 481109, overlap = 24.625
PHY-3002 : Step(1405): len = 489818, overlap = 22.1875
PHY-3002 : Step(1406): len = 497462, overlap = 18.375
PHY-3002 : Step(1407): len = 501231, overlap = 14.5
PHY-3002 : Step(1408): len = 503635, overlap = 12.4375
PHY-3002 : Step(1409): len = 503109, overlap = 9.25
PHY-3002 : Step(1410): len = 501828, overlap = 8.34375
PHY-3002 : Step(1411): len = 499967, overlap = 9.78125
PHY-3002 : Step(1412): len = 498604, overlap = 9.84375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000412715
PHY-3002 : Step(1413): len = 512538, overlap = 3.84375
PHY-3002 : Step(1414): len = 521529, overlap = 2.6875
PHY-3002 : Step(1415): len = 529540, overlap = 3.84375
PHY-3002 : Step(1416): len = 533654, overlap = 3.9375
PHY-3002 : Step(1417): len = 539078, overlap = 6.21875
PHY-3002 : Step(1418): len = 544650, overlap = 6.5625
PHY-3002 : Step(1419): len = 544042, overlap = 7.3125
PHY-3002 : Step(1420): len = 543587, overlap = 6.78125
PHY-3002 : Step(1421): len = 542573, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000825431
PHY-3002 : Step(1422): len = 552367, overlap = 6.03125
PHY-3002 : Step(1423): len = 561489, overlap = 3.625
PHY-3002 : Step(1424): len = 570595, overlap = 2.75
PHY-3002 : Step(1425): len = 579788, overlap = 3.46875
PHY-3002 : Step(1426): len = 583199, overlap = 2.34375
PHY-3002 : Step(1427): len = 583291, overlap = 2.34375
PHY-3002 : Step(1428): len = 582474, overlap = 1.40625
PHY-3002 : Step(1429): len = 581526, overlap = 1.375
PHY-3002 : Step(1430): len = 581009, overlap = 1.09375
PHY-3002 : Step(1431): len = 582908, overlap = 1.125
PHY-3002 : Step(1432): len = 583933, overlap = 0.46875
PHY-3002 : Step(1433): len = 582625, overlap = 1.1875
PHY-3002 : Step(1434): len = 580193, overlap = 1.90625
PHY-3002 : Step(1435): len = 578426, overlap = 1.96875
PHY-3002 : Step(1436): len = 577094, overlap = 1.46875
PHY-3002 : Step(1437): len = 576269, overlap = 1
PHY-3002 : Step(1438): len = 575450, overlap = 1.53125
PHY-3002 : Step(1439): len = 573907, overlap = 1.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00165086
PHY-3002 : Step(1440): len = 580609, overlap = 0.46875
PHY-3002 : Step(1441): len = 585670, overlap = 0
PHY-3002 : Step(1442): len = 588221, overlap = 0
PHY-3002 : Step(1443): len = 589310, overlap = 0.5
PHY-3002 : Step(1444): len = 590663, overlap = 0.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37168e+06, over cnt = 545(1%), over = 718, worst = 5
PHY-1002 : len = 1.3757e+06, over cnt = 303(0%), over = 383, worst = 4
PHY-1002 : len = 1.37688e+06, over cnt = 172(0%), over = 218, worst = 4
PHY-1002 : len = 1.37378e+06, over cnt = 107(0%), over = 137, worst = 4
PHY-1002 : len = 1.3708e+06, over cnt = 82(0%), over = 104, worst = 4
PHY-1001 : End global iterations;  1.015695s wall, 1.781250s user + 0.046875s system = 1.828125s CPU (180.0%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.00, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.618644s wall, 2.390625s user + 0.062500s system = 2.453125s CPU (151.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.482517s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (103.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00082365
PHY-3002 : Step(1445): len = 589124, overlap = 9.1875
PHY-3002 : Step(1446): len = 576561, overlap = 10.875
PHY-3002 : Step(1447): len = 566188, overlap = 8.15625
PHY-3002 : Step(1448): len = 555837, overlap = 9.8125
PHY-3002 : Step(1449): len = 547824, overlap = 11.1563
PHY-3002 : Step(1450): len = 539529, overlap = 9.4375
PHY-3002 : Step(1451): len = 533806, overlap = 11.8438
PHY-3002 : Step(1452): len = 530277, overlap = 8.78125
PHY-3002 : Step(1453): len = 523729, overlap = 11.4688
PHY-3002 : Step(1454): len = 518426, overlap = 11.4375
PHY-3002 : Step(1455): len = 515667, overlap = 9.625
PHY-3002 : Step(1456): len = 512128, overlap = 11.9063
PHY-3002 : Step(1457): len = 509828, overlap = 11.2188
PHY-3002 : Step(1458): len = 506536, overlap = 13.0938
PHY-3002 : Step(1459): len = 503661, overlap = 11.1563
PHY-3002 : Step(1460): len = 501678, overlap = 9.15625
PHY-3002 : Step(1461): len = 499959, overlap = 12.8125
PHY-3002 : Step(1462): len = 498499, overlap = 12.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0016473
PHY-3002 : Step(1463): len = 505738, overlap = 11.5938
PHY-3002 : Step(1464): len = 511175, overlap = 11.9063
PHY-3002 : Step(1465): len = 516651, overlap = 10.8438
PHY-3002 : Step(1466): len = 521857, overlap = 8.375
PHY-3002 : Step(1467): len = 525821, overlap = 7.28125
PHY-3002 : Step(1468): len = 527399, overlap = 7.875
PHY-3002 : Step(1469): len = 528609, overlap = 7.96875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0032946
PHY-3002 : Step(1470): len = 534310, overlap = 6.34375
PHY-3002 : Step(1471): len = 539780, overlap = 5.1875
PHY-3002 : Step(1472): len = 545577, overlap = 4.8125
PHY-3002 : Step(1473): len = 547959, overlap = 3.59375
PHY-3002 : Step(1474): len = 549421, overlap = 4.3125
PHY-3002 : Step(1475): len = 550917, overlap = 4.375
PHY-3002 : Step(1476): len = 551577, overlap = 3.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00613329
PHY-3002 : Step(1477): len = 553742, overlap = 4.09375
PHY-3002 : Step(1478): len = 555800, overlap = 3.5625
PHY-3002 : Step(1479): len = 559038, overlap = 2.84375
PHY-3002 : Step(1480): len = 562517, overlap = 1.78125
PHY-3002 : Step(1481): len = 565031, overlap = 2.0625
PHY-3002 : Step(1482): len = 568286, overlap = 0.78125
PHY-3002 : Step(1483): len = 570981, overlap = 1.8125
PHY-3002 : Step(1484): len = 571861, overlap = 1.28125
PHY-3002 : Step(1485): len = 573857, overlap = 1.90625
PHY-3002 : Step(1486): len = 574649, overlap = 2.46875
PHY-3002 : Step(1487): len = 574927, overlap = 2.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0122666
PHY-3002 : Step(1488): len = 576295, overlap = 2.59375
PHY-3002 : Step(1489): len = 578182, overlap = 2.53125
PHY-3002 : Step(1490): len = 579420, overlap = 1.75
PHY-3002 : Step(1491): len = 581904, overlap = 2.53125
PHY-3002 : Step(1492): len = 583124, overlap = 1.5
PHY-3002 : Step(1493): len = 584308, overlap = 2.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0198797
PHY-3002 : Step(1494): len = 584668, overlap = 2.1875
PHY-3002 : Step(1495): len = 587384, overlap = 2.0625
PHY-3002 : Step(1496): len = 589427, overlap = 1.21875
PHY-3002 : Step(1497): len = 590065, overlap = 2
PHY-3002 : Step(1498): len = 590637, overlap = 1.125
PHY-3002 : Step(1499): len = 591661, overlap = 1.71875
PHY-3002 : Step(1500): len = 592703, overlap = 1.71875
PHY-3002 : Step(1501): len = 593603, overlap = 1.625
PHY-3002 : Step(1502): len = 594319, overlap = 1.65625
PHY-3002 : Step(1503): len = 595684, overlap = 2.09375
PHY-3002 : Step(1504): len = 596689, overlap = 1.5
PHY-3002 : Step(1505): len = 597130, overlap = 2.78125
PHY-3002 : Step(1506): len = 597483, overlap = 2.40625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0325129
PHY-3002 : Step(1507): len = 597827, overlap = 2.65625
PHY-3002 : Step(1508): len = 599439, overlap = 1.4375
PHY-3002 : Step(1509): len = 600707, overlap = 2.4375
PHY-3002 : Step(1510): len = 600980, overlap = 1.375
PHY-3002 : Step(1511): len = 601524, overlap = 2.65625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 81.66 peak overflow 1.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43718e+06, over cnt = 350(0%), over = 471, worst = 8
PHY-1002 : len = 1.43848e+06, over cnt = 230(0%), over = 326, worst = 8
PHY-1002 : len = 1.43749e+06, over cnt = 150(0%), over = 234, worst = 8
PHY-1002 : len = 1.43707e+06, over cnt = 123(0%), over = 204, worst = 8
PHY-1002 : len = 1.43514e+06, over cnt = 96(0%), over = 167, worst = 8
PHY-1001 : End global iterations;  1.034396s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (172.2%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.00, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.630736s wall, 2.390625s user + 0.000000s system = 2.390625s CPU (146.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.486076s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (96.4%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7682 has valid locations, 164 needs to be replaced
PHY-3001 : design contains 7918 instances, 5928 luts, 1729 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 621148
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36778e+06, over cnt = 361(1%), over = 481, worst = 9
PHY-1002 : len = 1.36909e+06, over cnt = 234(0%), over = 329, worst = 8
PHY-1002 : len = 1.36904e+06, over cnt = 114(0%), over = 194, worst = 8
PHY-1002 : len = 1.36733e+06, over cnt = 69(0%), over = 144, worst = 8
PHY-1002 : len = 1.36557e+06, over cnt = 49(0%), over = 121, worst = 8
PHY-1001 : End global iterations;  1.051150s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (166.5%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.413587s wall, 3.093750s user + 0.015625s system = 3.109375s CPU (128.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.519976s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (105.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1512): len = 620374, overlap = 0
PHY-3002 : Step(1513): len = 620374, overlap = 0
PHY-3002 : Step(1514): len = 619895, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36587e+06, over cnt = 110(0%), over = 184, worst = 8
PHY-1002 : len = 1.36598e+06, over cnt = 81(0%), over = 154, worst = 8
PHY-1002 : len = 1.36575e+06, over cnt = 60(0%), over = 133, worst = 8
PHY-1002 : len = 1.36541e+06, over cnt = 45(0%), over = 117, worst = 8
PHY-1002 : len = 1.36542e+06, over cnt = 43(0%), over = 115, worst = 8
PHY-1001 : End global iterations;  0.651377s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (105.5%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.63, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.205361s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (102.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.547713s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0189273
PHY-3002 : Step(1515): len = 619788, overlap = 2.65625
PHY-3002 : Step(1516): len = 619788, overlap = 2.65625
PHY-3001 : Final: Len = 619788, Over = 2.65625
PHY-3001 : End incremental placement;  5.089681s wall, 5.890625s user + 0.078125s system = 5.968750s CPU (117.3%)

OPT-1001 : End high-fanout net optimization;  7.868531s wall, 9.515625s user + 0.078125s system = 9.593750s CPU (121.9%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36847e+06, over cnt = 377(1%), over = 517, worst = 9
PHY-1002 : len = 1.37018e+06, over cnt = 227(0%), over = 336, worst = 9
PHY-1002 : len = 1.36952e+06, over cnt = 126(0%), over = 221, worst = 9
PHY-1002 : len = 1.36781e+06, over cnt = 86(0%), over = 176, worst = 9
PHY-1002 : len = 1.36566e+06, over cnt = 66(0%), over = 149, worst = 9
PHY-1001 : End global iterations;  1.022139s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (177.3%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 45.63, top15 = 41.88.
OPT-1001 : End congestion update;  1.617170s wall, 2.406250s user + 0.015625s system = 2.421875s CPU (149.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.434339s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (104.3%)

OPT-1001 : Start: WNS 103 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1408 TNS 0 NUM_FEPS 0 with 12 cells processed and 6898 slack improved
OPT-1001 : Iter 2: improved WNS 1795 TNS 0 NUM_FEPS 0 with 20 cells processed and 9800 slack improved
OPT-1001 : Iter 3: improved WNS 2083 TNS 0 NUM_FEPS 0 with 15 cells processed and 7616 slack improved
OPT-1001 : Iter 4: improved WNS 2303 TNS 0 NUM_FEPS 0 with 21 cells processed and 7016 slack improved
OPT-1001 : Iter 5: improved WNS 2303 TNS 0 NUM_FEPS 0 with 14 cells processed and 4738 slack improved
OPT-1001 : Iter 6: improved WNS 2303 TNS 0 NUM_FEPS 0 with 7 cells processed and 2584 slack improved
OPT-1001 : End global optimization;  3.447295s wall, 4.250000s user + 0.031250s system = 4.281250s CPU (124.2%)

OPT-1001 : End physical optimization;  11.325105s wall, 13.765625s user + 0.109375s system = 13.875000s CPU (122.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5928 LUT to BLE ...
SYN-4008 : Packed 5928 LUT and 695 SEQ to BLE.
SYN-4003 : Packing 1034 remaining SEQ's ...
SYN-4005 : Packed 1008 SEQ with LUT/SLICE
SYN-4006 : 4229 single LUT's are left
SYN-4006 : 26 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5954/6218 primitive instances ...
PHY-3001 : End packing;  1.218506s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (101.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3731 instances
RUN-1001 : 1808 mslices, 1809 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7885 nets
RUN-1001 : 3178 nets have 2 pins
RUN-1001 : 3292 nets have [3 - 5] pins
RUN-1001 : 820 nets have [6 - 10] pins
RUN-1001 : 321 nets have [11 - 20] pins
RUN-1001 : 271 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 645053, Over = 26.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42278e+06, over cnt = 346(0%), over = 420, worst = 4
PHY-1002 : len = 1.42394e+06, over cnt = 229(0%), over = 276, worst = 4
PHY-1002 : len = 1.42343e+06, over cnt = 166(0%), over = 201, worst = 4
PHY-1002 : len = 1.41934e+06, over cnt = 102(0%), over = 129, worst = 4
PHY-1002 : len = 1.41586e+06, over cnt = 68(0%), over = 80, worst = 3
PHY-1001 : End global iterations;  1.053905s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (172.0%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.88, top10 = 46.88, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.992355s wall, 3.750000s user + 0.015625s system = 3.765625s CPU (125.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.524709s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000219717
PHY-3002 : Step(1517): len = 624670, overlap = 30.25
PHY-3002 : Step(1518): len = 612692, overlap = 29.5
PHY-3002 : Step(1519): len = 603930, overlap = 32.25
PHY-3002 : Step(1520): len = 595973, overlap = 38
PHY-3002 : Step(1521): len = 589497, overlap = 42.75
PHY-3002 : Step(1522): len = 582928, overlap = 44.5
PHY-3002 : Step(1523): len = 576854, overlap = 50
PHY-3002 : Step(1524): len = 572132, overlap = 52.75
PHY-3002 : Step(1525): len = 564727, overlap = 65.25
PHY-3002 : Step(1526): len = 560835, overlap = 66
PHY-3002 : Step(1527): len = 556799, overlap = 71.25
PHY-3002 : Step(1528): len = 552543, overlap = 71
PHY-3002 : Step(1529): len = 548693, overlap = 74
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000439435
PHY-3002 : Step(1530): len = 565911, overlap = 55.25
PHY-3002 : Step(1531): len = 568275, overlap = 52.5
PHY-3002 : Step(1532): len = 572549, overlap = 48.25
PHY-3002 : Step(1533): len = 577759, overlap = 44
PHY-3002 : Step(1534): len = 581380, overlap = 39.75
PHY-3002 : Step(1535): len = 585198, overlap = 37.5
PHY-3002 : Step(1536): len = 588202, overlap = 35.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000878869
PHY-3002 : Step(1537): len = 598484, overlap = 30.25
PHY-3002 : Step(1538): len = 602486, overlap = 28.75
PHY-3002 : Step(1539): len = 606989, overlap = 26.25
PHY-3002 : Step(1540): len = 612880, overlap = 21.5
PHY-3002 : Step(1541): len = 616179, overlap = 19.5
PHY-3002 : Step(1542): len = 618181, overlap = 17.25
PHY-3002 : Step(1543): len = 623795, overlap = 14
PHY-3002 : Step(1544): len = 624496, overlap = 15.25
PHY-3002 : Step(1545): len = 625570, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0016757
PHY-3002 : Step(1546): len = 632690, overlap = 13
PHY-3002 : Step(1547): len = 635282, overlap = 11.5
PHY-3002 : Step(1548): len = 638008, overlap = 12.25
PHY-3002 : Step(1549): len = 641947, overlap = 12.5
PHY-3002 : Step(1550): len = 645180, overlap = 11.75
PHY-3002 : Step(1551): len = 646358, overlap = 10.5
PHY-3002 : Step(1552): len = 647138, overlap = 9.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00305794
PHY-3002 : Step(1553): len = 650784, overlap = 8.25
PHY-3002 : Step(1554): len = 653519, overlap = 8.75
PHY-3002 : Step(1555): len = 656340, overlap = 9
PHY-3002 : Step(1556): len = 658490, overlap = 9
PHY-3002 : Step(1557): len = 660308, overlap = 9
PHY-3002 : Step(1558): len = 661876, overlap = 8.75
PHY-3002 : Step(1559): len = 663268, overlap = 8.25
PHY-3002 : Step(1560): len = 664528, overlap = 7.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00551821
PHY-3002 : Step(1561): len = 667176, overlap = 8
PHY-3002 : Step(1562): len = 669409, overlap = 8
PHY-3002 : Step(1563): len = 671419, overlap = 8.75
PHY-3002 : Step(1564): len = 672772, overlap = 8.5
PHY-3002 : Step(1565): len = 674036, overlap = 8
PHY-3002 : Step(1566): len = 675154, overlap = 8.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00892846
PHY-3002 : Step(1567): len = 676804, overlap = 6.75
PHY-3002 : Step(1568): len = 678654, overlap = 6.25
PHY-3002 : Step(1569): len = 680114, overlap = 6.75
PHY-3002 : Step(1570): len = 681235, overlap = 7.25
PHY-3002 : Step(1571): len = 682335, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.736576s wall, 2.000000s user + 1.609375s system = 3.609375s CPU (207.8%)

PHY-3001 : Trial Legalized: Len = 694410
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.55248e+06, over cnt = 310(0%), over = 341, worst = 3
PHY-1002 : len = 1.55312e+06, over cnt = 223(0%), over = 240, worst = 3
PHY-1002 : len = 1.55243e+06, over cnt = 141(0%), over = 156, worst = 3
PHY-1002 : len = 1.54814e+06, over cnt = 91(0%), over = 94, worst = 2
PHY-1002 : len = 1.54488e+06, over cnt = 54(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  1.236245s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (155.5%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.88, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.970409s wall, 2.656250s user + 0.031250s system = 2.687500s CPU (136.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.594528s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (107.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000548438
PHY-3002 : Step(1572): len = 664026, overlap = 7.25
PHY-3002 : Step(1573): len = 653723, overlap = 8.5
PHY-3002 : Step(1574): len = 642836, overlap = 9.5
PHY-3002 : Step(1575): len = 636017, overlap = 11.25
PHY-3002 : Step(1576): len = 630663, overlap = 13.75
PHY-3002 : Step(1577): len = 626354, overlap = 18.75
PHY-3002 : Step(1578): len = 621456, overlap = 25.25
PHY-3002 : Step(1579): len = 617820, overlap = 29.5
PHY-3002 : Step(1580): len = 614743, overlap = 30.75
PHY-3002 : Step(1581): len = 612697, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.073839s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.8%)

PHY-3001 : Legalized: Len = 620967, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025055s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.7%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 621039, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39301e+06, over cnt = 393(1%), over = 452, worst = 3
PHY-1002 : len = 1.39442e+06, over cnt = 275(0%), over = 307, worst = 3
PHY-1002 : len = 1.39259e+06, over cnt = 183(0%), over = 205, worst = 3
PHY-1002 : len = 1.38613e+06, over cnt = 113(0%), over = 123, worst = 2
PHY-1002 : len = 1.38154e+06, over cnt = 66(0%), over = 71, worst = 2
PHY-1001 : End global iterations;  1.236081s wall, 1.859375s user + 0.015625s system = 1.875000s CPU (151.7%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 56.88, top10 = 50.00, top15 = 46.25.
PHY-1001 : End incremental global routing;  2.032794s wall, 2.656250s user + 0.015625s system = 2.671875s CPU (131.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.803086s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (105.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.910173s wall, 4.562500s user + 0.031250s system = 4.593750s CPU (117.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39301e+06, over cnt = 393(1%), over = 452, worst = 3
PHY-1002 : len = 1.39442e+06, over cnt = 275(0%), over = 307, worst = 3
PHY-1002 : len = 1.39259e+06, over cnt = 183(0%), over = 205, worst = 3
PHY-1002 : len = 1.38613e+06, over cnt = 113(0%), over = 123, worst = 2
PHY-1002 : len = 1.38154e+06, over cnt = 66(0%), over = 71, worst = 2
PHY-1001 : End global iterations;  1.116957s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (172.1%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 56.88, top10 = 50.00, top15 = 46.25.
OPT-1001 : End congestion update;  1.778998s wall, 2.578125s user + 0.000000s system = 2.578125s CPU (144.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.438109s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.9%)

OPT-1001 : Start: WNS 1010 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 625601, Over = 0
PHY-3001 : End spreading;  0.018886s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.7%)

PHY-3001 : Final: Len = 625601, Over = 0
PHY-3001 : End incremental legalization;  0.193661s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (145.2%)

OPT-1001 : Iter 1: improved WNS 1963 TNS 0 NUM_FEPS 0 with 13 cells processed and 2779 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 633751, Over = 0
PHY-3001 : End spreading;  0.020152s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (155.1%)

PHY-3001 : Final: Len = 633751, Over = 0
PHY-3001 : End incremental legalization;  0.184322s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (110.2%)

OPT-1001 : Iter 2: improved WNS 2435 TNS 0 NUM_FEPS 0 with 24 cells processed and 7274 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 636951, Over = 0
PHY-3001 : End spreading;  0.018426s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.8%)

PHY-3001 : Final: Len = 636951, Over = 0
PHY-3001 : End incremental legalization;  0.189986s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.7%)

OPT-1001 : Iter 3: improved WNS 2782 TNS 0 NUM_FEPS 0 with 11 cells processed and 3436 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 641799, Over = 0
PHY-3001 : End spreading;  0.025966s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.2%)

PHY-3001 : Final: Len = 641799, Over = 0
PHY-3001 : End incremental legalization;  0.211166s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (133.2%)

OPT-1001 : Iter 4: improved WNS 3098 TNS 0 NUM_FEPS 0 with 15 cells processed and 2295 slack improved
OPT-1001 : End path based optimization;  8.714271s wall, 9.734375s user + 0.015625s system = 9.750000s CPU (111.9%)

OPT-1001 : End physical optimization;  12.630643s wall, 14.296875s user + 0.046875s system = 14.343750s CPU (113.6%)

RUN-1003 : finish command "place" in  60.552160s wall, 112.093750s user + 8.250000s system = 120.343750s CPU (198.7%)

RUN-1004 : used memory is 1114 MB, reserved memory is 1347 MB, peak memory is 1910 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6876   out of  19600   35.08%
#reg                     1729   out of  19600    8.82%
#le                      6902
  #lut only              5173   out of   6902   74.95%
  #reg only                26   out of   6902    0.38%
  #lut&reg               1703   out of   6902   24.67%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6902  |6739   |137    |1740   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3731 instances
RUN-1001 : 1808 mslices, 1809 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7885 nets
RUN-1001 : 3178 nets have 2 pins
RUN-1001 : 3292 nets have [3 - 5] pins
RUN-1001 : 820 nets have [6 - 10] pins
RUN-1001 : 321 nets have [11 - 20] pins
RUN-1001 : 271 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4295e+06, over cnt = 407(1%), over = 462, worst = 3
PHY-1002 : len = 1.43051e+06, over cnt = 283(0%), over = 315, worst = 2
PHY-1002 : len = 1.42368e+06, over cnt = 139(0%), over = 148, worst = 2
PHY-1002 : len = 1.40596e+06, over cnt = 42(0%), over = 44, worst = 2
PHY-1002 : len = 1.39241e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.063497s wall, 1.750000s user + 0.031250s system = 1.781250s CPU (167.5%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 57.50, top10 = 51.25, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 45 out of 7885 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 741 to 14
PHY-1001 : End pin swap;  0.395912s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (102.6%)

PHY-1001 : End global routing;  4.637463s wall, 5.343750s user + 0.078125s system = 5.421875s CPU (116.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 102104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.177897s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 120792, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.016479s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (101.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 120624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007076s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (220.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.19468e+06, over cnt = 906(0%), over = 915, worst = 2
PHY-1001 : End Routed; 31.202225s wall, 52.609375s user + 0.468750s system = 53.078125s CPU (170.1%)

PHY-1001 : Update timing.....
PHY-1001 : 2763/7653(36%) critical/total net(s), WNS -4.794ns, TNS -1437.619ns, False end point 669.
PHY-1001 : End update timing;  2.076675s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (101.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.20161e+06, over cnt = 402(0%), over = 406, worst = 2
PHY-1001 : End DR Iter 1; 2.233022s wall, 3.015625s user + 0.031250s system = 3.046875s CPU (136.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.20516e+06, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End DR Iter 2; 1.503643s wall, 1.750000s user + 0.031250s system = 1.781250s CPU (118.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.20598e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 3; 0.222038s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (105.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.20626e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.177038s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.20626e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.109821s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.20626e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.186321s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.6%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.20625e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.236998s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.20625e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.20625e+06
PHY-1001 : End LB Iter 2; 0.178211s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.4%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  44.629505s wall, 66.921875s user + 0.812500s system = 67.734375s CPU (151.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  49.713763s wall, 72.734375s user + 0.921875s system = 73.656250s CPU (148.2%)

RUN-1004 : used memory is 1300 MB, reserved memory is 1454 MB, peak memory is 1910 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6877   out of  19600   35.09%
#reg                     1729   out of  19600    8.82%
#le                      6903
  #lut only              5174   out of   6903   74.95%
  #reg only                26   out of   6903    0.38%
  #lut&reg               1703   out of   6903   24.67%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6903  |6740   |137    |1740   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3109  
    #2         2       2010  
    #3         3       797   
    #4         4       485   
    #5        5-10     879   
    #6       11-50     514   
    #7       51-100     15   
  Average     3.80           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.997990s wall, 3.750000s user + 0.265625s system = 4.015625s CPU (100.4%)

RUN-1004 : used memory is 1302 MB, reserved memory is 1454 MB, peak memory is 1910 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 39169, tnet num: 7839, tinst num: 3729, tnode num: 44234, tedge num: 66174.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.443144s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (102.9%)

RUN-1004 : used memory is 1305 MB, reserved memory is 1457 MB, peak memory is 1910 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.768594s wall, 2.718750s user + 0.140625s system = 2.859375s CPU (103.3%)

RUN-1004 : used memory is 1660 MB, reserved memory is 1820 MB, peak memory is 1910 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3731
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7885, pip num: 95517
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3036 valid insts, and 252676 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  14.594470s wall, 97.765625s user + 0.468750s system = 98.234375s CPU (673.1%)

RUN-1004 : used memory is 1767 MB, reserved memory is 1916 MB, peak memory is 1910 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.462132s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (101.5%)

RUN-1004 : used memory is 1871 MB, reserved memory is 2020 MB, peak memory is 1910 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.142978s wall, 0.109375s user + 0.093750s system = 0.203125s CPU (2.8%)

RUN-1004 : used memory is 1901 MB, reserved memory is 2051 MB, peak memory is 1910 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.085256s wall, 1.703125s user + 0.109375s system = 1.812500s CPU (19.9%)

RUN-1004 : used memory is 1859 MB, reserved memory is 2009 MB, peak memory is 1910 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.588054s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (103.3%)

RUN-1004 : used memory is 1618 MB, reserved memory is 2043 MB, peak memory is 1910 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.180801s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (2.4%)

RUN-1004 : used memory is 1627 MB, reserved memory is 2053 MB, peak memory is 1910 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.252484s wall, 1.859375s user + 0.125000s system = 1.984375s CPU (21.4%)

RUN-1004 : used memory is 1585 MB, reserved memory is 2011 MB, peak memory is 1910 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.475796s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (99.5%)

RUN-1004 : used memory is 1619 MB, reserved memory is 2044 MB, peak memory is 1910 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.123449s wall, 0.156250s user + 0.187500s system = 0.343750s CPU (4.8%)

RUN-1004 : used memory is 1629 MB, reserved memory is 2054 MB, peak memory is 1910 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.086186s wall, 1.734375s user + 0.203125s system = 1.937500s CPU (21.3%)

RUN-1004 : used memory is 1587 MB, reserved memory is 2012 MB, peak memory is 1910 MB
GUI-1001 : Download success!
