Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 24 17:23:50 2021
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_display_ctrl_control_sets_placed.rpt
| Design       : led_display_ctrl
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      5 |            1 |
|      8 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              36 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | tim[31]_i_2_n_0       |                  |                1 |              1 |
|  clk_IBUF_BUFG | count_down[3]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG | p_0_in[48]            |                  |                1 |              5 |
|  clk_IBUF_BUFG | led_display_u/cnt_0   | rst_IBUF         |                3 |              8 |
|  clk_IBUF_BUFG | tim[31]_i_2_n_0       | tim[31]_i_1_n_0  |                8 |             31 |
|  clk_IBUF_BUFG |                       | rst_IBUF         |               13 |             36 |
+----------------+-----------------------+------------------+------------------+----------------+


