--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml MB_demo.twx MB_demo.ncd -o MB_demo.twr MB_demo.pcf

Design file:              MB_demo.ncd
Physical constraint file: MB_demo.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X11Y28.D1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.084ns (data path - clock path skew + uncertainty)
  Source:               mis603_soc_u/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      3.049ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mis603_soc_u/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.AQ      Tcko                  0.430   mis603_soc_u/microblaze_0_debug_Debug_Rst
                                                       mis603_soc_u/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X11Y28.D1      net (fanout=1)        2.355   mis603_soc_u/microblaze_0_debug_Debug_Rst
    SLICE_X11Y28.CLK     Tas                   0.264   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (0.694ns logic, 2.355ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X11Y28.D2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.744ns (data path - clock path skew + uncertainty)
  Source:               mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.432 - 0.461)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en
                                                       mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X11Y28.D2      net (fanout=1)        1.919   mis603_soc_u/proc_sys_reset_0_MB_Reset
    SLICE_X11Y28.CLK     Tas                   0.264   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (0.694ns logic, 1.919ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X11Y28.D3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.417ns (data path - clock path skew + uncertainty)
  Source:               mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.309ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.194 - 0.200)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   mis603_soc_u/microblaze_0_dlmb_LMB_Rst
                                                       mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X11Y28.D3      net (fanout=2)        0.615   mis603_soc_u/microblaze_0_dlmb_LMB_Rst
    SLICE_X11Y28.CLK     Tas                   0.264   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.309ns (0.694ns logic, 0.615ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X11Y28.D3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.638ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      0.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.042 - 0.035)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.198   mis603_soc_u/microblaze_0_dlmb_LMB_Rst
                                                       mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X11Y28.D3      net (fanout=2)        0.292   mis603_soc_u/microblaze_0_dlmb_LMB_Rst
    SLICE_X11Y28.CLK     Tah         (-Th)    -0.155   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.353ns logic, 0.292ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X11Y28.D2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.363ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.364ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.132 - 0.131)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.198   mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en
                                                       mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X11Y28.D2      net (fanout=1)        1.011   mis603_soc_u/proc_sys_reset_0_MB_Reset
    SLICE_X11Y28.CLK     Tah         (-Th)    -0.155   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.364ns (0.353ns logic, 1.011ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X11Y28.D1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.653ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_u/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mis603_soc_u/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_u/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.AQ      Tcko                  0.198   mis603_soc_u/microblaze_0_debug_Debug_Rst
                                                       mis603_soc_u/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X11Y28.D1      net (fanout=1)        1.335   mis603_soc_u/microblaze_0_debug_Debug_Rst
    SLICE_X11Y28.CLK     Tah         (-Th)    -0.155   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.688ns (0.353ns logic, 1.335ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X0Y32.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.286ns (data path)
  Source:               CLK (PAD)
  Destination:          mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      6.286ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 1.557   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp113.IMUX
    BUFIO2_X1Y6.I        net (fanout=1)        0.676   CLK_IBUF
    BUFIO2_X1Y6.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.825   mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           1.214   mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.482   mis603_soc_u/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X0Y32.CLK      net (fanout=466)      1.133   mis603_soc_u/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      6.286ns (3.170ns logic, 3.116ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X0Y32.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.286ns (data path)
  Source:               CLK (PAD)
  Destination:          mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      6.286ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 1.557   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp113.IMUX
    BUFIO2_X1Y6.I        net (fanout=1)        0.676   CLK_IBUF
    BUFIO2_X1Y6.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.825   mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           1.214   mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.482   mis603_soc_u/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X0Y32.CLK      net (fanout=466)      1.133   mis603_soc_u/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      6.286ns (3.170ns logic, 3.116ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X0Y32.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.286ns (data path)
  Source:               CLK (PAD)
  Destination:          mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      6.286ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 1.557   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp113.IMUX
    BUFIO2_X1Y6.I        net (fanout=1)        0.676   CLK_IBUF
    BUFIO2_X1Y6.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.825   mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           1.214   mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.482   mis603_soc_u/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X0Y32.CLK      net (fanout=466)      1.133   mis603_soc_u/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      6.286ns (3.170ns logic, 3.116ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X0Y32.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.564ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.564ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.BQ       Tcko                  0.200   mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X0Y32.CX       net (fanout=1)        0.316   mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X0Y32.CLK      Tckdi       (-Th)    -0.048   mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.564ns (0.248ns logic, 0.316ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X0Y32.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.759ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.759ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.AQ       Tcko                  0.200   mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X0Y32.BX       net (fanout=1)        0.511   mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X0Y32.CLK      Tckdi       (-Th)    -0.048   mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.248ns logic, 0.511ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X0Y32.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.981ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      0.997ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.194 - 0.178)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y26.DQ       Tcko                  0.198   mis603_soc_u/proc_sys_reset_0_Interconnect_aresetn
                                                       mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X0Y27.D6       net (fanout=1)        0.115   mis603_soc_u/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X0Y27.D        Tilo                  0.142   mis603_soc_u/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       mis603_soc_u/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X0Y32.SR       net (fanout=1)        0.425   mis603_soc_u/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X0Y32.CLK      Tremck      (-Th)    -0.117   mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mis603_soc_u/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.457ns logic, 0.540ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X11Y26.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.569ns (data path - clock path skew + uncertainty)
  Source:               mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.444ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.307 - 0.330)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.DQ       Tcko                  0.476   mis603_soc_u/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X11Y26.SR      net (fanout=2)        0.589   mis603_soc_u/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X11Y26.CLK     Tsrck                 0.379   mis603_soc_u/microblaze_0_dlmb_LMB_Rst
                                                       mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (0.855ns logic, 0.589ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X11Y26.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.522ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      0.520ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.088 - 0.090)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.DQ       Tcko                  0.200   mis603_soc_u/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X11Y26.SR      net (fanout=2)        0.281   mis603_soc_u/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X11Y26.CLK     Tcksr       (-Th)    -0.039   mis603_soc_u/microblaze_0_dlmb_LMB_Rst
                                                       mis603_soc_u/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.239ns logic, 0.281ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X11Y36.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.382ns (data path - clock path skew + uncertainty)
  Source:               mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mis603_soc_u/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      2.248ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (0.517 - 0.549)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mis603_soc_u/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.DQ       Tcko                  0.476   mis603_soc_u/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X11Y36.SR      net (fanout=2)        1.335   mis603_soc_u/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X11Y36.CLK     Tsrck                 0.437   mis603_soc_u/microblaze_0_ilmb_LMB_Rst
                                                       mis603_soc_u/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (0.913ns logic, 1.335ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X11Y36.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.943ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mis603_soc_u/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      0.948ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.158 - 0.153)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mis603_soc_u/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.DQ       Tcko                  0.200   mis603_soc_u/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mis603_soc_u/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X11Y36.SR      net (fanout=2)        0.705   mis603_soc_u/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X11Y36.CLK     Tcksr       (-Th)    -0.043   mis603_soc_u/microblaze_0_ilmb_LMB_Rst
                                                       mis603_soc_u/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.243ns logic, 0.705ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Logical resource: mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: mis603_soc_u/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: mis603_soc_u/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mis603_soc_u_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD   
      TIMEGRP         
"mis603_soc_u_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"         
TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 184576 paths analyzed, 6157 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.739ns.
--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit (SLICE_X13Y61.CE), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.615ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.515 - 0.537)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.525   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<28>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28
    SLICE_X16Y35.C1      net (fanout=1)        2.193   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<28>
    SLICE_X16Y35.COUT    Topcyc                0.325   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<1>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X16Y36.COUT    Tbyp                  0.091   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X16Y37.BMUX    Tcinb                 0.239   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X26Y35.A2      net (fanout=1)        1.372   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X26Y35.BMUX    Topab                 0.590   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<8>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<2>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X13Y61.CE      net (fanout=73)       3.909   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X13Y61.CLK     Tceck                 0.365   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit
    -------------------------------------------------  ---------------------------
    Total                                      9.615ns (2.135ns logic, 7.480ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21 (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.608ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.515 - 0.543)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21 to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.DQ      Tcko                  0.525   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<21>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21
    SLICE_X16Y35.D1      net (fanout=1)        2.221   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<21>
    SLICE_X16Y35.COUT    Topcyd                0.290   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<2>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X16Y36.COUT    Tbyp                  0.091   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X16Y37.BMUX    Tcinb                 0.239   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X26Y35.A2      net (fanout=1)        1.372   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X26Y35.BMUX    Topab                 0.590   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<8>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<2>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X13Y61.CE      net (fanout=73)       3.909   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X13Y61.CLK     Tceck                 0.365   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit
    -------------------------------------------------  ---------------------------
    Total                                      9.608ns (2.100ns logic, 7.508ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6 (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.487ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.428 - 0.443)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6 to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.DQ      Tcko                  0.476   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<6>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6
    SLICE_X16Y36.B2      net (fanout=1)        2.085   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<6>
    SLICE_X16Y36.COUT    Topcyb                0.448   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<4>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X16Y37.BMUX    Tcinb                 0.239   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X26Y35.A2      net (fanout=1)        1.372   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X26Y35.BMUX    Topab                 0.590   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<8>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<2>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X13Y61.CE      net (fanout=73)       3.909   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X13Y61.CLK     Tceck                 0.365   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit
    -------------------------------------------------  ---------------------------
    Total                                      9.487ns (2.118ns logic, 7.369ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18 (SLICE_X13Y46.CE), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.169ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.516 - 0.537)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.525   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<28>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28
    SLICE_X16Y35.C1      net (fanout=1)        2.193   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<28>
    SLICE_X16Y35.COUT    Topcyc                0.325   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<1>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X16Y36.COUT    Tbyp                  0.091   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X16Y37.BMUX    Tcinb                 0.239   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X26Y35.A2      net (fanout=1)        1.372   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X26Y35.BMUX    Topab                 0.590   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<8>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<2>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y41.D4      net (fanout=73)       1.273   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y41.D       Tilo                  0.235   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg1
    SLICE_X13Y46.CE      net (fanout=7)        1.912   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg
    SLICE_X13Y46.CLK     Tceck                 0.408   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i<19>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18
    -------------------------------------------------  ---------------------------
    Total                                      9.169ns (2.413ns logic, 6.756ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21 (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.162ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.516 - 0.543)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21 to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.DQ      Tcko                  0.525   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<21>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21
    SLICE_X16Y35.D1      net (fanout=1)        2.221   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<21>
    SLICE_X16Y35.COUT    Topcyd                0.290   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<2>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X16Y36.COUT    Tbyp                  0.091   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X16Y37.BMUX    Tcinb                 0.239   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X26Y35.A2      net (fanout=1)        1.372   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X26Y35.BMUX    Topab                 0.590   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<8>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<2>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y41.D4      net (fanout=73)       1.273   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y41.D       Tilo                  0.235   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg1
    SLICE_X13Y46.CE      net (fanout=7)        1.912   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg
    SLICE_X13Y46.CLK     Tceck                 0.408   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i<19>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18
    -------------------------------------------------  ---------------------------
    Total                                      9.162ns (2.378ns logic, 6.784ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6 (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.041ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.309 - 0.316)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6 to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.DQ      Tcko                  0.476   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<6>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6
    SLICE_X16Y36.B2      net (fanout=1)        2.085   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<6>
    SLICE_X16Y36.COUT    Topcyb                0.448   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<4>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X16Y37.BMUX    Tcinb                 0.239   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X26Y35.A2      net (fanout=1)        1.372   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X26Y35.BMUX    Topab                 0.590   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<8>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<2>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y41.D4      net (fanout=73)       1.273   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y41.D       Tilo                  0.235   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg1
    SLICE_X13Y46.CE      net (fanout=7)        1.912   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg
    SLICE_X13Y46.CLK     Tceck                 0.408   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i<19>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18
    -------------------------------------------------  ---------------------------
    Total                                      9.041ns (2.396ns logic, 6.645ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17 (SLICE_X13Y46.CE), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.151ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.516 - 0.537)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.525   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<28>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28
    SLICE_X16Y35.C1      net (fanout=1)        2.193   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<28>
    SLICE_X16Y35.COUT    Topcyc                0.325   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<1>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X16Y36.COUT    Tbyp                  0.091   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X16Y37.BMUX    Tcinb                 0.239   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X26Y35.A2      net (fanout=1)        1.372   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X26Y35.BMUX    Topab                 0.590   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<8>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<2>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y41.D4      net (fanout=73)       1.273   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y41.D       Tilo                  0.235   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg1
    SLICE_X13Y46.CE      net (fanout=7)        1.912   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg
    SLICE_X13Y46.CLK     Tceck                 0.390   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i<19>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17
    -------------------------------------------------  ---------------------------
    Total                                      9.151ns (2.395ns logic, 6.756ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21 (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.144ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.516 - 0.543)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21 to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.DQ      Tcko                  0.525   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<21>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21
    SLICE_X16Y35.D1      net (fanout=1)        2.221   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<21>
    SLICE_X16Y35.COUT    Topcyd                0.290   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<2>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X16Y36.COUT    Tbyp                  0.091   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X16Y37.BMUX    Tcinb                 0.239   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X26Y35.A2      net (fanout=1)        1.372   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X26Y35.BMUX    Topab                 0.590   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<8>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<2>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y41.D4      net (fanout=73)       1.273   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y41.D       Tilo                  0.235   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg1
    SLICE_X13Y46.CE      net (fanout=7)        1.912   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg
    SLICE_X13Y46.CLK     Tceck                 0.390   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i<19>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17
    -------------------------------------------------  ---------------------------
    Total                                      9.144ns (2.360ns logic, 6.784ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6 (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.023ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.309 - 0.316)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6 to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.DQ      Tcko                  0.476   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<6>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6
    SLICE_X16Y36.B2      net (fanout=1)        2.085   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<6>
    SLICE_X16Y36.COUT    Topcyb                0.448   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<4>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X16Y37.BMUX    Tcinb                 0.239   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X26Y35.A2      net (fanout=1)        1.372   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X26Y35.BMUX    Topab                 0.590   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<8>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<2>1
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y41.D4      net (fanout=73)       1.273   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y41.D       Tilo                  0.235   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg1
    SLICE_X13Y46.CE      net (fanout=7)        1.912   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg
    SLICE_X13Y46.CLK     Tceck                 0.390   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i<19>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17
    -------------------------------------------------  ---------------------------
    Total                                      9.023ns (2.378ns logic, 6.645ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mis603_soc_u_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        "mis603_soc_u_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE (SLICE_X21Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mis603_soc_u/debug_module/debug_module/MDM_Core_I1/clear_Ext_BRK (FF)
  Destination:          mis603_soc_u/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.033 - 0.036)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_u/debug_module/debug_module/MDM_Core_I1/clear_Ext_BRK to mis603_soc_u/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.DQ      Tcko                  0.200   mis603_soc_u/debug_module/debug_module/MDM_Core_I1/clear_Ext_BRK
                                                       mis603_soc_u/debug_module/debug_module/MDM_Core_I1/clear_Ext_BRK
    SLICE_X21Y54.SR      net (fanout=1)        0.216   mis603_soc_u/debug_module/debug_module/MDM_Core_I1/clear_Ext_BRK
    SLICE_X21Y54.CLK     Tcksr       (-Th)     0.138   mis603_soc_u/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_fifo_wen
                                                       mis603_soc_u/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.062ns logic, 0.216ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_16_0 (SLICE_X30Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_16 (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_16_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.045 - 0.044)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_16 to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_16_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.DQ      Tcko                  0.198   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<16>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_16
    SLICE_X30Y46.DX      net (fanout=4)        0.225   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<16>
    SLICE_X30Y46.CLK     Tdh         (-Th)     0.100   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.srl16<17>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_16_0
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.098ns logic, 0.225ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0 (SLICE_X30Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_28 (FF)
  Destination:          mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.113 - 0.112)
  Source Clock:         mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_u/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_28 to mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y42.AQ      Tcko                  0.200   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<31>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_28
    SLICE_X30Y42.BX      net (fanout=4)        0.236   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<28>
    SLICE_X30Y42.CLK     Tdh         (-Th)     0.080   mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.srl16<25>
                                                       mis603_soc_u/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.120ns logic, 0.236ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mis603_soc_u_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        "mis603_soc_u_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mis603_soc_u/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Logical resource: mis603_soc_u/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: mis603_soc_u/clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mis603_soc_u/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Logical resource: mis603_soc_u/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: mis603_soc_u/clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mis603_soc_u/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Logical resource: mis603_soc_u/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: mis603_soc_u/clk_100_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|     19.478ns|            0|            0|            0|       184576|
| TS_mis603_soc_u_clock_generato|     10.000ns|      9.739ns|          N/A|            0|            0|       184576|            0|
| r_0_clock_generator_0_SIG_PLL0|             |             |             |             |             |             |             |
| _CLKOUT0                      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.739|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 184589 paths, 0 nets, and 8105 connections

Design statistics:
   Minimum period:   9.739ns{1}   (Maximum frequency: 102.680MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 20 13:44:06 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 256 MB



