
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fallocate_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012b8 <.init>:
  4012b8:	stp	x29, x30, [sp, #-16]!
  4012bc:	mov	x29, sp
  4012c0:	bl	4016c0 <ferror@plt+0x60>
  4012c4:	ldp	x29, x30, [sp], #16
  4012c8:	ret

Disassembly of section .plt:

00000000004012d0 <memcpy@plt-0x20>:
  4012d0:	stp	x16, x30, [sp, #-16]!
  4012d4:	adrp	x16, 414000 <ferror@plt+0x129a0>
  4012d8:	ldr	x17, [x16, #4088]
  4012dc:	add	x16, x16, #0xff8
  4012e0:	br	x17
  4012e4:	nop
  4012e8:	nop
  4012ec:	nop

00000000004012f0 <memcpy@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4012f4:	ldr	x17, [x16]
  4012f8:	add	x16, x16, #0x0
  4012fc:	br	x17

0000000000401300 <_exit@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401304:	ldr	x17, [x16, #8]
  401308:	add	x16, x16, #0x8
  40130c:	br	x17

0000000000401310 <strtoul@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401314:	ldr	x17, [x16, #16]
  401318:	add	x16, x16, #0x10
  40131c:	br	x17

0000000000401320 <strlen@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401324:	ldr	x17, [x16, #24]
  401328:	add	x16, x16, #0x18
  40132c:	br	x17

0000000000401330 <fputs@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401334:	ldr	x17, [x16, #32]
  401338:	add	x16, x16, #0x20
  40133c:	br	x17

0000000000401340 <exit@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401344:	ldr	x17, [x16, #40]
  401348:	add	x16, x16, #0x28
  40134c:	br	x17

0000000000401350 <dup@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401354:	ldr	x17, [x16, #48]
  401358:	add	x16, x16, #0x30
  40135c:	br	x17

0000000000401360 <posix_fallocate@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401364:	ldr	x17, [x16, #56]
  401368:	add	x16, x16, #0x38
  40136c:	br	x17

0000000000401370 <strtoimax@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401374:	ldr	x17, [x16, #64]
  401378:	add	x16, x16, #0x40
  40137c:	br	x17

0000000000401380 <strtod@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401384:	ldr	x17, [x16, #72]
  401388:	add	x16, x16, #0x48
  40138c:	br	x17

0000000000401390 <__cxa_atexit@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401394:	ldr	x17, [x16, #80]
  401398:	add	x16, x16, #0x50
  40139c:	br	x17

00000000004013a0 <fputc@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013a4:	ldr	x17, [x16, #88]
  4013a8:	add	x16, x16, #0x58
  4013ac:	br	x17

00000000004013b0 <lseek@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013b4:	ldr	x17, [x16, #96]
  4013b8:	add	x16, x16, #0x60
  4013bc:	br	x17

00000000004013c0 <snprintf@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013c4:	ldr	x17, [x16, #104]
  4013c8:	add	x16, x16, #0x68
  4013cc:	br	x17

00000000004013d0 <localeconv@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013d4:	ldr	x17, [x16, #112]
  4013d8:	add	x16, x16, #0x70
  4013dc:	br	x17

00000000004013e0 <fileno@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013e4:	ldr	x17, [x16, #120]
  4013e8:	add	x16, x16, #0x78
  4013ec:	br	x17

00000000004013f0 <fsync@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013f4:	ldr	x17, [x16, #128]
  4013f8:	add	x16, x16, #0x80
  4013fc:	br	x17

0000000000401400 <malloc@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401404:	ldr	x17, [x16, #136]
  401408:	add	x16, x16, #0x88
  40140c:	br	x17

0000000000401410 <open@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401414:	ldr	x17, [x16, #144]
  401418:	add	x16, x16, #0x90
  40141c:	br	x17

0000000000401420 <strncmp@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401424:	ldr	x17, [x16, #152]
  401428:	add	x16, x16, #0x98
  40142c:	br	x17

0000000000401430 <bindtextdomain@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401434:	ldr	x17, [x16, #160]
  401438:	add	x16, x16, #0xa0
  40143c:	br	x17

0000000000401440 <__libc_start_main@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401444:	ldr	x17, [x16, #168]
  401448:	add	x16, x16, #0xa8
  40144c:	br	x17

0000000000401450 <fgetc@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401454:	ldr	x17, [x16, #176]
  401458:	add	x16, x16, #0xb0
  40145c:	br	x17

0000000000401460 <getpagesize@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401464:	ldr	x17, [x16, #184]
  401468:	add	x16, x16, #0xb8
  40146c:	br	x17

0000000000401470 <strdup@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401474:	ldr	x17, [x16, #192]
  401478:	add	x16, x16, #0xc0
  40147c:	br	x17

0000000000401480 <close@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401484:	ldr	x17, [x16, #200]
  401488:	add	x16, x16, #0xc8
  40148c:	br	x17

0000000000401490 <__gmon_start__@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401494:	ldr	x17, [x16, #208]
  401498:	add	x16, x16, #0xd0
  40149c:	br	x17

00000000004014a0 <strtoumax@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014a4:	ldr	x17, [x16, #216]
  4014a8:	add	x16, x16, #0xd8
  4014ac:	br	x17

00000000004014b0 <abort@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014b4:	ldr	x17, [x16, #224]
  4014b8:	add	x16, x16, #0xe0
  4014bc:	br	x17

00000000004014c0 <posix_fadvise@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014c4:	ldr	x17, [x16, #232]
  4014c8:	add	x16, x16, #0xe8
  4014cc:	br	x17

00000000004014d0 <textdomain@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014d4:	ldr	x17, [x16, #240]
  4014d8:	add	x16, x16, #0xf0
  4014dc:	br	x17

00000000004014e0 <getopt_long@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014e4:	ldr	x17, [x16, #248]
  4014e8:	add	x16, x16, #0xf8
  4014ec:	br	x17

00000000004014f0 <strcmp@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014f4:	ldr	x17, [x16, #256]
  4014f8:	add	x16, x16, #0x100
  4014fc:	br	x17

0000000000401500 <warn@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401504:	ldr	x17, [x16, #264]
  401508:	add	x16, x16, #0x108
  40150c:	br	x17

0000000000401510 <__ctype_b_loc@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401514:	ldr	x17, [x16, #272]
  401518:	add	x16, x16, #0x110
  40151c:	br	x17

0000000000401520 <strtol@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401524:	ldr	x17, [x16, #280]
  401528:	add	x16, x16, #0x118
  40152c:	br	x17

0000000000401530 <free@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401534:	ldr	x17, [x16, #288]
  401538:	add	x16, x16, #0x120
  40153c:	br	x17

0000000000401540 <vasprintf@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401544:	ldr	x17, [x16, #296]
  401548:	add	x16, x16, #0x128
  40154c:	br	x17

0000000000401550 <strndup@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401554:	ldr	x17, [x16, #304]
  401558:	add	x16, x16, #0x130
  40155c:	br	x17

0000000000401560 <strspn@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401564:	ldr	x17, [x16, #312]
  401568:	add	x16, x16, #0x138
  40156c:	br	x17

0000000000401570 <strchr@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401574:	ldr	x17, [x16, #320]
  401578:	add	x16, x16, #0x140
  40157c:	br	x17

0000000000401580 <pread@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401584:	ldr	x17, [x16, #328]
  401588:	add	x16, x16, #0x148
  40158c:	br	x17

0000000000401590 <fflush@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401594:	ldr	x17, [x16, #336]
  401598:	add	x16, x16, #0x150
  40159c:	br	x17

00000000004015a0 <warnx@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015a4:	ldr	x17, [x16, #344]
  4015a8:	add	x16, x16, #0x158
  4015ac:	br	x17

00000000004015b0 <memchr@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015b4:	ldr	x17, [x16, #352]
  4015b8:	add	x16, x16, #0x160
  4015bc:	br	x17

00000000004015c0 <__fxstat@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015c4:	ldr	x17, [x16, #360]
  4015c8:	add	x16, x16, #0x168
  4015cc:	br	x17

00000000004015d0 <dcgettext@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015d4:	ldr	x17, [x16, #368]
  4015d8:	add	x16, x16, #0x170
  4015dc:	br	x17

00000000004015e0 <errx@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015e4:	ldr	x17, [x16, #376]
  4015e8:	add	x16, x16, #0x178
  4015ec:	br	x17

00000000004015f0 <fallocate@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015f4:	ldr	x17, [x16, #384]
  4015f8:	add	x16, x16, #0x180
  4015fc:	br	x17

0000000000401600 <strcspn@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401604:	ldr	x17, [x16, #392]
  401608:	add	x16, x16, #0x188
  40160c:	br	x17

0000000000401610 <printf@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401614:	ldr	x17, [x16, #400]
  401618:	add	x16, x16, #0x190
  40161c:	br	x17

0000000000401620 <__errno_location@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401624:	ldr	x17, [x16, #408]
  401628:	add	x16, x16, #0x198
  40162c:	br	x17

0000000000401630 <fprintf@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401634:	ldr	x17, [x16, #416]
  401638:	add	x16, x16, #0x1a0
  40163c:	br	x17

0000000000401640 <err@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401644:	ldr	x17, [x16, #424]
  401648:	add	x16, x16, #0x1a8
  40164c:	br	x17

0000000000401650 <setlocale@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401654:	ldr	x17, [x16, #432]
  401658:	add	x16, x16, #0x1b0
  40165c:	br	x17

0000000000401660 <ferror@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401664:	ldr	x17, [x16, #440]
  401668:	add	x16, x16, #0x1b8
  40166c:	br	x17

Disassembly of section .text:

0000000000401670 <.text>:
  401670:	mov	x29, #0x0                   	// #0
  401674:	mov	x30, #0x0                   	// #0
  401678:	mov	x5, x0
  40167c:	ldr	x1, [sp]
  401680:	add	x2, sp, #0x8
  401684:	mov	x6, sp
  401688:	movz	x0, #0x0, lsl #48
  40168c:	movk	x0, #0x0, lsl #32
  401690:	movk	x0, #0x40, lsl #16
  401694:	movk	x0, #0x17c0
  401698:	movz	x3, #0x0, lsl #48
  40169c:	movk	x3, #0x0, lsl #32
  4016a0:	movk	x3, #0x40, lsl #16
  4016a4:	movk	x3, #0x3e48
  4016a8:	movz	x4, #0x0, lsl #48
  4016ac:	movk	x4, #0x0, lsl #32
  4016b0:	movk	x4, #0x40, lsl #16
  4016b4:	movk	x4, #0x3ec8
  4016b8:	bl	401440 <__libc_start_main@plt>
  4016bc:	bl	4014b0 <abort@plt>
  4016c0:	adrp	x0, 414000 <ferror@plt+0x129a0>
  4016c4:	ldr	x0, [x0, #4064]
  4016c8:	cbz	x0, 4016d0 <ferror@plt+0x70>
  4016cc:	b	401490 <__gmon_start__@plt>
  4016d0:	ret
  4016d4:	adrp	x0, 415000 <ferror@plt+0x139a0>
  4016d8:	add	x0, x0, #0x1d8
  4016dc:	adrp	x1, 415000 <ferror@plt+0x139a0>
  4016e0:	add	x1, x1, #0x1d8
  4016e4:	cmp	x0, x1
  4016e8:	b.eq	40171c <ferror@plt+0xbc>  // b.none
  4016ec:	stp	x29, x30, [sp, #-32]!
  4016f0:	mov	x29, sp
  4016f4:	adrp	x0, 403000 <ferror@plt+0x19a0>
  4016f8:	ldr	x0, [x0, #3848]
  4016fc:	str	x0, [sp, #24]
  401700:	mov	x1, x0
  401704:	cbz	x1, 401714 <ferror@plt+0xb4>
  401708:	adrp	x0, 415000 <ferror@plt+0x139a0>
  40170c:	add	x0, x0, #0x1d8
  401710:	blr	x1
  401714:	ldp	x29, x30, [sp], #32
  401718:	ret
  40171c:	ret
  401720:	adrp	x0, 415000 <ferror@plt+0x139a0>
  401724:	add	x0, x0, #0x1d8
  401728:	adrp	x1, 415000 <ferror@plt+0x139a0>
  40172c:	add	x1, x1, #0x1d8
  401730:	sub	x0, x0, x1
  401734:	lsr	x1, x0, #63
  401738:	add	x0, x1, x0, asr #3
  40173c:	cmp	xzr, x0, asr #1
  401740:	b.eq	401778 <ferror@plt+0x118>  // b.none
  401744:	stp	x29, x30, [sp, #-32]!
  401748:	mov	x29, sp
  40174c:	asr	x1, x0, #1
  401750:	adrp	x0, 403000 <ferror@plt+0x19a0>
  401754:	ldr	x0, [x0, #3856]
  401758:	str	x0, [sp, #24]
  40175c:	mov	x2, x0
  401760:	cbz	x2, 401770 <ferror@plt+0x110>
  401764:	adrp	x0, 415000 <ferror@plt+0x139a0>
  401768:	add	x0, x0, #0x1d8
  40176c:	blr	x2
  401770:	ldp	x29, x30, [sp], #32
  401774:	ret
  401778:	ret
  40177c:	adrp	x0, 415000 <ferror@plt+0x139a0>
  401780:	ldrb	w0, [x0, #512]
  401784:	cbnz	w0, 4017a8 <ferror@plt+0x148>
  401788:	stp	x29, x30, [sp, #-16]!
  40178c:	mov	x29, sp
  401790:	bl	4016d4 <ferror@plt+0x74>
  401794:	adrp	x0, 415000 <ferror@plt+0x139a0>
  401798:	mov	w1, #0x1                   	// #1
  40179c:	strb	w1, [x0, #512]
  4017a0:	ldp	x29, x30, [sp], #16
  4017a4:	ret
  4017a8:	ret
  4017ac:	stp	x29, x30, [sp, #-16]!
  4017b0:	mov	x29, sp
  4017b4:	bl	401720 <ferror@plt+0xc0>
  4017b8:	ldp	x29, x30, [sp], #16
  4017bc:	ret
  4017c0:	sub	sp, sp, #0x80
  4017c4:	stp	x24, x23, [sp, #80]
  4017c8:	mov	x23, x1
  4017cc:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4017d0:	stp	x22, x21, [sp, #96]
  4017d4:	mov	w22, w0
  4017d8:	add	x1, x1, #0x632
  4017dc:	mov	w0, #0x6                   	// #6
  4017e0:	stp	x29, x30, [sp, #32]
  4017e4:	stp	x28, x27, [sp, #48]
  4017e8:	stp	x26, x25, [sp, #64]
  4017ec:	stp	x20, x19, [sp, #112]
  4017f0:	add	x29, sp, #0x20
  4017f4:	stp	xzr, xzr, [sp, #16]
  4017f8:	bl	401650 <setlocale@plt>
  4017fc:	adrp	x19, 404000 <ferror@plt+0x29a0>
  401800:	add	x19, x19, #0x242
  401804:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401808:	add	x1, x1, #0x24d
  40180c:	mov	x0, x19
  401810:	bl	401430 <bindtextdomain@plt>
  401814:	mov	x0, x19
  401818:	bl	4014d0 <textdomain@plt>
  40181c:	bl	401b2c <ferror@plt+0x4cc>
  401820:	adrp	x2, 404000 <ferror@plt+0x29a0>
  401824:	adrp	x3, 403000 <ferror@plt+0x19a0>
  401828:	add	x2, x2, #0x25f
  40182c:	add	x3, x3, #0xf40
  401830:	mov	w0, w22
  401834:	mov	x1, x23
  401838:	mov	x4, xzr
  40183c:	bl	4014e0 <getopt_long@plt>
  401840:	cmn	w0, #0x1
  401844:	b.eq	401940 <ferror@plt+0x2e0>  // b.none
  401848:	adrp	x28, 403000 <ferror@plt+0x19a0>
  40184c:	adrp	x24, 404000 <ferror@plt+0x29a0>
  401850:	adrp	x25, 403000 <ferror@plt+0x19a0>
  401854:	mov	w26, w0
  401858:	mov	w27, wzr
  40185c:	mov	w21, wzr
  401860:	mov	x20, #0xfffffffffffffffe    	// #-2
  401864:	add	x28, x28, #0xf18
  401868:	add	x24, x24, #0x25f
  40186c:	add	x25, x25, #0xf40
  401870:	str	xzr, [sp, #8]
  401874:	str	wzr, [sp, #4]
  401878:	b	4018ac <ferror@plt+0x24c>
  40187c:	orr	w21, w21, #0x10
  401880:	mov	w19, w27
  401884:	mov	w0, w22
  401888:	mov	x1, x23
  40188c:	mov	x2, x24
  401890:	mov	x3, x25
  401894:	mov	x4, xzr
  401898:	bl	4014e0 <getopt_long@plt>
  40189c:	mov	w26, w0
  4018a0:	cmn	w0, #0x1
  4018a4:	mov	w27, w19
  4018a8:	b.eq	401954 <ferror@plt+0x2f4>  // b.none
  4018ac:	add	x1, sp, #0x10
  4018b0:	mov	w0, w26
  4018b4:	bl	401b48 <ferror@plt+0x4e8>
  4018b8:	sub	w8, w26, #0x56
  4018bc:	cmp	w8, #0x24
  4018c0:	b.hi	401a4c <ferror@plt+0x3ec>  // b.pmore
  4018c4:	adr	x9, 40187c <ferror@plt+0x21c>
  4018c8:	ldrb	w10, [x28, x8]
  4018cc:	add	x9, x9, x10, lsl #2
  4018d0:	mov	w19, #0x1                   	// #1
  4018d4:	br	x9
  4018d8:	orr	w21, w21, #0x8
  4018dc:	b	401880 <ferror@plt+0x220>
  4018e0:	adrp	x9, 415000 <ferror@plt+0x139a0>
  4018e4:	ldr	w8, [x9, #520]
  4018e8:	add	w8, w8, #0x1
  4018ec:	str	w8, [x9, #520]
  4018f0:	b	401880 <ferror@plt+0x220>
  4018f4:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4018f8:	ldr	x0, [x8, #480]
  4018fc:	bl	401c98 <ferror@plt+0x638>
  401900:	str	x0, [sp, #8]
  401904:	b	401880 <ferror@plt+0x220>
  401908:	orr	w21, w21, #0x3
  40190c:	b	401880 <ferror@plt+0x220>
  401910:	mov	w8, #0x1                   	// #1
  401914:	str	w8, [sp, #4]
  401918:	b	401880 <ferror@plt+0x220>
  40191c:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401920:	ldr	x0, [x8, #480]
  401924:	bl	401c98 <ferror@plt+0x638>
  401928:	mov	x20, x0
  40192c:	b	401880 <ferror@plt+0x220>
  401930:	orr	w21, w21, #0x20
  401934:	b	401880 <ferror@plt+0x220>
  401938:	orr	w21, w21, #0x1
  40193c:	b	401880 <ferror@plt+0x220>
  401940:	mov	w21, wzr
  401944:	mov	w19, wzr
  401948:	str	wzr, [sp, #4]
  40194c:	str	xzr, [sp, #8]
  401950:	mov	x20, #0xfffffffffffffffe    	// #-2
  401954:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401958:	ldrsw	x9, [x8, #488]
  40195c:	cmp	w9, w22
  401960:	b.eq	401ab8 <ferror@plt+0x458>  // b.none
  401964:	add	w10, w9, #0x1
  401968:	str	w10, [x8, #488]
  40196c:	ldr	x8, [x23, x9, lsl #3]
  401970:	ldr	x24, [sp, #8]
  401974:	adrp	x23, 415000 <ferror@plt+0x139a0>
  401978:	cmp	w10, w22
  40197c:	str	x8, [x23, #528]
  401980:	b.ne	401ac4 <ferror@plt+0x464>  // b.any
  401984:	cmn	x20, #0x2
  401988:	cbz	w19, 4019d8 <ferror@plt+0x378>
  40198c:	csel	x20, xzr, x20, eq  // eq = none
  401990:	tbnz	x20, #63, 4019e4 <ferror@plt+0x384>
  401994:	tbnz	x24, #63, 401ad0 <ferror@plt+0x470>
  401998:	ldr	x0, [x23, #528]
  40199c:	orr	w8, w21, w19
  4019a0:	cmp	w8, #0x0
  4019a4:	mov	w8, #0x2                   	// #2
  4019a8:	mov	w9, #0x42                  	// #66
  4019ac:	csel	w1, w9, w8, eq  // eq = none
  4019b0:	mov	w2, #0x1b6                 	// #438
  4019b4:	bl	401410 <open@plt>
  4019b8:	tbnz	w0, #31, 401adc <ferror@plt+0x47c>
  4019bc:	mov	w22, w0
  4019c0:	cbz	w19, 4019f0 <ferror@plt+0x390>
  4019c4:	mov	w0, w22
  4019c8:	mov	x1, x24
  4019cc:	mov	x2, x20
  4019d0:	bl	401efc <ferror@plt+0x89c>
  4019d4:	b	401a20 <ferror@plt+0x3c0>
  4019d8:	b.eq	401b0c <ferror@plt+0x4ac>  // b.none
  4019dc:	cmp	x20, #0x0
  4019e0:	b.gt	401994 <ferror@plt+0x334>
  4019e4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4019e8:	add	x1, x1, #0x2e8
  4019ec:	b	401b14 <ferror@plt+0x4b4>
  4019f0:	ldr	w8, [sp, #4]
  4019f4:	cbz	w8, 401a0c <ferror@plt+0x3ac>
  4019f8:	mov	w0, w22
  4019fc:	mov	x1, x24
  401a00:	mov	x2, x20
  401a04:	bl	402214 <ferror@plt+0xbb4>
  401a08:	b	401a20 <ferror@plt+0x3c0>
  401a0c:	mov	w0, w22
  401a10:	mov	w1, w21
  401a14:	mov	x2, x24
  401a18:	mov	x3, x20
  401a1c:	bl	40224c <ferror@plt+0xbec>
  401a20:	mov	w0, w22
  401a24:	bl	4022c4 <ferror@plt+0xc64>
  401a28:	cbnz	w0, 401ae8 <ferror@plt+0x488>
  401a2c:	ldp	x20, x19, [sp, #112]
  401a30:	ldp	x22, x21, [sp, #96]
  401a34:	ldp	x24, x23, [sp, #80]
  401a38:	ldp	x26, x25, [sp, #64]
  401a3c:	ldp	x28, x27, [sp, #48]
  401a40:	ldp	x29, x30, [sp, #32]
  401a44:	add	sp, sp, #0x80
  401a48:	ret
  401a4c:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401a50:	ldr	x19, [x8, #472]
  401a54:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401a58:	add	x1, x1, #0x28c
  401a5c:	mov	w2, #0x5                   	// #5
  401a60:	mov	x0, xzr
  401a64:	bl	4015d0 <dcgettext@plt>
  401a68:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401a6c:	ldr	x2, [x8, #504]
  401a70:	mov	x1, x0
  401a74:	mov	x0, x19
  401a78:	bl	401630 <fprintf@plt>
  401a7c:	mov	w0, #0x1                   	// #1
  401a80:	bl	401340 <exit@plt>
  401a84:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401a88:	add	x1, x1, #0x26e
  401a8c:	mov	w2, #0x5                   	// #5
  401a90:	mov	x0, xzr
  401a94:	bl	4015d0 <dcgettext@plt>
  401a98:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401a9c:	ldr	x1, [x8, #504]
  401aa0:	adrp	x2, 404000 <ferror@plt+0x29a0>
  401aa4:	add	x2, x2, #0x27a
  401aa8:	bl	401610 <printf@plt>
  401aac:	mov	w0, wzr
  401ab0:	bl	401340 <exit@plt>
  401ab4:	bl	401cc4 <ferror@plt+0x664>
  401ab8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401abc:	add	x1, x1, #0x2b3
  401ac0:	b	401b14 <ferror@plt+0x4b4>
  401ac4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401ac8:	add	x1, x1, #0x2c9
  401acc:	b	401b14 <ferror@plt+0x4b4>
  401ad0:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401ad4:	add	x1, x1, #0x324
  401ad8:	b	401b14 <ferror@plt+0x4b4>
  401adc:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401ae0:	add	x1, x1, #0x343
  401ae4:	b	401af0 <ferror@plt+0x490>
  401ae8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401aec:	add	x1, x1, #0x352
  401af0:	mov	w2, #0x5                   	// #5
  401af4:	mov	x0, xzr
  401af8:	bl	4015d0 <dcgettext@plt>
  401afc:	ldr	x2, [x23, #528]
  401b00:	mov	x1, x0
  401b04:	mov	w0, #0x1                   	// #1
  401b08:	bl	401640 <err@plt>
  401b0c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401b10:	add	x1, x1, #0x307
  401b14:	mov	w2, #0x5                   	// #5
  401b18:	mov	x0, xzr
  401b1c:	bl	4015d0 <dcgettext@plt>
  401b20:	mov	x1, x0
  401b24:	mov	w0, #0x1                   	// #1
  401b28:	bl	4015e0 <errx@plt>
  401b2c:	stp	x29, x30, [sp, #-16]!
  401b30:	adrp	x0, 402000 <ferror@plt+0x9a0>
  401b34:	add	x0, x0, #0x2fc
  401b38:	mov	x29, sp
  401b3c:	bl	403ed0 <ferror@plt+0x2870>
  401b40:	ldp	x29, x30, [sp], #16
  401b44:	ret
  401b48:	stp	x29, x30, [sp, #-64]!
  401b4c:	cmp	w0, #0x63
  401b50:	stp	x24, x23, [sp, #16]
  401b54:	stp	x22, x21, [sp, #32]
  401b58:	stp	x20, x19, [sp, #48]
  401b5c:	mov	x29, sp
  401b60:	b.ge	401b78 <ferror@plt+0x518>  // b.tcont
  401b64:	ldp	x20, x19, [sp, #48]
  401b68:	ldp	x22, x21, [sp, #32]
  401b6c:	ldp	x24, x23, [sp, #16]
  401b70:	ldp	x29, x30, [sp], #64
  401b74:	ret
  401b78:	adrp	x20, 404000 <ferror@plt+0x29a0>
  401b7c:	mov	x8, xzr
  401b80:	add	x20, x20, #0xe0
  401b84:	ldr	w9, [x20]
  401b88:	cbz	w9, 401bc8 <ferror@plt+0x568>
  401b8c:	cmp	w9, w0
  401b90:	b.gt	401bc8 <ferror@plt+0x568>
  401b94:	mov	w10, #0x4                   	// #4
  401b98:	cmp	w9, w0
  401b9c:	b.eq	401bb8 <ferror@plt+0x558>  // b.none
  401ba0:	ldr	w9, [x20, x10]
  401ba4:	cbz	w9, 401bc8 <ferror@plt+0x568>
  401ba8:	cmp	w9, w0
  401bac:	add	x10, x10, #0x4
  401bb0:	b.le	401b98 <ferror@plt+0x538>
  401bb4:	b	401bc8 <ferror@plt+0x568>
  401bb8:	ldr	w9, [x1, x8, lsl #2]
  401bbc:	cbz	w9, 401be0 <ferror@plt+0x580>
  401bc0:	cmp	w9, w0
  401bc4:	b.ne	401bf0 <ferror@plt+0x590>  // b.any
  401bc8:	ldr	w9, [x20, #64]!
  401bcc:	cbz	w9, 401b64 <ferror@plt+0x504>
  401bd0:	cmp	w9, w0
  401bd4:	add	x8, x8, #0x1
  401bd8:	b.le	401b84 <ferror@plt+0x524>
  401bdc:	b	401b64 <ferror@plt+0x504>
  401be0:	str	w0, [x1, x8, lsl #2]
  401be4:	ldr	w9, [x20, #64]!
  401be8:	cbnz	w9, 401bd0 <ferror@plt+0x570>
  401bec:	b	401b64 <ferror@plt+0x504>
  401bf0:	adrp	x22, 415000 <ferror@plt+0x139a0>
  401bf4:	ldr	x19, [x22, #472]
  401bf8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401bfc:	add	x1, x1, #0x36f
  401c00:	mov	w2, #0x5                   	// #5
  401c04:	mov	x0, xzr
  401c08:	bl	4015d0 <dcgettext@plt>
  401c0c:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401c10:	ldr	x2, [x8, #504]
  401c14:	mov	x1, x0
  401c18:	mov	x0, x19
  401c1c:	bl	401630 <fprintf@plt>
  401c20:	adrp	x19, 404000 <ferror@plt+0x29a0>
  401c24:	adrp	x23, 404000 <ferror@plt+0x29a0>
  401c28:	mov	x24, xzr
  401c2c:	add	x19, x19, #0x397
  401c30:	add	x23, x23, #0x391
  401c34:	ldr	w21, [x20, x24]
  401c38:	cbz	w21, 401c84 <ferror@plt+0x624>
  401c3c:	mov	w0, w21
  401c40:	bl	4023e4 <ferror@plt+0xd84>
  401c44:	cbnz	x0, 401c68 <ferror@plt+0x608>
  401c48:	mov	w0, w21
  401c4c:	bl	402420 <ferror@plt+0xdc0>
  401c50:	cbz	w0, 401c78 <ferror@plt+0x618>
  401c54:	ldr	x0, [x22, #472]
  401c58:	mov	x1, x19
  401c5c:	mov	w2, w21
  401c60:	bl	401630 <fprintf@plt>
  401c64:	b	401c78 <ferror@plt+0x618>
  401c68:	mov	x2, x0
  401c6c:	ldr	x0, [x22, #472]
  401c70:	mov	x1, x23
  401c74:	bl	401630 <fprintf@plt>
  401c78:	add	x24, x24, #0x4
  401c7c:	cmp	x24, #0x3c
  401c80:	b.ne	401c34 <ferror@plt+0x5d4>  // b.any
  401c84:	ldr	x1, [x22, #472]
  401c88:	mov	w0, #0xa                   	// #10
  401c8c:	bl	4013a0 <fputc@plt>
  401c90:	mov	w0, #0x1                   	// #1
  401c94:	bl	401340 <exit@plt>
  401c98:	sub	sp, sp, #0x20
  401c9c:	add	x1, sp, #0x8
  401ca0:	stp	x29, x30, [sp, #16]
  401ca4:	add	x29, sp, #0x10
  401ca8:	bl	4028c0 <ferror@plt+0x1260>
  401cac:	ldr	x8, [sp, #8]
  401cb0:	ldp	x29, x30, [sp, #16]
  401cb4:	cmp	w0, #0x0
  401cb8:	csinv	x0, x8, xzr, eq  // eq = none
  401cbc:	add	sp, sp, #0x20
  401cc0:	ret
  401cc4:	stp	x29, x30, [sp, #-32]!
  401cc8:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401ccc:	str	x19, [sp, #16]
  401cd0:	ldr	x19, [x8, #496]
  401cd4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401cd8:	add	x1, x1, #0x39c
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	mov	x0, xzr
  401ce4:	mov	x29, sp
  401ce8:	bl	4015d0 <dcgettext@plt>
  401cec:	mov	x1, x19
  401cf0:	bl	401330 <fputs@plt>
  401cf4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401cf8:	add	x1, x1, #0x3a5
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	mov	x0, xzr
  401d04:	bl	4015d0 <dcgettext@plt>
  401d08:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401d0c:	ldr	x2, [x8, #504]
  401d10:	mov	x1, x0
  401d14:	mov	x0, x19
  401d18:	bl	401630 <fprintf@plt>
  401d1c:	mov	w0, #0xa                   	// #10
  401d20:	mov	x1, x19
  401d24:	bl	4013a0 <fputc@plt>
  401d28:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401d2c:	add	x1, x1, #0x3bf
  401d30:	mov	w2, #0x5                   	// #5
  401d34:	mov	x0, xzr
  401d38:	bl	4015d0 <dcgettext@plt>
  401d3c:	mov	x1, x19
  401d40:	bl	401330 <fputs@plt>
  401d44:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401d48:	add	x1, x1, #0x3f7
  401d4c:	mov	w2, #0x5                   	// #5
  401d50:	mov	x0, xzr
  401d54:	bl	4015d0 <dcgettext@plt>
  401d58:	mov	x1, x19
  401d5c:	bl	401330 <fputs@plt>
  401d60:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401d64:	add	x1, x1, #0x402
  401d68:	mov	w2, #0x5                   	// #5
  401d6c:	mov	x0, xzr
  401d70:	bl	4015d0 <dcgettext@plt>
  401d74:	mov	x1, x19
  401d78:	bl	401330 <fputs@plt>
  401d7c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401d80:	add	x1, x1, #0x436
  401d84:	mov	w2, #0x5                   	// #5
  401d88:	mov	x0, xzr
  401d8c:	bl	4015d0 <dcgettext@plt>
  401d90:	mov	x1, x19
  401d94:	bl	401330 <fputs@plt>
  401d98:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401d9c:	add	x1, x1, #0x472
  401da0:	mov	w2, #0x5                   	// #5
  401da4:	mov	x0, xzr
  401da8:	bl	4015d0 <dcgettext@plt>
  401dac:	mov	x1, x19
  401db0:	bl	401330 <fputs@plt>
  401db4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401db8:	add	x1, x1, #0x4b8
  401dbc:	mov	w2, #0x5                   	// #5
  401dc0:	mov	x0, xzr
  401dc4:	bl	4015d0 <dcgettext@plt>
  401dc8:	mov	x1, x19
  401dcc:	bl	401330 <fputs@plt>
  401dd0:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401dd4:	add	x1, x1, #0x4f5
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	mov	x0, xzr
  401de0:	bl	4015d0 <dcgettext@plt>
  401de4:	mov	x1, x19
  401de8:	bl	401330 <fputs@plt>
  401dec:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401df0:	add	x1, x1, #0x533
  401df4:	mov	w2, #0x5                   	// #5
  401df8:	mov	x0, xzr
  401dfc:	bl	4015d0 <dcgettext@plt>
  401e00:	mov	x1, x19
  401e04:	bl	401330 <fputs@plt>
  401e08:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401e0c:	add	x1, x1, #0x570
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	mov	x0, xzr
  401e18:	bl	4015d0 <dcgettext@plt>
  401e1c:	mov	x1, x19
  401e20:	bl	401330 <fputs@plt>
  401e24:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401e28:	add	x1, x1, #0x5b0
  401e2c:	mov	w2, #0x5                   	// #5
  401e30:	mov	x0, xzr
  401e34:	bl	4015d0 <dcgettext@plt>
  401e38:	mov	x1, x19
  401e3c:	bl	401330 <fputs@plt>
  401e40:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401e44:	add	x1, x1, #0x5ed
  401e48:	mov	w2, #0x5                   	// #5
  401e4c:	mov	x0, xzr
  401e50:	bl	4015d0 <dcgettext@plt>
  401e54:	mov	x1, x19
  401e58:	bl	401330 <fputs@plt>
  401e5c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401e60:	add	x1, x1, #0x633
  401e64:	mov	w2, #0x5                   	// #5
  401e68:	mov	x0, xzr
  401e6c:	bl	4015d0 <dcgettext@plt>
  401e70:	mov	x1, x19
  401e74:	bl	401330 <fputs@plt>
  401e78:	mov	w0, #0xa                   	// #10
  401e7c:	mov	x1, x19
  401e80:	bl	4013a0 <fputc@plt>
  401e84:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401e88:	add	x1, x1, #0x674
  401e8c:	mov	w2, #0x5                   	// #5
  401e90:	mov	x0, xzr
  401e94:	bl	4015d0 <dcgettext@plt>
  401e98:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401e9c:	mov	x19, x0
  401ea0:	add	x1, x1, #0x695
  401ea4:	mov	w2, #0x5                   	// #5
  401ea8:	mov	x0, xzr
  401eac:	bl	4015d0 <dcgettext@plt>
  401eb0:	mov	x4, x0
  401eb4:	adrp	x0, 404000 <ferror@plt+0x29a0>
  401eb8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401ebc:	adrp	x3, 404000 <ferror@plt+0x29a0>
  401ec0:	add	x0, x0, #0x657
  401ec4:	add	x1, x1, #0x668
  401ec8:	add	x3, x3, #0x686
  401ecc:	mov	x2, x19
  401ed0:	bl	401610 <printf@plt>
  401ed4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401ed8:	add	x1, x1, #0x6a5
  401edc:	mov	w2, #0x5                   	// #5
  401ee0:	mov	x0, xzr
  401ee4:	bl	4015d0 <dcgettext@plt>
  401ee8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401eec:	add	x1, x1, #0x6c0
  401ef0:	bl	401610 <printf@plt>
  401ef4:	mov	w0, wzr
  401ef8:	bl	401340 <exit@plt>
  401efc:	sub	sp, sp, #0x100
  401f00:	add	x8, x2, x1
  401f04:	cmp	x2, #0x0
  401f08:	stp	x29, x30, [sp, #160]
  401f0c:	stp	x28, x27, [sp, #176]
  401f10:	stp	x26, x25, [sp, #192]
  401f14:	stp	x24, x23, [sp, #208]
  401f18:	stp	x22, x21, [sp, #224]
  401f1c:	stp	x20, x19, [sp, #240]
  401f20:	add	x29, sp, #0xa0
  401f24:	mov	x19, x1
  401f28:	mov	w20, w0
  401f2c:	csel	x27, xzr, x8, eq  // eq = none
  401f30:	bl	401460 <getpagesize@plt>
  401f34:	mov	w21, w0
  401f38:	add	x1, sp, #0x20
  401f3c:	mov	w0, w20
  401f40:	bl	403ee0 <ferror@plt+0x2880>
  401f44:	cbnz	w0, 4021fc <ferror@plt+0xb9c>
  401f48:	ldrsw	x23, [sp, #88]
  401f4c:	mov	w0, w20
  401f50:	mov	x1, x19
  401f54:	mov	w2, wzr
  401f58:	bl	4013b0 <lseek@plt>
  401f5c:	tbnz	x0, #63, 402208 <ferror@plt+0xba8>
  401f60:	lsl	w8, w21, #8
  401f64:	add	x0, x23, #0x8
  401f68:	sxtw	x22, w8
  401f6c:	str	x23, [sp, #24]
  401f70:	bl	402430 <ferror@plt+0xdd0>
  401f74:	cmp	x27, #0x0
  401f78:	cset	w8, eq  // eq = none
  401f7c:	mov	x23, x0
  401f80:	mov	x25, xzr
  401f84:	mov	x24, xzr
  401f88:	eor	w8, w8, #0x1
  401f8c:	mov	x28, x19
  401f90:	str	xzr, [sp, #16]
  401f94:	str	w8, [sp, #12]
  401f98:	str	x27, [sp]
  401f9c:	b	401fa8 <ferror@plt+0x948>
  401fa0:	mov	w8, wzr
  401fa4:	tbz	w8, #0, 40214c <ferror@plt+0xaec>
  401fa8:	cbz	x27, 401fb4 <ferror@plt+0x954>
  401fac:	cmp	x28, x27
  401fb0:	b.ge	40214c <ferror@plt+0xaec>  // b.tcont
  401fb4:	mov	w2, #0x3                   	// #3
  401fb8:	mov	w0, w20
  401fbc:	mov	x1, x28
  401fc0:	bl	4013b0 <lseek@plt>
  401fc4:	mov	x26, x0
  401fc8:	cmn	x0, #0x1
  401fcc:	b.ne	401fe0 <ferror@plt+0x980>  // b.any
  401fd0:	bl	401620 <__errno_location@plt>
  401fd4:	ldr	w8, [x0]
  401fd8:	cmp	w8, #0x6
  401fdc:	b.eq	401fa0 <ferror@plt+0x940>  // b.none
  401fe0:	ldr	w9, [sp, #12]
  401fe4:	cmp	x26, x27
  401fe8:	cset	w8, ge  // ge = tcont
  401fec:	and	w8, w8, w9
  401ff0:	tbnz	w8, #0, 401fa0 <ferror@plt+0x940>
  401ff4:	mov	w2, #0x4                   	// #4
  401ff8:	mov	w0, w20
  401ffc:	mov	x1, x26
  402000:	bl	4013b0 <lseek@plt>
  402004:	cmp	x0, x27
  402008:	ccmp	x27, #0x0, #0x4, gt
  40200c:	csel	x27, x27, x0, ne  // ne = any
  402010:	orr	x8, x27, x26
  402014:	tbnz	x8, #63, 402140 <ferror@plt+0xae0>
  402018:	mov	w3, #0x2                   	// #2
  40201c:	mov	w0, w20
  402020:	mov	x1, x26
  402024:	mov	x2, x27
  402028:	bl	4014c0 <posix_fadvise@plt>
  40202c:	b	402038 <ferror@plt+0x9d8>
  402030:	mov	w8, wzr
  402034:	tbz	w8, #0, 402108 <ferror@plt+0xaa8>
  402038:	subs	x21, x27, x26
  40203c:	b.le	402108 <ferror@plt+0xaa8>
  402040:	ldr	x2, [sp, #24]
  402044:	mov	w0, w20
  402048:	mov	x1, x23
  40204c:	mov	x3, x26
  402050:	bl	401580 <pread@plt>
  402054:	mov	x28, x0
  402058:	tbz	x0, #63, 402068 <ferror@plt+0xa08>
  40205c:	bl	401620 <__errno_location@plt>
  402060:	ldr	w8, [x0]
  402064:	cbnz	w8, 4021d4 <ferror@plt+0xb74>
  402068:	sub	x8, x27, x28
  40206c:	cmp	x26, x8
  402070:	ccmp	x28, #0x0, #0x4, gt
  402074:	ccmp	x27, #0x0, #0x4, gt
  402078:	csel	x28, x21, x28, ne  // ne = any
  40207c:	cmp	x28, #0x1
  402080:	b.lt	402030 <ferror@plt+0x9d0>  // b.tstop
  402084:	mov	x0, x23
  402088:	mov	x1, x28
  40208c:	bl	40246c <ferror@plt+0xe0c>
  402090:	cbz	w0, 4020a4 <ferror@plt+0xa44>
  402094:	cmp	x25, #0x0
  402098:	csel	x24, x24, x26, ne  // ne = any
  40209c:	add	x25, x28, x25
  4020a0:	b	4020d0 <ferror@plt+0xa70>
  4020a4:	cbz	x25, 4020d0 <ferror@plt+0xa70>
  4020a8:	mov	w1, #0x3                   	// #3
  4020ac:	mov	w0, w20
  4020b0:	mov	x2, x24
  4020b4:	mov	x3, x25
  4020b8:	bl	40224c <ferror@plt+0xbec>
  4020bc:	ldr	x8, [sp, #16]
  4020c0:	mov	x24, xzr
  4020c4:	add	x8, x25, x8
  4020c8:	mov	x25, xzr
  4020cc:	str	x8, [sp, #16]
  4020d0:	sub	x8, x26, x19
  4020d4:	cmp	x8, x22
  4020d8:	b.le	4020fc <ferror@plt+0xa9c>
  4020dc:	udiv	x8, x8, x22
  4020e0:	mul	x21, x8, x22
  4020e4:	mov	w3, #0x4                   	// #4
  4020e8:	mov	w0, w20
  4020ec:	mov	x1, x19
  4020f0:	mov	x2, x21
  4020f4:	bl	4014c0 <posix_fadvise@plt>
  4020f8:	add	x19, x21, x19
  4020fc:	add	x26, x28, x26
  402100:	mov	w8, #0x1                   	// #1
  402104:	tbnz	w8, #0, 402038 <ferror@plt+0x9d8>
  402108:	cbz	x25, 40212c <ferror@plt+0xacc>
  40210c:	mov	w1, #0x3                   	// #3
  402110:	mov	w0, w20
  402114:	mov	x2, x24
  402118:	mov	x3, x25
  40211c:	bl	40224c <ferror@plt+0xbec>
  402120:	ldr	x8, [sp, #16]
  402124:	add	x8, x25, x8
  402128:	str	x8, [sp, #16]
  40212c:	mov	w8, #0x1                   	// #1
  402130:	mov	x28, x26
  402134:	ldr	x27, [sp]
  402138:	tbnz	w8, #0, 401fa8 <ferror@plt+0x948>
  40213c:	b	40214c <ferror@plt+0xaec>
  402140:	mov	w8, wzr
  402144:	ldr	x27, [sp]
  402148:	tbnz	w8, #0, 401fa8 <ferror@plt+0x948>
  40214c:	mov	x0, x23
  402150:	bl	401530 <free@plt>
  402154:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402158:	ldr	w8, [x8, #520]
  40215c:	cbz	w8, 4021b4 <ferror@plt+0xb54>
  402160:	ldr	x21, [sp, #16]
  402164:	mov	w0, #0x3                   	// #3
  402168:	mov	x1, x21
  40216c:	bl	403218 <ferror@plt+0x1bb8>
  402170:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402174:	ldr	x19, [x8, #496]
  402178:	adrp	x1, 404000 <ferror@plt+0x29a0>
  40217c:	mov	x20, x0
  402180:	add	x1, x1, #0x701
  402184:	mov	w2, #0x5                   	// #5
  402188:	mov	x0, xzr
  40218c:	bl	4015d0 <dcgettext@plt>
  402190:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402194:	ldr	x2, [x8, #528]
  402198:	mov	x1, x0
  40219c:	mov	x0, x19
  4021a0:	mov	x3, x20
  4021a4:	mov	x4, x21
  4021a8:	bl	401630 <fprintf@plt>
  4021ac:	mov	x0, x20
  4021b0:	bl	401530 <free@plt>
  4021b4:	ldp	x20, x19, [sp, #240]
  4021b8:	ldp	x22, x21, [sp, #224]
  4021bc:	ldp	x24, x23, [sp, #208]
  4021c0:	ldp	x26, x25, [sp, #192]
  4021c4:	ldp	x28, x27, [sp, #176]
  4021c8:	ldp	x29, x30, [sp, #160]
  4021cc:	add	sp, sp, #0x100
  4021d0:	ret
  4021d4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4021d8:	add	x1, x1, #0x6f1
  4021dc:	mov	w2, #0x5                   	// #5
  4021e0:	mov	x0, xzr
  4021e4:	bl	4015d0 <dcgettext@plt>
  4021e8:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4021ec:	ldr	x2, [x8, #528]
  4021f0:	mov	x1, x0
  4021f4:	mov	w0, #0x1                   	// #1
  4021f8:	bl	401640 <err@plt>
  4021fc:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402200:	add	x1, x1, #0x6cd
  402204:	b	4021dc <ferror@plt+0xb7c>
  402208:	adrp	x1, 404000 <ferror@plt+0x29a0>
  40220c:	add	x1, x1, #0x6df
  402210:	b	4021dc <ferror@plt+0xb7c>
  402214:	stp	x29, x30, [sp, #-16]!
  402218:	mov	x29, sp
  40221c:	bl	401360 <posix_fallocate@plt>
  402220:	tbnz	w0, #31, 40222c <ferror@plt+0xbcc>
  402224:	ldp	x29, x30, [sp], #16
  402228:	ret
  40222c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402230:	add	x1, x1, #0x74a
  402234:	mov	w2, #0x5                   	// #5
  402238:	mov	x0, xzr
  40223c:	bl	4015d0 <dcgettext@plt>
  402240:	mov	x1, x0
  402244:	mov	w0, #0x1                   	// #1
  402248:	bl	401640 <err@plt>
  40224c:	stp	x29, x30, [sp, #-32]!
  402250:	str	x19, [sp, #16]
  402254:	mov	x29, sp
  402258:	mov	w19, w1
  40225c:	bl	4015f0 <fallocate@plt>
  402260:	tbnz	w0, #31, 402270 <ferror@plt+0xc10>
  402264:	ldr	x19, [sp, #16]
  402268:	ldp	x29, x30, [sp], #32
  40226c:	ret
  402270:	tbz	w19, #0, 4022a4 <ferror@plt+0xc44>
  402274:	bl	401620 <__errno_location@plt>
  402278:	ldr	w8, [x0]
  40227c:	cmp	w8, #0x5f
  402280:	b.ne	4022a4 <ferror@plt+0xc44>  // b.any
  402284:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402288:	add	x1, x1, #0x75b
  40228c:	mov	w2, #0x5                   	// #5
  402290:	mov	x0, xzr
  402294:	bl	4015d0 <dcgettext@plt>
  402298:	mov	x1, x0
  40229c:	mov	w0, #0x1                   	// #1
  4022a0:	bl	4015e0 <errx@plt>
  4022a4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4022a8:	add	x1, x1, #0x74a
  4022ac:	mov	w2, #0x5                   	// #5
  4022b0:	mov	x0, xzr
  4022b4:	bl	4015d0 <dcgettext@plt>
  4022b8:	mov	x1, x0
  4022bc:	mov	w0, #0x1                   	// #1
  4022c0:	bl	401640 <err@plt>
  4022c4:	stp	x29, x30, [sp, #-32]!
  4022c8:	stp	x20, x19, [sp, #16]
  4022cc:	mov	x29, sp
  4022d0:	mov	w19, w0
  4022d4:	bl	4013f0 <fsync@plt>
  4022d8:	mov	w20, w0
  4022dc:	mov	w0, w19
  4022e0:	bl	401480 <close@plt>
  4022e4:	orr	w8, w0, w20
  4022e8:	ldp	x20, x19, [sp, #16]
  4022ec:	cmp	w8, #0x0
  4022f0:	csetm	w0, ne  // ne = any
  4022f4:	ldp	x29, x30, [sp], #32
  4022f8:	ret
  4022fc:	stp	x29, x30, [sp, #-32]!
  402300:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402304:	ldr	x0, [x8, #496]
  402308:	str	x19, [sp, #16]
  40230c:	mov	x29, sp
  402310:	bl	402378 <ferror@plt+0xd18>
  402314:	cbz	w0, 402328 <ferror@plt+0xcc8>
  402318:	bl	401620 <__errno_location@plt>
  40231c:	ldr	w8, [x0]
  402320:	cmp	w8, #0x20
  402324:	b.ne	402344 <ferror@plt+0xce4>  // b.any
  402328:	adrp	x8, 415000 <ferror@plt+0x139a0>
  40232c:	ldr	x0, [x8, #472]
  402330:	bl	402378 <ferror@plt+0xd18>
  402334:	cbnz	w0, 402364 <ferror@plt+0xd04>
  402338:	ldr	x19, [sp, #16]
  40233c:	ldp	x29, x30, [sp], #32
  402340:	ret
  402344:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402348:	add	x1, x1, #0x363
  40234c:	mov	w2, #0x5                   	// #5
  402350:	mov	x0, xzr
  402354:	mov	w19, w8
  402358:	bl	4015d0 <dcgettext@plt>
  40235c:	cbnz	w19, 40236c <ferror@plt+0xd0c>
  402360:	bl	4015a0 <warnx@plt>
  402364:	mov	w0, #0x1                   	// #1
  402368:	bl	401300 <_exit@plt>
  40236c:	bl	401500 <warn@plt>
  402370:	mov	w0, #0x1                   	// #1
  402374:	bl	401300 <_exit@plt>
  402378:	stp	x29, x30, [sp, #-32]!
  40237c:	stp	x20, x19, [sp, #16]
  402380:	mov	x29, sp
  402384:	mov	x20, x0
  402388:	bl	401620 <__errno_location@plt>
  40238c:	mov	x19, x0
  402390:	str	wzr, [x0]
  402394:	mov	x0, x20
  402398:	bl	401660 <ferror@plt>
  40239c:	cbnz	w0, 4023ac <ferror@plt+0xd4c>
  4023a0:	mov	x0, x20
  4023a4:	bl	401590 <fflush@plt>
  4023a8:	cbz	w0, 4023c4 <ferror@plt+0xd64>
  4023ac:	ldr	w8, [x19]
  4023b0:	cmp	w8, #0x9
  4023b4:	csetm	w0, ne  // ne = any
  4023b8:	ldp	x20, x19, [sp, #16]
  4023bc:	ldp	x29, x30, [sp], #32
  4023c0:	ret
  4023c4:	mov	x0, x20
  4023c8:	bl	4013e0 <fileno@plt>
  4023cc:	tbnz	w0, #31, 4023ac <ferror@plt+0xd4c>
  4023d0:	bl	401350 <dup@plt>
  4023d4:	tbnz	w0, #31, 4023ac <ferror@plt+0xd4c>
  4023d8:	bl	401480 <close@plt>
  4023dc:	cbnz	w0, 4023ac <ferror@plt+0xd4c>
  4023e0:	b	4023b8 <ferror@plt+0xd58>
  4023e4:	cmp	w0, #0x68
  4023e8:	b.ne	4023f8 <ferror@plt+0xd98>  // b.any
  4023ec:	adrp	x0, 404000 <ferror@plt+0x29a0>
  4023f0:	add	x0, x0, #0x681
  4023f4:	ret
  4023f8:	adrp	x9, 403000 <ferror@plt+0x19a0>
  4023fc:	mov	w8, w0
  402400:	add	x9, x9, #0xf60
  402404:	ldr	x0, [x9]
  402408:	cbz	x0, 40241c <ferror@plt+0xdbc>
  40240c:	ldr	w10, [x9, #24]
  402410:	add	x9, x9, #0x20
  402414:	cmp	w10, w8
  402418:	b.ne	402404 <ferror@plt+0xda4>  // b.any
  40241c:	ret
  402420:	sub	w8, w0, #0x21
  402424:	cmp	w8, #0x5e
  402428:	cset	w0, cc  // cc = lo, ul, last
  40242c:	ret
  402430:	stp	x29, x30, [sp, #-32]!
  402434:	str	x19, [sp, #16]
  402438:	mov	x29, sp
  40243c:	mov	x19, x0
  402440:	bl	401400 <malloc@plt>
  402444:	cbz	x19, 40244c <ferror@plt+0xdec>
  402448:	cbz	x0, 402458 <ferror@plt+0xdf8>
  40244c:	ldr	x19, [sp, #16]
  402450:	ldp	x29, x30, [sp], #32
  402454:	ret
  402458:	adrp	x1, 404000 <ferror@plt+0x29a0>
  40245c:	add	x1, x1, #0x730
  402460:	mov	w0, #0x1                   	// #1
  402464:	mov	x2, x19
  402468:	bl	401640 <err@plt>
  40246c:	add	x8, x0, x1
  402470:	mov	x9, #0x101010101010101     	// #72340172838076673
  402474:	str	x9, [x8]
  402478:	sub	x9, x0, #0x8
  40247c:	ldr	x10, [x9, #8]!
  402480:	cbz	x10, 40247c <ferror@plt+0xe1c>
  402484:	ldrb	w10, [x9], #1
  402488:	cbz	w10, 402484 <ferror@plt+0xe24>
  40248c:	cmp	x8, x9
  402490:	cset	w0, cc  // cc = lo, ul, last
  402494:	ret
  402498:	adrp	x8, 415000 <ferror@plt+0x139a0>
  40249c:	str	w0, [x8, #464]
  4024a0:	ret
  4024a4:	sub	sp, sp, #0x80
  4024a8:	stp	x29, x30, [sp, #32]
  4024ac:	stp	x28, x27, [sp, #48]
  4024b0:	stp	x26, x25, [sp, #64]
  4024b4:	stp	x24, x23, [sp, #80]
  4024b8:	stp	x22, x21, [sp, #96]
  4024bc:	stp	x20, x19, [sp, #112]
  4024c0:	add	x29, sp, #0x20
  4024c4:	str	xzr, [x1]
  4024c8:	cbz	x0, 402504 <ferror@plt+0xea4>
  4024cc:	ldrb	w8, [x0]
  4024d0:	mov	x21, x0
  4024d4:	cbz	w8, 402504 <ferror@plt+0xea4>
  4024d8:	mov	x20, x2
  4024dc:	mov	x19, x1
  4024e0:	bl	401510 <__ctype_b_loc@plt>
  4024e4:	ldr	x8, [x0]
  4024e8:	mov	x23, x0
  4024ec:	mov	x9, x21
  4024f0:	ldrb	w10, [x9], #1
  4024f4:	ldrh	w11, [x8, x10, lsl #1]
  4024f8:	tbnz	w11, #13, 4024f0 <ferror@plt+0xe90>
  4024fc:	cmp	w10, #0x2d
  402500:	b.ne	40251c <ferror@plt+0xebc>  // b.any
  402504:	mov	w21, #0xffffffea            	// #-22
  402508:	tbz	w21, #31, 402748 <ferror@plt+0x10e8>
  40250c:	neg	w19, w21
  402510:	bl	401620 <__errno_location@plt>
  402514:	str	w19, [x0]
  402518:	b	402748 <ferror@plt+0x10e8>
  40251c:	bl	401620 <__errno_location@plt>
  402520:	mov	x25, x0
  402524:	str	wzr, [x0]
  402528:	sub	x1, x29, #0x8
  40252c:	mov	x0, x21
  402530:	mov	w2, wzr
  402534:	stur	xzr, [x29, #-8]
  402538:	bl	4014a0 <strtoumax@plt>
  40253c:	ldur	x24, [x29, #-8]
  402540:	str	x0, [sp, #16]
  402544:	cmp	x24, x21
  402548:	b.eq	402560 <ferror@plt+0xf00>  // b.none
  40254c:	add	x8, x0, #0x1
  402550:	cmp	x8, #0x1
  402554:	b.hi	402578 <ferror@plt+0xf18>  // b.pmore
  402558:	ldr	w8, [x25]
  40255c:	cbz	w8, 402578 <ferror@plt+0xf18>
  402560:	ldr	w8, [x25]
  402564:	mov	w9, #0xffffffea            	// #-22
  402568:	cmp	w8, #0x0
  40256c:	csneg	w21, w9, w8, eq  // eq = none
  402570:	tbz	w21, #31, 402748 <ferror@plt+0x10e8>
  402574:	b	40250c <ferror@plt+0xeac>
  402578:	cbz	x24, 402738 <ferror@plt+0x10d8>
  40257c:	ldrb	w8, [x24]
  402580:	cbz	w8, 402738 <ferror@plt+0x10d8>
  402584:	mov	w28, wzr
  402588:	mov	w21, wzr
  40258c:	mov	x22, xzr
  402590:	b	4025a8 <ferror@plt+0xf48>
  402594:	mov	x27, xzr
  402598:	cbz	x22, 402630 <ferror@plt+0xfd0>
  40259c:	mov	w21, #0xffffffea            	// #-22
  4025a0:	mov	w8, wzr
  4025a4:	tbz	wzr, #0, 402744 <ferror@plt+0x10e4>
  4025a8:	ldrb	w8, [x24, #1]
  4025ac:	cmp	w8, #0x61
  4025b0:	b.le	4025f0 <ferror@plt+0xf90>
  4025b4:	cmp	w8, #0x62
  4025b8:	b.eq	4025f8 <ferror@plt+0xf98>  // b.none
  4025bc:	cmp	w8, #0x69
  4025c0:	b.ne	402604 <ferror@plt+0xfa4>  // b.any
  4025c4:	ldrb	w9, [x24, #2]
  4025c8:	orr	w9, w9, #0x20
  4025cc:	cmp	w9, #0x62
  4025d0:	b.ne	4025dc <ferror@plt+0xf7c>  // b.any
  4025d4:	ldrb	w9, [x24, #3]
  4025d8:	cbz	w9, 40276c <ferror@plt+0x110c>
  4025dc:	cmp	w8, #0x42
  4025e0:	b.eq	4025f8 <ferror@plt+0xf98>  // b.none
  4025e4:	cmp	w8, #0x62
  4025e8:	b.ne	402600 <ferror@plt+0xfa0>  // b.any
  4025ec:	b	4025f8 <ferror@plt+0xf98>
  4025f0:	cmp	w8, #0x42
  4025f4:	b.ne	402600 <ferror@plt+0xfa0>  // b.any
  4025f8:	ldrb	w9, [x24, #2]
  4025fc:	cbz	w9, 402774 <ferror@plt+0x1114>
  402600:	cbz	w8, 40276c <ferror@plt+0x110c>
  402604:	bl	4013d0 <localeconv@plt>
  402608:	cbz	x0, 402618 <ferror@plt+0xfb8>
  40260c:	ldr	x26, [x0]
  402610:	cbnz	x26, 402620 <ferror@plt+0xfc0>
  402614:	b	402594 <ferror@plt+0xf34>
  402618:	mov	x26, xzr
  40261c:	cbz	x26, 402594 <ferror@plt+0xf34>
  402620:	mov	x0, x26
  402624:	bl	401320 <strlen@plt>
  402628:	mov	x27, x0
  40262c:	cbnz	x22, 40259c <ferror@plt+0xf3c>
  402630:	mov	w8, wzr
  402634:	cbz	x26, 4026b0 <ferror@plt+0x1050>
  402638:	ldrb	w9, [x24]
  40263c:	cbz	w9, 4026bc <ferror@plt+0x105c>
  402640:	mov	x0, x26
  402644:	mov	x1, x24
  402648:	mov	x2, x27
  40264c:	bl	401420 <strncmp@plt>
  402650:	cbnz	w0, 40259c <ferror@plt+0xf3c>
  402654:	add	x24, x24, x27
  402658:	ldrb	w8, [x24]
  40265c:	cmp	w8, #0x30
  402660:	b.ne	402674 <ferror@plt+0x1014>  // b.any
  402664:	ldrb	w8, [x24, #1]!
  402668:	add	w28, w28, #0x1
  40266c:	cmp	w8, #0x30
  402670:	b.eq	402664 <ferror@plt+0x1004>  // b.none
  402674:	ldr	x9, [x23]
  402678:	sxtb	x8, w8
  40267c:	ldrh	w8, [x9, x8, lsl #1]
  402680:	tbnz	w8, #11, 4026c8 <ferror@plt+0x1068>
  402684:	mov	x22, xzr
  402688:	stur	x24, [x29, #-8]
  40268c:	cbz	x22, 4026a0 <ferror@plt+0x1040>
  402690:	ldur	x8, [x29, #-8]
  402694:	cbz	x8, 402720 <ferror@plt+0x10c0>
  402698:	ldrb	w8, [x8]
  40269c:	cbz	w8, 40272c <ferror@plt+0x10cc>
  4026a0:	ldur	x24, [x29, #-8]
  4026a4:	mov	w8, #0x1                   	// #1
  4026a8:	tbnz	w8, #0, 4025a8 <ferror@plt+0xf48>
  4026ac:	b	402744 <ferror@plt+0x10e4>
  4026b0:	mov	w21, #0xffffffea            	// #-22
  4026b4:	tbnz	w8, #0, 4025a8 <ferror@plt+0xf48>
  4026b8:	b	402744 <ferror@plt+0x10e4>
  4026bc:	mov	w21, #0xffffffea            	// #-22
  4026c0:	tbnz	w8, #0, 4025a8 <ferror@plt+0xf48>
  4026c4:	b	402744 <ferror@plt+0x10e4>
  4026c8:	sub	x1, x29, #0x8
  4026cc:	mov	x0, x24
  4026d0:	mov	w2, wzr
  4026d4:	str	wzr, [x25]
  4026d8:	stur	xzr, [x29, #-8]
  4026dc:	bl	4014a0 <strtoumax@plt>
  4026e0:	ldur	x8, [x29, #-8]
  4026e4:	mov	x22, x0
  4026e8:	cmp	x8, x24
  4026ec:	b.eq	402704 <ferror@plt+0x10a4>  // b.none
  4026f0:	add	x8, x22, #0x1
  4026f4:	cmp	x8, #0x1
  4026f8:	b.hi	40268c <ferror@plt+0x102c>  // b.pmore
  4026fc:	ldr	w8, [x25]
  402700:	cbz	w8, 40268c <ferror@plt+0x102c>
  402704:	ldr	w9, [x25]
  402708:	mov	w10, #0xffffffea            	// #-22
  40270c:	mov	w8, wzr
  402710:	cmp	w9, #0x0
  402714:	csneg	w21, w10, w9, eq  // eq = none
  402718:	tbnz	w8, #0, 4025a8 <ferror@plt+0xf48>
  40271c:	b	402744 <ferror@plt+0x10e4>
  402720:	mov	w21, #0xffffffea            	// #-22
  402724:	tbnz	w8, #0, 4025a8 <ferror@plt+0xf48>
  402728:	b	402744 <ferror@plt+0x10e4>
  40272c:	mov	w21, #0xffffffea            	// #-22
  402730:	tbnz	w8, #0, 4025a8 <ferror@plt+0xf48>
  402734:	b	402744 <ferror@plt+0x10e4>
  402738:	mov	w21, wzr
  40273c:	ldr	x8, [sp, #16]
  402740:	str	x8, [x19]
  402744:	tbnz	w21, #31, 40250c <ferror@plt+0xeac>
  402748:	mov	w0, w21
  40274c:	ldp	x20, x19, [sp, #112]
  402750:	ldp	x22, x21, [sp, #96]
  402754:	ldp	x24, x23, [sp, #80]
  402758:	ldp	x26, x25, [sp, #64]
  40275c:	ldp	x28, x27, [sp, #48]
  402760:	ldp	x29, x30, [sp, #32]
  402764:	add	sp, sp, #0x80
  402768:	ret
  40276c:	mov	w23, #0x400                 	// #1024
  402770:	b	402778 <ferror@plt+0x1118>
  402774:	mov	w23, #0x3e8                 	// #1000
  402778:	ldrsb	w24, [x24]
  40277c:	adrp	x21, 404000 <ferror@plt+0x29a0>
  402780:	add	x21, x21, #0x797
  402784:	mov	w2, #0x9                   	// #9
  402788:	mov	x0, x21
  40278c:	mov	w1, w24
  402790:	bl	4015b0 <memchr@plt>
  402794:	cbnz	x0, 4027b4 <ferror@plt+0x1154>
  402798:	adrp	x21, 404000 <ferror@plt+0x29a0>
  40279c:	add	x21, x21, #0x7a0
  4027a0:	mov	w2, #0x9                   	// #9
  4027a4:	mov	x0, x21
  4027a8:	mov	w1, w24
  4027ac:	bl	4015b0 <memchr@plt>
  4027b0:	cbz	x0, 402504 <ferror@plt+0xea4>
  4027b4:	sub	w8, w0, w21
  4027b8:	add	w24, w8, #0x1
  4027bc:	add	x0, sp, #0x10
  4027c0:	mov	w1, w23
  4027c4:	mov	w2, w24
  4027c8:	bl	402888 <ferror@plt+0x1228>
  4027cc:	mov	w21, w0
  4027d0:	cbz	x20, 4027d8 <ferror@plt+0x1178>
  4027d4:	str	w24, [x20]
  4027d8:	cbz	x22, 40273c <ferror@plt+0x10dc>
  4027dc:	cbz	w24, 40273c <ferror@plt+0x10dc>
  4027e0:	mov	w8, #0x1                   	// #1
  4027e4:	add	x0, sp, #0x8
  4027e8:	mov	w1, w23
  4027ec:	mov	w2, w24
  4027f0:	str	x8, [sp, #8]
  4027f4:	bl	402888 <ferror@plt+0x1228>
  4027f8:	mov	w8, #0xa                   	// #10
  4027fc:	cmp	x22, #0xb
  402800:	b.cc	402814 <ferror@plt+0x11b4>  // b.lo, b.ul, b.last
  402804:	add	x8, x8, x8, lsl #2
  402808:	lsl	x8, x8, #1
  40280c:	cmp	x8, x22
  402810:	b.cc	402804 <ferror@plt+0x11a4>  // b.lo, b.ul, b.last
  402814:	cmp	w28, #0x1
  402818:	b.lt	40282c <ferror@plt+0x11cc>  // b.tstop
  40281c:	add	x8, x8, x8, lsl #2
  402820:	subs	w28, w28, #0x1
  402824:	lsl	x8, x8, #1
  402828:	b.ne	40281c <ferror@plt+0x11bc>  // b.any
  40282c:	ldp	x10, x9, [sp, #8]
  402830:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  402834:	mov	w13, #0x1                   	// #1
  402838:	movk	x11, #0xcccd
  40283c:	mov	w12, #0xa                   	// #10
  402840:	b	402854 <ferror@plt+0x11f4>
  402844:	cmp	x22, #0x9
  402848:	mov	x22, x14
  40284c:	mov	x13, x15
  402850:	b.ls	402880 <ferror@plt+0x1220>  // b.plast
  402854:	umulh	x14, x22, x11
  402858:	lsr	x14, x14, #3
  40285c:	add	x15, x13, x13, lsl #2
  402860:	msub	x16, x14, x12, x22
  402864:	lsl	x15, x15, #1
  402868:	cbz	x16, 402844 <ferror@plt+0x11e4>
  40286c:	udiv	x13, x8, x13
  402870:	udiv	x13, x13, x16
  402874:	udiv	x13, x10, x13
  402878:	add	x9, x9, x13
  40287c:	b	402844 <ferror@plt+0x11e4>
  402880:	str	x9, [sp, #16]
  402884:	b	40273c <ferror@plt+0x10dc>
  402888:	cbz	w2, 4028b0 <ferror@plt+0x1250>
  40288c:	sxtw	x8, w1
  402890:	ldr	x9, [x0]
  402894:	umulh	x10, x8, x9
  402898:	cmp	xzr, x10
  40289c:	b.ne	4028b8 <ferror@plt+0x1258>  // b.any
  4028a0:	sub	w2, w2, #0x1
  4028a4:	mul	x9, x9, x8
  4028a8:	str	x9, [x0]
  4028ac:	cbnz	w2, 402890 <ferror@plt+0x1230>
  4028b0:	mov	w0, wzr
  4028b4:	ret
  4028b8:	mov	w0, #0xffffffde            	// #-34
  4028bc:	ret
  4028c0:	stp	x29, x30, [sp, #-16]!
  4028c4:	mov	x2, xzr
  4028c8:	mov	x29, sp
  4028cc:	bl	4024a4 <ferror@plt+0xe44>
  4028d0:	ldp	x29, x30, [sp], #16
  4028d4:	ret
  4028d8:	stp	x29, x30, [sp, #-48]!
  4028dc:	stp	x22, x21, [sp, #16]
  4028e0:	stp	x20, x19, [sp, #32]
  4028e4:	mov	x20, x1
  4028e8:	mov	x19, x0
  4028ec:	mov	x21, x0
  4028f0:	mov	x29, sp
  4028f4:	cbz	x0, 402924 <ferror@plt+0x12c4>
  4028f8:	ldrb	w22, [x19]
  4028fc:	mov	x21, x19
  402900:	cbz	w22, 402924 <ferror@plt+0x12c4>
  402904:	mov	x21, x19
  402908:	bl	401510 <__ctype_b_loc@plt>
  40290c:	ldr	x8, [x0]
  402910:	and	x9, x22, #0xff
  402914:	ldrh	w8, [x8, x9, lsl #1]
  402918:	tbz	w8, #11, 402924 <ferror@plt+0x12c4>
  40291c:	ldrb	w22, [x21, #1]!
  402920:	cbnz	w22, 402908 <ferror@plt+0x12a8>
  402924:	cbz	x20, 40292c <ferror@plt+0x12cc>
  402928:	str	x21, [x20]
  40292c:	cmp	x21, x19
  402930:	b.ls	402944 <ferror@plt+0x12e4>  // b.plast
  402934:	ldrb	w8, [x21]
  402938:	cmp	w8, #0x0
  40293c:	cset	w0, eq  // eq = none
  402940:	b	402948 <ferror@plt+0x12e8>
  402944:	mov	w0, wzr
  402948:	ldp	x20, x19, [sp, #32]
  40294c:	ldp	x22, x21, [sp, #16]
  402950:	ldp	x29, x30, [sp], #48
  402954:	ret
  402958:	stp	x29, x30, [sp, #-48]!
  40295c:	stp	x22, x21, [sp, #16]
  402960:	stp	x20, x19, [sp, #32]
  402964:	mov	x20, x1
  402968:	mov	x19, x0
  40296c:	mov	x21, x0
  402970:	mov	x29, sp
  402974:	cbz	x0, 4029a4 <ferror@plt+0x1344>
  402978:	ldrb	w22, [x19]
  40297c:	mov	x21, x19
  402980:	cbz	w22, 4029a4 <ferror@plt+0x1344>
  402984:	mov	x21, x19
  402988:	bl	401510 <__ctype_b_loc@plt>
  40298c:	ldr	x8, [x0]
  402990:	and	x9, x22, #0xff
  402994:	ldrh	w8, [x8, x9, lsl #1]
  402998:	tbz	w8, #12, 4029a4 <ferror@plt+0x1344>
  40299c:	ldrb	w22, [x21, #1]!
  4029a0:	cbnz	w22, 402988 <ferror@plt+0x1328>
  4029a4:	cbz	x20, 4029ac <ferror@plt+0x134c>
  4029a8:	str	x21, [x20]
  4029ac:	cmp	x21, x19
  4029b0:	b.ls	4029c4 <ferror@plt+0x1364>  // b.plast
  4029b4:	ldrb	w8, [x21]
  4029b8:	cmp	w8, #0x0
  4029bc:	cset	w0, eq  // eq = none
  4029c0:	b	4029c8 <ferror@plt+0x1368>
  4029c4:	mov	w0, wzr
  4029c8:	ldp	x20, x19, [sp, #32]
  4029cc:	ldp	x22, x21, [sp, #16]
  4029d0:	ldp	x29, x30, [sp], #48
  4029d4:	ret
  4029d8:	sub	sp, sp, #0x100
  4029dc:	stp	x29, x30, [sp, #208]
  4029e0:	add	x29, sp, #0xd0
  4029e4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4029e8:	mov	x9, sp
  4029ec:	sub	x10, x29, #0x50
  4029f0:	stp	x22, x21, [sp, #224]
  4029f4:	stp	x20, x19, [sp, #240]
  4029f8:	mov	x20, x1
  4029fc:	mov	x19, x0
  402a00:	movk	x8, #0xff80, lsl #32
  402a04:	add	x11, x29, #0x30
  402a08:	add	x9, x9, #0x80
  402a0c:	add	x22, x10, #0x30
  402a10:	stp	x2, x3, [x29, #-80]
  402a14:	stp	x4, x5, [x29, #-64]
  402a18:	stp	x6, x7, [x29, #-48]
  402a1c:	stp	q1, q2, [sp, #16]
  402a20:	stp	q3, q4, [sp, #48]
  402a24:	str	q0, [sp]
  402a28:	stp	q5, q6, [sp, #80]
  402a2c:	str	q7, [sp, #112]
  402a30:	stp	x9, x8, [x29, #-16]
  402a34:	stp	x11, x22, [x29, #-32]
  402a38:	ldursw	x8, [x29, #-8]
  402a3c:	tbz	w8, #31, 402a50 <ferror@plt+0x13f0>
  402a40:	add	w9, w8, #0x8
  402a44:	cmp	w9, #0x0
  402a48:	stur	w9, [x29, #-8]
  402a4c:	b.le	402ab0 <ferror@plt+0x1450>
  402a50:	ldur	x8, [x29, #-32]
  402a54:	add	x9, x8, #0x8
  402a58:	stur	x9, [x29, #-32]
  402a5c:	ldr	x1, [x8]
  402a60:	cbz	x1, 402acc <ferror@plt+0x146c>
  402a64:	ldursw	x8, [x29, #-8]
  402a68:	tbz	w8, #31, 402a7c <ferror@plt+0x141c>
  402a6c:	add	w9, w8, #0x8
  402a70:	cmp	w9, #0x0
  402a74:	stur	w9, [x29, #-8]
  402a78:	b.le	402ac0 <ferror@plt+0x1460>
  402a7c:	ldur	x8, [x29, #-32]
  402a80:	add	x9, x8, #0x8
  402a84:	stur	x9, [x29, #-32]
  402a88:	ldr	x21, [x8]
  402a8c:	cbz	x21, 402acc <ferror@plt+0x146c>
  402a90:	mov	x0, x19
  402a94:	bl	4014f0 <strcmp@plt>
  402a98:	cbz	w0, 402ae8 <ferror@plt+0x1488>
  402a9c:	mov	x0, x19
  402aa0:	mov	x1, x21
  402aa4:	bl	4014f0 <strcmp@plt>
  402aa8:	cbnz	w0, 402a38 <ferror@plt+0x13d8>
  402aac:	b	402aec <ferror@plt+0x148c>
  402ab0:	add	x8, x22, x8
  402ab4:	ldr	x1, [x8]
  402ab8:	cbnz	x1, 402a64 <ferror@plt+0x1404>
  402abc:	b	402acc <ferror@plt+0x146c>
  402ac0:	add	x8, x22, x8
  402ac4:	ldr	x21, [x8]
  402ac8:	cbnz	x21, 402a90 <ferror@plt+0x1430>
  402acc:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402ad0:	ldr	w0, [x8, #464]
  402ad4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402ad8:	add	x1, x1, #0x7a9
  402adc:	mov	x2, x20
  402ae0:	mov	x3, x19
  402ae4:	bl	4015e0 <errx@plt>
  402ae8:	mov	w0, #0x1                   	// #1
  402aec:	ldp	x20, x19, [sp, #240]
  402af0:	ldp	x22, x21, [sp, #224]
  402af4:	ldp	x29, x30, [sp, #208]
  402af8:	add	sp, sp, #0x100
  402afc:	ret
  402b00:	cbz	x1, 402b24 <ferror@plt+0x14c4>
  402b04:	sxtb	w8, w2
  402b08:	ldrsb	w9, [x0]
  402b0c:	cbz	w9, 402b24 <ferror@plt+0x14c4>
  402b10:	cmp	w8, w9
  402b14:	b.eq	402b28 <ferror@plt+0x14c8>  // b.none
  402b18:	sub	x1, x1, #0x1
  402b1c:	add	x0, x0, #0x1
  402b20:	cbnz	x1, 402b08 <ferror@plt+0x14a8>
  402b24:	mov	x0, xzr
  402b28:	ret
  402b2c:	stp	x29, x30, [sp, #-32]!
  402b30:	stp	x20, x19, [sp, #16]
  402b34:	mov	x29, sp
  402b38:	mov	x20, x1
  402b3c:	mov	x19, x0
  402b40:	bl	402b80 <ferror@plt+0x1520>
  402b44:	cmp	w0, w0, sxth
  402b48:	b.ne	402b58 <ferror@plt+0x14f8>  // b.any
  402b4c:	ldp	x20, x19, [sp, #16]
  402b50:	ldp	x29, x30, [sp], #32
  402b54:	ret
  402b58:	bl	401620 <__errno_location@plt>
  402b5c:	mov	w8, #0x22                  	// #34
  402b60:	str	w8, [x0]
  402b64:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402b68:	ldr	w0, [x8, #464]
  402b6c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402b70:	add	x1, x1, #0x7a9
  402b74:	mov	x2, x20
  402b78:	mov	x3, x19
  402b7c:	bl	401640 <err@plt>
  402b80:	stp	x29, x30, [sp, #-32]!
  402b84:	stp	x20, x19, [sp, #16]
  402b88:	mov	x29, sp
  402b8c:	mov	x20, x1
  402b90:	mov	x19, x0
  402b94:	bl	402c58 <ferror@plt+0x15f8>
  402b98:	cmp	x0, w0, sxtw
  402b9c:	b.ne	402bac <ferror@plt+0x154c>  // b.any
  402ba0:	ldp	x20, x19, [sp, #16]
  402ba4:	ldp	x29, x30, [sp], #32
  402ba8:	ret
  402bac:	bl	401620 <__errno_location@plt>
  402bb0:	mov	w8, #0x22                  	// #34
  402bb4:	str	w8, [x0]
  402bb8:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402bbc:	ldr	w0, [x8, #464]
  402bc0:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402bc4:	add	x1, x1, #0x7a9
  402bc8:	mov	x2, x20
  402bcc:	mov	x3, x19
  402bd0:	bl	401640 <err@plt>
  402bd4:	stp	x29, x30, [sp, #-16]!
  402bd8:	mov	w2, #0xa                   	// #10
  402bdc:	mov	x29, sp
  402be0:	bl	402bec <ferror@plt+0x158c>
  402be4:	ldp	x29, x30, [sp], #16
  402be8:	ret
  402bec:	stp	x29, x30, [sp, #-32]!
  402bf0:	stp	x20, x19, [sp, #16]
  402bf4:	mov	x29, sp
  402bf8:	mov	x20, x1
  402bfc:	mov	x19, x0
  402c00:	bl	402d10 <ferror@plt+0x16b0>
  402c04:	cmp	w0, #0x10, lsl #12
  402c08:	b.cs	402c18 <ferror@plt+0x15b8>  // b.hs, b.nlast
  402c0c:	ldp	x20, x19, [sp, #16]
  402c10:	ldp	x29, x30, [sp], #32
  402c14:	ret
  402c18:	bl	401620 <__errno_location@plt>
  402c1c:	mov	w8, #0x22                  	// #34
  402c20:	str	w8, [x0]
  402c24:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402c28:	ldr	w0, [x8, #464]
  402c2c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402c30:	add	x1, x1, #0x7a9
  402c34:	mov	x2, x20
  402c38:	mov	x3, x19
  402c3c:	bl	401640 <err@plt>
  402c40:	stp	x29, x30, [sp, #-16]!
  402c44:	mov	w2, #0x10                  	// #16
  402c48:	mov	x29, sp
  402c4c:	bl	402bec <ferror@plt+0x158c>
  402c50:	ldp	x29, x30, [sp], #16
  402c54:	ret
  402c58:	stp	x29, x30, [sp, #-48]!
  402c5c:	mov	x29, sp
  402c60:	str	x21, [sp, #16]
  402c64:	stp	x20, x19, [sp, #32]
  402c68:	mov	x20, x1
  402c6c:	mov	x19, x0
  402c70:	str	xzr, [x29, #24]
  402c74:	bl	401620 <__errno_location@plt>
  402c78:	mov	x21, x0
  402c7c:	str	wzr, [x0]
  402c80:	cbz	x19, 402ccc <ferror@plt+0x166c>
  402c84:	ldrb	w8, [x19]
  402c88:	cbz	w8, 402ccc <ferror@plt+0x166c>
  402c8c:	add	x1, x29, #0x18
  402c90:	mov	w2, #0xa                   	// #10
  402c94:	mov	x0, x19
  402c98:	bl	401370 <strtoimax@plt>
  402c9c:	ldr	w8, [x21]
  402ca0:	cbnz	w8, 402ccc <ferror@plt+0x166c>
  402ca4:	ldr	x8, [x29, #24]
  402ca8:	cmp	x8, x19
  402cac:	b.eq	402ccc <ferror@plt+0x166c>  // b.none
  402cb0:	cbz	x8, 402cbc <ferror@plt+0x165c>
  402cb4:	ldrb	w8, [x8]
  402cb8:	cbnz	w8, 402ccc <ferror@plt+0x166c>
  402cbc:	ldp	x20, x19, [sp, #32]
  402cc0:	ldr	x21, [sp, #16]
  402cc4:	ldp	x29, x30, [sp], #48
  402cc8:	ret
  402ccc:	ldr	w8, [x21]
  402cd0:	adrp	x9, 415000 <ferror@plt+0x139a0>
  402cd4:	ldr	w0, [x9, #464]
  402cd8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402cdc:	add	x1, x1, #0x7a9
  402ce0:	mov	x2, x20
  402ce4:	mov	x3, x19
  402ce8:	cmp	w8, #0x22
  402cec:	b.ne	402cf4 <ferror@plt+0x1694>  // b.any
  402cf0:	bl	401640 <err@plt>
  402cf4:	bl	4015e0 <errx@plt>
  402cf8:	stp	x29, x30, [sp, #-16]!
  402cfc:	mov	w2, #0xa                   	// #10
  402d00:	mov	x29, sp
  402d04:	bl	402d10 <ferror@plt+0x16b0>
  402d08:	ldp	x29, x30, [sp], #16
  402d0c:	ret
  402d10:	stp	x29, x30, [sp, #-32]!
  402d14:	stp	x20, x19, [sp, #16]
  402d18:	mov	x29, sp
  402d1c:	mov	x20, x1
  402d20:	mov	x19, x0
  402d24:	bl	402d94 <ferror@plt+0x1734>
  402d28:	lsr	x8, x0, #32
  402d2c:	cbnz	x8, 402d3c <ferror@plt+0x16dc>
  402d30:	ldp	x20, x19, [sp, #16]
  402d34:	ldp	x29, x30, [sp], #32
  402d38:	ret
  402d3c:	bl	401620 <__errno_location@plt>
  402d40:	mov	w8, #0x22                  	// #34
  402d44:	str	w8, [x0]
  402d48:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402d4c:	ldr	w0, [x8, #464]
  402d50:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402d54:	add	x1, x1, #0x7a9
  402d58:	mov	x2, x20
  402d5c:	mov	x3, x19
  402d60:	bl	401640 <err@plt>
  402d64:	stp	x29, x30, [sp, #-16]!
  402d68:	mov	w2, #0x10                  	// #16
  402d6c:	mov	x29, sp
  402d70:	bl	402d10 <ferror@plt+0x16b0>
  402d74:	ldp	x29, x30, [sp], #16
  402d78:	ret
  402d7c:	stp	x29, x30, [sp, #-16]!
  402d80:	mov	w2, #0xa                   	// #10
  402d84:	mov	x29, sp
  402d88:	bl	402d94 <ferror@plt+0x1734>
  402d8c:	ldp	x29, x30, [sp], #16
  402d90:	ret
  402d94:	sub	sp, sp, #0x40
  402d98:	stp	x29, x30, [sp, #16]
  402d9c:	stp	x22, x21, [sp, #32]
  402da0:	stp	x20, x19, [sp, #48]
  402da4:	add	x29, sp, #0x10
  402da8:	mov	w22, w2
  402dac:	mov	x20, x1
  402db0:	mov	x19, x0
  402db4:	str	xzr, [sp, #8]
  402db8:	bl	401620 <__errno_location@plt>
  402dbc:	mov	x21, x0
  402dc0:	str	wzr, [x0]
  402dc4:	cbz	x19, 402e14 <ferror@plt+0x17b4>
  402dc8:	ldrb	w8, [x19]
  402dcc:	cbz	w8, 402e14 <ferror@plt+0x17b4>
  402dd0:	add	x1, sp, #0x8
  402dd4:	mov	x0, x19
  402dd8:	mov	w2, w22
  402ddc:	bl	4014a0 <strtoumax@plt>
  402de0:	ldr	w8, [x21]
  402de4:	cbnz	w8, 402e14 <ferror@plt+0x17b4>
  402de8:	ldr	x8, [sp, #8]
  402dec:	cmp	x8, x19
  402df0:	b.eq	402e14 <ferror@plt+0x17b4>  // b.none
  402df4:	cbz	x8, 402e00 <ferror@plt+0x17a0>
  402df8:	ldrb	w8, [x8]
  402dfc:	cbnz	w8, 402e14 <ferror@plt+0x17b4>
  402e00:	ldp	x20, x19, [sp, #48]
  402e04:	ldp	x22, x21, [sp, #32]
  402e08:	ldp	x29, x30, [sp, #16]
  402e0c:	add	sp, sp, #0x40
  402e10:	ret
  402e14:	ldr	w8, [x21]
  402e18:	adrp	x9, 415000 <ferror@plt+0x139a0>
  402e1c:	ldr	w0, [x9, #464]
  402e20:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402e24:	add	x1, x1, #0x7a9
  402e28:	mov	x2, x20
  402e2c:	mov	x3, x19
  402e30:	cmp	w8, #0x22
  402e34:	b.ne	402e3c <ferror@plt+0x17dc>  // b.any
  402e38:	bl	401640 <err@plt>
  402e3c:	bl	4015e0 <errx@plt>
  402e40:	stp	x29, x30, [sp, #-16]!
  402e44:	mov	w2, #0x10                  	// #16
  402e48:	mov	x29, sp
  402e4c:	bl	402d94 <ferror@plt+0x1734>
  402e50:	ldp	x29, x30, [sp], #16
  402e54:	ret
  402e58:	stp	x29, x30, [sp, #-48]!
  402e5c:	mov	x29, sp
  402e60:	str	x21, [sp, #16]
  402e64:	stp	x20, x19, [sp, #32]
  402e68:	mov	x20, x1
  402e6c:	mov	x19, x0
  402e70:	str	xzr, [x29, #24]
  402e74:	bl	401620 <__errno_location@plt>
  402e78:	mov	x21, x0
  402e7c:	str	wzr, [x0]
  402e80:	cbz	x19, 402ec8 <ferror@plt+0x1868>
  402e84:	ldrb	w8, [x19]
  402e88:	cbz	w8, 402ec8 <ferror@plt+0x1868>
  402e8c:	add	x1, x29, #0x18
  402e90:	mov	x0, x19
  402e94:	bl	401380 <strtod@plt>
  402e98:	ldr	w8, [x21]
  402e9c:	cbnz	w8, 402ec8 <ferror@plt+0x1868>
  402ea0:	ldr	x8, [x29, #24]
  402ea4:	cmp	x8, x19
  402ea8:	b.eq	402ec8 <ferror@plt+0x1868>  // b.none
  402eac:	cbz	x8, 402eb8 <ferror@plt+0x1858>
  402eb0:	ldrb	w8, [x8]
  402eb4:	cbnz	w8, 402ec8 <ferror@plt+0x1868>
  402eb8:	ldp	x20, x19, [sp, #32]
  402ebc:	ldr	x21, [sp, #16]
  402ec0:	ldp	x29, x30, [sp], #48
  402ec4:	ret
  402ec8:	ldr	w8, [x21]
  402ecc:	adrp	x9, 415000 <ferror@plt+0x139a0>
  402ed0:	ldr	w0, [x9, #464]
  402ed4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402ed8:	add	x1, x1, #0x7a9
  402edc:	mov	x2, x20
  402ee0:	mov	x3, x19
  402ee4:	cmp	w8, #0x22
  402ee8:	b.ne	402ef0 <ferror@plt+0x1890>  // b.any
  402eec:	bl	401640 <err@plt>
  402ef0:	bl	4015e0 <errx@plt>
  402ef4:	stp	x29, x30, [sp, #-48]!
  402ef8:	mov	x29, sp
  402efc:	str	x21, [sp, #16]
  402f00:	stp	x20, x19, [sp, #32]
  402f04:	mov	x20, x1
  402f08:	mov	x19, x0
  402f0c:	str	xzr, [x29, #24]
  402f10:	bl	401620 <__errno_location@plt>
  402f14:	mov	x21, x0
  402f18:	str	wzr, [x0]
  402f1c:	cbz	x19, 402f68 <ferror@plt+0x1908>
  402f20:	ldrb	w8, [x19]
  402f24:	cbz	w8, 402f68 <ferror@plt+0x1908>
  402f28:	add	x1, x29, #0x18
  402f2c:	mov	w2, #0xa                   	// #10
  402f30:	mov	x0, x19
  402f34:	bl	401520 <strtol@plt>
  402f38:	ldr	w8, [x21]
  402f3c:	cbnz	w8, 402f68 <ferror@plt+0x1908>
  402f40:	ldr	x8, [x29, #24]
  402f44:	cmp	x8, x19
  402f48:	b.eq	402f68 <ferror@plt+0x1908>  // b.none
  402f4c:	cbz	x8, 402f58 <ferror@plt+0x18f8>
  402f50:	ldrb	w8, [x8]
  402f54:	cbnz	w8, 402f68 <ferror@plt+0x1908>
  402f58:	ldp	x20, x19, [sp, #32]
  402f5c:	ldr	x21, [sp, #16]
  402f60:	ldp	x29, x30, [sp], #48
  402f64:	ret
  402f68:	ldr	w8, [x21]
  402f6c:	adrp	x9, 415000 <ferror@plt+0x139a0>
  402f70:	ldr	w0, [x9, #464]
  402f74:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402f78:	add	x1, x1, #0x7a9
  402f7c:	mov	x2, x20
  402f80:	mov	x3, x19
  402f84:	cmp	w8, #0x22
  402f88:	b.ne	402f90 <ferror@plt+0x1930>  // b.any
  402f8c:	bl	401640 <err@plt>
  402f90:	bl	4015e0 <errx@plt>
  402f94:	stp	x29, x30, [sp, #-48]!
  402f98:	mov	x29, sp
  402f9c:	str	x21, [sp, #16]
  402fa0:	stp	x20, x19, [sp, #32]
  402fa4:	mov	x20, x1
  402fa8:	mov	x19, x0
  402fac:	str	xzr, [x29, #24]
  402fb0:	bl	401620 <__errno_location@plt>
  402fb4:	mov	x21, x0
  402fb8:	str	wzr, [x0]
  402fbc:	cbz	x19, 403008 <ferror@plt+0x19a8>
  402fc0:	ldrb	w8, [x19]
  402fc4:	cbz	w8, 403008 <ferror@plt+0x19a8>
  402fc8:	add	x1, x29, #0x18
  402fcc:	mov	w2, #0xa                   	// #10
  402fd0:	mov	x0, x19
  402fd4:	bl	401310 <strtoul@plt>
  402fd8:	ldr	w8, [x21]
  402fdc:	cbnz	w8, 403008 <ferror@plt+0x19a8>
  402fe0:	ldr	x8, [x29, #24]
  402fe4:	cmp	x8, x19
  402fe8:	b.eq	403008 <ferror@plt+0x19a8>  // b.none
  402fec:	cbz	x8, 402ff8 <ferror@plt+0x1998>
  402ff0:	ldrb	w8, [x8]
  402ff4:	cbnz	w8, 403008 <ferror@plt+0x19a8>
  402ff8:	ldp	x20, x19, [sp, #32]
  402ffc:	ldr	x21, [sp, #16]
  403000:	ldp	x29, x30, [sp], #48
  403004:	ret
  403008:	ldr	w8, [x21]
  40300c:	adrp	x9, 415000 <ferror@plt+0x139a0>
  403010:	ldr	w0, [x9, #464]
  403014:	adrp	x1, 404000 <ferror@plt+0x29a0>
  403018:	add	x1, x1, #0x7a9
  40301c:	mov	x2, x20
  403020:	mov	x3, x19
  403024:	cmp	w8, #0x22
  403028:	b.ne	403030 <ferror@plt+0x19d0>  // b.any
  40302c:	bl	401640 <err@plt>
  403030:	bl	4015e0 <errx@plt>
  403034:	sub	sp, sp, #0x30
  403038:	stp	x20, x19, [sp, #32]
  40303c:	mov	x20, x1
  403040:	add	x1, sp, #0x8
  403044:	stp	x29, x30, [sp, #16]
  403048:	add	x29, sp, #0x10
  40304c:	mov	x19, x0
  403050:	bl	4028c0 <ferror@plt+0x1260>
  403054:	cbnz	w0, 40306c <ferror@plt+0x1a0c>
  403058:	ldr	x0, [sp, #8]
  40305c:	ldp	x20, x19, [sp, #32]
  403060:	ldp	x29, x30, [sp, #16]
  403064:	add	sp, sp, #0x30
  403068:	ret
  40306c:	bl	401620 <__errno_location@plt>
  403070:	adrp	x9, 415000 <ferror@plt+0x139a0>
  403074:	ldr	w8, [x0]
  403078:	ldr	w0, [x9, #464]
  40307c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  403080:	add	x1, x1, #0x7a9
  403084:	mov	x2, x20
  403088:	mov	x3, x19
  40308c:	cbnz	w8, 403094 <ferror@plt+0x1a34>
  403090:	bl	4015e0 <errx@plt>
  403094:	bl	401640 <err@plt>
  403098:	stp	x29, x30, [sp, #-32]!
  40309c:	str	x19, [sp, #16]
  4030a0:	mov	x19, x1
  4030a4:	mov	x1, x2
  4030a8:	mov	x29, sp
  4030ac:	bl	402e58 <ferror@plt+0x17f8>
  4030b0:	fcvtzs	x8, d0
  4030b4:	mov	x9, #0x848000000000        	// #145685290680320
  4030b8:	movk	x9, #0x412e, lsl #48
  4030bc:	scvtf	d1, x8
  4030c0:	fmov	d2, x9
  4030c4:	fsub	d0, d0, d1
  4030c8:	fmul	d0, d0, d2
  4030cc:	fcvtzs	x9, d0
  4030d0:	stp	x8, x9, [x19]
  4030d4:	ldr	x19, [sp, #16]
  4030d8:	ldp	x29, x30, [sp], #32
  4030dc:	ret
  4030e0:	and	w8, w0, #0xf000
  4030e4:	sub	w8, w8, #0x1, lsl #12
  4030e8:	lsr	w9, w8, #12
  4030ec:	cmp	w9, #0xb
  4030f0:	mov	w8, wzr
  4030f4:	b.hi	403148 <ferror@plt+0x1ae8>  // b.pmore
  4030f8:	adrp	x10, 404000 <ferror@plt+0x29a0>
  4030fc:	add	x10, x10, #0x78b
  403100:	adr	x11, 403114 <ferror@plt+0x1ab4>
  403104:	ldrb	w12, [x10, x9]
  403108:	add	x11, x11, x12, lsl #2
  40310c:	mov	w9, #0x64                  	// #100
  403110:	br	x11
  403114:	mov	w9, #0x70                  	// #112
  403118:	b	403140 <ferror@plt+0x1ae0>
  40311c:	mov	w9, #0x63                  	// #99
  403120:	b	403140 <ferror@plt+0x1ae0>
  403124:	mov	w9, #0x62                  	// #98
  403128:	b	403140 <ferror@plt+0x1ae0>
  40312c:	mov	w9, #0x6c                  	// #108
  403130:	b	403140 <ferror@plt+0x1ae0>
  403134:	mov	w9, #0x73                  	// #115
  403138:	b	403140 <ferror@plt+0x1ae0>
  40313c:	mov	w9, #0x2d                  	// #45
  403140:	mov	w8, #0x1                   	// #1
  403144:	strb	w9, [x1]
  403148:	tst	w0, #0x100
  40314c:	mov	w9, #0x72                  	// #114
  403150:	mov	w10, #0x2d                  	// #45
  403154:	add	x11, x1, x8
  403158:	mov	w12, #0x77                  	// #119
  40315c:	csel	w17, w10, w9, eq  // eq = none
  403160:	tst	w0, #0x80
  403164:	mov	w14, #0x53                  	// #83
  403168:	mov	w15, #0x73                  	// #115
  40316c:	mov	w16, #0x78                  	// #120
  403170:	strb	w17, [x11]
  403174:	csel	w17, w10, w12, eq  // eq = none
  403178:	tst	w0, #0x40
  40317c:	orr	x13, x8, #0x2
  403180:	strb	w17, [x11, #1]
  403184:	csel	w11, w15, w14, ne  // ne = any
  403188:	csel	w17, w16, w10, ne  // ne = any
  40318c:	tst	w0, #0x800
  403190:	csel	w11, w17, w11, eq  // eq = none
  403194:	add	x13, x13, x1
  403198:	tst	w0, #0x20
  40319c:	strb	w11, [x13]
  4031a0:	csel	w11, w10, w9, eq  // eq = none
  4031a4:	tst	w0, #0x10
  4031a8:	strb	w11, [x13, #1]
  4031ac:	csel	w11, w10, w12, eq  // eq = none
  4031b0:	tst	w0, #0x8
  4031b4:	csel	w14, w15, w14, ne  // ne = any
  4031b8:	csel	w15, w16, w10, ne  // ne = any
  4031bc:	tst	w0, #0x400
  4031c0:	orr	x8, x8, #0x6
  4031c4:	csel	w14, w15, w14, eq  // eq = none
  4031c8:	tst	w0, #0x4
  4031cc:	add	x8, x8, x1
  4031d0:	csel	w9, w10, w9, eq  // eq = none
  4031d4:	tst	w0, #0x2
  4031d8:	mov	w17, #0x54                  	// #84
  4031dc:	strb	w11, [x13, #2]
  4031e0:	mov	w11, #0x74                  	// #116
  4031e4:	strb	w14, [x13, #3]
  4031e8:	strb	w9, [x8]
  4031ec:	csel	w9, w10, w12, eq  // eq = none
  4031f0:	tst	w0, #0x1
  4031f4:	strb	w9, [x8, #1]
  4031f8:	csel	w9, w11, w17, ne  // ne = any
  4031fc:	csel	w10, w16, w10, ne  // ne = any
  403200:	tst	w0, #0x200
  403204:	csel	w9, w10, w9, eq  // eq = none
  403208:	mov	x0, x1
  40320c:	strb	w9, [x8, #2]
  403210:	strb	wzr, [x8, #3]
  403214:	ret
  403218:	sub	sp, sp, #0x60
  40321c:	stp	x22, x21, [sp, #64]
  403220:	stp	x20, x19, [sp, #80]
  403224:	mov	x21, x1
  403228:	mov	w20, w0
  40322c:	add	x22, sp, #0x8
  403230:	stp	x29, x30, [sp, #48]
  403234:	add	x29, sp, #0x30
  403238:	tbz	w0, #1, 403248 <ferror@plt+0x1be8>
  40323c:	orr	x22, x22, #0x1
  403240:	mov	w8, #0x20                  	// #32
  403244:	strb	w8, [sp, #8]
  403248:	mov	x0, x21
  40324c:	bl	4033e8 <ferror@plt+0x1d88>
  403250:	cbz	w0, 403274 <ferror@plt+0x1c14>
  403254:	mov	w8, #0x6667                	// #26215
  403258:	movk	w8, #0x6666, lsl #16
  40325c:	smull	x8, w0, w8
  403260:	lsr	x9, x8, #63
  403264:	asr	x8, x8, #34
  403268:	add	w8, w8, w9
  40326c:	sxtw	x9, w8
  403270:	b	403278 <ferror@plt+0x1c18>
  403274:	mov	x9, xzr
  403278:	adrp	x8, 404000 <ferror@plt+0x29a0>
  40327c:	add	x8, x8, #0x7b2
  403280:	ldrb	w11, [x8, x9]
  403284:	mov	x10, #0xffffffffffffffff    	// #-1
  403288:	lsl	x8, x10, x0
  40328c:	bic	x8, x21, x8
  403290:	cmp	w0, #0x0
  403294:	mov	x10, x22
  403298:	lsr	x19, x21, x0
  40329c:	csel	x8, x8, xzr, ne  // ne = any
  4032a0:	strb	w11, [x10], #1
  4032a4:	tbz	w20, #0, 4032b8 <ferror@plt+0x1c58>
  4032a8:	cbz	x9, 4032b8 <ferror@plt+0x1c58>
  4032ac:	mov	w9, #0x4269                	// #17001
  4032b0:	add	x10, x22, #0x3
  4032b4:	sturh	w9, [x22, #1]
  4032b8:	strb	wzr, [x10]
  4032bc:	cbz	x8, 403304 <ferror@plt+0x1ca4>
  4032c0:	sub	w9, w0, #0xa
  4032c4:	lsr	x8, x8, x9
  4032c8:	tbnz	w20, #2, 403310 <ferror@plt+0x1cb0>
  4032cc:	mov	x10, #0xf5c3                	// #62915
  4032d0:	movk	x10, #0x5c28, lsl #16
  4032d4:	add	x9, x8, #0x32
  4032d8:	movk	x10, #0xc28f, lsl #32
  4032dc:	movk	x10, #0x28f5, lsl #48
  4032e0:	sub	x8, x8, #0x3b6
  4032e4:	lsr	x9, x9, #2
  4032e8:	cmp	x8, #0x64
  4032ec:	umulh	x8, x9, x10
  4032f0:	lsr	x8, x8, #2
  4032f4:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  4032f8:	cinc	w19, w19, cc  // cc = lo, ul, last
  4032fc:	cbnz	x20, 403340 <ferror@plt+0x1ce0>
  403300:	b	4033b0 <ferror@plt+0x1d50>
  403304:	mov	x20, xzr
  403308:	cbnz	x20, 403340 <ferror@plt+0x1ce0>
  40330c:	b	4033b0 <ferror@plt+0x1d50>
  403310:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403314:	add	x8, x8, #0x5
  403318:	movk	x9, #0xcccd
  40331c:	umulh	x10, x8, x9
  403320:	lsr	x20, x10, #3
  403324:	mul	x9, x20, x9
  403328:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40332c:	ror	x9, x9, #1
  403330:	movk	x10, #0x1999, lsl #48
  403334:	cmp	x9, x10
  403338:	b.ls	403390 <ferror@plt+0x1d30>  // b.plast
  40333c:	cbz	x20, 4033b0 <ferror@plt+0x1d50>
  403340:	bl	4013d0 <localeconv@plt>
  403344:	cbz	x0, 403354 <ferror@plt+0x1cf4>
  403348:	ldr	x4, [x0]
  40334c:	cbnz	x4, 40335c <ferror@plt+0x1cfc>
  403350:	b	403364 <ferror@plt+0x1d04>
  403354:	mov	x4, xzr
  403358:	cbz	x4, 403364 <ferror@plt+0x1d04>
  40335c:	ldrb	w8, [x4]
  403360:	cbnz	w8, 40336c <ferror@plt+0x1d0c>
  403364:	adrp	x4, 404000 <ferror@plt+0x29a0>
  403368:	add	x4, x4, #0x7ba
  40336c:	adrp	x2, 404000 <ferror@plt+0x29a0>
  403370:	add	x2, x2, #0x7bc
  403374:	add	x0, sp, #0x10
  403378:	add	x6, sp, #0x8
  40337c:	mov	w1, #0x20                  	// #32
  403380:	mov	w3, w19
  403384:	mov	x5, x20
  403388:	bl	4013c0 <snprintf@plt>
  40338c:	b	4033cc <ferror@plt+0x1d6c>
  403390:	mov	x9, #0xf5c3                	// #62915
  403394:	movk	x9, #0x5c28, lsl #16
  403398:	movk	x9, #0xc28f, lsl #32
  40339c:	lsr	x8, x8, #2
  4033a0:	movk	x9, #0x28f5, lsl #48
  4033a4:	umulh	x8, x8, x9
  4033a8:	lsr	x20, x8, #2
  4033ac:	cbnz	x20, 403340 <ferror@plt+0x1ce0>
  4033b0:	adrp	x2, 404000 <ferror@plt+0x29a0>
  4033b4:	add	x2, x2, #0x7c6
  4033b8:	add	x0, sp, #0x10
  4033bc:	add	x4, sp, #0x8
  4033c0:	mov	w1, #0x20                  	// #32
  4033c4:	mov	w3, w19
  4033c8:	bl	4013c0 <snprintf@plt>
  4033cc:	add	x0, sp, #0x10
  4033d0:	bl	401470 <strdup@plt>
  4033d4:	ldp	x20, x19, [sp, #80]
  4033d8:	ldp	x22, x21, [sp, #64]
  4033dc:	ldp	x29, x30, [sp, #48]
  4033e0:	add	sp, sp, #0x60
  4033e4:	ret
  4033e8:	mov	w8, #0xa                   	// #10
  4033ec:	lsr	x9, x0, x8
  4033f0:	cbz	x9, 403404 <ferror@plt+0x1da4>
  4033f4:	cmp	x8, #0x33
  4033f8:	add	x8, x8, #0xa
  4033fc:	b.cc	4033ec <ferror@plt+0x1d8c>  // b.lo, b.ul, b.last
  403400:	mov	w8, #0x46                  	// #70
  403404:	sub	w0, w8, #0xa
  403408:	ret
  40340c:	stp	x29, x30, [sp, #-80]!
  403410:	stp	x26, x25, [sp, #16]
  403414:	stp	x24, x23, [sp, #32]
  403418:	stp	x22, x21, [sp, #48]
  40341c:	stp	x20, x19, [sp, #64]
  403420:	mov	x29, sp
  403424:	cbz	x0, 403508 <ferror@plt+0x1ea8>
  403428:	mov	x20, x3
  40342c:	mov	w19, #0xffffffff            	// #-1
  403430:	cbz	x3, 403524 <ferror@plt+0x1ec4>
  403434:	mov	x21, x2
  403438:	cbz	x2, 403524 <ferror@plt+0x1ec4>
  40343c:	mov	x22, x1
  403440:	cbz	x1, 403524 <ferror@plt+0x1ec4>
  403444:	ldrb	w8, [x0]
  403448:	cbz	w8, 403524 <ferror@plt+0x1ec4>
  40344c:	ldrb	w8, [x0]
  403450:	cbz	w8, 403510 <ferror@plt+0x1eb0>
  403454:	mov	x24, xzr
  403458:	mov	x23, xzr
  40345c:	add	x25, x0, #0x1
  403460:	b	40346c <ferror@plt+0x1e0c>
  403464:	ldrb	w8, [x25], #1
  403468:	cbz	w8, 403520 <ferror@plt+0x1ec0>
  40346c:	cmp	x24, x21
  403470:	b.cs	4034e0 <ferror@plt+0x1e80>  // b.hs, b.nlast
  403474:	ldrb	w10, [x25]
  403478:	sub	x9, x25, #0x1
  40347c:	cmp	x23, #0x0
  403480:	and	w8, w8, #0xff
  403484:	csel	x23, x9, x23, eq  // eq = none
  403488:	cmp	w8, #0x2c
  40348c:	csel	x8, x9, xzr, eq  // eq = none
  403490:	cmp	w10, #0x0
  403494:	csel	x26, x25, x8, eq  // eq = none
  403498:	mov	w8, #0x4                   	// #4
  40349c:	cbz	x23, 4034e8 <ferror@plt+0x1e88>
  4034a0:	cbz	x26, 4034e8 <ferror@plt+0x1e88>
  4034a4:	subs	x1, x26, x23
  4034a8:	b.ls	4034f8 <ferror@plt+0x1e98>  // b.plast
  4034ac:	mov	x0, x23
  4034b0:	blr	x20
  4034b4:	cmn	w0, #0x1
  4034b8:	b.eq	4034f8 <ferror@plt+0x1e98>  // b.none
  4034bc:	str	w0, [x22, x24, lsl #2]
  4034c0:	ldrb	w8, [x26]
  4034c4:	mov	x23, xzr
  4034c8:	add	x24, x24, #0x1
  4034cc:	cmp	w8, #0x0
  4034d0:	cset	w8, eq  // eq = none
  4034d4:	lsl	w8, w8, #1
  4034d8:	cbnz	w8, 4034ec <ferror@plt+0x1e8c>
  4034dc:	b	403464 <ferror@plt+0x1e04>
  4034e0:	mov	w19, #0xfffffffe            	// #-2
  4034e4:	mov	w8, #0x1                   	// #1
  4034e8:	cbz	w8, 403464 <ferror@plt+0x1e04>
  4034ec:	cmp	w8, #0x4
  4034f0:	b.eq	403464 <ferror@plt+0x1e04>  // b.none
  4034f4:	b	403518 <ferror@plt+0x1eb8>
  4034f8:	mov	w19, #0xffffffff            	// #-1
  4034fc:	mov	w8, #0x1                   	// #1
  403500:	cbnz	w8, 4034ec <ferror@plt+0x1e8c>
  403504:	b	403464 <ferror@plt+0x1e04>
  403508:	mov	w19, #0xffffffff            	// #-1
  40350c:	b	403524 <ferror@plt+0x1ec4>
  403510:	mov	x24, xzr
  403514:	b	403520 <ferror@plt+0x1ec0>
  403518:	cmp	w8, #0x2
  40351c:	b.ne	403524 <ferror@plt+0x1ec4>  // b.any
  403520:	mov	w19, w24
  403524:	mov	w0, w19
  403528:	ldp	x20, x19, [sp, #64]
  40352c:	ldp	x22, x21, [sp, #48]
  403530:	ldp	x24, x23, [sp, #32]
  403534:	ldp	x26, x25, [sp, #16]
  403538:	ldp	x29, x30, [sp], #80
  40353c:	ret
  403540:	stp	x29, x30, [sp, #-32]!
  403544:	str	x19, [sp, #16]
  403548:	mov	x29, sp
  40354c:	cbz	x0, 403570 <ferror@plt+0x1f10>
  403550:	mov	x19, x3
  403554:	mov	w8, #0xffffffff            	// #-1
  403558:	cbz	x3, 403574 <ferror@plt+0x1f14>
  40355c:	ldrb	w9, [x0]
  403560:	cbz	w9, 403574 <ferror@plt+0x1f14>
  403564:	ldr	x8, [x19]
  403568:	cmp	x8, x2
  40356c:	b.ls	403584 <ferror@plt+0x1f24>  // b.plast
  403570:	mov	w8, #0xffffffff            	// #-1
  403574:	ldr	x19, [sp, #16]
  403578:	mov	w0, w8
  40357c:	ldp	x29, x30, [sp], #32
  403580:	ret
  403584:	cmp	w9, #0x2b
  403588:	b.ne	403594 <ferror@plt+0x1f34>  // b.any
  40358c:	add	x0, x0, #0x1
  403590:	b	403598 <ferror@plt+0x1f38>
  403594:	str	xzr, [x19]
  403598:	ldr	x8, [x19]
  40359c:	mov	x3, x4
  4035a0:	add	x1, x1, x8, lsl #2
  4035a4:	sub	x2, x2, x8
  4035a8:	bl	40340c <ferror@plt+0x1dac>
  4035ac:	mov	w8, w0
  4035b0:	cmp	w0, #0x1
  4035b4:	b.lt	403574 <ferror@plt+0x1f14>  // b.tstop
  4035b8:	ldr	x9, [x19]
  4035bc:	add	x9, x9, w8, sxtw
  4035c0:	str	x9, [x19]
  4035c4:	b	403574 <ferror@plt+0x1f14>
  4035c8:	stp	x29, x30, [sp, #-80]!
  4035cc:	stp	x22, x21, [sp, #48]
  4035d0:	mov	w21, #0xffffffea            	// #-22
  4035d4:	str	x25, [sp, #16]
  4035d8:	stp	x24, x23, [sp, #32]
  4035dc:	stp	x20, x19, [sp, #64]
  4035e0:	mov	x29, sp
  4035e4:	cbz	x1, 4036d0 <ferror@plt+0x2070>
  4035e8:	cbz	x0, 4036d0 <ferror@plt+0x2070>
  4035ec:	mov	x19, x2
  4035f0:	cbz	x2, 4036d0 <ferror@plt+0x2070>
  4035f4:	ldrb	w8, [x0]
  4035f8:	cbz	w8, 4036cc <ferror@plt+0x206c>
  4035fc:	mov	x20, x1
  403600:	mov	x22, xzr
  403604:	add	x23, x0, #0x1
  403608:	mov	w24, #0x1                   	// #1
  40360c:	b	403618 <ferror@plt+0x1fb8>
  403610:	ldrb	w8, [x23], #1
  403614:	cbz	w8, 4036cc <ferror@plt+0x206c>
  403618:	mov	x9, x23
  40361c:	ldrb	w10, [x9], #-1
  403620:	cmp	x22, #0x0
  403624:	and	w8, w8, #0xff
  403628:	csel	x22, x9, x22, eq  // eq = none
  40362c:	cmp	w8, #0x2c
  403630:	csel	x8, x9, xzr, eq  // eq = none
  403634:	cmp	w10, #0x0
  403638:	csel	x25, x23, x8, eq  // eq = none
  40363c:	mov	w8, #0x4                   	// #4
  403640:	cbz	x22, 4036a4 <ferror@plt+0x2044>
  403644:	cbz	x25, 4036a4 <ferror@plt+0x2044>
  403648:	subs	x1, x25, x22
  40364c:	b.ls	40369c <ferror@plt+0x203c>  // b.plast
  403650:	mov	x0, x22
  403654:	blr	x19
  403658:	tbnz	w0, #31, 4036b4 <ferror@plt+0x2054>
  40365c:	add	w8, w0, #0x7
  403660:	cmp	w0, #0x0
  403664:	csel	w8, w8, w0, lt  // lt = tstop
  403668:	sbfx	x8, x8, #3, #29
  40366c:	ldrb	w9, [x20, x8]
  403670:	and	w10, w0, #0x7
  403674:	lsl	w10, w24, w10
  403678:	mov	x22, xzr
  40367c:	orr	w9, w9, w10
  403680:	strb	w9, [x20, x8]
  403684:	ldrb	w8, [x25]
  403688:	cmp	w8, #0x0
  40368c:	cset	w8, eq  // eq = none
  403690:	lsl	w8, w8, #1
  403694:	cbnz	w8, 4036a8 <ferror@plt+0x2048>
  403698:	b	403610 <ferror@plt+0x1fb0>
  40369c:	mov	w21, #0xffffffff            	// #-1
  4036a0:	mov	w8, #0x1                   	// #1
  4036a4:	cbz	w8, 403610 <ferror@plt+0x1fb0>
  4036a8:	cmp	w8, #0x4
  4036ac:	b.eq	403610 <ferror@plt+0x1fb0>  // b.none
  4036b0:	b	4036c4 <ferror@plt+0x2064>
  4036b4:	mov	w8, #0x1                   	// #1
  4036b8:	mov	w21, w0
  4036bc:	cbnz	w8, 4036a8 <ferror@plt+0x2048>
  4036c0:	b	403610 <ferror@plt+0x1fb0>
  4036c4:	cmp	w8, #0x2
  4036c8:	b.ne	4036d0 <ferror@plt+0x2070>  // b.any
  4036cc:	mov	w21, wzr
  4036d0:	mov	w0, w21
  4036d4:	ldp	x20, x19, [sp, #64]
  4036d8:	ldp	x22, x21, [sp, #48]
  4036dc:	ldp	x24, x23, [sp, #32]
  4036e0:	ldr	x25, [sp, #16]
  4036e4:	ldp	x29, x30, [sp], #80
  4036e8:	ret
  4036ec:	stp	x29, x30, [sp, #-64]!
  4036f0:	stp	x22, x21, [sp, #32]
  4036f4:	mov	w21, #0xffffffea            	// #-22
  4036f8:	stp	x24, x23, [sp, #16]
  4036fc:	stp	x20, x19, [sp, #48]
  403700:	mov	x29, sp
  403704:	cbz	x1, 4037d4 <ferror@plt+0x2174>
  403708:	cbz	x0, 4037d4 <ferror@plt+0x2174>
  40370c:	mov	x19, x2
  403710:	cbz	x2, 4037d4 <ferror@plt+0x2174>
  403714:	ldrb	w8, [x0]
  403718:	cbz	w8, 4037d0 <ferror@plt+0x2170>
  40371c:	mov	x20, x1
  403720:	mov	x22, xzr
  403724:	add	x23, x0, #0x1
  403728:	b	403734 <ferror@plt+0x20d4>
  40372c:	ldrb	w8, [x23], #1
  403730:	cbz	w8, 4037d0 <ferror@plt+0x2170>
  403734:	mov	x9, x23
  403738:	ldrb	w10, [x9], #-1
  40373c:	cmp	x22, #0x0
  403740:	and	w8, w8, #0xff
  403744:	csel	x22, x9, x22, eq  // eq = none
  403748:	cmp	w8, #0x2c
  40374c:	csel	x8, x9, xzr, eq  // eq = none
  403750:	cmp	w10, #0x0
  403754:	csel	x24, x23, x8, eq  // eq = none
  403758:	mov	w8, #0x4                   	// #4
  40375c:	cbz	x22, 4037a8 <ferror@plt+0x2148>
  403760:	cbz	x24, 4037a8 <ferror@plt+0x2148>
  403764:	subs	x1, x24, x22
  403768:	b.ls	4037a0 <ferror@plt+0x2140>  // b.plast
  40376c:	mov	x0, x22
  403770:	blr	x19
  403774:	tbnz	x0, #63, 4037b8 <ferror@plt+0x2158>
  403778:	ldr	x8, [x20]
  40377c:	mov	x22, xzr
  403780:	orr	x8, x8, x0
  403784:	str	x8, [x20]
  403788:	ldrb	w8, [x24]
  40378c:	cmp	w8, #0x0
  403790:	cset	w8, eq  // eq = none
  403794:	lsl	w8, w8, #1
  403798:	cbnz	w8, 4037ac <ferror@plt+0x214c>
  40379c:	b	40372c <ferror@plt+0x20cc>
  4037a0:	mov	w21, #0xffffffff            	// #-1
  4037a4:	mov	w8, #0x1                   	// #1
  4037a8:	cbz	w8, 40372c <ferror@plt+0x20cc>
  4037ac:	cmp	w8, #0x4
  4037b0:	b.eq	40372c <ferror@plt+0x20cc>  // b.none
  4037b4:	b	4037c8 <ferror@plt+0x2168>
  4037b8:	mov	w8, #0x1                   	// #1
  4037bc:	mov	w21, w0
  4037c0:	cbnz	w8, 4037ac <ferror@plt+0x214c>
  4037c4:	b	40372c <ferror@plt+0x20cc>
  4037c8:	cmp	w8, #0x2
  4037cc:	b.ne	4037d4 <ferror@plt+0x2174>  // b.any
  4037d0:	mov	w21, wzr
  4037d4:	mov	w0, w21
  4037d8:	ldp	x20, x19, [sp, #48]
  4037dc:	ldp	x22, x21, [sp, #32]
  4037e0:	ldp	x24, x23, [sp, #16]
  4037e4:	ldp	x29, x30, [sp], #64
  4037e8:	ret
  4037ec:	stp	x29, x30, [sp, #-64]!
  4037f0:	mov	x29, sp
  4037f4:	str	x23, [sp, #16]
  4037f8:	stp	x22, x21, [sp, #32]
  4037fc:	stp	x20, x19, [sp, #48]
  403800:	str	xzr, [x29, #24]
  403804:	cbz	x0, 4038f4 <ferror@plt+0x2294>
  403808:	mov	w21, w3
  40380c:	mov	x19, x2
  403810:	mov	x23, x1
  403814:	mov	x22, x0
  403818:	str	w3, [x1]
  40381c:	str	w3, [x2]
  403820:	bl	401620 <__errno_location@plt>
  403824:	str	wzr, [x0]
  403828:	ldrb	w8, [x22]
  40382c:	mov	x20, x0
  403830:	cmp	w8, #0x3a
  403834:	b.ne	40387c <ferror@plt+0x221c>  // b.any
  403838:	add	x21, x22, #0x1
  40383c:	add	x1, x29, #0x18
  403840:	mov	w2, #0xa                   	// #10
  403844:	mov	x0, x21
  403848:	bl	401520 <strtol@plt>
  40384c:	str	w0, [x19]
  403850:	ldr	w8, [x20]
  403854:	mov	w0, #0xffffffff            	// #-1
  403858:	cbnz	w8, 4038f4 <ferror@plt+0x2294>
  40385c:	ldr	x8, [x29, #24]
  403860:	cbz	x8, 4038f4 <ferror@plt+0x2294>
  403864:	cmp	x8, x21
  403868:	mov	w0, #0xffffffff            	// #-1
  40386c:	b.eq	4038f4 <ferror@plt+0x2294>  // b.none
  403870:	ldrb	w8, [x8]
  403874:	cbz	w8, 4038f0 <ferror@plt+0x2290>
  403878:	b	4038f4 <ferror@plt+0x2294>
  40387c:	add	x1, x29, #0x18
  403880:	mov	w2, #0xa                   	// #10
  403884:	mov	x0, x22
  403888:	bl	401520 <strtol@plt>
  40388c:	str	w0, [x23]
  403890:	str	w0, [x19]
  403894:	ldr	x8, [x29, #24]
  403898:	mov	w0, #0xffffffff            	// #-1
  40389c:	cmp	x8, x22
  4038a0:	b.eq	4038f4 <ferror@plt+0x2294>  // b.none
  4038a4:	ldr	w9, [x20]
  4038a8:	cbnz	w9, 4038f4 <ferror@plt+0x2294>
  4038ac:	cbz	x8, 4038f4 <ferror@plt+0x2294>
  4038b0:	ldrb	w9, [x8]
  4038b4:	cmp	w9, #0x2d
  4038b8:	b.eq	4038dc <ferror@plt+0x227c>  // b.none
  4038bc:	cmp	w9, #0x3a
  4038c0:	b.ne	4038f0 <ferror@plt+0x2290>  // b.any
  4038c4:	ldrb	w10, [x8, #1]
  4038c8:	cbz	w10, 4038ec <ferror@plt+0x228c>
  4038cc:	cmp	w9, #0x3a
  4038d0:	b.eq	4038dc <ferror@plt+0x227c>  // b.none
  4038d4:	cmp	w9, #0x2d
  4038d8:	b.ne	4038f0 <ferror@plt+0x2290>  // b.any
  4038dc:	add	x21, x8, #0x1
  4038e0:	str	xzr, [x29, #24]
  4038e4:	str	wzr, [x20]
  4038e8:	b	40383c <ferror@plt+0x21dc>
  4038ec:	str	w21, [x19]
  4038f0:	mov	w0, wzr
  4038f4:	ldp	x20, x19, [sp, #48]
  4038f8:	ldp	x22, x21, [sp, #32]
  4038fc:	ldr	x23, [sp, #16]
  403900:	ldp	x29, x30, [sp], #64
  403904:	ret
  403908:	sub	sp, sp, #0x50
  40390c:	stp	x20, x19, [sp, #64]
  403910:	mov	x20, x1
  403914:	mov	x19, x0
  403918:	stp	x29, x30, [sp, #16]
  40391c:	stp	x24, x23, [sp, #32]
  403920:	stp	x22, x21, [sp, #48]
  403924:	add	x29, sp, #0x10
  403928:	mov	w0, wzr
  40392c:	cbz	x20, 4039f8 <ferror@plt+0x2398>
  403930:	cbz	x19, 4039f8 <ferror@plt+0x2398>
  403934:	add	x1, sp, #0x8
  403938:	mov	x0, x19
  40393c:	bl	403a10 <ferror@plt+0x23b0>
  403940:	mov	x21, x0
  403944:	mov	x1, sp
  403948:	mov	x0, x20
  40394c:	bl	403a10 <ferror@plt+0x23b0>
  403950:	ldp	x24, x22, [sp]
  403954:	adds	x8, x24, x22
  403958:	b.eq	403984 <ferror@plt+0x2324>  // b.none
  40395c:	mov	x23, x0
  403960:	cmp	x8, #0x1
  403964:	b.ne	4039ac <ferror@plt+0x234c>  // b.any
  403968:	cbz	x21, 403990 <ferror@plt+0x2330>
  40396c:	ldrb	w8, [x21]
  403970:	cmp	w8, #0x2f
  403974:	b.ne	403990 <ferror@plt+0x2330>  // b.any
  403978:	mov	w0, #0x1                   	// #1
  40397c:	cbnz	w0, 4039ec <ferror@plt+0x238c>
  403980:	b	403928 <ferror@plt+0x22c8>
  403984:	mov	w0, #0x1                   	// #1
  403988:	cbnz	w0, 4039ec <ferror@plt+0x238c>
  40398c:	b	403928 <ferror@plt+0x22c8>
  403990:	cbz	x23, 4039ac <ferror@plt+0x234c>
  403994:	ldrb	w8, [x23]
  403998:	cmp	w8, #0x2f
  40399c:	b.ne	4039ac <ferror@plt+0x234c>  // b.any
  4039a0:	mov	w0, #0x1                   	// #1
  4039a4:	cbnz	w0, 4039ec <ferror@plt+0x238c>
  4039a8:	b	403928 <ferror@plt+0x22c8>
  4039ac:	mov	w0, #0x3                   	// #3
  4039b0:	cbz	x21, 4039d8 <ferror@plt+0x2378>
  4039b4:	cbz	x23, 4039d8 <ferror@plt+0x2378>
  4039b8:	cmp	x22, x24
  4039bc:	b.ne	4039d8 <ferror@plt+0x2378>  // b.any
  4039c0:	mov	x0, x21
  4039c4:	mov	x1, x23
  4039c8:	mov	x2, x22
  4039cc:	bl	401420 <strncmp@plt>
  4039d0:	cbz	w0, 4039e0 <ferror@plt+0x2380>
  4039d4:	mov	w0, #0x3                   	// #3
  4039d8:	cbnz	w0, 4039ec <ferror@plt+0x238c>
  4039dc:	b	403928 <ferror@plt+0x22c8>
  4039e0:	add	x19, x21, x22
  4039e4:	add	x20, x23, x24
  4039e8:	cbz	w0, 403928 <ferror@plt+0x22c8>
  4039ec:	cmp	w0, #0x3
  4039f0:	b.ne	4039f8 <ferror@plt+0x2398>  // b.any
  4039f4:	mov	w0, wzr
  4039f8:	ldp	x20, x19, [sp, #64]
  4039fc:	ldp	x22, x21, [sp, #48]
  403a00:	ldp	x24, x23, [sp, #32]
  403a04:	ldp	x29, x30, [sp, #16]
  403a08:	add	sp, sp, #0x50
  403a0c:	ret
  403a10:	mov	x8, x0
  403a14:	str	xzr, [x1]
  403a18:	mov	x0, x8
  403a1c:	cbz	x8, 403a64 <ferror@plt+0x2404>
  403a20:	ldrb	w9, [x0]
  403a24:	cmp	w9, #0x2f
  403a28:	b.ne	403a3c <ferror@plt+0x23dc>  // b.any
  403a2c:	mov	x8, x0
  403a30:	ldrb	w10, [x8, #1]!
  403a34:	cmp	w10, #0x2f
  403a38:	b.eq	403a18 <ferror@plt+0x23b8>  // b.none
  403a3c:	cbz	w9, 403a60 <ferror@plt+0x2400>
  403a40:	mov	w8, #0x1                   	// #1
  403a44:	str	x8, [x1]
  403a48:	ldrb	w9, [x0, x8]
  403a4c:	cbz	w9, 403a64 <ferror@plt+0x2404>
  403a50:	cmp	w9, #0x2f
  403a54:	b.eq	403a64 <ferror@plt+0x2404>  // b.none
  403a58:	add	x8, x8, #0x1
  403a5c:	b	403a44 <ferror@plt+0x23e4>
  403a60:	mov	x0, xzr
  403a64:	ret
  403a68:	stp	x29, x30, [sp, #-64]!
  403a6c:	orr	x8, x0, x1
  403a70:	stp	x24, x23, [sp, #16]
  403a74:	stp	x22, x21, [sp, #32]
  403a78:	stp	x20, x19, [sp, #48]
  403a7c:	mov	x29, sp
  403a80:	cbz	x8, 403ab4 <ferror@plt+0x2454>
  403a84:	mov	x19, x1
  403a88:	mov	x22, x0
  403a8c:	mov	x20, x2
  403a90:	cbz	x0, 403ac8 <ferror@plt+0x2468>
  403a94:	cbz	x19, 403adc <ferror@plt+0x247c>
  403a98:	mov	x0, x22
  403a9c:	bl	401320 <strlen@plt>
  403aa0:	mvn	x8, x0
  403aa4:	cmp	x8, x20
  403aa8:	b.cs	403ae4 <ferror@plt+0x2484>  // b.hs, b.nlast
  403aac:	mov	x21, xzr
  403ab0:	b	403b20 <ferror@plt+0x24c0>
  403ab4:	adrp	x0, 404000 <ferror@plt+0x29a0>
  403ab8:	add	x0, x0, #0x632
  403abc:	bl	401470 <strdup@plt>
  403ac0:	mov	x21, x0
  403ac4:	b	403b20 <ferror@plt+0x24c0>
  403ac8:	mov	x0, x19
  403acc:	mov	x1, x20
  403ad0:	bl	401550 <strndup@plt>
  403ad4:	mov	x21, x0
  403ad8:	b	403b20 <ferror@plt+0x24c0>
  403adc:	mov	x0, x22
  403ae0:	b	403abc <ferror@plt+0x245c>
  403ae4:	add	x24, x0, x20
  403ae8:	mov	x23, x0
  403aec:	add	x0, x24, #0x1
  403af0:	bl	401400 <malloc@plt>
  403af4:	mov	x21, x0
  403af8:	cbz	x0, 403b20 <ferror@plt+0x24c0>
  403afc:	mov	x0, x21
  403b00:	mov	x1, x22
  403b04:	mov	x2, x23
  403b08:	bl	4012f0 <memcpy@plt>
  403b0c:	add	x0, x21, x23
  403b10:	mov	x1, x19
  403b14:	mov	x2, x20
  403b18:	bl	4012f0 <memcpy@plt>
  403b1c:	strb	wzr, [x21, x24]
  403b20:	mov	x0, x21
  403b24:	ldp	x20, x19, [sp, #48]
  403b28:	ldp	x22, x21, [sp, #32]
  403b2c:	ldp	x24, x23, [sp, #16]
  403b30:	ldp	x29, x30, [sp], #64
  403b34:	ret
  403b38:	stp	x29, x30, [sp, #-32]!
  403b3c:	stp	x20, x19, [sp, #16]
  403b40:	mov	x19, x1
  403b44:	mov	x20, x0
  403b48:	mov	x29, sp
  403b4c:	cbz	x1, 403b60 <ferror@plt+0x2500>
  403b50:	mov	x0, x19
  403b54:	bl	401320 <strlen@plt>
  403b58:	mov	x2, x0
  403b5c:	b	403b64 <ferror@plt+0x2504>
  403b60:	mov	x2, xzr
  403b64:	mov	x0, x20
  403b68:	mov	x1, x19
  403b6c:	bl	403a68 <ferror@plt+0x2408>
  403b70:	ldp	x20, x19, [sp, #16]
  403b74:	ldp	x29, x30, [sp], #32
  403b78:	ret
  403b7c:	sub	sp, sp, #0x120
  403b80:	stp	x29, x30, [sp, #256]
  403b84:	add	x29, sp, #0x100
  403b88:	add	x9, sp, #0x80
  403b8c:	mov	x10, sp
  403b90:	mov	x11, #0xffffffffffffffd0    	// #-48
  403b94:	add	x8, x29, #0x20
  403b98:	movk	x11, #0xff80, lsl #32
  403b9c:	add	x9, x9, #0x30
  403ba0:	add	x10, x10, #0x80
  403ba4:	stp	x8, x9, [x29, #-32]
  403ba8:	stp	x10, x11, [x29, #-16]
  403bac:	stp	q1, q2, [sp, #16]
  403bb0:	str	q0, [sp]
  403bb4:	ldp	q0, q1, [x29, #-32]
  403bb8:	stp	x28, x19, [sp, #272]
  403bbc:	mov	x19, x0
  403bc0:	stp	x2, x3, [sp, #128]
  403bc4:	sub	x0, x29, #0x28
  403bc8:	sub	x2, x29, #0x50
  403bcc:	stp	x4, x5, [sp, #144]
  403bd0:	stp	x6, x7, [sp, #160]
  403bd4:	stp	q3, q4, [sp, #48]
  403bd8:	stp	q5, q6, [sp, #80]
  403bdc:	str	q7, [sp, #112]
  403be0:	stp	q0, q1, [x29, #-80]
  403be4:	bl	401540 <vasprintf@plt>
  403be8:	tbnz	w0, #31, 403c10 <ferror@plt+0x25b0>
  403bec:	ldur	x1, [x29, #-40]
  403bf0:	sxtw	x2, w0
  403bf4:	mov	x0, x19
  403bf8:	bl	403a68 <ferror@plt+0x2408>
  403bfc:	ldur	x8, [x29, #-40]
  403c00:	mov	x19, x0
  403c04:	mov	x0, x8
  403c08:	bl	401530 <free@plt>
  403c0c:	b	403c14 <ferror@plt+0x25b4>
  403c10:	mov	x19, xzr
  403c14:	mov	x0, x19
  403c18:	ldp	x28, x19, [sp, #272]
  403c1c:	ldp	x29, x30, [sp, #256]
  403c20:	add	sp, sp, #0x120
  403c24:	ret
  403c28:	stp	x29, x30, [sp, #-80]!
  403c2c:	stp	x24, x23, [sp, #32]
  403c30:	stp	x22, x21, [sp, #48]
  403c34:	stp	x20, x19, [sp, #64]
  403c38:	ldr	x19, [x0]
  403c3c:	str	x25, [sp, #16]
  403c40:	mov	x29, sp
  403c44:	ldrb	w8, [x19]
  403c48:	cbz	w8, 403d48 <ferror@plt+0x26e8>
  403c4c:	mov	x20, x0
  403c50:	mov	x22, x1
  403c54:	mov	x0, x19
  403c58:	mov	x1, x2
  403c5c:	mov	w23, w3
  403c60:	mov	x21, x2
  403c64:	bl	401560 <strspn@plt>
  403c68:	add	x19, x19, x0
  403c6c:	ldrb	w8, [x19]
  403c70:	cbz	x8, 403d44 <ferror@plt+0x26e4>
  403c74:	cbz	w23, 403cfc <ferror@plt+0x269c>
  403c78:	cmp	w8, #0x3f
  403c7c:	b.hi	403d14 <ferror@plt+0x26b4>  // b.pmore
  403c80:	mov	w9, #0x1                   	// #1
  403c84:	lsl	x8, x9, x8
  403c88:	mov	x9, #0x1                   	// #1
  403c8c:	movk	x9, #0x84, lsl #32
  403c90:	and	x8, x8, x9
  403c94:	cbz	x8, 403d14 <ferror@plt+0x26b4>
  403c98:	mov	x23, x19
  403c9c:	ldrb	w25, [x23], #1
  403ca0:	add	x1, x29, #0x1c
  403ca4:	strb	wzr, [x29, #29]
  403ca8:	mov	x0, x23
  403cac:	strb	w25, [x29, #28]
  403cb0:	bl	403d80 <ferror@plt+0x2720>
  403cb4:	str	x0, [x22]
  403cb8:	add	x8, x0, x19
  403cbc:	ldrb	w9, [x8, #1]
  403cc0:	mov	w8, wzr
  403cc4:	cbz	w9, 403d6c <ferror@plt+0x270c>
  403cc8:	cmp	w9, w25
  403ccc:	b.ne	403d6c <ferror@plt+0x270c>  // b.any
  403cd0:	add	x8, x0, x19
  403cd4:	ldrsb	w1, [x8, #2]
  403cd8:	mov	x24, x0
  403cdc:	cbz	w1, 403cec <ferror@plt+0x268c>
  403ce0:	mov	x0, x21
  403ce4:	bl	401570 <strchr@plt>
  403ce8:	cbz	x0, 403d68 <ferror@plt+0x2708>
  403cec:	add	x8, x19, x24
  403cf0:	add	x19, x8, #0x2
  403cf4:	mov	w8, #0x1                   	// #1
  403cf8:	b	403d70 <ferror@plt+0x2710>
  403cfc:	mov	x0, x19
  403d00:	mov	x1, x21
  403d04:	bl	401600 <strcspn@plt>
  403d08:	str	x0, [x22]
  403d0c:	add	x22, x19, x0
  403d10:	b	403d3c <ferror@plt+0x26dc>
  403d14:	mov	x0, x19
  403d18:	mov	x1, x21
  403d1c:	bl	403d80 <ferror@plt+0x2720>
  403d20:	str	x0, [x22]
  403d24:	add	x22, x19, x0
  403d28:	ldrsb	w1, [x22]
  403d2c:	cbz	w1, 403d3c <ferror@plt+0x26dc>
  403d30:	mov	x0, x21
  403d34:	bl	401570 <strchr@plt>
  403d38:	cbz	x0, 403d44 <ferror@plt+0x26e4>
  403d3c:	str	x22, [x20]
  403d40:	b	403d4c <ferror@plt+0x26ec>
  403d44:	str	x19, [x20]
  403d48:	mov	x19, xzr
  403d4c:	mov	x0, x19
  403d50:	ldp	x20, x19, [sp, #64]
  403d54:	ldp	x22, x21, [sp, #48]
  403d58:	ldp	x24, x23, [sp, #32]
  403d5c:	ldr	x25, [sp, #16]
  403d60:	ldp	x29, x30, [sp], #80
  403d64:	ret
  403d68:	mov	w8, wzr
  403d6c:	mov	x23, x19
  403d70:	str	x19, [x20]
  403d74:	mov	x19, x23
  403d78:	tbz	w8, #0, 403d48 <ferror@plt+0x26e8>
  403d7c:	b	403d4c <ferror@plt+0x26ec>
  403d80:	stp	x29, x30, [sp, #-48]!
  403d84:	stp	x22, x21, [sp, #16]
  403d88:	stp	x20, x19, [sp, #32]
  403d8c:	ldrb	w8, [x0]
  403d90:	mov	x29, sp
  403d94:	cbz	w8, 403de4 <ferror@plt+0x2784>
  403d98:	mov	x19, x1
  403d9c:	mov	x22, xzr
  403da0:	mov	w20, wzr
  403da4:	add	x21, x0, #0x1
  403da8:	b	403dcc <ferror@plt+0x276c>
  403dac:	sxtb	w1, w8
  403db0:	mov	x0, x19
  403db4:	bl	401570 <strchr@plt>
  403db8:	cbnz	x0, 403df0 <ferror@plt+0x2790>
  403dbc:	mov	w20, wzr
  403dc0:	ldrb	w8, [x21, x22]
  403dc4:	add	x22, x22, #0x1
  403dc8:	cbz	w8, 403df0 <ferror@plt+0x2790>
  403dcc:	cbnz	w20, 403dbc <ferror@plt+0x275c>
  403dd0:	and	w9, w8, #0xff
  403dd4:	cmp	w9, #0x5c
  403dd8:	b.ne	403dac <ferror@plt+0x274c>  // b.any
  403ddc:	mov	w20, #0x1                   	// #1
  403de0:	b	403dc0 <ferror@plt+0x2760>
  403de4:	mov	w20, wzr
  403de8:	mov	w22, wzr
  403dec:	b	403df0 <ferror@plt+0x2790>
  403df0:	sub	w8, w22, w20
  403df4:	ldp	x20, x19, [sp, #32]
  403df8:	ldp	x22, x21, [sp, #16]
  403dfc:	sxtw	x0, w8
  403e00:	ldp	x29, x30, [sp], #48
  403e04:	ret
  403e08:	stp	x29, x30, [sp, #-32]!
  403e0c:	str	x19, [sp, #16]
  403e10:	mov	x19, x0
  403e14:	mov	x29, sp
  403e18:	mov	x0, x19
  403e1c:	bl	401450 <fgetc@plt>
  403e20:	cmn	w0, #0x1
  403e24:	b.eq	403e38 <ferror@plt+0x27d8>  // b.none
  403e28:	cmp	w0, #0xa
  403e2c:	b.ne	403e18 <ferror@plt+0x27b8>  // b.any
  403e30:	mov	w0, wzr
  403e34:	b	403e3c <ferror@plt+0x27dc>
  403e38:	mov	w0, #0x1                   	// #1
  403e3c:	ldr	x19, [sp, #16]
  403e40:	ldp	x29, x30, [sp], #32
  403e44:	ret
  403e48:	stp	x29, x30, [sp, #-64]!
  403e4c:	mov	x29, sp
  403e50:	stp	x19, x20, [sp, #16]
  403e54:	adrp	x20, 414000 <ferror@plt+0x129a0>
  403e58:	add	x20, x20, #0xdf0
  403e5c:	stp	x21, x22, [sp, #32]
  403e60:	adrp	x21, 414000 <ferror@plt+0x129a0>
  403e64:	add	x21, x21, #0xde8
  403e68:	sub	x20, x20, x21
  403e6c:	mov	w22, w0
  403e70:	stp	x23, x24, [sp, #48]
  403e74:	mov	x23, x1
  403e78:	mov	x24, x2
  403e7c:	bl	4012b8 <memcpy@plt-0x38>
  403e80:	cmp	xzr, x20, asr #3
  403e84:	b.eq	403eb0 <ferror@plt+0x2850>  // b.none
  403e88:	asr	x20, x20, #3
  403e8c:	mov	x19, #0x0                   	// #0
  403e90:	ldr	x3, [x21, x19, lsl #3]
  403e94:	mov	x2, x24
  403e98:	add	x19, x19, #0x1
  403e9c:	mov	x1, x23
  403ea0:	mov	w0, w22
  403ea4:	blr	x3
  403ea8:	cmp	x20, x19
  403eac:	b.ne	403e90 <ferror@plt+0x2830>  // b.any
  403eb0:	ldp	x19, x20, [sp, #16]
  403eb4:	ldp	x21, x22, [sp, #32]
  403eb8:	ldp	x23, x24, [sp, #48]
  403ebc:	ldp	x29, x30, [sp], #64
  403ec0:	ret
  403ec4:	nop
  403ec8:	ret
  403ecc:	nop
  403ed0:	adrp	x2, 415000 <ferror@plt+0x139a0>
  403ed4:	mov	x1, #0x0                   	// #0
  403ed8:	ldr	x2, [x2, #456]
  403edc:	b	401390 <__cxa_atexit@plt>
  403ee0:	mov	x2, x1
  403ee4:	mov	w1, w0
  403ee8:	mov	w0, #0x0                   	// #0
  403eec:	b	4015c0 <__fxstat@plt>

Disassembly of section .fini:

0000000000403ef0 <.fini>:
  403ef0:	stp	x29, x30, [sp, #-16]!
  403ef4:	mov	x29, sp
  403ef8:	ldp	x29, x30, [sp], #16
  403efc:	ret
