{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Full Version " "Info: Version 11.1 Build 173 11/01/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 07 18:59:11 2017 " "Info: Processing started: Sat Jan 07 18:59:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dds_gen -c dds_gen " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off dds_gen -c dds_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_gen_8_1200mv_85c_slow.vo D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/ simulation " "Info (204019): Generated file dds_gen_8_1200mv_85c_slow.vo in folder \"D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_gen_8_1200mv_0c_slow.vo D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/ simulation " "Info (204019): Generated file dds_gen_8_1200mv_0c_slow.vo in folder \"D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_gen_min_1200mv_0c_fast.vo D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/ simulation " "Info (204019): Generated file dds_gen_min_1200mv_0c_fast.vo in folder \"D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_gen.vo D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/ simulation " "Info (204019): Generated file dds_gen.vo in folder \"D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_gen_8_1200mv_85c_v_slow.sdo D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/ simulation " "Info (204019): Generated file dds_gen_8_1200mv_85c_v_slow.sdo in folder \"D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_gen_8_1200mv_0c_v_slow.sdo D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/ simulation " "Info (204019): Generated file dds_gen_8_1200mv_0c_v_slow.sdo in folder \"D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_gen_min_1200mv_0c_v_fast.sdo D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/ simulation " "Info (204019): Generated file dds_gen_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dds_gen_v.sdo D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/ simulation " "Info (204019): Generated file dds_gen_v.sdo in folder \"D:/FPGA_Projects/EP4CE10_100MHz_DAC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 07 18:59:12 2017 " "Info: Processing ended: Sat Jan 07 18:59:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
