<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de riscv_dm.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('riscv__dm_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">riscv_dm.h</div></div>
</div><!--header-->
<div class="contents">
<a href="riscv__dm_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : RISCV_DM</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : RISC-V Debug module registers (Hazard3 subset only). Read-</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//                  only information fields (such as dmstatus.version) are</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">//                  listed here with the values they have on the RP2350</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">//                  instantiation of Hazard3.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#ifndef _HARDWARE_REGS_RISCV_DM_H</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#define _HARDWARE_REGS_RISCV_DM_H</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// Register    : RISCV_DM_DATA0</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// Description : data0 through data11 are basic read/write registers that may be</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//               read or changed by abstract commands. abstractcs.datacount</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">//               indicates how many of them are implemented, starting at data0,</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">//               counting up.</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//               Accessing these registers while an abstract command is</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//               executing causes abstractcs.cmderr to be set to 1 (busy) if it</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//               is 0.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">//</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">//               Attempts to write them while abstractcs.busy is set does not</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//               change their value.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">//</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">//               The values in these registers may not be preserved after an</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">//               abstract command is executed. The only guarantees on their</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">//               contents are the ones offered by the command in question. If</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">//               the command fails, no assumptions can be made about the</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">//               contents of these registers.</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">//</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">//               (Note: Hazard3 implements data0 only.)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6afbe25da6634e5cd863e765b9a6ac2e">   40</a></span><span class="preprocessor">#define RISCV_DM_DATA0_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9013b7d0969713191b75816de464039e">   41</a></span><span class="preprocessor">#define RISCV_DM_DATA0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1bb21491fb1b5499174060fb489078ca">   42</a></span><span class="preprocessor">#define RISCV_DM_DATA0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a398ff56b35365ea6195a71df816f3922">   43</a></span><span class="preprocessor">#define RISCV_DM_DATA0_MSB    _u(31)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a56956ab287422236b2496391d65489bf">   44</a></span><span class="preprocessor">#define RISCV_DM_DATA0_LSB    _u(0)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7c987a0010b69528abf4bedce22932e5">   45</a></span><span class="preprocessor">#define RISCV_DM_DATA0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">// Register    : RISCV_DM_DMCONTROL</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">// Description : This register controls the overall Debug Module as well as the</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">//               currently selected harts, as defined in hasel.</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a825fc00117c0bd413d6adeacb70e3655">   50</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_OFFSET _u(0x00000040)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9be31a46e5ace46e06ad11ec924ee7dd">   51</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_BITS   _u(0xf7ffffcf)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7f1894e00dc16d205270fe9930137b7f">   52</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">// Field       : RISCV_DM_DMCONTROL_HALTREQ</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">// Description : Writing 0 clears the halt request bit for all currently</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//               selected harts. This may cancel outstanding halt requests for</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">//               those harts.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//               Writing 1 sets the halt request bit for all currently selected</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//               harts. Running harts will halt whenever their halt request bit</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">//               is set.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//               Writes apply to the new value of hartsel and hasel.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aae95f1e3dfe03688b883c6674722c245">   64</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HALTREQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6dae78d22458e0e302c2d965d345c747">   65</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HALTREQ_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a41e9dbb31e70a389014bcd2a646fcf7e">   66</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HALTREQ_MSB    _u(31)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a97c43fad5c592f442fc307ea64301bed">   67</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HALTREQ_LSB    _u(31)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#afc2bd54443a053f71d941639c0827c21">   68</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HALTREQ_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// Field       : RISCV_DM_DMCONTROL_RESUMEREQ</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">// Description : Writing 1 causes the currently selected harts to resume once,</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">//               if they are halted when the write occurs. It also clears the</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">//               resume ack bit for those harts.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">//</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">//               resumereq is ignored if haltreq is set.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">//</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">//               Writes apply to the new value of hartsel and hasel.</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a48c0bd406eb26408ba774bf3d9a51671">   78</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_RESUMEREQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a0e0665d2903be489c1fa6acb7a7baabb">   79</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_RESUMEREQ_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8a1fee7944091642bf9940abb9177eda">   80</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_RESUMEREQ_MSB    _u(30)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7dfc91e57c0a87a3b57c19b970a986da">   81</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_RESUMEREQ_LSB    _u(30)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a2e49729226aaf7b9caaea99f46f1a6ee">   82</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_RESUMEREQ_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">// Field       : RISCV_DM_DMCONTROL_HARTRESET</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">// Description : This optional field writes the reset bit for all the currently</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">//               selected harts. To perform a reset the debugger writes 1, and</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">//               then writes 0 to deassert the reset signal.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">//</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">//               While this bit is 1, the debugger must not change which harts</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">//               are selected.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">//</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">//               Writes apply to the new value of hartsel and hasel.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">//</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">//               (The exact behaviour of this field is implementation-defined:</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">//               on RP2350 it (triggers a local reset of the selected core(s)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">//               only.)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a75a19e932219b54d6a36d1b021f1c6b1">   97</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTRESET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a26b5f87d575ac4ec7e766e1c29afc524">   98</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTRESET_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a17c1f44ce0a7c7845df1fa9b73782e31">   99</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTRESET_MSB    _u(29)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a573cb69f40036a492abe08b987568ba8">  100</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTRESET_LSB    _u(29)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae6d2489fb1237a3e72b47d04bb813b4a">  101</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTRESET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">// Field       : RISCV_DM_DMCONTROL_ACKHAVERESET</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">// Description : 0: No effect.</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">//</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//               1: Clears havereset for any selected harts.</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">//</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">//               Writes apply to the new value of hartsel and hasel.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a028e036aa68a84f56888556075a60ca1">  109</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_ACKHAVERESET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af2c620c085c8bb29d880f5cf295f306e">  110</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_ACKHAVERESET_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a00cb2c6af8fa46cd4036fdc0fa5ebfe4">  111</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_ACKHAVERESET_MSB    _u(28)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a89ddaa9de268a9d3fabfb6483f12d258">  112</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_ACKHAVERESET_LSB    _u(28)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#adb0b2af51691bfa03756de3101c4340b">  113</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_ACKHAVERESET_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">// Field       : RISCV_DM_DMCONTROL_HASEL</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">// Description : Selects the definition of currently selected harts.</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">//</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">//               0: There is a single currently selected hart, that is selected</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">//               by hartsel.</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">//</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">//               1: There may be multiple currently selected harts – the hart</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">//               selected by hartsel, plus those selected by the hart array mask</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">//</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">//               Hazard3 does support the hart array mask.</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae702e750a88ffea654b3da469150d93f">  126</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HASEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6f00a3659a9acd4a2b1d628bc35978ef">  127</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HASEL_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a39992450959c7e38047453cfede5bfcd">  128</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HASEL_MSB    _u(26)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#acab80a5c1a955ec7b036580f2aa060d9">  129</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HASEL_LSB    _u(26)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1e4ff516603a71b3ff4e75eed26dc077">  130</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HASEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// Field       : RISCV_DM_DMCONTROL_HARTSELLO</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">// Description : The low 10 bits of hartsel: the DM-specific index of the hart</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">//               to select. This hart is always part of the currently selected</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">//               harts.</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">//</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">//               On RP2350, since there are only two cores (with one hart each),</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">//               only the least-significant bit is writable. The others are tied</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">//               to 0.</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a92ffa5ea5ec46dc06a74cbd4ba17ad5c">  140</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTSELLO_RESET  _u(0x000)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a657c583189fbea38ed558007f2a158ab">  141</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTSELLO_BITS   _u(0x03ff0000)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ad391e92746a20cf523e1ec05700d5645">  142</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTSELLO_MSB    _u(25)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a953b046a18103060b273728d7a3f38d1">  143</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTSELLO_LSB    _u(16)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a0f6ae18d7da26a061d1838c866cdb9ca">  144</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTSELLO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">// Field       : RISCV_DM_DMCONTROL_HARTSELHI</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">// Description : The high 10 bits of hartsel: the DM-specific index of the hart</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">//               to select. This hart is always part of the currently selected</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">//               harts.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">//</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">//               On Hazard3 this field is always tied to all-zeroes.</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a12ff98e966f0e859cccf8b8676779b84">  152</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTSELHI_RESET  _u(0x000)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ad94cf11a71e15c4556a4978944190d33">  153</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTSELHI_BITS   _u(0x0000ffc0)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af37b542bc65037d126fa1be464af57e8">  154</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTSELHI_MSB    _u(15)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a04dd7cdaf000d4117aaa69c8b87557af">  155</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTSELHI_LSB    _u(6)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a51efbf266fdaae05badf5e475f37c76b">  156</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_HARTSELHI_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">// Field       : RISCV_DM_DMCONTROL_SETRESETHALTREQ</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">// Description : This optional field writes the halt-on-reset request bit for</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">//               all currently selected harts, unless clrresethaltreq is</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">//               simultaneously set to 1.</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">//</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">//               When set to 1, each selected hart will halt upon the next</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">//               deassertion of its reset. The halt-on-reset request bit is not</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">//               automatically cleared. The debugger must write to</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">//               clrresethaltreq to clear it.</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">//</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">//               Writes apply to the new value of hartsel and hasel.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9221908c7af716fc299f097ff6ce778d">  169</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_SETRESETHALTREQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#adca441a5b6df448928e33e3231d23cf1">  170</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_SETRESETHALTREQ_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#afaa2c295888d0919bb2d4382eda22643">  171</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_SETRESETHALTREQ_MSB    _u(3)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a81ba412e416917d7e4c75f0fdd07489c">  172</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_SETRESETHALTREQ_LSB    _u(3)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af5beea5f5a726c96a9d4abef4b52b759">  173</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_SETRESETHALTREQ_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">// Field       : RISCV_DM_DMCONTROL_CLRRESETHALTREQ</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">// Description : This optional field clears the halt-on-reset request bit for</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">//               all currently selected harts.</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">//</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">//               Writes apply to the new value of hartsel and hasel.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#afbe3af247b1fbc2a98ec8966772ee6d4">  180</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_CLRRESETHALTREQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a59f8a81a7475008e9a1036e6a0f09465">  181</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_CLRRESETHALTREQ_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1891a053fe568d9012ee68f07748d5e4">  182</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_CLRRESETHALTREQ_MSB    _u(2)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#addb8c7b4e5487e227e45c6d36d7df281">  183</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_CLRRESETHALTREQ_LSB    _u(2)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aabde8c99c45a02d9b0d25f1a005e2928">  184</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_CLRRESETHALTREQ_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">// Field       : RISCV_DM_DMCONTROL_NDMRESET</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">// Description : This bit controls the reset signal from the DM to the rest of</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">//               the system. The signal should reset every part of the system,</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">//               including every hart, except for the DM and any logic required</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">//               to access the DM. To perform a system reset the debugger writes</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">//               1, and then writes 0 to deassert the reset.</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">//</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">//               On RP2350 this performs a cold reset, the equivalent of a</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">//               watchdog reset with all WDSEL bits set. This includes both</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">//               cores and all peripherals.</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#adc14c4e216d478e4a5a31e2ae399dce0">  196</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_NDMRESET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aaffe5cc307a85c28463fb96cf152a98a">  197</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_NDMRESET_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6673af0ca9114880e6c0ec91e1aac7ac">  198</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_NDMRESET_MSB    _u(1)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a90ecce0dd2bce171d3a85557eeaed6e0">  199</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_NDMRESET_LSB    _u(1)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae4aef88308b4d4d0d346592f09ee7293">  200</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_NDMRESET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">// Field       : RISCV_DM_DMCONTROL_DMACTIVE</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">// Description : This bit serves as a reset signal for the Debug Module itself.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">//</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">//               0: The module’s state, including authentication mechanism,</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//               takes its reset values (the dmactive bit is the only bit which</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">//               can be written to something other than its reset value).</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">//</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">//               1: The module functions normally.</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">//</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">//               No other mechanism should exist that may result in resetting</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">//               the Debug Module after power up, with the possible (but not</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">//               recommended) exception of a global reset signal that resets the</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">//               entire platform.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">//</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">//               (On RP2350, the Debug Module is reset by a power-on reset, a</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">//               brownout reset, the RUN pin, and a rescue reset.)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">//</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">//               A debugger may pulse this bit low to get the Debug Module into</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">//               a known state.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a574070fdece9a2676f4510e4aff4eea0">  221</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_DMACTIVE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a13da4b47d235fcc361f29046e03a1f9b">  222</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_DMACTIVE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#adabda08f0301ecf9dee01355dbedb1d6">  223</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_DMACTIVE_MSB    _u(0)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a403964e93456a1862783c1ecb876297a">  224</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_DMACTIVE_LSB    _u(0)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae67738f0d1560c3dc46d9381a21d8bdc">  225</a></span><span class="preprocessor">#define RISCV_DM_DMCONTROL_DMACTIVE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">// Register    : RISCV_DM_DMSTATUS</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">// Description : This register reports status for the overall Debug Module as</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">//               well as the currently selected harts, as defined in hasel. Its</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">//               address will not change in the future, because it contains</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">//               version.</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">//</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">//               This entire register is read-only.</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aaad7427be1c2d3387e2f0c72774fef13">  234</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_OFFSET _u(0x00000044)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af0fe902a0e81a721b31cbaa5b0b4d571">  235</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_BITS   _u(0x004fffff)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a834d8d25ff5d1f0a5eb9ed8447fbb6b5">  236</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_RESET  _u(0x004000a2)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_IMPEBREAK</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">// Description : If 1, then there is an implicit ebreak instruction at the non-</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">//               existent word immediately after the Program Buffer. This saves</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">//               the debugger from having to write the ebreak itself, and allows</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">//               the Program Buffer to be one word smaller.</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#afe1938fada96a2b17578ce0f62c435dd">  243</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_IMPEBREAK_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa1410489f0678f0f68aa6ca810825d4f">  244</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_IMPEBREAK_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a088dd2238d6b93eef36e443f51fb8ec5">  245</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_IMPEBREAK_MSB    _u(22)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a964d3193f8e5f374d410e4150e74b44a">  246</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_IMPEBREAK_LSB    _u(22)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a96294159c3426bfc1934aac86a45c916">  247</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_IMPEBREAK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_ALLHAVERESET</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">// Description : This field is 1 when all currently selected harts have been</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">//               reset and reset has not been acknowledged for any of them.</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a26816e188747050f759148bd575094b8">  252</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLHAVERESET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a83cff17b1a8cf0e6fb18d5254d341906">  253</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLHAVERESET_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1947a465d3513de2f0fc4838e7ce47a5">  254</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLHAVERESET_MSB    _u(19)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af9a31acedb1053a57211c661dd635d7c">  255</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLHAVERESET_LSB    _u(19)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa8a76a8f74849c698dc0023a87bcc7ac">  256</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLHAVERESET_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_ANYHAVERESET</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">// Description : This field is 1 when at least one currently selected hart has</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">//               been reset and reset has not been acknowledged for that hart.</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6942b4045bf02c3ae7326deb81f138f4">  261</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYHAVERESET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae1ad569cca87d4e11eeb782b29c4470c">  262</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYHAVERESET_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae5e05f8c4396a235022c3f09209c050c">  263</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYHAVERESET_MSB    _u(18)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a62267b340f3d73727c19dd2eedf06867">  264</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYHAVERESET_LSB    _u(18)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af103628ab87d642139653e5fcc7a443d">  265</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYHAVERESET_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_ALLRESUMEACK</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">// Description : This field is 1 when all currently selected harts have</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">//               acknowledged their last resume request.</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ad9288c5670cae6fdf9a1ae21d2854ad1">  270</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLRESUMEACK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aca56714f713e681b12889f805787de6f">  271</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLRESUMEACK_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8222b66449c62e2e5bf35f814e36789f">  272</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLRESUMEACK_MSB    _u(17)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a24e052cfb5ef77b1da50a39bec573474">  273</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLRESUMEACK_LSB    _u(17)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#afaae2b3290ff3d0aff9053665ca7e6c6">  274</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLRESUMEACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_ANYRESUMEACK</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">// Description : This field is 1 when any currently selected hart has</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">//               acknowledged its last resume request.</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aeb621a49d85dab74344aac3626ae7776">  279</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYRESUMEACK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9363c3bcb4477685978406c029bf8090">  280</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYRESUMEACK_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a812d96e19eb104d879145f1305128d5d">  281</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYRESUMEACK_MSB    _u(16)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a37372877338a75ffb78b1f1fe97df30b">  282</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYRESUMEACK_LSB    _u(16)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae34a32ddacbec2ce2f87cf707655d32e">  283</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYRESUMEACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_ALLNONEXISTENT</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">// Description : This field is 1 when all currently selected harts do not exist</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">//               on this platform.</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a59c4e12338d9f47a649e7f9c4f132711">  288</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLNONEXISTENT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7a8fe45a2afd1e66c6edf0a8040ea2a0">  289</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLNONEXISTENT_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af4597496b1970474a4ebcf447a001adf">  290</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLNONEXISTENT_MSB    _u(15)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa5f93299bec881cc18d6bb53652cbbb8">  291</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLNONEXISTENT_LSB    _u(15)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1e926819fb480daa7cb5846a92b7806c">  292</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLNONEXISTENT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_ANYNONEXISTENT</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">// Description : This field is 1 when any currently selected hart does not exist</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">//               in this platform.</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ac1d261a693f8c99675726e6797c7175f">  297</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYNONEXISTENT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a2ca2e816c99e586528251f7dc47f8389">  298</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYNONEXISTENT_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a3ac964e45e5d40ea374fdc514e9b1b31">  299</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYNONEXISTENT_MSB    _u(14)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af4a3f4322f0e40b3b952aee14d8428c0">  300</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYNONEXISTENT_LSB    _u(14)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a5a030c97e7b2c952321a8b72048b7276">  301</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYNONEXISTENT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_ALLUNAVAIL</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">// Description : This field is 1 when all currently selected harts are</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">//               unavailable.</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ac230171b280e041da1b6bbdd43924b2b">  306</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLUNAVAIL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a98c7254914dcd589db158a8cdd9848f6">  307</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLUNAVAIL_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9a1fe0d038a77218bcd3f5583dfa7e78">  308</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLUNAVAIL_MSB    _u(13)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a2ccc2e0b4be5a67309e702c5cbf89913">  309</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLUNAVAIL_LSB    _u(13)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af9dd019e365e79150d46aa35489a8f17">  310</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLUNAVAIL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_ANYUNAVAIL</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">// Description : This field is 1 when any currently selected hart is</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">//               unavailable.</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8aadad8b371a6e75f82e7e4d3834b75c">  315</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYUNAVAIL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a2b6dbbfab59de2d4a4d5ff0cfc5a3db1">  316</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYUNAVAIL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a3b81f2c79484b380a17b6351417ab7d3">  317</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYUNAVAIL_MSB    _u(12)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a4db40d634dc8810bb40796b6037fa5cc">  318</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYUNAVAIL_LSB    _u(12)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a07615dbb350eb9da44c85c54a1de152a">  319</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYUNAVAIL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_ALLRUNNING</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">// Description : This field is 1 when all currently selected harts are running.</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aca0a9cf6c452952452621d57eed7d06d">  323</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLRUNNING_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a88d143404a454241a269d53573770d0e">  324</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLRUNNING_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a34de9eaed44cebf08ae122f8c9e3172c">  325</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLRUNNING_MSB    _u(11)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1690709013f81ffaab71ae42c187f8ed">  326</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLRUNNING_LSB    _u(11)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a302bf589ced783f842dd00b2117ac3a4">  327</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLRUNNING_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_ANYRUNNING</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">// Description : This field is 1 when any currently selected hart is running.</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ac59b355273d3a8c13a2a7bc2b6155b98">  331</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYRUNNING_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a36040abc988d1668c084eb8b9bc70b7b">  332</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYRUNNING_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#abd17c1eb2bc07c966885eedcced27b13">  333</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYRUNNING_MSB    _u(10)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af9cd3baa37701b49214683ea03e80ed7">  334</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYRUNNING_LSB    _u(10)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aabe3bb8411b009d9bfa0146025765413">  335</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYRUNNING_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_ALLHALTED</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">// Description : This field is 1 when all currently selected harts are halted.</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#abd08d2751736d0011cb11883b7596504">  339</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLHALTED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a20140eda0af65e97f8bf7cdbeea86a9b">  340</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLHALTED_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8bf8c04c25f93db068f4c77e391182c1">  341</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLHALTED_MSB    _u(9)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a4756f7ad5b83550a1eea7d0ec2cd31df">  342</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLHALTED_LSB    _u(9)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a505ef718a6b17014ccf7818a8f234872">  343</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ALLHALTED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_ANYHALTED</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">// Description : This field is 1 when any currently selected hart is halted.</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1d81f83465e16e0426749fa30ff761b6">  347</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYHALTED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa605c15fcad189852d6699a707916558">  348</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYHALTED_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ada9a96ad3d84985f02067d88c32058d7">  349</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYHALTED_MSB    _u(8)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a3496b1958bf378f161cd63e957169a2e">  350</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYHALTED_LSB    _u(8)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8ac6d7ba271f7f7a982957f306351100">  351</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_ANYHALTED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_AUTHENTICATED</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">// Description : 0: Authentication is required before using the DM.</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">//</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">//               1: The authentication check has passed.</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">//</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">//               On components that don’t implement authentication, this bit</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">//               must be preset as 1. (Note: the version of Hazard3 on RP2350</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">//               does not implement authentication.)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a76c39a2c3737259c774c824b0831b125">  361</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_AUTHENTICATED_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7d797bd09dd5d3d707b87bed57c5994a">  362</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_AUTHENTICATED_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ab5087a5f3d402ca5ecccc891a8c5cc5c">  363</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_AUTHENTICATED_MSB    _u(7)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a017912ede4295d3e05fe743f276d13b1">  364</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_AUTHENTICATED_LSB    _u(7)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6990db04d1b703a82795ee880b3022c9">  365</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_AUTHENTICATED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_AUTHBUSY</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">// Description : 0: The authentication module is ready to process the next</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">//               read/write to authdata.</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">//</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">//               1: The authentication module is busy. Accessing authdata</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">//               results in unspecified behavior. authbusy only becomes set in</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">//               immediate response to an access to authdata.</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a2aeab884bf2aec67dbfaab6228a401da">  374</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_AUTHBUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a60233ec0ac9f3007d5828c5cf1eaa518">  375</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_AUTHBUSY_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af2cfa9f24991b34e43237b476b12ec5a">  376</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_AUTHBUSY_MSB    _u(6)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a58257ea7196e208e0664092cc9ebd5d4">  377</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_AUTHBUSY_LSB    _u(6)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ac4101581edacc49e191b5aac8a81d1a4">  378</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_AUTHBUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_HASRESETHALTREQ</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">// Description : 1 if this Debug Module supports halt-on-reset functionality</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">//               controllable by the setresethaltreq and clrresethaltreq bits. 0</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">//               otherwise.</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a504a64d572547d403928a8d27936bdcb">  384</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_HASRESETHALTREQ_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a793ac029923f1f177009071bc99c3d01">  385</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_HASRESETHALTREQ_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a3a5d9a6ea29b61fadc1cf22a9d6bfbe6">  386</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_HASRESETHALTREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a32b31a43fa16e36edcd87d6689f7a109">  387</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_HASRESETHALTREQ_LSB    _u(5)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9db53980574026d7c64d0ca82a3379cd">  388</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_HASRESETHALTREQ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_CONFSTPTRVALID</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">// Description : 0: confstrptr0–confstrptr3 hold information which is not</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">//               relevant to the configuration string.</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">//</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">//               1: confstrptr0–confstrptr3 hold the address of the</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">//               configuration string.</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae46e0f1fb7ac45c76be6e9581925a91e">  396</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_CONFSTPTRVALID_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a5f620c7ed76138a79a65e8da33945577">  397</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_CONFSTPTRVALID_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1a915bde0c972802769d8c0df131e056">  398</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_CONFSTPTRVALID_MSB    _u(4)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa9d93069e079641c48eab3cc8739e1dd">  399</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_CONFSTPTRVALID_LSB    _u(4)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a502fa8f667f0dd7463987d2a178df99f">  400</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_CONFSTPTRVALID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">// Field       : RISCV_DM_DMSTATUS_VERSION</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">// Description : 0: There is no Debug Module present. 1: There is a Debug Module</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">//               and it conforms to version 0.11 of the RISC-V debug</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">//               specification.</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">//</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">//               2: There is a Debug Module and it conforms to version 0.13 of</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">//               the RISC-V debug specification.</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">//</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">//               15: There is a Debug Module but it does not con- form to any</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">//               available version of the RISC-V debug spec.</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#abddc13b02dd8502a9442959df4ef0bcd">  412</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_VERSION_RESET  _u(0x2)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a5ab3e27eecd22e35648718fbe037d8db">  413</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_VERSION_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a0219b7ef3522dbb84abca98eabc42343">  414</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_VERSION_MSB    _u(3)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a09b4bdbf3f76b37c8b7432be0824c03c">  415</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_VERSION_LSB    _u(0)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a12e0a43c8989a5a9b010fbd7a7e551c8">  416</a></span><span class="preprocessor">#define RISCV_DM_DMSTATUS_VERSION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// Register    : RISCV_DM_HARTINFO</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">// Description : This register gives information about the hart currently</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">//               selected by hartsel.</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">//</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">//               This entire register is read-only.</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a48f8e3643fed1e1e18cade83c58f1986">  423</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_OFFSET _u(0x00000048)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aac8639ea3a77b0e8a07b315ec8d9378d">  424</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_BITS   _u(0x00f1ffff)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8dca8f5a7bdd6797fd73042aaf52089d">  425</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_RESET  _u(0x00001bff)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">// Field       : RISCV_DM_HARTINFO_NSCRATCH</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">// Description : Number of dscratch registers available for the debugger to use</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">//               during program buffer execution, starting from dscratch0. The</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">//               debugger can make no assumptions about the contents of these</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">//               registers between commands.</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a554c18e3dc82829cd01261fa93a07a1a">  432</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_NSCRATCH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aed6b2857e4341a834d1b7f7f03555fee">  433</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_NSCRATCH_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a3745088c122b95fee6340e8803be5807">  434</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_NSCRATCH_MSB    _u(23)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a067aa9d9a0a2351af9466f8bf11d0d23">  435</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_NSCRATCH_LSB    _u(20)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#acdb80577b16294fac1dbf2de3207ffb6">  436</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_NSCRATCH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">// Field       : RISCV_DM_HARTINFO_DATAACCESS</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">// Description : 0: The data registers are shadowed in the hart by CSRs. Each</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">//               CSR is DXLEN bits in size, and corresponds to a single</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">//               argument.</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">//</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">//               1: The data registers are shadowed in the hart’s memory map.</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">//               Each register takes up 4 bytes in the memory map.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a4f265c53a43ba113073c5e98805a440c">  445</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATAACCESS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a520537c5463b9db76729f08dc0b2de36">  446</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATAACCESS_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8e3f9821636d72b02076caf5ad621d64">  447</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATAACCESS_MSB    _u(16)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a70efd49c0cdd36817b3fd058e134ce34">  448</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATAACCESS_LSB    _u(16)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae0b0375ad02b5ff5412aa74edf554cfe">  449</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATAACCESS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">// Field       : RISCV_DM_HARTINFO_DATASIZE</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">// Description : If dataaccess is 0: Number of CSRs dedicated to shadowing the</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">//               data registers.</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">//</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">//               If dataaccess is 1: Number of 32-bit words in the memory map</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">//               dedicated to shadowing the data registers.</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a696ff33b3b12ef7e3f59c16ef295d4c1">  457</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATASIZE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae921ace77df4ffae65eecbb183ff4dfe">  458</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATASIZE_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a885384d3439c891a1afdf3181f7b011f">  459</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATASIZE_MSB    _u(15)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af4d1e5c1c6dffde8ca5ca1523bcb01d1">  460</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATASIZE_LSB    _u(12)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a089accd66b286225a69db2355603343f">  461</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATASIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">// Field       : RISCV_DM_HARTINFO_DATAADDR</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">// Description : If dataaccess is 0: The number of the first CSR dedicated to</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">//               shadowing the data registers.</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">//</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">//               If dataaccess is 1: Signed address of RAM where the data</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">//               registers are shadowed, to be used to access relative to zero</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">//</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">//               On Hazard3 this indicates the single data register mapped as</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">//               dmdata0. There is actually only a single shared register,</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">//               internal to the Debug Module, and mirrored in each core&#39;s CSR</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">//               space.</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a94a48bafa083ceec64a757da1d52ebb5">  474</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATAADDR_RESET  _u(0xbff)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1ded5ef01eff6246f90e6f39ed39ade9">  475</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATAADDR_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a4cce5a5ee67b2f25006bcd9bd360e65b">  476</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATAADDR_MSB    _u(11)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a3bbeda50ce6f70c7d122dc7435a6d44a">  477</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATAADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8daeaf0462af1754c26a7e21d2053966">  478</a></span><span class="preprocessor">#define RISCV_DM_HARTINFO_DATAADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">// Register    : RISCV_DM_HALTSUM1</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">// Description : Each bit in this read-only register indicates whether any of a</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">//               group of harts is halted or not. Unavailable/nonexistent harts</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">//               are not considered to be halted.</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">//</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">//               Each bit in haltsum1 is an OR reduction of 32 bits&#39; worth of</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">//               haltsum0. On RP2350, only the LSB is implemented.</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a4e1c0c6a5b2f8f7e8910b7964bfcebf2">  487</a></span><span class="preprocessor">#define RISCV_DM_HALTSUM1_OFFSET _u(0x0000004c)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a13baed2127ddd17c7d5a6214676550ac">  488</a></span><span class="preprocessor">#define RISCV_DM_HALTSUM1_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ad0d340717d8f963394d26949df6de6d8">  489</a></span><span class="preprocessor">#define RISCV_DM_HALTSUM1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7ecf2205803f2d68372bc9ffabcdd9fb">  490</a></span><span class="preprocessor">#define RISCV_DM_HALTSUM1_MSB    _u(0)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1926d66ed446d853505d1c4c22e3d632">  491</a></span><span class="preprocessor">#define RISCV_DM_HALTSUM1_LSB    _u(0)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a753fa6fa456f64b6fd88adfe8a56e552">  492</a></span><span class="preprocessor">#define RISCV_DM_HALTSUM1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">// Register    : RISCV_DM_HAWINDOWSEL</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">// Description : This register selects which of the 32-bit portion of the hart</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">//               array mask register is accessible in hawindow.</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a411d8b357757dcbe1d119f9ef95c79d8">  497</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOWSEL_OFFSET _u(0x00000050)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a707329a18844935f73359f762f8104b2">  498</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOWSEL_BITS   _u(0x00007fff)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa1d9270e35d5f8b4a12a1acf37b1cb58">  499</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOWSEL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">// Field       : RISCV_DM_HAWINDOWSEL_HAWINDOWSEL</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">// Description : On Hazard3 this register is entirely hardwired to 0.</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ac5cc7d7022dd9ad2962639ff735cbfe0">  503</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOWSEL_HAWINDOWSEL_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a3aa31c8858c8a40b3fd4f8aa54ca1c1a">  504</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOWSEL_HAWINDOWSEL_BITS   _u(0x00007fff)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9186e079d0f61dac57d117a987238d74">  505</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOWSEL_HAWINDOWSEL_MSB    _u(14)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1e8930dce788688e876e0f5a804b0b70">  506</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOWSEL_HAWINDOWSEL_LSB    _u(0)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a68c2fdb15d0bf92ac8ab9f62a19863dd">  507</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOWSEL_HAWINDOWSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">// Register    : RISCV_DM_HAWINDOW</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">// Description : This register provides R/W access to a 32-bit portion of the</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">//               hart array mask register. The position of the window is</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">//               determined by hawindowsel. I.e. bit 0 refers to hart</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">//               hawindowsel ∗ 32, while bit 31 refers to hart hawindowsel ∗ 32</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">//               + 31.</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">//</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">//               On RP2350 only the two least-significant bits of this register</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">//               are implemented, since there are only two cores. This is still</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">//               useful to run/halt/reset both cores exactly simultaneously.</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ad317f40044f2c80e001cbd3a91ac202b">  519</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOW_OFFSET _u(0x00000054)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af7c0bb7d4ef52c5a019c55315ce39c4d">  520</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOW_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a481bbaf467bafc01ff1c68f252a2767a">  521</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOW_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">// Field       : RISCV_DM_HAWINDOW_MASKDATA</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aec0ed667c3f0440e4df861cbbbd9ff5a">  524</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOW_MASKDATA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a41bc3ac634448f05cdb22c7757c9760f">  525</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOW_MASKDATA_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aeb09b057881a7589ba245a507a7ae2ef">  526</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOW_MASKDATA_MSB    _u(1)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a328d71ada83f228e299e243aec09718c">  527</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOW_MASKDATA_LSB    _u(0)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aac86dc3235ec8c547f7283fb5a9729bd">  528</a></span><span class="preprocessor">#define RISCV_DM_HAWINDOW_MASKDATA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">// Register    : RISCV_DM_ABSTRACTS</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">// Description : Abstract Control and Status. Writing this register while an</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">//               abstract command is executing causes cmderr to be set to 1</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">//               (busy) if it is 0.</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9e97094dbdecca01cc2a93fcb6c82b9f">  534</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_OFFSET _u(0x00000058)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a25f5fd156200719849c69208b7334cba">  535</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_BITS   _u(0x1f00170f)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8776fedb267a3dda055bbb1fafda7ca1">  536</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_RESET  _u(0x02000001)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">// Field       : RISCV_DM_ABSTRACTS_PROGBUFSIZE</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">// Description : Size of the Program Buffer, in 32-bit words.</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#abce94848556445dd26b45dfc1f337bc6">  540</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_PROGBUFSIZE_RESET  _u(0x02)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a427a58b87487ad6acb915cb96fbd4a02">  541</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_PROGBUFSIZE_BITS   _u(0x1f000000)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a37be63da19e132eb9bbe0b6f1991edbf">  542</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_PROGBUFSIZE_MSB    _u(28)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ab5faff39a3ee2c51afbd96b7b1a98afc">  543</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_PROGBUFSIZE_LSB    _u(24)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8e0ec1d2cadac419ca578fcb9eea3196">  544</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_PROGBUFSIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">// Field       : RISCV_DM_ABSTRACTS_BUSY</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">// Description : 1: An abstract command is currently being executed.</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">//</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">//               This bit is set as soon as command is written, and is not</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">//               cleared until that command has completed.</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a2342b8fb3b1c49ab6f13b3e3f29ef802">  551</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa15e515fdbc1f105809be271dc8f2392">  552</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_BUSY_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ac224b8f3a3a7b3536f8c9815c2752ba2">  553</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_BUSY_MSB    _u(12)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa80e7c3fad2d94e4ac8a19f37479dbab">  554</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_BUSY_LSB    _u(12)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af138e7c4ef598917f9d45ab2d1530b8c">  555</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_BUSY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">// Field       : RISCV_DM_ABSTRACTS_CMDERR</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">// Description : Gets set if an abstract command fails. The bits in this field</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">//               remain set until they are cleared by writing 1 to them. No</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">//               abstract command is started until the value is reset to 0.</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">//</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">//               This field only contains a valid value if busy is 0.</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">//</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">//               0 (none): No error.</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">//</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">//               1 (busy): An abstract command was executing while command,</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">//               abstractcs, or abstractauto was written, or when one of the</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">//               data or progbuf registers was read or written. This status is</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">//               only written if cmderr contains 0.</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">//</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">//               2 (not supported): The requested command is not supported,</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">//               regardless of whether the hart is running or not.</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">//</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">//               3 (exception): An exception occurred while executing the</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">//               command (e.g. while executing the Program Buffer).</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">//</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">//               4 (halt/resume): The abstract command couldn’t execute because</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">//               the hart wasn’t in the required state (running/halted), or</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">//               unavailable.</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">//</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">//               5 (bus): The abstract command failed due to a bus error (e.g.</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">//               alignment, access size, or timeout).</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">//</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">//               7 (other): The command failed for another reason.</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">//</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">//               Note: Hazard3 does not set values 5 or 7. Load/store</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">//               instructions in the program buffer raise an exception when they</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">//               encounter a bus fault, setting cmderr=3.</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a3258b70f914a0fb853709d15d9b6332b">  589</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_CMDERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a982546277e975e0b64bae2bc51461cd6">  590</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_CMDERR_BITS   _u(0x00000700)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aebde5d31efd0cda1359141a073b36d05">  591</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_CMDERR_MSB    _u(10)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a07b53116a44e7a1102a09121982fdf52">  592</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_CMDERR_LSB    _u(8)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#adc37244d0d24bc09533567e682d75424">  593</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_CMDERR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment">// Field       : RISCV_DM_ABSTRACTS_DATACOUNT</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">// Description : Number of data registers that are implemented as part of the</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">//               abstract command interface.</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a192b52fa58056195be17e9e267aef6bf">  598</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_DATACOUNT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8781e40be4155cdc58956a1f87d1f29e">  599</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_DATACOUNT_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#acac7ae721eea2bd5c24c0880c10de44a">  600</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_DATACOUNT_MSB    _u(3)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a86e62f7a9f49fbe9a49a8dbf6570f820">  601</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_DATACOUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa4ed13dfe71212ca6a39aca50f2b5c99">  602</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTS_DATACOUNT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">// Register    : RISCV_DM_COMMAND</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">// Description : Writes to this register cause the corresponding abstract</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">//               command to be executed.</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">//</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">//               Writing this register while an abstract command is executing</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">//               causes cmderr to be set to 1 (busy) if it is 0.</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">//</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">//               If cmderr is non-zero, writes to this register are ignored.</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a750164352dfe539d66148b909b2a8bc7">  612</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_OFFSET _u(0x0000005c)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ad4459ee0dd1c7de7ceaaf6cd5b78bc42">  613</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_BITS   _u(0xff7fffff)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af4bbf9b4bdd93b20c3347336ab0b1a47">  614</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">// Field       : RISCV_DM_COMMAND_CMDTYPE</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">// Description : On Hazard3 this field must be 0 (Access Register)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a0a8f06733f303cb0e6746acda58b9d4e">  618</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_CMDTYPE_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1e82c33c06edf41d53c98afb5e57e066">  619</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_CMDTYPE_BITS   _u(0xff000000)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a4d424da52eea5d88aa3965a2e8fd4f06">  620</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_CMDTYPE_MSB    _u(31)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9979436f3e31911cd533abcce9569470">  621</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_CMDTYPE_LSB    _u(24)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9cce67124c9583f5885822e9bc1e3841">  622</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_CMDTYPE_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">// Field       : RISCV_DM_COMMAND_AARSIZE</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">// Description : On Hazard3 this field must be 2 (32-bit register access)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7de877c1eb2728c2b274fbcaba4afd73">  626</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_AARSIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af28623d6f6b8304dc797b315000875c9">  627</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_AARSIZE_BITS   _u(0x00700000)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#abedf7048020676c20a01051c7f2cd0ec">  628</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_AARSIZE_MSB    _u(22)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6d5617dbcf6dc56210d3a0cf16637497">  629</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_AARSIZE_LSB    _u(20)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a16bf0e44e750164fe97e1ad40582fefe">  630</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_AARSIZE_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">// Field       : RISCV_DM_COMMAND_AARPOSTINCREMENT</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">// Description : On Hazard3 this field must be 0 (no post-increment of regno)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a2a67bd83119dbc6149f4fd62b672f4b8">  634</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_AARPOSTINCREMENT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aefa8fa713365445c7e4eab7554e46486">  635</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_AARPOSTINCREMENT_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#adede96f42658e8c8f15cc16bcb144672">  636</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_AARPOSTINCREMENT_MSB    _u(19)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aae74ff996f711e8d12323f3c34b3af05">  637</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_AARPOSTINCREMENT_LSB    _u(19)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a5fdb7a49307a7631c0314e55f10a70b9">  638</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_AARPOSTINCREMENT_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">// Field       : RISCV_DM_COMMAND_POSTEXEC</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">// Description : 0: No effect.</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">//</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">//               1: Execute the program in the Program Buffer exactly once after</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">//               performing the transfer, if any.</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8871efe8374ed6b3ffee76f9330c5921">  645</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_POSTEXEC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a30e2d99cc618fcbd79974a67e84e9208">  646</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_POSTEXEC_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a366cfb422c480c20c42114643fa73bee">  647</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_POSTEXEC_MSB    _u(18)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9e0041214866e566bbfd426369245c02">  648</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_POSTEXEC_LSB    _u(18)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1315d43685520384c4f9eb170d856ac6">  649</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_POSTEXEC_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">// Field       : RISCV_DM_COMMAND_TRANSFER</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">// Description : 0: Don’t do the operation specified by write.</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">//</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment">//               1: Do the operation specified by write.</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">//</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">//               This bit can be used to just execute the Program Buffer without</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">//               having to worry about placing valid values into aarsize or</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">//               regno.</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a540463e96a2541819fbc41cfef787856">  659</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_TRANSFER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a306fa685852a435ca5b3d1bb7a1f6094">  660</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_TRANSFER_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9dde7b20b0e2cf92ae97f4e1733a0743">  661</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_TRANSFER_MSB    _u(17)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa49174b6a489c530030b6dc797192063">  662</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_TRANSFER_LSB    _u(17)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a5a9d2883399ab42fc36e484657a9b4c0">  663</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_TRANSFER_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">// Field       : RISCV_DM_COMMAND_WRITE</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">// Description : When transfer is set:</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">//</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">//               0: Copy data from the specified register into data0.</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">//</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">//               1: Copy data from data0 into the specified register.</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#acf4d097362062b632373f55fcbdcc192">  671</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a65841a7c37269662362cc8f38cab44bc">  672</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_WRITE_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6b48bf6187cc9d392179014136ff9dd4">  673</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_WRITE_MSB    _u(16)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a2b664df74f7f2a4153c346c1845a620d">  674</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_WRITE_LSB    _u(16)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a0546ab4ce83fab22dab97bb1c5a5ddd2">  675</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_WRITE_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">// Field       : RISCV_DM_COMMAND_REGNO</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">// Description : Number of the register to access.</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">//</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">//               On Hazard3 this must be in the range 0x1000 through 0x101f</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">//               inclusive, referring to GPRs x0 through x31.</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ac94be25cf7d86d3cc57baf8ab6c814fe">  682</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_REGNO_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1e8c14a875dede4a11fa886e4b5cc614">  683</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_REGNO_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7bc7c96340a0077bd8f3dc733262cd4e">  684</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_REGNO_MSB    _u(15)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af64eaf26902d77f495fef5de810b06d5">  685</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_REGNO_LSB    _u(0)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a05840ec9fcf7cb6e061ec8cc0b695ebe">  686</a></span><span class="preprocessor">#define RISCV_DM_COMMAND_REGNO_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">// Register    : RISCV_DM_ABSTRACTAUTO</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">// Description : Abstract Command Autoexec. Writing this register while an</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">//               abstract command is executing causes cmderr to be set to 1</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">//               (busy) if it is 0.</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#adbf1d5c776e327f403fa7fbfa120f029">  692</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTAUTO_OFFSET _u(0x00000060)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a309afeae66f72d20d00f8f3a6d03e001">  693</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTAUTO_BITS   _u(0xffff8fff)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a529266f0b479b0c0ac519a335ef9a77e">  694</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTAUTO_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">// Field       : RISCV_DM_ABSTRACTAUTO_AUTOEXECPROGBUF</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">// Description : When a bit in this field is 1, read or write accesses to the</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">//               corresponding progbuf word cause the command in command to be</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">//               executed again.</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">//</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">//               Hazard3 implements only the two least-significant bits of this</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">//               field (for the two-entry progbuf)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a464c85c5c77eb59bb45f2e4020dd43ae">  703</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTAUTO_AUTOEXECPROGBUF_RESET  _u(0x00000)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#affe10245ff6be354904113892e366ea0">  704</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTAUTO_AUTOEXECPROGBUF_BITS   _u(0xffff8000)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aac37ca0ccde58a16d5d224e11bf35453">  705</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTAUTO_AUTOEXECPROGBUF_MSB    _u(31)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6b0b3a21c2a4d29516e285f23d8090ed">  706</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTAUTO_AUTOEXECPROGBUF_LSB    _u(15)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa1bb2251126b63531b908d36ccb0f967">  707</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTAUTO_AUTOEXECPROGBUF_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment">// Field       : RISCV_DM_ABSTRACTAUTO_AUTOEXEDDATA</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">// Description : When a bit in this field is 1, read or write accesses to the</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">//               corresponding data word cause the command in command to be</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">//               executed again.</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">//</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">//               Hazard3 implements only the least-significant bit of this</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">//               field.</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a78bb896534a1040c091814bbabff5fd2">  716</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTAUTO_AUTOEXEDDATA_RESET  _u(0x000)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a19879df012caa0e714f1bd4af70d2075">  717</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTAUTO_AUTOEXEDDATA_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ab1f017e3abd9a77dd86e748f4ebe3b28">  718</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTAUTO_AUTOEXEDDATA_MSB    _u(11)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#abef081aac572e2700d6292c936ad1f90">  719</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTAUTO_AUTOEXEDDATA_LSB    _u(0)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7c076a0a5b82a5b1d298d12b0e3ed0e3">  720</a></span><span class="preprocessor">#define RISCV_DM_ABSTRACTAUTO_AUTOEXEDDATA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">// Register    : RISCV_DM_NEXTDM</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">// Description : If there is more than one DM accessible on this DMI, this</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">//               register contains the base address of thenext one in the chain,</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">//               or 0 if this is the last one in the chain.</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a3d8bf6d9dba8acfffdb1545fd600d00d">  726</a></span><span class="preprocessor">#define RISCV_DM_NEXTDM_OFFSET _u(0x00000074)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6e3daf2cfaa942b62499c0249fd3aec9">  727</a></span><span class="preprocessor">#define RISCV_DM_NEXTDM_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a95ff09ae829d7e91f0131d626f063046">  728</a></span><span class="preprocessor">#define RISCV_DM_NEXTDM_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ac1a39fd5706e2c73901c36c4709bafdb">  729</a></span><span class="preprocessor">#define RISCV_DM_NEXTDM_MSB    _u(31)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a2ecb47c4659e28d300dd7a1fa7e0bedd">  730</a></span><span class="preprocessor">#define RISCV_DM_NEXTDM_LSB    _u(0)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#afd2c497af262fee9a2859a555deb7d36">  731</a></span><span class="preprocessor">#define RISCV_DM_NEXTDM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">// Register    : RISCV_DM_PROGBUF0</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">// Description : progbuf0 through progbuf15 provide read/write access to the</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">//               program buffer. abstractcs.progbufsize indicates how many of</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">//               them are implemented starting at progbuf0, counting up.</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">//</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">//               (Hazard3 implements a 2-word program buffer.)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ac43311f2ca8fafd5ec8b12f4c26d9989">  739</a></span><span class="preprocessor">#define RISCV_DM_PROGBUF0_OFFSET _u(0x00000080)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae554c9d34ab9ba57e537237aa4485a8e">  740</a></span><span class="preprocessor">#define RISCV_DM_PROGBUF0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a4062489b6cf17399b1327becd94bff0b">  741</a></span><span class="preprocessor">#define RISCV_DM_PROGBUF0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a54299cc6e508b199427412107d20747e">  742</a></span><span class="preprocessor">#define RISCV_DM_PROGBUF0_MSB    _u(31)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a77dc93bd599cb1c3cfcc325078b32b00">  743</a></span><span class="preprocessor">#define RISCV_DM_PROGBUF0_LSB    _u(0)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a95983dbb0878afc77d459647b38efa78">  744</a></span><span class="preprocessor">#define RISCV_DM_PROGBUF0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">// Register    : RISCV_DM_PROGBUF1</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">// Description : progbuf0 through progbuf15 provide read/write access to the</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">//               program buffer. abstractcs.progbufsize indicates how many of</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">//               them are implemented starting at progbuf0, counting up.</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">//</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">//               (Hazard3 implements a 2-word program buffer.)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a06c3955796aa1003b986dc876586c220">  752</a></span><span class="preprocessor">#define RISCV_DM_PROGBUF1_OFFSET _u(0x00000084)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a90370df2a0ab1c3145caceae47159a4e">  753</a></span><span class="preprocessor">#define RISCV_DM_PROGBUF1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6cf6593c56445054b2eb267d8ffa11a7">  754</a></span><span class="preprocessor">#define RISCV_DM_PROGBUF1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa7936ad53a985e8d9b8610de1e9655d7">  755</a></span><span class="preprocessor">#define RISCV_DM_PROGBUF1_MSB    _u(31)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a22efb1c104e3758e1f63ee8a968f3a1a">  756</a></span><span class="preprocessor">#define RISCV_DM_PROGBUF1_LSB    _u(0)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a75084b8c89880b19222a5427701b95ed">  757</a></span><span class="preprocessor">#define RISCV_DM_PROGBUF1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">// Register    : RISCV_DM_SBCS</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">// Description : System Bus Access Control and Status</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae1315db6857292ad666366c257352839">  761</a></span><span class="preprocessor">#define RISCV_DM_SBCS_OFFSET _u(0x000000e0)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a35bf03c2ae6fb68eef8bc8b91c3deed6">  762</a></span><span class="preprocessor">#define RISCV_DM_SBCS_BITS   _u(0xe07fffff)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8634959861a00dc7468f91070bd8d559">  763</a></span><span class="preprocessor">#define RISCV_DM_SBCS_RESET  _u(0x20000407)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">// Field       : RISCV_DM_SBCS_SBVERSION</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">// Description : 1: The System Bus interface conforms to version 0.13.2 of the</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment">//               RISC-V debug spec.</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aef6cc12281e5d59f4a6dfe59c77c5e64">  768</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBVERSION_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ada9f5100b4cce327537b9fa59971d314">  769</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBVERSION_BITS   _u(0xe0000000)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ad40e602f03075467ff5f30a711b4b7b2">  770</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBVERSION_MSB    _u(31)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a59fe494d21f4e29c26f26b1f4b042505">  771</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBVERSION_LSB    _u(29)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#acc37836c5c61c64c7f6b1880b2d6431f">  772</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBVERSION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment">// Field       : RISCV_DM_SBCS_SBBUSYERROR</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">// Description : Set when the debugger attempts to read data while a read is in</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">//               progress, or when the debugger initiates a new access while one</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">//               is already in progress (while sbbusy is set). It remains set</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">//               until it’s explicitly cleared by the debugger.</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">//</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">//               While this field is set, no more system bus accesses can be</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">//               initiated by the Debug Module.</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8815575e850ec170faffffc46c6004d2">  782</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBBUSYERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8e67f5b1ac7b1525b420652a8fbb2d61">  783</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBBUSYERROR_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1396a5a081b218900714555059d00c3f">  784</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBBUSYERROR_MSB    _u(22)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1cd3d0fad0e987c164e4249cabd5c432">  785</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBBUSYERROR_LSB    _u(22)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6a28f1b9d6e3185e73becb1e89b83e6e">  786</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBBUSYERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">// Field       : RISCV_DM_SBCS_SBBUSY</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">// Description : When 1, indicates the system bus master is busy. (Whether the</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">//               system bus itself is busy is related, but not the same thing.)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">//               This bit goes high immediately when a read or write is</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">//               requested for any reason, and does not go low until the access</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">//               is fully completed.</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment">//</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">//               Writes to sbcs while sbbusy is high result in undefined</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment">//               behavior. A debugger must not write to sbcs until it reads</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">//               sbbusy as 0.</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af133fc3d64e96f7d8434ef001d9302dd">  798</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBBUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7ce5f9bb8306fb8f11bd60a08d713e2c">  799</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBBUSY_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#afb040c6cc83606006c9d5150e0671f9a">  800</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBBUSY_MSB    _u(21)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af89f4982f690c87dfbca812bbefe1028">  801</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBBUSY_LSB    _u(21)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af7a3e2f63adab7a14570a8732bfb6656">  802</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBBUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">// Field       : RISCV_DM_SBCS_SBREADONADDR</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">// Description : When 1, every write to sbaddress0 automatically triggers a</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">//               system bus read at the new address.</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ad99a6ffbed8caba1c85d0639f9a5aef4">  807</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBREADONADDR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a78771bea7594d1020fd67247dd4ddd4d">  808</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBREADONADDR_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aac2845cdfe592466509ffc5b6ee4b6d1">  809</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBREADONADDR_MSB    _u(20)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aabc732e2365cc88ed03adf91e1784d18">  810</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBREADONADDR_LSB    _u(20)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ab3fcb0a7378b0832a9d6ec50f84dd4fa">  811</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBREADONADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment">// Field       : RISCV_DM_SBCS_SBACCESS</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">// Description : Select the access size to use for system bus accesses.</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">//</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">//               0: 8-bit</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">//</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">//               1: 16-bit</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">//</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">//               2: 32-bit</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">//</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">//               3: 64-bit</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">//</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">//               4: 128-bit</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">//</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">//               If sbaccess has an unsupported value when the DM starts a bus</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">//               access, the access is not per formed and sberror is set to 4.</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">//               (On Hazard3 the supported values are 8-bit, 16-bit and 32-bit.)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7b6d5ad129e8b23f9e5d27170fd14095">  829</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a11bd48d3cc9c65562faf7371726566f4">  830</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS_BITS   _u(0x000e0000)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9f80c120cc099829f799eba7f21217c2">  831</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS_MSB    _u(19)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a08c61c0eb30093d6b436b116f127fdad">  832</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS_LSB    _u(17)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a2d4f48f6feddb3f4736074d38b510e9f">  833</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">// Field       : RISCV_DM_SBCS_SBAUTOINCREMENT</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">// Description : When 1, sbaddress is incremented by the access size (in bytes)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">//               selected in sbaccess after every system bus access.</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6dfa3588b31ae0f26a7db92e9bb7b45c">  838</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBAUTOINCREMENT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9188cc0a94177384bbbe9f166d6588ba">  839</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBAUTOINCREMENT_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a03b6d84f81a3dd4d54e35d7fb63b9c61">  840</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBAUTOINCREMENT_MSB    _u(16)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6976611986da23e4cfd2799c2c6d7da4">  841</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBAUTOINCREMENT_LSB    _u(16)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a453a35649d54884e9fbf0ea395394cb3">  842</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBAUTOINCREMENT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment">// Field       : RISCV_DM_SBCS_SBREADONDATA</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">// Description : When 1, every read from sbdata0 automatically triggers a system</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">//               bus read at the (possibly auto- incremented) address.</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ac6ec1a0916824cb47f6cc377f2452877">  847</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBREADONDATA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a03f883e8ce00e8f0cd51df6e63bb687c">  848</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBREADONDATA_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae3de1cc1397e7a14444f2e9db6747cac">  849</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBREADONDATA_MSB    _u(15)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a8ad3c9d268bab4ec34ec40e9670b6044">  850</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBREADONDATA_LSB    _u(15)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae8dbf67320c945a85f6c935d54d11c3f">  851</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBREADONDATA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">// Field       : RISCV_DM_SBCS_SBERROR</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">// Description : When the Debug Module’s system bus master encounters an error,</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">//               this field gets set. The bits in this field remain set until</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">//               they are cleared by writing 1 to them. While this field is non-</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">//               zero, no more system bus accesses can be initiated by the Debug</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">//               Module.</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment">//</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">//               An implementation may report “Other” (7) for any error</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">//               condition. (Hazard3 does not use this value for any errors.)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">//</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">//               0: There was no bus error.</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">//</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">//               1: There was a timeout.</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">//</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">//               2: A bad address was accessed.</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">//</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">//               3: There was an alignment error.</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">//</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">//               4: An access of unsupported size was requested.</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">//</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">//               7: Other.</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">//</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">//               Hazard3 raises an alignment error for any non-naturally-aligned</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment">//               bus transfer which would otherwise be a valid transfer.</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a83ec706218b24953e939c459e6e25e94">  877</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7f8d0ad38c0a8d89474adf42d25f3739">  878</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBERROR_BITS   _u(0x00007000)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a73ae55f25d0f1a98b5d5859edf3be54d">  879</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBERROR_MSB    _u(14)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a97a10092d6130b70d0729aec8fc77f5e">  880</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBERROR_LSB    _u(12)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a382b07f839bf8ed681cbeddb0c7cb506">  881</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">// Field       : RISCV_DM_SBCS_SBASIZE</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">// Description : Width of system bus addresses in bits. (0 indicates there is no</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">//               bus access support.)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a086c76ec6f9fe25dbe2cf040edd8386d">  886</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBASIZE_RESET  _u(0x20)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aaed004fade89326e250457e0848d97ab">  887</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBASIZE_BITS   _u(0x00000fe0)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7d080c71d5604ee34de242047246dc6f">  888</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBASIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa941e7a8091566886e236ba8524c5ea1">  889</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBASIZE_LSB    _u(5)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a97c6f17baa7f845113be10c3a983c12f">  890</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBASIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">// Field       : RISCV_DM_SBCS_SBACCESS128</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">// Description : 1 when 128-bit system bus accesses are supported.</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a432213fe90387edb6c5265b0f69e32a5">  894</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS128_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a58588e05cc95d184968e30e0251f3fbe">  895</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS128_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a61c563d8b9ed0e3fdfa99999c2994a89">  896</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS128_MSB    _u(4)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa19866d0b555156fc6208ff1bd3f5710">  897</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS128_LSB    _u(4)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa7ed59933d9377cae5004ef2bce1747b">  898</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS128_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">// Field       : RISCV_DM_SBCS_SBACCESS64</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">// Description : 1 when 64-bit system bus accesses are supported.</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ac99dacce77b819025ec8d725f1cf54c7">  902</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS64_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a985f8bb6a8e5d52c094c4559c9b95ab1">  903</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS64_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a114c3926c3c46e914ad94199ca36c2d8">  904</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS64_MSB    _u(3)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af637529170ca7d7c33c3a9759aa8f714">  905</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS64_LSB    _u(3)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a0d39a89c5f76fd2041ab3502ad86c08c">  906</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS64_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">// Field       : RISCV_DM_SBCS_SBACCESS32</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">// Description : 1 when 32-bit system bus accesses are supported.</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a010e2411ca2714f7cb7a5929d4f997db">  910</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS32_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a72dc00821906edc0860d19ff5434ed7b">  911</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS32_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae8c1a59dd9bf2e2034beb8933a922c23">  912</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS32_MSB    _u(2)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a96ea232bef22fcf13a03a1aeb06d1248">  913</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS32_LSB    _u(2)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a0383605689c2d2278429ba29920a11ba">  914</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS32_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">// Field       : RISCV_DM_SBCS_SBACCESS16</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">// Description : 1 when 16-bit system bus accesses are supported.</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a07a92fa214157fbd2da131a88e4edf38">  918</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS16_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ab38d1c2838f8db869cba376b95aab40e">  919</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS16_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a4c07856ccb19129b2615d9f2e91b6e34">  920</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS16_MSB    _u(1)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ae522138564a7c19344840623f9dca6fa">  921</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS16_LSB    _u(1)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a690f3afd9f801c02b67ccdce0fca1383">  922</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS16_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">// Field       : RISCV_DM_SBCS_SBACCESS8</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">// Description : 1 when 8-bit system bus accesses are supported.</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#af0f9474a9cff580e9502bb776724f114">  926</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS8_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a7b24241138b144faadacea0810e10652">  927</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS8_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a69f23d9db2e092be79e01351674e9cfb">  928</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS8_MSB    _u(0)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ad4cf0eeb88296cdd2669c5263aebf7d0">  929</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS8_LSB    _u(0)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a2c3fc0c78657b1c7e6f6a80cc57406dc">  930</a></span><span class="preprocessor">#define RISCV_DM_SBCS_SBACCESS8_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">// Register    : RISCV_DM_SBADDRESS0</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">// Description : System Bus Address 31:0</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">//</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">//               When the system bus master is busy, writes to this register</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">//               will set sbbusyerror and don’t do anything else.</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">//</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">//               If sberror is 0, sbbusyerror is 0, and sbreadonaddr is set then</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">//               writes to this register start the following:</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">//</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">//               1. Set sbbusy.</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment">//</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment">//               2. Perform a bus read from the new value of sbaddress.</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">//</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">//               3. If the read succeeded and sbautoincrement is set, increment</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">//               sbaddress.</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">//</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">//               4. Clear sbbusy.</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aeb09eb05eb598c927bd77406edb8283b">  949</a></span><span class="preprocessor">#define RISCV_DM_SBADDRESS0_OFFSET _u(0x000000e4)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa347101d04ef13288d8ba7b275d06fa6">  950</a></span><span class="preprocessor">#define RISCV_DM_SBADDRESS0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a79990b041569ec16df38d8e6a5cd4feb">  951</a></span><span class="preprocessor">#define RISCV_DM_SBADDRESS0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">// Field       : RISCV_DM_SBADDRESS0_ADDRESS</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">// Description : Accesses bits 31:0 of the physical address in sbaddress.</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a553b64f5fb4e87ac37624e63ca6144e2">  955</a></span><span class="preprocessor">#define RISCV_DM_SBADDRESS0_ADDRESS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a63cfab7f466fca1a5deb816f3ede2ce3">  956</a></span><span class="preprocessor">#define RISCV_DM_SBADDRESS0_ADDRESS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ac9749efad9d32d9e190ed058f6644b48">  957</a></span><span class="preprocessor">#define RISCV_DM_SBADDRESS0_ADDRESS_MSB    _u(31)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ad70fc5bc739b513e583d028839a0a36b">  958</a></span><span class="preprocessor">#define RISCV_DM_SBADDRESS0_ADDRESS_LSB    _u(0)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a64722acbab4a9a520485c66218eac027">  959</a></span><span class="preprocessor">#define RISCV_DM_SBADDRESS0_ADDRESS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment">// Register    : RISCV_DM_SBDATA0</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">// Description : System Bus Data 31:0</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">//</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">//               Any successful system bus read updates sbdata. If the width of</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">//               the read access is less than the width of sbdata, the contents</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment">//               of the remaining high bits may take on any value.</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment">//</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment">//               If sberror or sbbusyerror both aren’t 0 then accesses do</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">//               nothing.</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">//</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">//               If the bus master is busy then accesses set sbbusyerror, and</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">//               don’t do anything else. Writes to this register start the</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">//               following:</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">//</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment">//               1. Set sbbusy.</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">//</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment">//               2. Perform a bus write of the new value of sbdata to sbaddress.</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">//</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">//               3. If the write succeeded and sbautoincrement is set, increment</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">//               sbaddress.</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">//</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">//               4. Clear sbbusy.</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">//</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">//               Reads from this register start the following:</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">//</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">//               1. “Return” the data.</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">//</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">//               2. Set sbbusy.</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">//</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">//               3. If sbreadondata is set, perform a system bus read from the</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">//               address contained in sbaddress, placing the result in sbdata.</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">//</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">//               4. If the read was successful, and sbautoincrement is set,</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">//               increment sbaddress.</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment">//</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">//               5. Clear sbbusy.</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a3cd137bd6d85d247b10e2dfb28d9177d">  997</a></span><span class="preprocessor">#define RISCV_DM_SBDATA0_OFFSET _u(0x000000f0)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#ac58817277aa2b9ba1038c8a710b9200d">  998</a></span><span class="preprocessor">#define RISCV_DM_SBDATA0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a9b2ee2a73dc950760875335af0fb51eb">  999</a></span><span class="preprocessor">#define RISCV_DM_SBDATA0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">// Field       : RISCV_DM_SBDATA0_DATA</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#aa1f786540cfb46e49d4bce59417cc487"> 1002</a></span><span class="preprocessor">#define RISCV_DM_SBDATA0_DATA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#afcce59e5cdc3e4fa196fcb05ccd543b7"> 1003</a></span><span class="preprocessor">#define RISCV_DM_SBDATA0_DATA_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a663736aee7169465c561403627281f62"> 1004</a></span><span class="preprocessor">#define RISCV_DM_SBDATA0_DATA_MSB    _u(31)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6a3803cd5c6e02025a0a0c211160c654"> 1005</a></span><span class="preprocessor">#define RISCV_DM_SBDATA0_DATA_LSB    _u(0)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#abfeb22b250635b438572a0a4547e3ab7"> 1006</a></span><span class="preprocessor">#define RISCV_DM_SBDATA0_DATA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">// Register    : RISCV_DM_HALTSUM0</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">// Description : Each bit in this read-only register indicates whether one</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">//               specific hart is halted or not. Unavailable/nonexistent harts</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment">//               are not considered to be halted.</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment">//</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">//               On RP2350, only the two LSBs of this register are implemented,</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">//               one for each core/hart.</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">//</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">//               This entire register is read-only.</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a971a2a902e1d4046ec1f210eaa76baa7"> 1017</a></span><span class="preprocessor">#define RISCV_DM_HALTSUM0_OFFSET _u(0x00000100)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a838de6dfa86a862912b6d0d7fce167a4"> 1018</a></span><span class="preprocessor">#define RISCV_DM_HALTSUM0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a6ee3f88cac276ad767f18b35056eb834"> 1019</a></span><span class="preprocessor">#define RISCV_DM_HALTSUM0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#adfba71dcae505044b4400841419bb1ec"> 1020</a></span><span class="preprocessor">#define RISCV_DM_HALTSUM0_MSB    _u(31)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a45edf7a868869f544e3d44e5c60a4847"> 1021</a></span><span class="preprocessor">#define RISCV_DM_HALTSUM0_LSB    _u(0)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="riscv__dm_8h.html#a1f9bd9ee652b1c60e6f4ed61d9b0dc52"> 1022</a></span><span class="preprocessor">#define RISCV_DM_HALTSUM0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_RISCV_DM_H</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="riscv__dm_8h.html">riscv_dm.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
