Verilog code for an alarm clock that is fully synthesizable for FPGA implementation. 
The alarm clock incliudes a 24-hour clock output with an alarm feature.
