{"schemaVersion":{"major":0,"minor":3,"patch":0},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART"]]},"abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.11.3"}],"primaryContentSections":[{"declarations":[{"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"text":"DRECompleteInterruptEnable","kind":"identifier"}],"languages":["swift"]}],"kind":"declarations"}],"metadata":{"title":"UART.DRECompleteInterruptEnable","modules":[{"name":"CoreAVR"}],"role":"symbol","navigatorTitle":[{"text":"DRECompleteInterruptEnable","kind":"identifier"}],"roleHeading":"Enumeration","externalID":"s:7CoreAVR4UARTO26DRECompleteInterruptEnableO","symbolKind":"enum","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"DRECompleteInterruptEnable","kind":"identifier"}]},"variants":[{"paths":["\/documentation\/coreavr\/uart\/drecompleteinterruptenable"],"traits":[{"interfaceLanguage":"swift"}]}],"sections":[],"relationshipsSections":[{"title":"Conforms To","kind":"relationships","type":"conformsTo","identifiers":["doc:\/\/CoreAVR\/SQ","doc:\/\/CoreAVR\/SH","doc:\/\/CoreAVR\/SY"]}],"kind":"symbol","topicSections":[{"title":"Enumeration Cases","identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable\/off","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable\/on"]},{"title":"Initializers","identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable\/init(rawValue:)"]},{"identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable\/Equatable-Implementations","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable\/RawRepresentable-Implementations"],"generated":true,"title":"Default Implementations"}],"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable","interfaceLanguage":"swift"},"references":{"doc://CoreAVR/documentation/CoreAVR/UART":{"url":"\/documentation\/coreavr\/uart","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"UART","kind":"identifier"}],"title":"UART","navigatorTitle":[{"text":"UART","kind":"identifier"}],"role":"symbol","abstract":[],"type":"topic","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UART/DRECompleteInterruptEnable":{"abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.11.3"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"text":"DRECompleteInterruptEnable","kind":"identifier"}],"navigatorTitle":[{"text":"DRECompleteInterruptEnable","kind":"identifier"}],"type":"topic","role":"symbol","title":"UART.DRECompleteInterruptEnable","url":"\/documentation\/coreavr\/uart\/drecompleteinterruptenable"},"doc://CoreAVR/documentation/CoreAVR/UART/DRECompleteInterruptEnable/on":{"title":"UART.DRECompleteInterruptEnable.on","url":"\/documentation\/coreavr\/uart\/drecompleteinterruptenable\/on","fragments":[{"kind":"keyword","text":"case"},{"text":" ","kind":"text"},{"text":"on","kind":"identifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable\/on","kind":"symbol","type":"topic","abstract":[],"role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UART/DRECompleteInterruptEnable/RawRepresentable-Implementations":{"url":"\/documentation\/coreavr\/uart\/drecompleteinterruptenable\/rawrepresentable-implementations","role":"collectionGroup","abstract":[],"type":"topic","title":"RawRepresentable Implementations","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable\/RawRepresentable-Implementations","kind":"article"},"doc://CoreAVR/documentation/CoreAVR/UART/DRECompleteInterruptEnable/Equatable-Implementations":{"title":"Equatable Implementations","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable\/Equatable-Implementations","url":"\/documentation\/coreavr\/uart\/drecompleteinterruptenable\/equatable-implementations","abstract":[],"kind":"article","type":"topic","role":"collectionGroup"},"doc://CoreAVR/documentation/CoreAVR/UART/DRECompleteInterruptEnable/off":{"fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"off"}],"title":"UART.DRECompleteInterruptEnable.off","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable\/off","url":"\/documentation\/coreavr\/uart\/drecompleteinterruptenable\/off","abstract":[],"kind":"symbol","type":"topic","role":"symbol"},"doc://CoreAVR/SH":{"identifier":"doc:\/\/CoreAVR\/SH","type":"unresolvable","title":"Swift.Hashable"},"doc://CoreAVR/SQ":{"identifier":"doc:\/\/CoreAVR\/SQ","type":"unresolvable","title":"Swift.Equatable"},"doc://CoreAVR/SY":{"identifier":"doc:\/\/CoreAVR\/SY","type":"unresolvable","title":"Swift.RawRepresentable"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/UART/DRECompleteInterruptEnable/init(rawValue:)":{"title":"init(rawValue:)","fragments":[{"text":"init","kind":"identifier"},{"kind":"text","text":"?("},{"text":"rawValue","kind":"externalParam"},{"kind":"text","text":": "},{"preciseIdentifier":"s:s5UInt8V","text":"UInt8","kind":"typeIdentifier"},{"kind":"text","text":")"}],"url":"\/documentation\/coreavr\/uart\/drecompleteinterruptenable\/init(rawvalue:)","abstract":[],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable\/init(rawValue:)","role":"symbol","type":"topic"}}}