# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:39 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:09:39 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:39 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:09:39 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:39 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:09:39 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:39 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:09:39 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:39 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:09:39 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:39 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:09:39 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:39 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv 
# -- Compiling module slc3
# -- Compiling module reg_16
# -- Compiling module reg_1
# 
# Top level modules:
# 	slc3
# End time: 22:09:39 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:39 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:09:39 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:39 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:09:39 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:39 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:09:39 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:09:40 on Oct 14,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.reg_16
# Loading work.reg_1
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kayla  Hostname: KAYLAN-L13  ProcessID: 9236
#           Attempting to use alternate WLF file "./wlftjf0irh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjf0irh
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000000 ns
restart -f; run 7000ns
do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:23 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:15:23 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:23 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:15:23 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:23 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:15:23 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:23 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:15:23 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:23 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:15:23 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:23 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:15:23 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:23 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv 
# -- Compiling module slc3
# -- Compiling module reg_16
# -- Compiling module reg_1
# 
# Top level modules:
# 	slc3
# End time: 22:15:23 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:23 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:15:23 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:23 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:15:23 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:23 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:15:23 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 22:15:24 on Oct 14,2022, Elapsed time: 0:05:44
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:15:24 on Oct 14,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.reg_16
# Loading work.reg_1
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kayla  Hostname: KAYLAN-L13  ProcessID: 9236
#           Attempting to use alternate WLF file "./wlftva3h17".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftva3h17
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000000 ns
restart -f; run 7000ns
add wave -position insertpoint  \
sim:/testbench/slc3_test/slc/state_controller/State
restart -f; run 7000ns
restart -f; run 7000ns
do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:49 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:18:49 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:49 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:18:49 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:49 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:18:49 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:49 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:18:49 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:49 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:18:49 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:49 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:18:49 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:49 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv 
# -- Compiling module slc3
# -- Compiling module reg_16
# -- Compiling module reg_1
# 
# Top level modules:
# 	slc3
# End time: 22:18:49 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:49 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:18:49 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:49 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:18:49 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:49 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:18:49 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 22:18:50 on Oct 14,2022, Elapsed time: 0:03:26
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:18:50 on Oct 14,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.reg_16
# Loading work.reg_1
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kayla  Hostname: KAYLAN-L13  ProcessID: 9236
#           Attempting to use alternate WLF file "./wlft24hm8a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft24hm8a
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000000 ns
restart -f; run 7000ns
restart -f; run 4000ns
do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:21 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:26:21 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:21 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:26:21 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:21 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:26:22 on Oct 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:22 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:26:22 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:22 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:26:22 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:22 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:26:22 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:22 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv 
# -- Compiling module slc3
# -- Compiling module reg_16
# -- Compiling module reg_1
# 
# Top level modules:
# 	slc3
# End time: 22:26:22 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:22 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:26:22 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:22 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:26:22 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:22 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:26:22 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 22:26:23 on Oct 14,2022, Elapsed time: 0:07:33
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:26:23 on Oct 14,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.reg_16
# Loading work.reg_1
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kayla  Hostname: KAYLAN-L13  ProcessID: 9236
#           Attempting to use alternate WLF file "./wlftq0mnta".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq0mnta
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000000 ns
restart -f; run 4000ns
add wave -position insertpoint  \
sim:/testbench/slc3_test/slc/state_controller/State
restart -f; run 4000ns
do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:50 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:30:50 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:50 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:30:50 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:50 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:30:50 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:50 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:30:50 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:50 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:30:50 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:50 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:30:50 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:50 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv 
# -- Compiling module slc3
# -- Compiling module reg_16
# -- Compiling module reg_1
# 
# Top level modules:
# 	slc3
# End time: 22:30:50 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:50 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:30:50 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:50 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:30:50 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:50 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:30:50 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 22:30:51 on Oct 14,2022, Elapsed time: 0:04:28
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:30:51 on Oct 14,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.reg_16
# Loading work.reg_1
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kayla  Hostname: KAYLAN-L13  ProcessID: 9236
#           Attempting to use alternate WLF file "./wlfti5xqaa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti5xqaa
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000000 ns
restart -f; run 4000ns
restart -f; run 5000ns
restart -f; run 8000ns
restart -f; run 10000ns
add wave -position insertpoint  \
sim:/testbench/slc3_test/slc/state_controller/State
restart -f; run 20000ns
restart -f; run 215000ns
restart -f; run 15000ns
restart -f; run 215000ns
do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:00 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:36:00 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:00 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:36:00 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:01 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:36:01 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:01 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:36:01 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:01 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:36:01 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:01 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:36:01 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:01 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv 
# -- Compiling module slc3
# -- Compiling module reg_16
# -- Compiling module reg_1
# 
# Top level modules:
# 	slc3
# End time: 22:36:01 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:01 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:36:01 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:01 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:36:01 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:01 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:36:01 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 22:36:02 on Oct 14,2022, Elapsed time: 0:05:11
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:36:02 on Oct 14,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.reg_16
# Loading work.reg_1
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kayla  Hostname: KAYLAN-L13  ProcessID: 9236
#           Attempting to use alternate WLF file "./wlftccsdjs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftccsdjs
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000000 ns
restart -f; run 15000ns
do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:28 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:43:28 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:28 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:43:28 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:28 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:43:28 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:28 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:43:28 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:28 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:43:28 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:28 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:43:28 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:28 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv 
# -- Compiling module slc3
# -- Compiling module reg_16
# -- Compiling module reg_1
# 
# Top level modules:
# 	slc3
# End time: 22:43:28 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:28 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:43:28 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:28 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:43:28 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:28 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:43:28 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 22:43:29 on Oct 14,2022, Elapsed time: 0:07:27
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:43:29 on Oct 14,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.reg_16
# Loading work.reg_1
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kayla  Hostname: KAYLAN-L13  ProcessID: 9236
#           Attempting to use alternate WLF file "./wlftfnwqb9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfnwqb9
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000000 ns
restart -f; run 5000ns
do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:55 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:44:55 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:55 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:44:55 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:55 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:44:55 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:55 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:44:55 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:55 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:44:55 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:55 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:44:55 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:55 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3.sv 
# -- Compiling module slc3
# -- Compiling module reg_16
# -- Compiling module reg_1
# 
# Top level modules:
# 	slc3
# End time: 22:44:56 on Oct 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:56 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:44:56 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:56 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 22:44:56 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files {C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:56 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files" C:/Users/kayla/OneDrive/Documents/ECE385/lab5/lab5files/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:44:56 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 22:44:57 on Oct 14,2022, Elapsed time: 0:01:28
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:44:57 on Oct 14,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.reg_16
# Loading work.reg_1
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kayla  Hostname: KAYLAN-L13  ProcessID: 9236
#           Attempting to use alternate WLF file "./wlftk5g18x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk5g18x
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000000 ns
restart -f; run 5000ns
restart -f; run 7000ns
restart -f; run 10000ns
restart -f; run 75000ns
restart -f; run 7500ns
# End time: 22:45:59 on Oct 14,2022, Elapsed time: 0:01:02
# Errors: 0, Warnings: 2
