
---------- Begin Simulation Statistics ----------
final_tick                                13649268000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 111217                       # Simulator instruction rate (inst/s)
host_mem_usage                                 895224                       # Number of bytes of host memory used
host_op_rate                                   221789                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    89.91                       # Real time elapsed on the host
host_tick_rate                              151803168                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19941954                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013649                       # Number of seconds simulated
sim_ticks                                 13649268000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3372261                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              53479                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            344751                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3958345                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1299875                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3372261                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2072386                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3958345                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  318715                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       228914                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12862471                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7793669                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            345038                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2170565                       # Number of branches committed
system.cpu.commit.bw_lim_events               1063781                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1319                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         9541579                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000002                       # Number of instructions committed
system.cpu.commit.committedOps               19941954                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     11731319                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.699890                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.539720                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6339048     54.04%     54.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1374020     11.71%     65.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       880034      7.50%     73.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1062604      9.06%     82.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       433201      3.69%     86.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       249456      2.13%     88.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       174503      1.49%     89.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       154672      1.32%     90.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1063781      9.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11731319                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     450688                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               182988                       # Number of function calls committed.
system.cpu.commit.int_insts                  19651547                       # Number of committed integer instructions.
system.cpu.commit.loads                       2226505                       # Number of loads committed
system.cpu.commit.membars                         620                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       117725      0.59%      0.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15774142     79.10%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           61478      0.31%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37230      0.19%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5564      0.03%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            544      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           10746      0.05%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           54707      0.27%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           57610      0.29%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          82758      0.41%     81.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          2066      0.01%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            7      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            1      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           95      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           44      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2170494     10.88%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1338674      6.71%     98.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        56011      0.28%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       172057      0.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19941954                       # Class of committed instruction
system.cpu.commit.refs                        3737236                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19941954                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.364927                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.364927                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2527751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2527751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66182.970200                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66182.970200                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71267.311555                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71267.311555                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2449864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2449864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5154793000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5154793000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030813                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030813                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        77887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         77887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        40051                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        40051                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2696470000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2696470000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        37836                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        37836                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1510914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1510914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58832.876826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58832.876826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57077.369480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57077.369480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1478740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1478740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1892888979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1892888979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021294                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021294                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        32174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          857                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          857                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1787491980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1787491980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        31317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31317                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.288303                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    35.750000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              4360                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       114617                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          143                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4038665                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4038665                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64034.326228                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64034.326228                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64841.177968                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64841.177968                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3928604                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3928604                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   7047681979                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7047681979                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027252                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027252                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       110061                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         110061                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        40908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4483961980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4483961980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017123                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017123                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        69153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4038665                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4038665                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64034.326228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64034.326228                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64841.177968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64841.177968                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3928604                       # number of overall hits
system.cpu.dcache.overall_hits::total         3928604                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   7047681979                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7047681979                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027252                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027252                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       110061                       # number of overall misses
system.cpu.dcache.overall_misses::total        110061                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        40908                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40908                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4483961980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4483961980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017123                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017123                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69153                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69153                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  68115                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          670                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             57.822083                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          8146469                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.217681                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995330                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995330                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             69139                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           8146469                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1019.217681                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3997761                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            239000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        44290                       # number of writebacks
system.cpu.dcache.writebacks::total             44290                       # number of writebacks
system.cpu.decode.BlockedCycles               3568934                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               33723668                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4292733                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4508306                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 345991                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                468613                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2895565                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         44801                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1839075                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         19810                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     3958345                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2581026                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       7930894                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                130856                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       18247147                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  361                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         2089                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          2705                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  691982                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.290004                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4902508                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1618590                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.336859                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           13184577                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.730255                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.496827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7544112     57.22%     57.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   307218      2.33%     59.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   255923      1.94%     61.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   376048      2.85%     64.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   388870      2.95%     67.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   326808      2.48%     69.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   339027      2.57%     72.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   346197      2.63%     74.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3300374     25.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13184577                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    750725                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   287096                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      2581025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2581025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28390.782790                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28390.782790                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27523.687047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27523.687047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2432390                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2432390                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4219864000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4219864000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.057588                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.057588                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       148635                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        148635                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        14110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3702624000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3702624000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052121                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052121                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       134525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       134525                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.352941                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          426                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      2581025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2581025                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28390.782790                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28390.782790                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27523.687047                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27523.687047                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2432390                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2432390                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   4219864000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4219864000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.057588                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.057588                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       148635                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         148635                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        14110                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14110                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3702624000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3702624000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052121                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052121                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       134525                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       134525                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      2581025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2581025                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28390.782790                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28390.782790                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27523.687047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27523.687047                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2432390                       # number of overall hits
system.cpu.icache.overall_hits::total         2432390                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   4219864000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4219864000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.057588                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.057588                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       148635                       # number of overall misses
system.cpu.icache.overall_misses::total        148635                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        14110                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14110                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3702624000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3702624000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052121                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052121                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       134525                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       134525                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 134259                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             19.081323                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          5296575                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.735974                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            134525                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           5296575                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.735974                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2566915                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       134259                       # number of writebacks
system.cpu.icache.writebacks::total            134259                       # number of writebacks
system.cpu.idleCycles                          464692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               443904                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2582983                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.860165                       # Inst execution rate
system.cpu.iew.exec_refs                      4740807                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1838296                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1464755                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3439831                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4214                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             25358                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2224492                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            29478840                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2902511                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            757078                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25389897                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   8988                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                269061                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 345991                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                283304                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          3831                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           311984                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         3566                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1506                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        16108                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1213311                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       713751                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1506                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       327763                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         116141                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  29693076                       # num instructions consuming a value
system.cpu.iew.wb_count                      25056608                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607011                       # average fanout of values written-back
system.cpu.iew.wb_producers                  18024020                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.835747                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25215222                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36426069                       # number of integer regfile reads
system.cpu.int_regfile_writes                20450497                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.732640                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.732640                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            237334      0.91%      0.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20558134     78.63%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                64951      0.25%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39052      0.15%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8195      0.03%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 592      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                12364      0.05%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81720      0.31%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                70778      0.27%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               92068      0.35%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4205      0.02%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               1      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             115      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             46      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2957894     11.31%     92.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1727758      6.61%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           86062      0.33%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         205697      0.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26146976                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  597056                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1174604                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       542394                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             812692                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      427547                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016352                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  364382     85.23%     85.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     85.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   5853      1.37%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    291      0.07%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    37      0.01%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  103      0.02%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  24338      5.69%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13269      3.10%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               928      0.22%     95.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            18345      4.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               25740133                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           64827999                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     24514214                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          38204197                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   29467697                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  26146976                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11143                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9536784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             96528                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9824                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13650636                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13184577                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.983149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.374019                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6247367     47.38%     47.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1070681      8.12%     55.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1170653      8.88%     64.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1124209      8.53%     72.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1057387      8.02%     80.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              888196      6.74%     87.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              925037      7.02%     94.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              466764      3.54%     98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              234283      1.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13184577                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.915632                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     2581564                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1398                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            193345                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           163275                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3439831                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2224492                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10168250                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    306                       # number of misc regfile writes
system.cpu.numCycles                         13649269                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     13649268000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2056281                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22977947                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               27                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 284094                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4579251                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4804                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 38339                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              80020090                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               32263279                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            36745364                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4650508                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1163277                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 345991                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1545128                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 13767296                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            927589                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         48414238                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7418                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                512                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1527112                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            472                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     40151071                       # The number of ROB reads
system.cpu.rob.rob_writes                    60442690                       # The number of ROB writes
system.cpu.timesIdled                           48958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    83                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks         1141                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1141                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76917.074682                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76917.074682                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3780858806                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3780858806                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        49155                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          49155                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       134288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         134288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 122474.742521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 122474.742521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 102983.012740                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 102983.012740                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         130210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             130210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    499452000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    499452000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.030368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.030368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         4078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           75                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            75                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    412241000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    412241000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.029809                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.029809                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4003                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4003                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         31312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109171.719767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109171.719767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89182.028439                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89182.028439                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             19636                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19636                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1274689000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1274689000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.372892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.372892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           11676                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11676                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1041111000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1041111000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.372828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.372828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        11674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11674                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        37828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         37828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106393.025576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106393.025576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94379.653211                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94379.653211                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         17066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   2208931997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2208931997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.548853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.548853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        20762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           20762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data         3570                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3570                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1622574998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1622574998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.454478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.454478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17192                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data               13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks       131955                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       131955                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       131955                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           131955                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        44290                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44290                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        44290                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44290                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           134288                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               203428                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 122474.742521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107393.211573                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109077.472806                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 102983.012740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92277.627590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93581.398826                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               130210                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                36702                       # number of demand (read+write) hits
system.l2.demand_hits::total                   166912                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    499452000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3483620997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3983072997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.030368                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.469164                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.179503                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               4078                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              32438                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36516                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data            3572                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3647                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    412241000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2663685998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3075926998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.029809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.417501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.161576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          4003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         28866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32869                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          134288                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              203428                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 122474.742521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107393.211573                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109077.472806                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 102983.012740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92277.627590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76917.074682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83594.872281                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              130210                       # number of overall hits
system.l2.overall_hits::.cpu.data               36702                       # number of overall hits
system.l2.overall_hits::total                  166912                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    499452000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3483620997                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3983072997                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.030368                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.469164                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.179503                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              4078                       # number of overall misses
system.l2.overall_misses::.cpu.data             32438                       # number of overall misses
system.l2.overall_misses::total                 36516                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data           3572                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3647                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    412241000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2663685998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3780858806                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6856785804                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.029809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.417501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.403209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         4003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        28866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        49155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            82024                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            65730                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3026                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               71134                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1898                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          82196                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         1863                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          764                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          922                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.l2.tags.avg_refs                      5.186460                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  3313924                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     267.164806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       333.269600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1208.336976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2246.834702                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.065226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.081365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.295004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.548544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990138                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2758                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1338                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.673340                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.326660                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     86292                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   3313924                       # Number of tag accesses
system.l2.tags.tagsinuse                  4055.606084                       # Cycle average of tags in use
system.l2.tags.total_refs                      447550                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                     13038                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               38949                       # number of writebacks
system.l2.writebacks::total                     38949                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     113081.42                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                44681.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     38949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     29039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     48654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     25931.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       383.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    383.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       182.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         4.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     18769651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18769651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          18769651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         136348411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    228213264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             383331326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182627816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         18769651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        136348411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    228213264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            565959142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182627816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182627816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        25649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    300.971422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.831150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.854525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5827     22.72%     22.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10609     41.36%     64.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2654     10.35%     74.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1820      7.10%     81.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          957      3.73%     85.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          532      2.07%     87.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          473      1.84%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          320      1.25%     90.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2457      9.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25649                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                5228544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 5232192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2491648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2492736                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       256192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        256192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         256192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1861056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      3114944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5232192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2492736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2492736                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         4003                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        29079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        48671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     51482.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40296.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46689.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       256192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1858496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      3113856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 18769651.236974757165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 136160854.926432669163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 228133552.656450122595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    206084547                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1171774745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   2272412825                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        38949                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   8190764.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2491648                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 182548104.411166936159                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 319022084809                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2238                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              191737                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36815                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2238                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            4003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           29079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        48671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               81753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38949                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38949                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    78.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              4808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2473                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001783169750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.988829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.580591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.795001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2215     98.97%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           16      0.71%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.13%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   25791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     81753                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 81753                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       81753                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 83.14                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    67923                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  408480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   13649154000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3650272117                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2118472117                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.395889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.335249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.480199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1017     45.44%     45.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      2.99%     48.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              680     30.38%     78.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              284     12.69%     91.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              136      6.08%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               37      1.65%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.49%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    38949                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38949                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      38949                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                69.46                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   27054                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1145753580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 93998100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2589248940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            499.517931                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     44994750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     349180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3157576500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2214000259                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2205293962                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5678222529                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             32940960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 49953585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       850180320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               304235400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         825461520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        822694980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6818054115                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          11049733038                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              103095000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1107939780                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 89150040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2718982080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            500.340535                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     41764250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     354640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2991222750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2181198511                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2117646544                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5962795945                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             32254080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 47384370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       837576000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               279074040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         838368960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        778205460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             6829282050                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          11134746956                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              100130040                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       240481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       240481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 240481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7724928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7724928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7724928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           316200309                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          423384194                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             81753                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   81753    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               81753                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        158728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              70079                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38949                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38026                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11674                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11674                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70079                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       403072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       206420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                609492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     17187008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7259456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24446464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13649268000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          763206984                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         403603971                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         207516913                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2507904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           361046                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025626                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.158051                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 351796     97.44%     97.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9248      2.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             361046                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         2390                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       202410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       406093                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6860                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          157597                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            172352                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83239                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       134259                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           67072                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            75164                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31312                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        134525                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37828                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
