
*** Running vivado
    with args -log hdmi_in_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_in_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source hdmi_in_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/krist/Desktop/Zybo-hdmi-in/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/erts2022/hls/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/git/erts2022/vivado/CAT.srcs/utils_1/imports/synth_1/hdmi_in_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/git/erts2022/vivado/CAT.srcs/utils_1/imports/synth_1/hdmi_in_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top hdmi_in_wrapper -part xc7z010clg400-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27316
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1241.293 ; gain = 411.285
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk.vhd:225]
WARNING: [Synth 8-9112] actual for formal port 's1_clkout0' is neither a static name nor a globally static expression [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk.vhd:227]
WARNING: [Synth 8-9112] actual for formal port 's1_clkfbout' is neither a static name nor a globally static expression [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk.vhd:228]
WARNING: [Synth 8-9112] actual for formal port 's1_lock' is neither a static name nor a globally static expression [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk.vhd:230]
WARNING: [Synth 8-9112] actual for formal port 'arst' is neither a static name nor a globally static expression [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/TMDS_Clocking.vhd:128]
WARNING: [Synth 8-9112] actual for formal port 'arst' is neither a static name nor a globally static expression [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/dvi2rgb.vhd:158]
WARNING: [Synth 8-9112] actual for formal port 'potherchrdy' is neither a static name nor a globally static expression [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/dvi2rgb.vhd:179]
WARNING: [Synth 8-9112] actual for formal port 'potherchvld' is neither a static name nor a globally static expression [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/dvi2rgb.vhd:180]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_wrapper' [C:/git/erts2022/vivado/CAT.srcs/sources_1/imports/hdl/hdmi_in_wrapper.vhd:58]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902' bound to instance 'ddc_scl_iobuf' of component 'IOBUF' [C:/git/erts2022/vivado/CAT.srcs/sources_1/imports/hdl/hdmi_in_wrapper.vhd:149]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902' bound to instance 'ddc_sda_iobuf' of component 'IOBUF' [C:/git/erts2022/vivado/CAT.srcs/sources_1/imports/hdl/hdmi_in_wrapper.vhd:156]
INFO: [Synth 8-3491] module 'hdmi_in' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:6018' bound to instance 'hdmi_in_i' of component 'hdmi_in' [C:/git/erts2022/vivado/CAT.srcs/sources_1/imports/hdl/hdmi_in_wrapper.vhd:163]
INFO: [Synth 8-638] synthesizing module 'hdmi_in' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:6076]
INFO: [Synth 8-3491] module 'hdmi_in_axi_dynclk_0_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_dynclk_0_0/synth/hdmi_in_axi_dynclk_0_0.vhd:56' bound to instance 'axi_dynclk_0' of component 'hdmi_in_axi_dynclk_0_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:7359]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_axi_dynclk_0_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_dynclk_0_0/synth/hdmi_in_axi_dynclk_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADD_BUFMR bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axi_dynclk' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk.vhd:10' bound to instance 'U0' of component 'axi_dynclk' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_dynclk_0_0/synth/hdmi_in_axi_dynclk_0_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_dynclk' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk.vhd:57]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_dynclk_S00_AXI' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk_S00_AXI.vhd:5' bound to instance 'axi_dynclk_S00_AXI_inst' of component 'axi_dynclk_S00_AXI' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_dynclk_S00_AXI' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk_S00_AXI.vhd:93]
INFO: [Synth 8-226] default block is never used [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk_S00_AXI.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'axi_dynclk_S00_AXI' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk_S00_AXI.vhd:93]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk.vhd:198]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk.vhd:204]
	Parameter DIV_F bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'mmcme2_drp' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/mmcme2_drp.v:50' bound to instance 'Inst_mmcme2_drp' of component 'mmcme2_drp' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk.vhd:218]
INFO: [Synth 8-6157] synthesizing module 'mmcme2_drp' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/mmcme2_drp.v:50]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6155] done synthesizing module 'mmcme2_drp' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/mmcme2_drp.v:50]
INFO: [Synth 8-256] done synthesizing module 'axi_dynclk' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9097/src/axi_dynclk.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_axi_dynclk_0_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_dynclk_0_0/synth/hdmi_in_axi_dynclk_0_0.vhd:86]
INFO: [Synth 8-3491] module 'hdmi_in_axi_gpio_btn_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_btn_0/synth/hdmi_in_axi_gpio_btn_0.vhd:59' bound to instance 'axi_gpio_btn' of component 'hdmi_in_axi_gpio_btn_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:7387]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_axi_gpio_btn_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_btn_0/synth/hdmi_in_axi_gpio_btn_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_btn_0/synth/hdmi_in_axi_gpio_btn_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_axi_gpio_btn_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_btn_0/synth/hdmi_in_axi_gpio_btn_0.vhd:84]
INFO: [Synth 8-3491] module 'hdmi_in_axi_gpio_led_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_led_0/synth/hdmi_in_axi_gpio_led_0.vhd:59' bound to instance 'axi_gpio_led' of component 'hdmi_in_axi_gpio_led_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:7410]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_axi_gpio_led_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_led_0/synth/hdmi_in_axi_gpio_led_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_led_0/synth/hdmi_in_axi_gpio_led_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_axi_gpio_led_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_led_0/synth/hdmi_in_axi_gpio_led_0.vhd:86]
INFO: [Synth 8-3491] module 'hdmi_in_axi_gpio_sw_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_sw_0/synth/hdmi_in_axi_gpio_sw_0.vhd:59' bound to instance 'axi_gpio_sw' of component 'hdmi_in_axi_gpio_sw_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:7435]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_axi_gpio_sw_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_sw_0/synth/hdmi_in_axi_gpio_sw_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_sw_0/synth/hdmi_in_axi_gpio_sw_0.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_axi_gpio_sw_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_sw_0/synth/hdmi_in_axi_gpio_sw_0.vhd:84]
INFO: [Synth 8-3491] module 'hdmi_in_axi_gpio_video_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_video_0/synth/hdmi_in_axi_gpio_video_0.vhd:59' bound to instance 'axi_gpio_video' of component 'hdmi_in_axi_gpio_video_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:7458]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_axi_gpio_video_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_video_0/synth/hdmi_in_axi_gpio_video_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_video_0/synth/hdmi_in_axi_gpio_video_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_axi_gpio_video_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_video_0/synth/hdmi_in_axi_gpio_video_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_axi_mem_intercon_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:3560]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_KM5YEW' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:201]
INFO: [Synth 8-3491] module 'hdmi_in_auto_pc_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_pc_0/synth/hdmi_in_auto_pc_0.v:53' bound to instance 'auto_pc' of component 'hdmi_in_auto_pc_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:691]
INFO: [Synth 8-6157] synthesizing module 'hdmi_in_auto_pc_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_pc_0/synth/hdmi_in_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_axi3_conv' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:953]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b_downsizer' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2275]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b_downsizer' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2275]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_a_axi3_conv' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_fifo_gen' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_fifo_gen' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_fifo' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_fifo__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_fifo_gen__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_fifo_gen__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_fifo__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_a_axi3_conv' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_w_axi3_conv' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2003]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_w_axi3_conv' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2003]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_a_axi3_conv__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_fifo__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_fifo_gen__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_fifo_gen__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_fifo__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_a_axi3_conv__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_r_axi3_conv' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_r_axi3_conv' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_axi3_conv' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:953]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_in_auto_pc_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_pc_0/synth/hdmi_in_auto_pc_0.v:53]
INFO: [Synth 8-3491] module 'hdmi_in_m00_data_fifo_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_m00_data_fifo_0/synth/hdmi_in_m00_data_fifo_0.v:53' bound to instance 'm00_data_fifo' of component 'hdmi_in_m00_data_fifo_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:773]
INFO: [Synth 8-6157] synthesizing module 'hdmi_in_m00_data_fifo_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_m00_data_fifo_0/synth/hdmi_in_m00_data_fifo_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axi_data_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axi_data_fifo' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_in_m00_data_fifo_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_m00_data_fifo_0/synth/hdmi_in_m00_data_fifo_0.v:53]
INFO: [Synth 8-3491] module 'hdmi_in_m00_regslice_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_m00_regslice_0/synth/hdmi_in_m00_regslice_0.v:53' bound to instance 'm00_regslice' of component 'hdmi_in_m00_regslice_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:856]
INFO: [Synth 8-6157] synthesizing module 'hdmi_in_m00_regslice_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_m00_regslice_0/synth/hdmi_in_m00_regslice_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_in_m00_regslice_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_m00_regslice_0/synth/hdmi_in_m00_regslice_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_KM5YEW' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:201]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1L07FMS' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:2238]
INFO: [Synth 8-3491] module 'hdmi_in_s00_data_fifo_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s00_data_fifo_0/synth/hdmi_in_s00_data_fifo_0.v:53' bound to instance 's00_data_fifo' of component 'hdmi_in_s00_data_fifo_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:2424]
INFO: [Synth 8-6157] synthesizing module 'hdmi_in_s00_data_fifo_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s00_data_fifo_0/synth/hdmi_in_s00_data_fifo_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axi_data_fifo__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axi_data_fifo__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_in_s00_data_fifo_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s00_data_fifo_0/synth/hdmi_in_s00_data_fifo_0.v:53]
INFO: [Synth 8-3491] module 'hdmi_in_s00_regslice_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s00_regslice_0/synth/hdmi_in_s00_regslice_0.v:53' bound to instance 's00_regslice' of component 'hdmi_in_s00_regslice_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:2467]
INFO: [Synth 8-6157] synthesizing module 'hdmi_in_s00_regslice_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s00_regslice_0/synth/hdmi_in_s00_regslice_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_in_s00_regslice_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s00_regslice_0/synth/hdmi_in_s00_regslice_0.v:53]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1L07FMS' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:2238]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_KRH6EF' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:2552]
INFO: [Synth 8-3491] module 'hdmi_in_auto_us_df_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_df_0/synth/hdmi_in_auto_us_df_0.v:53' bound to instance 'auto_us_df' of component 'hdmi_in_auto_us_df_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:2711]
INFO: [Synth 8-6157] synthesizing module 'hdmi_in_auto_us_df_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_df_0/synth/hdmi_in_auto_us_df_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_top' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_r_upsizer_pktfifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11247]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:128498]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:128498]
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11741]
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11901]
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12099]
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12196]
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12242]
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11948]
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12145]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_r_upsizer_pktfifo' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11247]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized8' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized8' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized9' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized9' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_top' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_in_auto_us_df_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_df_0/synth/hdmi_in_auto_us_df_0.v:53]
INFO: [Synth 8-3491] module 'hdmi_in_s01_regslice_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s01_regslice_0/synth/hdmi_in_s01_regslice_0.v:53' bound to instance 's01_regslice' of component 'hdmi_in_s01_regslice_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:2748]
INFO: [Synth 8-6157] synthesizing module 'hdmi_in_s01_regslice_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s01_regslice_0/synth/hdmi_in_s01_regslice_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized10' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized10' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized11' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized11' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_in_s01_regslice_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s01_regslice_0/synth/hdmi_in_s01_regslice_0.v:53]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_KRH6EF' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:2552]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_70TC0Z' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:2832]
INFO: [Synth 8-3491] module 'hdmi_in_auto_us_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_0/synth/hdmi_in_auto_us_0.v:53' bound to instance 'auto_us' of component 'hdmi_in_auto_us_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:2945]
INFO: [Synth 8-6157] synthesizing module 'hdmi_in_auto_us_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_0/synth/hdmi_in_auto_us_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_top__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_r_upsizer' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_r_upsizer' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized12' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized12' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized13' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized13' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized14' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized14' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_top__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_in_auto_us_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_0/synth/hdmi_in_auto_us_0.v:53]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_70TC0Z' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:2832]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_183BYAO' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:3031]
INFO: [Synth 8-3491] module 'hdmi_in_auto_us_1' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_1/synth/hdmi_in_auto_us_1.v:53' bound to instance 'auto_us' of component 'hdmi_in_auto_us_1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:3144]
INFO: [Synth 8-6157] synthesizing module 'hdmi_in_auto_us_1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_1/synth/hdmi_in_auto_us_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_in_auto_us_1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_1/synth/hdmi_in_auto_us_1.v:53]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_183BYAO' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:3031]
INFO: [Synth 8-638] synthesizing module 's04_couplers_imp_1GUOWMJ' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:3236]
INFO: [Synth 8-3491] module 'hdmi_in_auto_us_2' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_2/synth/hdmi_in_auto_us_2.v:53' bound to instance 'auto_us' of component 'hdmi_in_auto_us_2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:3367]
INFO: [Synth 8-6157] synthesizing module 'hdmi_in_auto_us_2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_2/synth/hdmi_in_auto_us_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_top__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_w_upsizer' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_w_upsizer' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized5' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized5' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_top__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_in_auto_us_2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_auto_us_2/synth/hdmi_in_auto_us_2.v:53]
INFO: [Synth 8-256] done synthesizing module 's04_couplers_imp_1GUOWMJ' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:3236]
INFO: [Synth 8-3491] module 'hdmi_in_xbar_2' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_xbar_2/synth/hdmi_in_xbar_2.v:53' bound to instance 'xbar' of component 'hdmi_in_xbar_2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:4337]
INFO: [Synth 8-6157] synthesizing module 'hdmi_in_xbar_2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_xbar_2/synth/hdmi_in_xbar_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_crossbar' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_router' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_router' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_router__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_router__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_axi_mem_intercon_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:3560]
INFO: [Synth 8-3491] module 'hdmi_in_axi_vdma_0_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/synth/hdmi_in_axi_vdma_0_0.vhd:59' bound to instance 'axi_vdma_0' of component 'hdmi_in_axi_vdma_0_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:7624]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_axi_vdma_0_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/synth/hdmi_in_axi_vdma_0_0.vhd:131]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:69488' bound to instance 'U0' of component 'axi_vdma' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/synth/hdmi_in_axi_vdma_0_0.vhd:402]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:69927]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:16461]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:14866]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:14866]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:16461]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:39917]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:16956]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:16956]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:39917]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:40643]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:40643]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_axis_dwidth_converter' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:68616]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axis_dwidth_converter' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.v:1937' bound to instance 'MM2S_AXIS_DWIDTH_CONVERTER_I' of component 'axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axis_dwidth_converter' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:68707]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_axis_dwidth_converter' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:68616]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:39071]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:18717]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:18717]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:20533]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:20533]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:29596]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:29596]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:39071]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64248]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:61909]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:61909]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:63125]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:63125]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:63632]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:63632]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:56087]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:53973]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:53973]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:55564]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:55564]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:56087]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:58630]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:58343]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:58343]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:58630]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64248]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:53102]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:53102]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:13253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:13253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:41253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:41253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:46414]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:43595]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:43595]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:41500]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:41500]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:46414]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:41500]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:41500]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:69110]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axis_dwidth_converter' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.v:1937' bound to instance 'S2MM_AXIS_DWIDTH_CONVERTER_I' of component 'axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axis_dwidth_converter' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:69241]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:69110]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:39071]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:18717]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:18717]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:29596]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:29596]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:39071]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64248]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:61909]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:61909]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:63125]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:63125]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64248]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:53102]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:53102]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:49284]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:43595]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:43595]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:49284]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:69927]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_axi_vdma_0_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/synth/hdmi_in_axi_vdma_0_0.vhd:131]
INFO: [Synth 8-3491] module 'hdmi_in_dvi2rgb_0_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_dvi2rgb_0_0/synth/hdmi_in_dvi2rgb_0_0.vhd:56' bound to instance 'dvi2rgb_0' of component 'hdmi_in_dvi2rgb_0_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_dvi2rgb_0_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_dvi2rgb_0_0/synth/hdmi_in_dvi2rgb_0_0.vhd:80]
	Parameter kEmulateDDC bound to: 1 - type: bool 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
	Parameter kClkRange bound to: 2 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kAddBUFG bound to: 0 - type: bool 
	Parameter kEdidFileName bound to: 720p_edid.data - type: string 
INFO: [Synth 8-3491] module 'dvi2rgb' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/dvi2rgb.vhd:64' bound to instance 'U0' of component 'dvi2rgb' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_dvi2rgb_0_0/synth/hdmi_in_dvi2rgb_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'dvi2rgb' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/dvi2rgb.vhd:110]
INFO: [Synth 8-638] synthesizing module 'TMDS_Clocking' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/TMDS_Clocking.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/SyncAsyncReset.vhd:72]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/SyncAsyncReset.vhd:72]
INFO: [Synth 8-113] binding component instance 'IDelayCtrlX' to cell 'IDELAYCTRL' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/TMDS_Clocking.vhd:118]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/TMDS_Clocking.vhd:132]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 12.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'MMCME2_ADV' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/TMDS_Clocking.vhd:173]
INFO: [Synth 8-113] binding component instance 'SerialClkBuffer' to cell 'BUFIO' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/TMDS_Clocking.vhd:232]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'PixelClkBuffer' to cell 'BUFR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/TMDS_Clocking.vhd:238]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Clocking' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/TMDS_Clocking.vhd:75]
INFO: [Synth 8-638] synthesizing module 'TMDS_Decoder' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/TMDS_Decoder.vhd:96]
INFO: [Synth 8-638] synthesizing module 'InputSERDES' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/InputSERDES.vhd:85]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/InputSERDES.vhd:92]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/InputSERDES.vhd:102]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-113] binding component instance 'DeserializerMaster' to cell 'ISERDESE2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/InputSERDES.vhd:130]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
INFO: [Synth 8-113] binding component instance 'DeserializerSlave' to cell 'ISERDESE2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/InputSERDES.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'InputSERDES' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/InputSERDES.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SyncBase' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncBase' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'SyncBase__parameterized0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/SyncBase.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'SyncBase__parameterized0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'PhaseAlign' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/PhaseAlign.vhd:95]
WARNING: [Synth 8-614] signal 'pEyeOpenCnt' is read in the process but is not in the sensitivity list [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/PhaseAlign.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'PhaseAlign' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/PhaseAlign.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ChannelBond' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'ChannelBond' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Decoder' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/TMDS_Decoder.vhd:96]
INFO: [Synth 8-638] synthesizing module 'EEPROM_8b' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/EEPROM_8b.vhd:85]
INFO: [Synth 8-638] synthesizing module 'TWI_SlaveCtl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/TWI_SlaveCtl.vhd:87]
INFO: [Synth 8-638] synthesizing module 'GlitchFilter' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/GlitchFilter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'GlitchFilter' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/GlitchFilter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'TWI_SlaveCtl' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/TWI_SlaveCtl.vhd:87]
INFO: [Synth 8-226] default block is never used [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/EEPROM_8b.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'EEPROM_8b' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/EEPROM_8b.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'dvi2rgb' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/dvi2rgb.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_dvi2rgb_0_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_dvi2rgb_0_0/synth/hdmi_in_dvi2rgb_0_0.vhd:80]
INFO: [Synth 8-3491] module 'hdmi_in_mmult_0_0' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_mmult_0_0/synth/hdmi_in_mmult_0_0.vhd:56' bound to instance 'mmult_0' of component 'hdmi_in_mmult_0_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:7716]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_mmult_0_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_mmult_0_0/synth/hdmi_in_mmult_0_0.vhd:204]
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_PORT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_PORT_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_A_PORT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_PORT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_PORT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_PORT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_PORT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_PORT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_PORT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_A_PORT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_A_PORT_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_B_PORT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_PORT_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_B_PORT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_B_PORT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_PORT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_PORT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_PORT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_PORT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_PORT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B_PORT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B_PORT_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_C_PORT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_PORT_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_C_PORT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_C_PORT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_PORT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_PORT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_PORT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_PORT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_PORT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_C_PORT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_C_PORT_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mmult' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult.vhd:12' bound to instance 'U0' of component 'mmult' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_mmult_0_0/synth/hdmi_in_mmult_0_0.vhd:578]
INFO: [Synth 8-638] synthesizing module 'mmult' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult.vhd:211]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_a_buffer_RAM_1WNR_AUTO_1R1W.vhd:11' bound to instance 'a_buffer_U' of component 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult.vhd:1163]
INFO: [Synth 8-638] synthesizing module 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_a_buffer_RAM_1WNR_AUTO_1R1W.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_a_buffer_RAM_1WNR_AUTO_1R1W.vhd:50]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_a_buffer_RAM_1WNR_AUTO_1R1W.vhd:11' bound to instance 'b_buffer_U' of component 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult.vhd:1198]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'mmult_c_buffer_RAM_AUTO_1R1W' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_c_buffer_RAM_AUTO_1R1W.vhd:11' bound to instance 'c_buffer_U' of component 'mmult_c_buffer_RAM_AUTO_1R1W' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult.vhd:1233]
INFO: [Synth 8-638] synthesizing module 'mmult_c_buffer_RAM_AUTO_1R1W' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_c_buffer_RAM_AUTO_1R1W.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'mmult_c_buffer_RAM_AUTO_1R1W' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_c_buffer_RAM_AUTO_1R1W.vhd:29]
INFO: [Synth 8-3491] module 'mmult_mmult_Pipeline_1' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_1.vhd:12' bound to instance 'grp_mmult_Pipeline_1_fu_130' of component 'mmult_mmult_Pipeline_1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult.vhd:1247]
INFO: [Synth 8-638] synthesizing module 'mmult_mmult_Pipeline_1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_1.vhd:74]
INFO: [Synth 8-3491] module 'mmult_flow_control_loop_pipe_sequential_init' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'mmult_flow_control_loop_pipe_sequential_init' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_1.vhd:151]
INFO: [Synth 8-638] synthesizing module 'mmult_flow_control_loop_pipe_sequential_init' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_flow_control_loop_pipe_sequential_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'mmult_flow_control_loop_pipe_sequential_init' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_flow_control_loop_pipe_sequential_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'mmult_mmult_Pipeline_1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_1.vhd:74]
INFO: [Synth 8-3491] module 'mmult_mmult_Pipeline_2' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_2.vhd:12' bound to instance 'grp_mmult_Pipeline_2_fu_138' of component 'mmult_mmult_Pipeline_2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult.vhd:1307]
INFO: [Synth 8-638] synthesizing module 'mmult_mmult_Pipeline_2' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_2.vhd:74]
INFO: [Synth 8-3491] module 'mmult_flow_control_loop_pipe_sequential_init' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'mmult_flow_control_loop_pipe_sequential_init' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_2.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'mmult_mmult_Pipeline_2' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_2.vhd:74]
INFO: [Synth 8-3491] module 'mmult_mmult_Pipeline_mmult0_mmult1' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_mmult0_mmult1.vhd:12' bound to instance 'grp_mmult_Pipeline_mmult0_mmult1_fu_146' of component 'mmult_mmult_Pipeline_mmult0_mmult1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult.vhd:1367]
INFO: [Synth 8-638] synthesizing module 'mmult_mmult_Pipeline_mmult0_mmult1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_mmult0_mmult1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_mul_32s_32s_32_2_1' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mul_32s_32s_32_2_1.vhd:10' bound to instance 'mul_32s_32s_32_2_1_U7' of component 'mmult_mul_32s_32s_32_2_1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_mmult0_mmult1.vhd:287]
INFO: [Synth 8-638] synthesizing module 'mmult_mul_32s_32s_32_2_1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mul_32s_32s_32_2_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'mmult_mul_32s_32s_32_2_1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mul_32s_32s_32_2_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_mul_32s_32s_32_2_1' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mul_32s_32s_32_2_1.vhd:10' bound to instance 'mul_32s_32s_32_2_1_U8' of component 'mmult_mul_32s_32s_32_2_1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_mmult0_mmult1.vhd:302]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_mul_32s_32s_32_2_1' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mul_32s_32s_32_2_1.vhd:10' bound to instance 'mul_32s_32s_32_2_1_U9' of component 'mmult_mul_32s_32s_32_2_1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_mmult0_mmult1.vhd:317]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_mul_32s_32s_32_2_1' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mul_32s_32s_32_2_1.vhd:10' bound to instance 'mul_32s_32s_32_2_1_U10' of component 'mmult_mul_32s_32s_32_2_1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_mmult0_mmult1.vhd:332]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_mul_32s_32s_32_2_1' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mul_32s_32s_32_2_1.vhd:10' bound to instance 'mul_32s_32s_32_2_1_U11' of component 'mmult_mul_32s_32s_32_2_1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_mmult0_mmult1.vhd:347]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_mul_32s_32s_32_2_1' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mul_32s_32s_32_2_1.vhd:10' bound to instance 'mul_32s_32s_32_2_1_U12' of component 'mmult_mul_32s_32s_32_2_1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_mmult0_mmult1.vhd:362]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_mul_32s_32s_32_2_1' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mul_32s_32s_32_2_1.vhd:10' bound to instance 'mul_32s_32s_32_2_1_U13' of component 'mmult_mul_32s_32s_32_2_1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_mmult0_mmult1.vhd:377]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_mul_32s_32s_32_2_1' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mul_32s_32s_32_2_1.vhd:10' bound to instance 'mul_32s_32s_32_2_1_U14' of component 'mmult_mul_32s_32s_32_2_1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_mmult0_mmult1.vhd:392]
INFO: [Synth 8-3491] module 'mmult_flow_control_loop_pipe_sequential_init' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'mmult_flow_control_loop_pipe_sequential_init' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_mmult0_mmult1.vhd:407]
INFO: [Synth 8-256] done synthesizing module 'mmult_mmult_Pipeline_mmult0_mmult1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_mmult0_mmult1.vhd:75]
INFO: [Synth 8-3491] module 'mmult_mmult_Pipeline_4' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_4.vhd:12' bound to instance 'grp_mmult_Pipeline_4_fu_153' of component 'mmult_mmult_Pipeline_4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult.vhd:1428]
INFO: [Synth 8-638] synthesizing module 'mmult_mmult_Pipeline_4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_4.vhd:73]
INFO: [Synth 8-3491] module 'mmult_flow_control_loop_pipe_sequential_init' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'mmult_flow_control_loop_pipe_sequential_init' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_4.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'mmult_mmult_Pipeline_4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_mmult_Pipeline_4.vhd:73]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_control_s_axi' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_control_s_axi.vhd:10' bound to instance 'control_s_axi_U' of component 'mmult_control_s_axi' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult.vhd:1487]
INFO: [Synth 8-638] synthesizing module 'mmult_control_s_axi' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_control_s_axi.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'mmult_control_s_axi' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_control_s_axi.vhd:63]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:12' bound to instance 'A_port_m_axi_U' of component 'mmult_A_port_m_axi' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult.vhd:1516]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:119]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_load' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:514' bound to instance 'load_unit' of component 'mmult_A_port_m_axi_load' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:320]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_load' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:551]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3173' bound to instance 'fifo_rreq' of component 'mmult_A_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:632]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_srl' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'mmult_A_port_m_axi_srl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_srl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_srl' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_fifo' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3173' bound to instance 'buff_rdata' of component 'mmult_A_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:696]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_mem' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3480' bound to instance 'U_ffo_mem' of component 'mmult_A_port_m_axi_mem' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3362]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_mem' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_mem' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_load' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:551]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_store' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:1046' bound to instance 'store_unit' of component 'mmult_A_port_m_axi_store' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:356]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_store' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:1085]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3173' bound to instance 'fifo_wreq' of component 'mmult_A_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:1187]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3173' bound to instance 'buff_wdata' of component 'mmult_A_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:1251]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_mem' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3480' bound to instance 'U_ffo_mem' of component 'mmult_A_port_m_axi_mem' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3362]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_mem__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_mem__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3173' bound to instance 'fifo_wrsp' of component 'mmult_A_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:1629]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized6' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_srl' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'mmult_A_port_m_axi_srl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_srl__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_srl__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized6' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3173' bound to instance 'user_resp' of component 'mmult_A_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:1646]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized8' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_srl' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'mmult_A_port_m_axi_srl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_srl__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_srl__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized8' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_store' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:1085]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_read' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:1680' bound to instance 'bus_read' of component 'mmult_A_port_m_axi_read' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:394]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_read' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:1728]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_reg_slice' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3048' bound to instance 'rs_rreq' of component 'mmult_A_port_m_axi_reg_slice' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:1838]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_reg_slice' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_reg_slice' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_reg_slice' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3048' bound to instance 'rs_rdata' of component 'mmult_A_port_m_axi_reg_slice' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2078]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_reg_slice__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_reg_slice__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3173' bound to instance 'fifo_rctl' of component 'mmult_A_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2091]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3173' bound to instance 'fifo_burst' of component 'mmult_A_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2108]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_read' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:1728]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_write' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2145' bound to instance 'bus_write' of component 'mmult_A_port_m_axi_write' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:444]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_write' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2201]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_reg_slice' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3048' bound to instance 'rs_wreq' of component 'mmult_A_port_m_axi_reg_slice' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2356]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3173' bound to instance 'fifo_burst' of component 'mmult_A_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2596]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized10' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_srl' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'mmult_A_port_m_axi_srl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_srl__parameterized5' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_srl__parameterized5' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized10' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_throttl' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2764' bound to instance 'wreq_throttl' of component 'mmult_A_port_m_axi_throttl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2686]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_throttl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2821]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3173' bound to instance 'req_fifo' of component 'mmult_A_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2963]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized12' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_srl' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'mmult_A_port_m_axi_srl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_srl__parameterized7' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_srl__parameterized7' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized12' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_reg_slice' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3048' bound to instance 'rs_req' of component 'mmult_A_port_m_axi_reg_slice' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2980]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_reg_slice__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_reg_slice__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3173' bound to instance 'data_fifo' of component 'mmult_A_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3022]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized14' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_srl' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'mmult_A_port_m_axi_srl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_srl__parameterized9' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_srl__parameterized9' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized14' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3192]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_throttl' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2821]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_reg_slice' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3048' bound to instance 'rs_resp' of component 'mmult_A_port_m_axi_reg_slice' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2722]
INFO: [Synth 8-638] synthesizing module 'mmult_A_port_m_axi_reg_slice__parameterized6' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_reg_slice__parameterized6' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_A_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:3173' bound to instance 'fifo_resp' of component 'mmult_A_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2735]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi_write' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:2201]
INFO: [Synth 8-256] done synthesizing module 'mmult_A_port_m_axi' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_A_port_m_axi.vhd:119]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_B_port_m_axi' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:12' bound to instance 'B_port_m_axi_U' of component 'mmult_B_port_m_axi' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult.vhd:1606]
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:119]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'mmult_B_port_m_axi_load' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:514' bound to instance 'load_unit' of component 'mmult_B_port_m_axi_load' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:320]
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_load' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:551]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_B_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3173' bound to instance 'fifo_rreq' of component 'mmult_B_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:632]
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_B_port_m_axi_srl' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'mmult_B_port_m_axi_srl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_srl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_srl' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_fifo' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'mmult_B_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3173' bound to instance 'buff_rdata' of component 'mmult_B_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:696]
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'mmult_B_port_m_axi_mem' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3480' bound to instance 'U_ffo_mem' of component 'mmult_B_port_m_axi_mem' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3362]
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_mem' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_mem' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_load' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:551]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'mmult_B_port_m_axi_store' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:1046' bound to instance 'store_unit' of component 'mmult_B_port_m_axi_store' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:356]
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_store' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:1085]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_B_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3173' bound to instance 'fifo_wreq' of component 'mmult_B_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:1187]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_B_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3173' bound to instance 'buff_wdata' of component 'mmult_B_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:1251]
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_B_port_m_axi_mem' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3480' bound to instance 'U_ffo_mem' of component 'mmult_B_port_m_axi_mem' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3362]
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_mem__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_mem__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_B_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3173' bound to instance 'fifo_wrsp' of component 'mmult_B_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:1629]
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized6' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmult_B_port_m_axi_srl' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3413' bound to instance 'U_ffo_srl' of component 'mmult_B_port_m_axi_srl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_srl__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_srl__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized6' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mmult_B_port_m_axi_fifo' declared at 'c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3173' bound to instance 'user_resp' of component 'mmult_B_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:1646]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized8' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_srl__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_srl__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized8' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_store' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:1085]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_read' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:1728]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_reg_slice' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_reg_slice' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_reg_slice__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_reg_slice__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_read' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:1728]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_write' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:2201]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized10' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_srl__parameterized5' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_srl__parameterized5' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized10' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_throttl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:2821]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized12' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_srl__parameterized7' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_srl__parameterized7' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized12' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_reg_slice__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_reg_slice__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized14' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_srl__parameterized9' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_srl__parameterized9' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized14' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3192]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_throttl' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:2821]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_B_port_m_axi_reg_slice__parameterized6' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_reg_slice__parameterized6' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi_write' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:2201]
INFO: [Synth 8-256] done synthesizing module 'mmult_B_port_m_axi' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_B_port_m_axi.vhd:119]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:119]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_load' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:551]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_fifo' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_srl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_srl' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_fifo' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_mem' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_mem' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_load' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:551]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_store' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:1085]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_mem__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_mem__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3498]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized6' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_srl__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_srl__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized6' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized8' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_srl__parameterized3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_srl__parameterized3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized8' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_store' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:1085]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_read' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:1728]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_reg_slice' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_reg_slice' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_reg_slice__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_reg_slice__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_read' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:1728]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_write' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:2201]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized10' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_srl__parameterized5' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_srl__parameterized5' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized10' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_throttl' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:2821]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized12' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_srl__parameterized7' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_srl__parameterized7' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized12' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_reg_slice__parameterized4' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_reg_slice__parameterized4' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized14' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_srl__parameterized9' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_srl__parameterized9' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3429]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized14' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3192]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_throttl' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:2821]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_C_port_m_axi_reg_slice__parameterized6' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3065]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_reg_slice__parameterized6' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:3065]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi_write' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:2201]
INFO: [Synth 8-256] done synthesizing module 'mmult_C_port_m_axi' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult_C_port_m_axi.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'mmult' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/5caf/hdl/vhdl/mmult.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_mmult_0_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_mmult_0_0/synth/hdmi_in_mmult_0_0.vhd:204]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_proc_sys_reset_0_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_proc_sys_reset_0_0/synth/hdmi_in_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_proc_sys_reset_0_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_proc_sys_reset_0_0/synth/hdmi_in_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/synth/hdmi_in_processing_system7_0_0.v:500]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_processing_system7_0_axi_periph_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:4739]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_CYQ0EC' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_CYQ0EC' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1AXBFT3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1AXBFT3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:985]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1XIDCG3' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1086]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1XIDCG3' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1086]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YPZJ7K' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1187]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YPZJ7K' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1187]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_PZVU4R' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1292]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_PZVU4R' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1292]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1OIGGLK' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1397]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1OIGGLK' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1397]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_125YM4S' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1495]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_125YM4S' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1495]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_3XK05R' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1596]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_3XK05R' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1596]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1JODDEI' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1699]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1JODDEI' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1699]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1B1CMQG' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1945]
INFO: [Synth 8-226] default block is never used [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-226] default block is never used [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'SI_REG' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'MI_REG' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1B1CMQG' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:1945]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_processing_system7_0_axi_periph_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:4739]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_rgb2vga_0_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rgb2vga_0_0/synth/hdmi_in_rgb2vga_0_0.vhd:71]
	Parameter VID_IN_DATA_WIDTH bound to: 24 - type: integer 
	Parameter kRedDepth bound to: 5 - type: integer 
	Parameter kGreenDepth bound to: 6 - type: integer 
	Parameter kBlueDepth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rgb2vga' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/69dc/src/rgb2vga.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'rgb2vga' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/69dc/src/rgb2vga.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_rgb2vga_0_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rgb2vga_0_0/synth/hdmi_in_rgb2vga_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_rst_processing_system7_0_100M_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rst_processing_system7_0_100M_0/synth/hdmi_in_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_rst_processing_system7_0_100M_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rst_processing_system7_0_100M_0/synth/hdmi_in_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_rst_processing_system7_0_150M_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rst_processing_system7_0_150M_0/synth/hdmi_in_rst_processing_system7_0_150M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_rst_processing_system7_0_150M_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rst_processing_system7_0_150M_0/synth/hdmi_in_rst_processing_system7_0_150M_0.vhd:74]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'XPM_FIFO_SYNC_INST' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:182]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'XPM_FIFO_SYNC_INST' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:182]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'XPM_FIFO_SYNC_INST' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:182]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'XPM_FIFO_SYNC_INST' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:182]
WARNING: [Synth 8-7023] instance 'XPM_FIFO_SYNC_INST' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:182]
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:993]
INFO: [Synth 8-155] case statement is not full and has no default [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:691]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_v_tc_0_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_tc_0_0/synth/hdmi_in_v_tc_0_0.vhd:97]
	Parameter C_HAS_AXI4_LITE bound to: 1 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_ARBITRARY_RES_EN bound to: 0 - type: integer 
	Parameter C_VID_PPC bound to: 4 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1280 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 720 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 1650 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 1390 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 1430 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 0 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_v_tc_0_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_tc_0_0/synth/hdmi_in_v_tc_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_v_tc_1_0' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_tc_1_0/synth/hdmi_in_v_tc_1_0.vhd:94]
	Parameter C_HAS_AXI4_LITE bound to: 1 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 1 - type: integer 
	Parameter C_ARBITRARY_RES_EN bound to: 0 - type: integer 
	Parameter C_VID_PPC bound to: 4 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1280 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 720 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 1650 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 1390 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 1430 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1390 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1390 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1390 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1390 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1390 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1390 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1390 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1390 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 2048 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 0 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_v_tc_1_0' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_tc_1_0/synth/hdmi_in_v_tc_1_0.vhd:94]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9649/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:108]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9649/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:108]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9649/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:108]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9649/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:108]
WARNING: [Synth 8-7023] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' has 26 connections declared, but only 22 given [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9649/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:108]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in' (0#1) [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/synth/hdmi_in.vhd:6076]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_wrapper' (0#1) [C:/git/erts2022/vivado/CAT.srcs/sources_1/imports/hdl/hdmi_in_wrapper.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_27_axi_upsizer__parameterized1 does not have driver. [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7176]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_NO_SOF.m_skid_reset_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:47466]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.all_idle_d1_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64434]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.late_idle_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64450]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.lsig_packer_empty_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:29317]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_after_fsize_less_err_flag_00_01_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:72860]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.after_vcount_flag_sel_00_01_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:72878]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_sel_00_01_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:72890]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clrd_sel_00_01_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:72919]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_00_01_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:72948]
WARNING: [Synth 8-6014] Unused sequential element pTkn0FlagQ_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/PhaseAlign.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element pTkn1FlagQ_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/PhaseAlign.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element pTkn2FlagQ_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/PhaseAlign.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element pTkn3FlagQ_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/PhaseAlign.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element pDelayFastOvf_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/d2d3/src/PhaseAlign.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element fifo_fid_dly_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:718]
WARNING: [Synth 8-6014] Unused sequential element vtg_fid_dly_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:745]
WARNING: [Synth 8-6014] Unused sequential element aclk_reset_pulse_reg was removed.  [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2591]
WARNING: [Synth 8-3848] Net fifo_underflow_from_remap in module/entity v_axi4s_vid_out_v4_0_15 does not have driver. [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2516]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net fifo_overflow_from_remap in module/entity v_vid_in_axi4s_v5_0_2 does not have driver. [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/9649/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:2020]
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:01:01 . Memory (MB): peak = 1980.395 ; gain = 1150.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1980.395 ; gain = 1150.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1980.395 ; gain = 1150.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1987.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 845 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_in_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_in_i/dvi2rgb_0/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_btn_0/hdmi_in_axi_gpio_btn_0_board.xdc] for cell 'hdmi_in_i/axi_gpio_btn/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_btn_0/hdmi_in_axi_gpio_btn_0_board.xdc] for cell 'hdmi_in_i/axi_gpio_btn/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_btn_0/hdmi_in_axi_gpio_btn_0.xdc] for cell 'hdmi_in_i/axi_gpio_btn/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_btn_0/hdmi_in_axi_gpio_btn_0.xdc] for cell 'hdmi_in_i/axi_gpio_btn/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_led_0/hdmi_in_axi_gpio_led_0_board.xdc] for cell 'hdmi_in_i/axi_gpio_led/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_led_0/hdmi_in_axi_gpio_led_0_board.xdc] for cell 'hdmi_in_i/axi_gpio_led/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_led_0/hdmi_in_axi_gpio_led_0.xdc] for cell 'hdmi_in_i/axi_gpio_led/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_led_0/hdmi_in_axi_gpio_led_0.xdc] for cell 'hdmi_in_i/axi_gpio_led/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_sw_0/hdmi_in_axi_gpio_sw_0_board.xdc] for cell 'hdmi_in_i/axi_gpio_sw/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_sw_0/hdmi_in_axi_gpio_sw_0_board.xdc] for cell 'hdmi_in_i/axi_gpio_sw/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_sw_0/hdmi_in_axi_gpio_sw_0.xdc] for cell 'hdmi_in_i/axi_gpio_sw/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_sw_0/hdmi_in_axi_gpio_sw_0.xdc] for cell 'hdmi_in_i/axi_gpio_sw/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_video_0/hdmi_in_axi_gpio_video_0_board.xdc] for cell 'hdmi_in_i/axi_gpio_video/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_video_0/hdmi_in_axi_gpio_video_0_board.xdc] for cell 'hdmi_in_i/axi_gpio_video/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_video_0/hdmi_in_axi_gpio_video_0.xdc] for cell 'hdmi_in_i/axi_gpio_video/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_gpio_video_0/hdmi_in_axi_gpio_video_0.xdc] for cell 'hdmi_in_i/axi_gpio_video/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/hdmi_in_axi_vdma_0_0.xdc] for cell 'hdmi_in_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/hdmi_in_axi_vdma_0_0.xdc] for cell 'hdmi_in_i/axi_vdma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/hdmi_in_axi_vdma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_proc_sys_reset_0_0/hdmi_in_proc_sys_reset_0_0_board.xdc] for cell 'hdmi_in_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_proc_sys_reset_0_0/hdmi_in_proc_sys_reset_0_0_board.xdc] for cell 'hdmi_in_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_proc_sys_reset_0_0/hdmi_in_proc_sys_reset_0_0.xdc] for cell 'hdmi_in_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_proc_sys_reset_0_0/hdmi_in_proc_sys_reset_0_0.xdc] for cell 'hdmi_in_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/hdmi_in_processing_system7_0_0.xdc] for cell 'hdmi_in_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/hdmi_in_processing_system7_0_0.xdc] for cell 'hdmi_in_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_processing_system7_0_0/hdmi_in_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rst_processing_system7_0_100M_0/hdmi_in_rst_processing_system7_0_100M_0_board.xdc] for cell 'hdmi_in_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rst_processing_system7_0_100M_0/hdmi_in_rst_processing_system7_0_100M_0_board.xdc] for cell 'hdmi_in_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rst_processing_system7_0_100M_0/hdmi_in_rst_processing_system7_0_100M_0.xdc] for cell 'hdmi_in_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rst_processing_system7_0_100M_0/hdmi_in_rst_processing_system7_0_100M_0.xdc] for cell 'hdmi_in_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rst_processing_system7_0_150M_0/hdmi_in_rst_processing_system7_0_150M_0_board.xdc] for cell 'hdmi_in_i/rst_processing_system7_0_150M/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rst_processing_system7_0_150M_0/hdmi_in_rst_processing_system7_0_150M_0_board.xdc] for cell 'hdmi_in_i/rst_processing_system7_0_150M/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rst_processing_system7_0_150M_0/hdmi_in_rst_processing_system7_0_150M_0.xdc] for cell 'hdmi_in_i/rst_processing_system7_0_150M/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_rst_processing_system7_0_150M_0/hdmi_in_rst_processing_system7_0_150M_0.xdc] for cell 'hdmi_in_i/rst_processing_system7_0_150M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/git/erts2022/vivado/CAT.srcs/constrs_1/imports/constraints/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/git/erts2022/vivado/CAT.srcs/constrs_1/imports/constraints/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/git/erts2022/vivado/CAT.srcs/constrs_1/imports/constraints/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/git/erts2022/vivado/CAT.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/erts2022/vivado/CAT.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/git/erts2022/vivado/CAT.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s00_regslice_0/hdmi_in_s00_regslice_0_clocks.xdc] for cell 'hdmi_in_i/axi_mem_intercon/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s00_regslice_0/hdmi_in_s00_regslice_0_clocks.xdc] for cell 'hdmi_in_i/axi_mem_intercon/s00_couplers/s00_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s00_regslice_0/hdmi_in_s00_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s01_regslice_0/hdmi_in_s01_regslice_0_clocks.xdc] for cell 'hdmi_in_i/axi_mem_intercon/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s01_regslice_0/hdmi_in_s01_regslice_0_clocks.xdc] for cell 'hdmi_in_i/axi_mem_intercon/s01_couplers/s01_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_s01_regslice_0/hdmi_in_s01_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_m00_regslice_0/hdmi_in_m00_regslice_0_clocks.xdc] for cell 'hdmi_in_i/axi_mem_intercon/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_m00_regslice_0/hdmi_in_m00_regslice_0_clocks.xdc] for cell 'hdmi_in_i/axi_mem_intercon/m00_couplers/m00_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_m00_regslice_0/hdmi_in_m00_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/hdmi_in_axi_vdma_0_0_clocks.xdc] for cell 'hdmi_in_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/hdmi_in_axi_vdma_0_0_clocks.xdc] for cell 'hdmi_in_i/axi_vdma_0/U0'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_axi4s_vid_out_0_0/hdmi_in_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_in_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_axi4s_vid_out_0_0/hdmi_in_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_in_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_tc_0_0/hdmi_in_v_tc_0_0_clocks.xdc] for cell 'hdmi_in_i/v_tc_0/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_tc_0_0/hdmi_in_v_tc_0_0_clocks.xdc] for cell 'hdmi_in_i/v_tc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_tc_0_0/hdmi_in_v_tc_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_tc_1_0/hdmi_in_v_tc_1_0_clocks.xdc] for cell 'hdmi_in_i/v_tc_1/U0'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_tc_1_0/hdmi_in_v_tc_1_0_clocks.xdc] for cell 'hdmi_in_i/v_tc_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_tc_1_0/hdmi_in_v_tc_1_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_vid_in_axi4s_0_0/hdmi_in_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_in_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ip/hdmi_in_v_vid_in_axi4s_0_0/hdmi_in_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_in_i/v_vid_in_axi4s_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_in_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_in_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 46 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2005.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 731 instances were transformed.
  FDR => FDRE: 720 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.646 . Memory (MB): peak = 2005.746 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:01:34 . Memory (MB): peak = 2005.746 ; gain = 1175.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:01:34 . Memory (MB): peak = 2005.746 ; gain = 1175.738
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:01:59 . Memory (MB): peak = 2005.746 ; gain = 1175.738
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 12    
	   2 Input   52 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 18    
	   4 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 6     
	   4 Input   13 Bit       Adders := 3     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 20    
	   3 Input   12 Bit       Adders := 10    
	   4 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 7     
	   2 Input    9 Bit       Adders := 28    
	   4 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 33    
	   4 Input    8 Bit       Adders := 5     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 11    
	   2 Input    6 Bit       Adders := 18    
	   4 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 102   
	   3 Input    5 Bit       Adders := 4     
	   4 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 86    
	   3 Input    4 Bit       Adders := 4     
	   4 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 29    
	   3 Input    3 Bit       Adders := 11    
	   2 Input    2 Bit       Adders := 27    
	   4 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 7     
+---XORs : 
	   2 Input     13 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 518   
+---Registers : 
	               98 Bit    Registers := 2     
	               96 Bit    Registers := 20    
	               94 Bit    Registers := 7     
	               76 Bit    Registers := 2     
	               74 Bit    Registers := 4     
	               73 Bit    Registers := 6     
	               72 Bit    Registers := 15    
	               71 Bit    Registers := 1     
	               70 Bit    Registers := 6     
	               68 Bit    Registers := 4     
	               66 Bit    Registers := 4     
	               65 Bit    Registers := 6     
	               64 Bit    Registers := 35    
	               63 Bit    Registers := 3     
	               62 Bit    Registers := 6     
	               61 Bit    Registers := 1     
	               57 Bit    Registers := 2     
	               52 Bit    Registers := 6     
	               48 Bit    Registers := 32    
	               47 Bit    Registers := 2     
	               45 Bit    Registers := 8     
	               39 Bit    Registers := 1     
	               37 Bit    Registers := 11    
	               36 Bit    Registers := 17    
	               34 Bit    Registers := 11    
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 335   
	               30 Bit    Registers := 3     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 4     
	               24 Bit    Registers := 13    
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 28    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 35    
	               12 Bit    Registers := 79    
	               11 Bit    Registers := 23    
	               10 Bit    Registers := 28    
	                9 Bit    Registers := 43    
	                8 Bit    Registers := 71    
	                7 Bit    Registers := 25    
	                6 Bit    Registers := 65    
	                5 Bit    Registers := 161   
	                4 Bit    Registers := 205   
	                3 Bit    Registers := 121   
	                2 Bit    Registers := 230   
	                1 Bit    Registers := 1820  
+---Multipliers : 
	                2x5  Multipliers := 2     
	                2x2  Multipliers := 2     
+---RAMs : 
	             108K Bit	(4096 X 27 bit)          RAMs := 1     
	              18K Bit	(256 X 74 bit)          RAMs := 1     
	               8K Bit	(255 X 34 bit)          RAMs := 3     
	               2K Bit	(64 X 32 bit)          RAMs := 15    
	              864 Bit	(32 X 27 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 3     
	              320 Bit	(32 X 10 bit)          RAMs := 3     
	              176 Bit	(16 X 11 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 6     
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 3     
	   2 Input   72 Bit        Muxes := 8     
	   2 Input   70 Bit        Muxes := 3     
	   2 Input   68 Bit        Muxes := 2     
	   2 Input   66 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 38    
	   2 Input   52 Bit        Muxes := 6     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 4     
	   2 Input   36 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 3     
	   8 Input   32 Bit        Muxes := 9     
	   2 Input   32 Bit        Muxes := 216   
	   5 Input   32 Bit        Muxes := 4     
	  11 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	  13 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 4     
	   4 Input   28 Bit        Muxes := 17    
	   4 Input   27 Bit        Muxes := 17    
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 1     
	  20 Input   19 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 16    
	   4 Input   16 Bit        Muxes := 1     
	  10 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 10    
	  15 Input   13 Bit        Muxes := 1     
	   8 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 28    
	   4 Input   12 Bit        Muxes := 6     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 14    
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 27    
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 22    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 75    
	   5 Input    8 Bit        Muxes := 3     
	 129 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 9     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 8     
	   4 Input    7 Bit        Muxes := 1     
	  10 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 18    
	   4 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 73    
	   2 Input    4 Bit        Muxes := 96    
	   4 Input    4 Bit        Muxes := 9     
	  13 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 13    
	   4 Input    3 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 67    
	   8 Input    3 Bit        Muxes := 13    
	   5 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 254   
	   4 Input    2 Bit        Muxes := 32    
	   5 Input    2 Bit        Muxes := 22    
	   3 Input    2 Bit        Muxes := 5     
	   7 Input    2 Bit        Muxes := 6     
	   6 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1402  
	  12 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 125   
	   3 Input    1 Bit        Muxes := 99    
	   5 Input    1 Bit        Muxes := 10    
	  11 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 17    
	  13 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 9     
	  10 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 36 bits of RAM "mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 36 bits of RAM "mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module cdc_sync__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module cdc_sync__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module cdc_sync__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module cdc_sync__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized2__11.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized2__11.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized2__10.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized2__10.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module cdc_sync__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module cdc_sync__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module cdc_sync__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module cdc_sync__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module cdc_sync__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module cdc_sync__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module cdc_sync__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module cdc_sync__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized2__9.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized2__9.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized2__8.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized2__8.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module cdc_sync__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module cdc_sync__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module cdc_sync__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module cdc_sync__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized2__7.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized2__7.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized2__6.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized2__6.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module cdc_sync__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module cdc_sync__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module cdc_sync__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module cdc_sync__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized2__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized2__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized2__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized2__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module cdc_sync__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module cdc_sync__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module cdc_sync__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module cdc_sync__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module cdc_sync__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module cdc_sync__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module cdc_sync__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module cdc_sync__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized2__3.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized2__3.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized2__4.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized2__4.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module cdc_sync__parameterized1.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module cdc_sync__parameterized1.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module cdc_sync__parameterized1.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module cdc_sync__parameterized1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized2__5.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized2__5.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized2.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module cdc_sync__parameterized3__11.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module cdc_sync__parameterized3__11.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module cdc_sync__parameterized3__11.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module cdc_sync__parameterized3__11.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module cdc_sync__parameterized3__12.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module cdc_sync__parameterized3__12.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module cdc_sync__parameterized3__12.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module cdc_sync__parameterized3__12.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module cdc_sync__parameterized4__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized4__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized4__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module cdc_sync__parameterized4.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized4.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized4.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from) is unused and will be removed from module cdc_sync__parameterized3__18.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to) is unused and will be removed from module cdc_sync__parameterized3__18.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2) is unused and will be removed from module cdc_sync__parameterized3__18.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3) is unused and will be removed from module cdc_sync__parameterized3__18.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4) is unused and will be removed from module cdc_sync__parameterized3__18.
INFO: [Synth 8-3332] Sequential element (GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5) is unused and will be removed from module cdc_sync__parameterized3__18.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:02:57 . Memory (MB): peak = 2005.746 ; gain = 1175.738
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                                   | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|hdmi_in_i/i_1/axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 256 x 74(NO_CHANGE)    | W |   | 256 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      | 
|hdmi_in_i/i_4/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                                                                  | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 27(NO_CHANGE)    | W |   | 4 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                                                                                                                | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|TMDS_Decoder:/i_0/ChannelBondX                                                                                                                                                                                                                                                             | pFIFO_reg                        | Implied        | 32 x 10              | RAM32M x 2    | 
|TMDS_Decoder:/i_0/ChannelBondX                                                                                                                                                                                                                                                             | pFIFO_reg                        | Implied        | 32 x 10              | RAM32M x 2    | 
|hdmi_in_i/i_0/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                                 | RAM_reg                          | User Attribute | 32 x 7               | RAM32M x 2    | 
|hdmi_in_i/i_0/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                            | RAM_reg                          | User Attribute | 32 x 5               | RAM32M x 1    | 
|hdmi_in_i/i_0/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                    | RAM_reg                          | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|hdmi_in_i/i_0/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                                                                           | RAM_reg                          | User Attribute | 32 x 65              | RAM32M x 11   | 
|hdmi_in_i/i_0/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                                                                            | RAM_reg                          | User Attribute | 32 x 65              | RAM32M x 11   | 
|hdmi_in_i/i_0/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                                                                           | RAM_reg                          | User Attribute | 32 x 63              | RAM32M x 11   | 
|hdmi_in_i/i_0/axi_mem_intercon/s01_couplers/auto_us_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm  | RAM_reg                          | User Attribute | 32 x 61              | RAM32M x 11   | 
|hdmi_in_i/i_0/axi_mem_intercon/s01_couplers/auto_us_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /s_cmd_fifo/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                | RAM_reg                          | User Attribute | 32 x 28              | RAM32M x 5    | 
|hdmi_in_i/i_0/axi_mem_intercon/s01_couplers/auto_us_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /m_cmd_fifo/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                | RAM_reg                          | User Attribute | 32 x 20              | RAM32M x 4    | 
|hdmi_in_i/i_0/axi_mem_intercon/s01_couplers/auto_us_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                          | RAM_reg                          | User Attribute | 512 x 4              | RAM64M x 16   | 
|hdmi_in_i/i_1/axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                             | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 11              | RAM32M x 2    | 
|hdmi_in_i/i_4/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_sync_fifo.FIFO_INST /XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                                                                    | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 32 x 27              | RAM32M x 5    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 'axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:03:05 . Memory (MB): peak = 2005.746 ; gain = 1175.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                                   | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|hdmi_in_i/i_1/axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 256 x 74(NO_CHANGE)    | W |   | 256 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      | 
|hdmi_in_i/i_4/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                                                                  | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 27(NO_CHANGE)    | W |   | 4 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                                                                                                                | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|TMDS_Decoder:/i_0/ChannelBondX                                                                                                                                                                                                                                                             | pFIFO_reg                        | Implied        | 32 x 10              | RAM32M x 2    | 
|TMDS_Decoder:/i_0/ChannelBondX                                                                                                                                                                                                                                                             | pFIFO_reg                        | Implied        | 32 x 10              | RAM32M x 2    | 
|hdmi_in_i/i_0/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                                 | RAM_reg                          | User Attribute | 32 x 7               | RAM32M x 2    | 
|hdmi_in_i/i_0/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                            | RAM_reg                          | User Attribute | 32 x 5               | RAM32M x 1    | 
|hdmi_in_i/i_0/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                    | RAM_reg                          | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|hdmi_in_i/i_0/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                                                                           | RAM_reg                          | User Attribute | 32 x 65              | RAM32M x 11   | 
|hdmi_in_i/i_0/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                                                                            | RAM_reg                          | User Attribute | 32 x 65              | RAM32M x 11   | 
|hdmi_in_i/i_0/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                                                                           | RAM_reg                          | User Attribute | 32 x 63              | RAM32M x 11   | 
|hdmi_in_i/i_0/axi_mem_intercon/s01_couplers/auto_us_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm  | RAM_reg                          | User Attribute | 32 x 61              | RAM32M x 11   | 
|hdmi_in_i/i_0/axi_mem_intercon/s01_couplers/auto_us_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /s_cmd_fifo/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                | RAM_reg                          | User Attribute | 32 x 28              | RAM32M x 5    | 
|hdmi_in_i/i_0/axi_mem_intercon/s01_couplers/auto_us_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /m_cmd_fifo/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                                | RAM_reg                          | User Attribute | 32 x 20              | RAM32M x 4    | 
|hdmi_in_i/i_0/axi_mem_intercon/s01_couplers/auto_us_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                          | RAM_reg                          | User Attribute | 512 x 4              | RAM64M x 16   | 
|hdmi_in_i/i_1/axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                             | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 11              | RAM32M x 2    | 
|hdmi_in_i/i_4/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_sync_fifo.FIFO_INST /XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                                                                                    | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 32 x 27              | RAM32M x 5    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:03:34 . Memory (MB): peak = 2014.223 ; gain = 1184.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin CDC_SINGLE_REMAP_UNDERFLOW_INST:DAT_IN to constant 0
WARNING: [Synth 8-3295] tying undriven pin CDC_SINGLE_REMAP_OVERFLOW_INST:DAT_IN to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:995]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:725]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:995]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:725]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2096]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1730]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1736]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1736]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1729]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:725]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:995]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:995]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:725]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5059]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5069]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5057]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2096]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1730]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1736]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1736]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1729]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:725]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:995]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:995]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:725]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/git/erts2022/vivado/CAT.gen/sources_1/bd/hdmi_in/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:03:40 . Memory (MB): peak = 2017.879 ; gain = 1187.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:03:40 . Memory (MB): peak = 2017.879 ; gain = 1187.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:03:40 . Memory (MB): peak = 2017.879 ; gain = 1187.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_prim_width | SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]                                    | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|axi_vdma_lite_if       | GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|axi_vdma_lite_if       | GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg     | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|reset_builtin          | rsync.ric.rd_rst_fb_reg[0]                                             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|reset_builtin          | rsync.ric.wr_rst_fb_reg[0]                                             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mux_tree               | GEN_SEL_DELAY[4].sel_int_reg[4][0]                                     | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mux_tree               | GEN_SEL_DELAY[3].sel_int_reg[3][0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mux_tree               | GEN_SEL_DELAY[5].sel_int_reg[5][0]                                     | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|tc_top                 | detect_en_d_reg[3]                                                     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|tc_top                 | generate_en_d_reg[3]                                                   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+-----------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31]  | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | USE_RTL_FIFO.data_srl_reg[31]  | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]       | 68     | 68         | 68     | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[3]       | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[3]       | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]       | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3]       | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[5]       | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[5]       | 23     | 23         | 23     | 0       | 0      | 0      | 0      | 
|dsrl__9     | INFERRED_GEN.data_reg[3]       | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__10    | INFERRED_GEN.data_reg[15]      | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__11    | INFERRED_GEN.data_reg[3]       | 36     | 36         | 36     | 0       | 0      | 0      | 0      | 
|dsrl__12    | fifo_depth_gt1_gen.mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__13    | fifo_depth_gt1_gen.mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__14    | fifo_depth_gt1_gen.mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__15    | fifo_depth_gt1_gen.mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__16    | fifo_depth_gt1_gen.mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__17    | fifo_depth_gt1_gen.mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__18    | fifo_depth_gt1_gen.mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__19    | fifo_depth_gt1_gen.mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | fifo_depth_gt1_gen.mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__21    | fifo_depth_gt1_gen.mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__22    | fifo_depth_gt1_gen.mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__23    | fifo_depth_gt1_gen.mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__24    | fifo_depth_gt1_gen.mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__25    | fifo_depth_gt1_gen.mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__26    | fifo_depth_gt1_gen.mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__27    | fifo_depth_gt1_gen.mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__28    | fifo_depth_gt1_gen.mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__29    | fifo_depth_gt1_gen.mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__30    | memory_reg[3]                  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__31    | memory_reg[3]                  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__32    | memory_reg[31]                 | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__33    | memory_reg[31]                 | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+--------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |BUFIO      |     2|
|4     |BUFR       |     2|
|5     |CARRY4     |   334|
|6     |FIFO36E1   |    10|
|7     |IDELAYCTRL |     1|
|8     |IDELAYE2   |     3|
|9     |ISERDESE2  |     6|
|11    |LUT1       |   785|
|12    |LUT2       |  1523|
|13    |LUT3       |  3303|
|14    |LUT4       |  1535|
|15    |LUT5       |  1792|
|16    |LUT6       |  2383|
|17    |MMCME2_ADV |     2|
|18    |MUXCY      |    80|
|19    |MUXF7      |   323|
|20    |MUXF8      |     1|
|21    |PS7        |     1|
|22    |RAM32M     |    58|
|23    |RAM32X1D   |     6|
|24    |RAM64M     |     8|
|25    |RAMB18E1   |     5|
|28    |RAMB36E1   |     7|
|31    |SRL16      |     3|
|32    |SRL16E     |   325|
|33    |SRLC32E    |    60|
|34    |FDCE       |   172|
|35    |FDPE       |   163|
|36    |FDR        |   387|
|37    |FDRE       | 15695|
|38    |FDSE       |   821|
|39    |IBUF       |     8|
|40    |IBUFDS     |     4|
|41    |IOBUF      |     8|
|42    |OBUF       |    20|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:03:41 . Memory (MB): peak = 2017.879 ; gain = 1187.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1333 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:03:17 . Memory (MB): peak = 2017.879 ; gain = 1162.520
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:03:41 . Memory (MB): peak = 2017.879 ; gain = 1187.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.876 . Memory (MB): peak = 2029.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1247 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 6 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2055.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 502 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances
  FDR => FDRE: 387 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 58 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances
  SRL16 => SRL16E: 3 instances

Synth Design complete, checksum: 2ad6280
INFO: [Common 17-83] Releasing license: Synthesis
1220 Infos, 357 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:03:56 . Memory (MB): peak = 2055.840 ; gain = 1609.234
INFO: [Common 17-1381] The checkpoint 'C:/git/erts2022/vivado/CAT.runs/synth_1/hdmi_in_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.840 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hdmi_in_wrapper_utilization_synth.rpt -pb hdmi_in_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  6 17:51:47 2023...
