{
  "Top": "delay",
  "RtlTop": "delay",
  "RtlPrefix": "",
  "RtlSubPrefix": "delay_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "addrs_signed": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<40>",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "addrs_signed",
          "name": "addrs_signed",
          "usage": "data",
          "direction": "in"
        }]
    },
    "now": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<12>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "now",
          "name": "now",
          "usage": "data",
          "direction": "in"
        }]
    },
    "addrs_left": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_uint<192>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "port",
          "interface": "addrs_left",
          "name": "addrs_left",
          "usage": "data",
          "direction": "out"
        }]
    },
    "rates_left": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_uint<80>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "port",
          "interface": "rates_left",
          "name": "rates_left",
          "usage": "data",
          "direction": "out"
        }]
    },
    "addrs_right": {
      "index": "4",
      "direction": "out",
      "srcType": "ap_uint<192>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "port",
          "interface": "addrs_right",
          "name": "addrs_right",
          "usage": "data",
          "direction": "out"
        }]
    },
    "rates_right": {
      "index": "5",
      "direction": "out",
      "srcType": "ap_uint<96>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "port",
          "interface": "rates_right",
          "name": "rates_right",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "delay"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2.778",
    "Uncertainty": "0.75006",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "11"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.778 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "delay",
    "Version": "1.0",
    "DisplayName": "Delay",
    "Revision": "2113838650",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_delay_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/src\/delay.cpp",
      "..\/..\/..\/src\/delay.h"
    ],
    "TestBench": ["..\/..\/..\/src\/tb_delay.cpp"],
    "Vhdl": ["impl\/vhdl\/delay.vhd"],
    "Verilog": ["impl\/verilog\/delay.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/delay.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "addrs_signed": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "40",
      "portMap": {"addrs_signed": "DATA"},
      "ports": ["addrs_signed"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "addrs_signed"
        }]
    },
    "now": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "12",
      "portMap": {"now": "DATA"},
      "ports": ["now"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "now"
        }]
    },
    "addrs_left": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "192",
      "portMap": {"addrs_left": "DATA"},
      "ports": ["addrs_left"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "addrs_left"
        }]
    },
    "rates_left": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "80",
      "portMap": {"rates_left": "DATA"},
      "ports": ["rates_left"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "rates_left"
        }]
    },
    "addrs_right": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "192",
      "portMap": {"addrs_right": "DATA"},
      "ports": ["addrs_right"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "addrs_right"
        }]
    },
    "rates_right": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "96",
      "portMap": {"rates_right": "DATA"},
      "ports": ["rates_right"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "rates_right"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "addrs_signed": {
      "dir": "in",
      "width": "40"
    },
    "now": {
      "dir": "in",
      "width": "12"
    },
    "addrs_left": {
      "dir": "out",
      "width": "192"
    },
    "rates_left": {
      "dir": "out",
      "width": "80"
    },
    "addrs_right": {
      "dir": "out",
      "width": "192"
    },
    "rates_right": {
      "dir": "out",
      "width": "96"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "delay",
      "BindInstances": "addr_signed_4_fu_162_p2 addr_signed_5_fu_168_p2 addr_signed_6_fu_174_p2 addr_signed_7_fu_180_p2 icmp_ln247_fu_266_p2 min01_fu_298_p3 icmp_ln247_1_fu_270_p2 min23_fu_303_p3 icmp_ln247_2_fu_274_p2 min45_fu_308_p3 icmp_ln247_3_fu_278_p2 min67_fu_313_p3 icmp_ln247_4_fu_282_p2 select_ln247_fu_318_p3 icmp_ln247_5_fu_286_p2 select_ln247_1_fu_323_p3 icmp_ln247_6_fu_290_p2 select_ln247_2_fu_328_p3 icmp_ln247_7_fu_294_p2 select_ln247_3_fu_333_p3 icmp_ln247_8_fu_338_p2 min03_fu_354_p3 icmp_ln247_9_fu_342_p2 min47_fu_359_p3 icmp_ln247_10_fu_346_p2 select_ln247_6_fu_364_p3 icmp_ln247_11_fu_350_p2 select_ln247_7_fu_369_p3 icmp_ln247_12_fu_374_p2 min07_fu_382_p3 icmp_ln247_13_fu_378_p2 min8F_fu_387_p3 icmp_ln247_14_fu_395_p2 min_value_fu_400_p3 tmp2_fu_429_p2 addr_right_fu_728_p2 addr_left_fu_853_p2 rate_right_fu_861_p2 tmp2_1_fu_447_p2 addr_right_1_fu_736_p2 addr_left_1_fu_867_p2 rate_right_1_fu_875_p2 tmp2_2_fu_465_p2 addr_right_2_fu_744_p2 addr_left_2_fu_881_p2 rate_right_2_fu_889_p2 tmp2_3_fu_483_p2 addr_right_3_fu_752_p2 addr_left_3_fu_895_p2 rate_right_3_fu_903_p2 tmp2_4_fu_501_p2 addr_right_4_fu_760_p2 addr_left_4_fu_909_p2 rate_right_4_fu_917_p2 tmp2_5_fu_519_p2 addr_right_5_fu_768_p2 addr_left_5_fu_923_p2 rate_right_5_fu_931_p2 tmp2_6_fu_537_p2 addr_right_6_fu_776_p2 addr_left_6_fu_937_p2 rate_right_6_fu_945_p2 tmp2_7_fu_555_p2 addr_right_7_fu_784_p2 addr_left_7_fu_951_p2 rate_right_7_fu_959_p2 tmp2_8_fu_573_p2 addr_right_8_fu_792_p2 addr_left_8_fu_965_p2 rate_right_8_fu_973_p2 tmp2_9_fu_592_p2 addr_right_9_fu_800_p2 addr_left_9_fu_979_p2 rate_right_9_fu_987_p2 tmp2_10_fu_611_p2 addr_right_10_fu_808_p2 addr_left_10_fu_993_p2 rate_right_10_fu_1001_p2 tmp2_11_fu_630_p2 addr_right_11_fu_816_p2 addr_left_11_fu_1007_p2 rate_right_11_fu_1015_p2 tmp2_12_fu_649_p2 addr_right_12_fu_824_p2 addr_left_12_fu_1021_p2 rate_right_12_fu_1029_p2 tmp2_13_fu_668_p2 addr_right_13_fu_832_p2 addr_left_13_fu_1035_p2 rate_right_13_fu_1043_p2 tmp2_14_fu_687_p2 addr_right_14_fu_840_p2 addr_left_14_fu_1049_p2 rate_right_14_fu_1057_p2 tmp2_15_fu_706_p2 addr_right_15_fu_848_p2 addr_left_15_fu_1063_p2 rate_right_15_fu_1071_p2"
    },
    "Info": {"delay": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"delay": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "1",
          "PipelineDepth": "12",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "2.78",
          "Uncertainty": "0.75",
          "Estimate": "1.546"
        },
        "Area": {
          "FF": "1976",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1526",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-25 22:10:09 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
