

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_664_6'
================================================================
* Date:           Tue Jun 18 12:24:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.597 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_664_6  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     118|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|       79|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       79|     172|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln664_fu_173_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln670_fu_223_p2   |         +|   0|  0|  18|           9|           2|
    |p_1_fu_229_p2         |         +|   0|  0|  18|           9|           9|
    |p_2_fu_240_p2         |         +|   0|  0|  39|          32|          32|
    |ap_condition_262      |       and|   0|  0|   2|           1|           1|
    |icmp_ln664_fu_159_p2  |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln665_fu_212_p2  |      icmp|   0|  0|  15|           8|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 118|          70|          53|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_l       |   9|          2|    5|         10|
    |p_dhtbl_ml_1_fu_42       |   9|          2|    5|         10|
    |p_dhtbl_ml_fu_50         |   9|          2|    5|         10|
    |p_fu_46                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   49|         98|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   1|   0|    1|          0|
    |ap_done_reg                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                         |   1|   0|    1|          0|
    |icmp_ln664_reg_290                                       |   1|   0|    1|          0|
    |icmp_ln665_reg_315                                       |   1|   0|    1|          0|
    |l_reg_285                                                |   5|   0|    5|          0|
    |p_dhtbl_ml_1_fu_42                                       |   5|   0|    5|          0|
    |p_dhtbl_ml_fu_50                                         |   5|   0|   32|         27|
    |p_fu_46                                                  |  32|   0|   32|          0|
    |p_jinfo_ac_dhuff_tbl_maxcode_addr_reg_294                |   5|   0|    7|          2|
    |p_jinfo_ac_dhuff_tbl_maxcode_addr_reg_294_pp0_iter1_reg  |   5|   0|    7|          2|
    |p_jinfo_ac_dhuff_tbl_mincode_addr_reg_300                |   5|   0|    7|          2|
    |p_jinfo_ac_dhuff_tbl_mincode_addr_reg_300_pp0_iter1_reg  |   5|   0|    7|          2|
    |p_jinfo_ac_dhuff_tbl_valptr_addr_reg_305                 |   5|   0|    7|          2|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  79|   0|  116|         37|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6|  return value|
|huffcode_address0                      |  out|    9|   ap_memory|                                        huffcode|         array|
|huffcode_ce0                           |  out|    1|   ap_memory|                                        huffcode|         array|
|huffcode_q0                            |   in|   32|   ap_memory|                                        huffcode|         array|
|huffcode_address1                      |  out|    9|   ap_memory|                                        huffcode|         array|
|huffcode_ce1                           |  out|    1|   ap_memory|                                        huffcode|         array|
|huffcode_q1                            |   in|   32|   ap_memory|                                        huffcode|         array|
|p_dhtbl_ml_out                         |  out|    7|      ap_vld|                                  p_dhtbl_ml_out|       pointer|
|p_dhtbl_ml_out_ap_vld                  |  out|    1|      ap_vld|                                  p_dhtbl_ml_out|       pointer|
|p_jinfo_ac_dhuff_tbl_maxcode_address0  |  out|    7|   ap_memory|                    p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_ce0       |  out|    1|   ap_memory|                    p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_we0       |  out|    1|   ap_memory|                    p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_d0        |  out|   32|   ap_memory|                    p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_address1  |  out|    7|   ap_memory|                    p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_ce1       |  out|    1|   ap_memory|                    p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_we1       |  out|    1|   ap_memory|                    p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_d1        |  out|   32|   ap_memory|                    p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_dc_xhuff_tbl_bits_address0     |  out|    8|   ap_memory|                       p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_ce0          |  out|    1|   ap_memory|                       p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_q0           |   in|    8|   ap_memory|                       p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_ac_dhuff_tbl_valptr_address0   |  out|    7|   ap_memory|                     p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_valptr_ce0        |  out|    1|   ap_memory|                     p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_valptr_we0        |  out|    1|   ap_memory|                     p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_valptr_d0         |  out|   11|   ap_memory|                     p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_mincode_address0  |  out|    7|   ap_memory|                    p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_ac_dhuff_tbl_mincode_ce0       |  out|    1|   ap_memory|                    p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_ac_dhuff_tbl_mincode_we0       |  out|    1|   ap_memory|                    p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_ac_dhuff_tbl_mincode_d0        |  out|   11|   ap_memory|                    p_jinfo_ac_dhuff_tbl_mincode|         array|
+---------------------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_dhtbl_ml_1 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 6 'alloca' 'p_dhtbl_ml_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 7 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_dhtbl_ml = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 8 'alloca' 'p_dhtbl_ml' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln632 = store i32 1, i32 %p_dhtbl_ml" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 9 'store' 'store_ln632' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 0, i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 10 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln632 = store i5 1, i5 %p_dhtbl_ml_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 11 'store' 'store_ln632' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body32"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%l = load i5 %p_dhtbl_ml_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 13 'load' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.82ns)   --->   "%icmp_ln664 = icmp_eq  i5 %l, i5 17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 14 'icmp' 'icmp_ln664' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln664 = br i1 %icmp_ln664, void %for.body32.split, void %for.end55.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 15 'br' 'br_ln664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln664 = zext i5 %l" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 16 'zext' 'zext_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_jinfo_ac_dhuff_tbl_maxcode_addr = getelementptr i32 %p_jinfo_ac_dhuff_tbl_maxcode, i64 0, i64 %zext_ln664" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 17 'getelementptr' 'p_jinfo_ac_dhuff_tbl_maxcode_addr' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_jinfo_ac_dhuff_tbl_mincode_addr = getelementptr i11 %p_jinfo_ac_dhuff_tbl_mincode, i64 0, i64 %zext_ln664" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 18 'getelementptr' 'p_jinfo_ac_dhuff_tbl_mincode_addr' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_jinfo_ac_dhuff_tbl_valptr_addr = getelementptr i11 %p_jinfo_ac_dhuff_tbl_valptr, i64 0, i64 %zext_ln664" [benchmarks/chstone/jpeg/src/jpeg_decode.c:668]   --->   Operation 19 'getelementptr' 'p_jinfo_ac_dhuff_tbl_valptr_addr' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_addr = getelementptr i8 %p_jinfo_dc_xhuff_tbl_bits, i64 0, i64 %zext_ln664" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 20 'getelementptr' 'p_jinfo_dc_xhuff_tbl_bits_addr' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 21 'load' 'p_jinfo_dc_xhuff_tbl_bits_load' <Predicate = (!icmp_ln664)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_1 : Operation 22 [1/1] (0.82ns)   --->   "%add_ln664 = add i5 %l, i5 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 22 'add' 'add_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln632 = store i5 %add_ln664, i5 %p_dhtbl_ml_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 23 'store' 'store_ln632' <Predicate = (!icmp_ln664)> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln664 = br void %for.body32" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 24 'br' 'br_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.59>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_dhtbl_ml_2 = load i32 %p_dhtbl_ml" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 25 'load' 'p_dhtbl_ml_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln664 = trunc i32 %p_dhtbl_ml_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 26 'trunc' 'trunc_ln664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_load = load i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 27 'load' 'p_load' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln664_1 = trunc i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 28 'trunc' 'trunc_ln664_1' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln664_2 = trunc i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 29 'trunc' 'trunc_ln664_2' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln628 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 30 'specpipeline' 'specpipeline_ln628' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln628 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln628' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln664 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 32 'specloopname' 'specloopname_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (1.29ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 33 'load' 'p_jinfo_dc_xhuff_tbl_bits_load' <Predicate = (!icmp_ln664)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln665 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 34 'zext' 'zext_ln665' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln665_1 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 35 'zext' 'zext_ln665_1' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.87ns)   --->   "%icmp_ln665 = icmp_eq  i8 %p_jinfo_dc_xhuff_tbl_bits_load, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 36 'icmp' 'icmp_ln665' <Predicate = (!icmp_ln664)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln665 = br i1 %icmp_ln665, void %if.else, void %if.then36" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 37 'br' 'br_ln665' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.73ns)   --->   "%store_ln668 = store i11 %trunc_ln664_2, i7 %p_jinfo_ac_dhuff_tbl_valptr_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:668]   --->   Operation 38 'store' 'store_ln668' <Predicate = (!icmp_ln664 & !icmp_ln665)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln669 = zext i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 39 'zext' 'zext_ln669' <Predicate = (!icmp_ln664 & !icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%huffcode_addr = getelementptr i32 %huffcode, i64 0, i64 %zext_ln669" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 40 'getelementptr' 'huffcode_addr' <Predicate = (!icmp_ln664 & !icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.29ns)   --->   "%huffcode_load = load i9 %huffcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 41 'load' 'huffcode_load' <Predicate = (!icmp_ln664 & !icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln670 = add i9 %trunc_ln664_1, i9 511" [benchmarks/chstone/jpeg/src/jpeg_decode.c:670]   --->   Operation 42 'add' 'add_ln670' <Predicate = (!icmp_ln664 & !icmp_ln665)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%p_1 = add i9 %add_ln670, i9 %zext_ln665_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:670]   --->   Operation 43 'add' 'p_1' <Predicate = (!icmp_ln664 & !icmp_ln665)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln671 = zext i9 %p_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 44 'zext' 'zext_ln671' <Predicate = (!icmp_ln664 & !icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%huffcode_addr_1 = getelementptr i32 %huffcode, i64 0, i64 %zext_ln671" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 45 'getelementptr' 'huffcode_addr_1' <Predicate = (!icmp_ln664 & !icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.29ns)   --->   "%huffcode_load_1 = load i9 %huffcode_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 46 'load' 'huffcode_load_1' <Predicate = (!icmp_ln664 & !icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_2 : Operation 47 [1/1] (1.14ns)   --->   "%p_2 = add i32 %zext_ln665, i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:673]   --->   Operation 47 'add' 'p_2' <Predicate = (!icmp_ln664 & !icmp_ln665)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%l_cast7 = zext i5 %l" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 48 'zext' 'l_cast7' <Predicate = (!icmp_ln664 & !icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln632 = store i32 %l_cast7, i32 %p_dhtbl_ml" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 49 'store' 'store_ln632' <Predicate = (!icmp_ln664 & !icmp_ln665)> <Delay = 0.46>
ST_2 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %p_2, i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 50 'store' 'store_ln628' <Predicate = (!icmp_ln664 & !icmp_ln665)> <Delay = 0.46>
ST_2 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln666 = store i32 4294967295, i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:666]   --->   Operation 51 'store' 'store_ln666' <Predicate = (!icmp_ln664 & icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln667 = br void %for.inc53" [benchmarks/chstone/jpeg/src/jpeg_decode.c:667]   --->   Operation 52 'br' 'br_ln667' <Predicate = (!icmp_ln664 & icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln664 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %p_dhtbl_ml_out, i7 %trunc_ln664" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 59 'write' 'write_ln664' <Predicate = (icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln664)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 53 [1/2] (1.29ns)   --->   "%huffcode_load = load i9 %huffcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 53 'load' 'huffcode_load' <Predicate = (!icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln669 = trunc i32 %huffcode_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 54 'trunc' 'trunc_ln669' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.73ns)   --->   "%store_ln669 = store i11 %trunc_ln669, i7 %p_jinfo_ac_dhuff_tbl_mincode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 55 'store' 'store_ln669' <Predicate = (!icmp_ln665)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_3 : Operation 56 [1/2] (1.29ns)   --->   "%huffcode_load_1 = load i9 %huffcode_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 56 'load' 'huffcode_load_1' <Predicate = (!icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_3 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln671 = store i32 %huffcode_load_1, i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 57 'store' 'store_ln671' <Predicate = (!icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!icmp_ln665)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ huffcode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_dhtbl_ml_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_jinfo_ac_dhuff_tbl_maxcode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ p_jinfo_dc_xhuff_tbl_bits]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_valptr]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_mincode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_dhtbl_ml_1                      (alloca           ) [ 0100]
p                                 (alloca           ) [ 0110]
p_dhtbl_ml                        (alloca           ) [ 0110]
store_ln632                       (store            ) [ 0000]
store_ln628                       (store            ) [ 0000]
store_ln632                       (store            ) [ 0000]
br_ln0                            (br               ) [ 0000]
l                                 (load             ) [ 0110]
icmp_ln664                        (icmp             ) [ 0110]
br_ln664                          (br               ) [ 0000]
zext_ln664                        (zext             ) [ 0000]
p_jinfo_ac_dhuff_tbl_maxcode_addr (getelementptr    ) [ 0111]
p_jinfo_ac_dhuff_tbl_mincode_addr (getelementptr    ) [ 0111]
p_jinfo_ac_dhuff_tbl_valptr_addr  (getelementptr    ) [ 0110]
p_jinfo_dc_xhuff_tbl_bits_addr    (getelementptr    ) [ 0110]
add_ln664                         (add              ) [ 0000]
store_ln632                       (store            ) [ 0000]
br_ln664                          (br               ) [ 0000]
p_dhtbl_ml_2                      (load             ) [ 0000]
trunc_ln664                       (trunc            ) [ 0000]
p_load                            (load             ) [ 0000]
trunc_ln664_1                     (trunc            ) [ 0000]
trunc_ln664_2                     (trunc            ) [ 0000]
specpipeline_ln628                (specpipeline     ) [ 0000]
speclooptripcount_ln628           (speclooptripcount) [ 0000]
specloopname_ln664                (specloopname     ) [ 0000]
p_jinfo_dc_xhuff_tbl_bits_load    (load             ) [ 0000]
zext_ln665                        (zext             ) [ 0000]
zext_ln665_1                      (zext             ) [ 0000]
icmp_ln665                        (icmp             ) [ 0111]
br_ln665                          (br               ) [ 0000]
store_ln668                       (store            ) [ 0000]
zext_ln669                        (zext             ) [ 0000]
huffcode_addr                     (getelementptr    ) [ 0101]
add_ln670                         (add              ) [ 0000]
p_1                               (add              ) [ 0000]
zext_ln671                        (zext             ) [ 0000]
huffcode_addr_1                   (getelementptr    ) [ 0101]
p_2                               (add              ) [ 0000]
l_cast7                           (zext             ) [ 0000]
store_ln632                       (store            ) [ 0000]
store_ln628                       (store            ) [ 0000]
store_ln666                       (store            ) [ 0000]
br_ln667                          (br               ) [ 0000]
huffcode_load                     (load             ) [ 0000]
trunc_ln669                       (trunc            ) [ 0000]
store_ln669                       (store            ) [ 0000]
huffcode_load_1                   (load             ) [ 0000]
store_ln671                       (store            ) [ 0000]
br_ln0                            (br               ) [ 0000]
write_ln664                       (write            ) [ 0000]
ret_ln0                           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="huffcode">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffcode"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dhtbl_ml_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dhtbl_ml_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_jinfo_ac_dhuff_tbl_maxcode">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_jinfo_dc_xhuff_tbl_bits">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_jinfo_ac_dhuff_tbl_valptr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_valptr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_jinfo_ac_dhuff_tbl_mincode">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_mincode"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i7P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="p_dhtbl_ml_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dhtbl_ml_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_dhtbl_ml_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dhtbl_ml/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln664_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="7" slack="0"/>
<pin id="57" dir="0" index="2" bw="7" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln664/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="p_jinfo_ac_dhuff_tbl_maxcode_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="5" slack="0"/>
<pin id="65" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_ac_dhuff_tbl_maxcode_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_jinfo_ac_dhuff_tbl_mincode_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="11" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_ac_dhuff_tbl_mincode_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="p_jinfo_ac_dhuff_tbl_valptr_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="11" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_ac_dhuff_tbl_valptr_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_jinfo_dc_xhuff_tbl_bits_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_dc_xhuff_tbl_bits_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_dc_xhuff_tbl_bits_load/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln668_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="1"/>
<pin id="97" dir="0" index="1" bw="11" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln668/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="huffcode_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="huffcode_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="113" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
<pin id="115" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="huffcode_load/2 huffcode_load_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="huffcode_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="huffcode_addr_1/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="2"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="1"/>
<pin id="130" dir="0" index="4" bw="7" slack="0"/>
<pin id="131" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="133" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln666/2 store_ln671/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln669_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="2"/>
<pin id="137" dir="0" index="1" bw="11" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln669/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln632_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln632/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln628_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln632_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="5" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln632/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="l_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln664_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="0"/>
<pin id="161" dir="0" index="1" bw="5" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln664/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln664_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln664/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln664_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln664/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln632_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln632/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_dhtbl_ml_2_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_dhtbl_ml_2/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln664_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln664/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln664_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln664_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln664_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln664_2/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln665_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln665/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln665_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln665_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln665_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln665/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln669_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln669/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln670_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln670/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln671_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_2/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="l_cast7_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_cast7/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln632_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln632/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln628_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln669_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln669/3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="p_dhtbl_ml_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="p_dhtbl_ml_1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="p_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="278" class="1005" name="p_dhtbl_ml_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_dhtbl_ml "/>
</bind>
</comp>

<comp id="285" class="1005" name="l_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="1"/>
<pin id="287" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="290" class="1005" name="icmp_ln664_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln664 "/>
</bind>
</comp>

<comp id="294" class="1005" name="p_jinfo_ac_dhuff_tbl_maxcode_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="1"/>
<pin id="296" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_ac_dhuff_tbl_maxcode_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_jinfo_ac_dhuff_tbl_mincode_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="2"/>
<pin id="302" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="p_jinfo_ac_dhuff_tbl_mincode_addr "/>
</bind>
</comp>

<comp id="305" class="1005" name="p_jinfo_ac_dhuff_tbl_valptr_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="1"/>
<pin id="307" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_ac_dhuff_tbl_valptr_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="p_jinfo_dc_xhuff_tbl_bits_addr_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="1"/>
<pin id="312" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_dc_xhuff_tbl_bits_addr "/>
</bind>
</comp>

<comp id="315" class="1005" name="icmp_ln665_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln665 "/>
</bind>
</comp>

<comp id="319" class="1005" name="huffcode_addr_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="1"/>
<pin id="321" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="huffcode_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="huffcode_addr_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="1"/>
<pin id="326" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="huffcode_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="40" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="116"><net_src comp="100" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="125" pin=4"/></net>

<net id="140"><net_src comp="107" pin="3"/><net_sink comp="125" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="156" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="171"><net_src comp="165" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="177"><net_src comp="156" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="207"><net_src comp="89" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="89" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="89" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="192" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="227"><net_src comp="195" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="208" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="244"><net_src comp="204" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="192" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="240" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="107" pin="7"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="267"><net_src comp="42" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="274"><net_src comp="46" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="281"><net_src comp="50" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="288"><net_src comp="156" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="293"><net_src comp="159" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="61" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="303"><net_src comp="68" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="308"><net_src comp="75" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="313"><net_src comp="82" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="318"><net_src comp="212" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="100" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="327"><net_src comp="117" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="107" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dhtbl_ml_out | {2 }
	Port: p_jinfo_ac_dhuff_tbl_maxcode | {2 3 }
	Port: p_jinfo_dc_xhuff_tbl_bits | {}
	Port: p_jinfo_ac_dhuff_tbl_valptr | {2 }
	Port: p_jinfo_ac_dhuff_tbl_mincode | {3 }
 - Input state : 
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6 : huffcode | {2 3 }
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6 : p_jinfo_ac_dhuff_tbl_maxcode | {}
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6 : p_jinfo_dc_xhuff_tbl_bits | {1 2 }
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6 : p_jinfo_ac_dhuff_tbl_valptr | {}
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6 : p_jinfo_ac_dhuff_tbl_mincode | {}
  - Chain level:
	State 1
		store_ln632 : 1
		store_ln628 : 1
		store_ln632 : 1
		l : 1
		icmp_ln664 : 2
		br_ln664 : 3
		zext_ln664 : 2
		p_jinfo_ac_dhuff_tbl_maxcode_addr : 3
		p_jinfo_ac_dhuff_tbl_mincode_addr : 3
		p_jinfo_ac_dhuff_tbl_valptr_addr : 3
		p_jinfo_dc_xhuff_tbl_bits_addr : 3
		p_jinfo_dc_xhuff_tbl_bits_load : 4
		add_ln664 : 2
		store_ln632 : 3
	State 2
		trunc_ln664 : 1
		trunc_ln664_1 : 1
		trunc_ln664_2 : 1
		zext_ln665 : 1
		zext_ln665_1 : 1
		icmp_ln665 : 1
		br_ln665 : 2
		store_ln668 : 2
		zext_ln669 : 1
		huffcode_addr : 2
		huffcode_load : 3
		add_ln670 : 2
		p_1 : 3
		zext_ln671 : 4
		huffcode_addr_1 : 5
		huffcode_load_1 : 6
		p_2 : 2
		store_ln632 : 1
		store_ln628 : 3
		write_ln664 : 2
	State 3
		trunc_ln669 : 1
		store_ln669 : 2
		store_ln671 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln664_fu_173    |    0    |    12   |
|    add   |     add_ln670_fu_223    |    0    |    18   |
|          |        p_1_fu_229       |    0    |    18   |
|          |        p_2_fu_240       |    0    |    39   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln664_fu_159    |    0    |    12   |
|          |    icmp_ln665_fu_212    |    0    |    15   |
|----------|-------------------------|---------|---------|
|   write  | write_ln664_write_fu_54 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln664_fu_165    |    0    |    0    |
|          |    zext_ln665_fu_204    |    0    |    0    |
|   zext   |   zext_ln665_1_fu_208   |    0    |    0    |
|          |    zext_ln669_fu_218    |    0    |    0    |
|          |    zext_ln671_fu_235    |    0    |    0    |
|          |      l_cast7_fu_246     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln664_fu_187   |    0    |    0    |
|   trunc  |   trunc_ln664_1_fu_195  |    0    |    0    |
|          |   trunc_ln664_2_fu_199  |    0    |    0    |
|          |    trunc_ln669_fu_259   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   114   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|         huffcode_addr_1_reg_324         |    9   |
|          huffcode_addr_reg_319          |    9   |
|            icmp_ln664_reg_290           |    1   |
|            icmp_ln665_reg_315           |    1   |
|                l_reg_285                |    5   |
|           p_dhtbl_ml_1_reg_264          |    5   |
|            p_dhtbl_ml_reg_278           |   32   |
|p_jinfo_ac_dhuff_tbl_maxcode_addr_reg_294|    7   |
|p_jinfo_ac_dhuff_tbl_mincode_addr_reg_300|    7   |
| p_jinfo_ac_dhuff_tbl_valptr_addr_reg_305|    7   |
|  p_jinfo_dc_xhuff_tbl_bits_addr_reg_310 |    8   |
|                p_reg_271                |   32   |
+-----------------------------------------+--------+
|                  Total                  |   123  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_107 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   34   ||   1.38  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   114  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   123  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   123  |   141  |
+-----------+--------+--------+--------+
