{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639695450947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639695450953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 19:57:30 2021 " "Processing started: Thu Dec 16 19:57:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639695450953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695450953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ATVHenrique -c ATVHenrique " "Command: quartus_map --read_settings_files=on --write_settings_files=off ATVHenrique -c ATVHenrique" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695450954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639695451744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639695451744 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegParSer.v(9) " "Verilog HDL information at RegParSer.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "RegParSer.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/RegParSer.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639695463669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regparser.v 1 1 " "Found 1 design units, including 1 entities, in source file regparser.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegParSer " "Found entity 1: RegParSer" {  } { { "RegParSer.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/RegParSer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695463672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695463672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atvhenrique.v 1 1 " "Found 1 design units, including 1 entities, in source file atvhenrique.v" { { "Info" "ISGN_ENTITY_NAME" "1 ATVHenrique " "Found entity 1: ATVHenrique" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695463678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695463678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/FFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695463684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695463684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "contador.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639695463690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695463690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ATVHenrique " "Elaborating entity \"ATVHenrique\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639695463738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegParSer RegParSer:regA " "Elaborating entity \"RegParSer\" for hierarchy \"RegParSer:regA\"" {  } { { "ATVHenrique.v" "regA" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695463741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD FFD:FF1 " "Elaborating entity \"FFD\" for hierarchy \"FFD:FF1\"" {  } { { "ATVHenrique.v" "FF1" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695463743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:BitC " "Elaborating entity \"Contador\" for hierarchy \"Contador:BitC\"" {  } { { "ATVHenrique.v" "BitC" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695463746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639695464347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Henrique/Desktop/ATV2/output_files/ATVHenrique.map.smsg " "Generated suppressed messages file C:/Users/Henrique/Desktop/ATV2/output_files/ATVHenrique.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695464708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639695464829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639695464829 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[0\] " "No output dependent on input pin \"C\[0\]\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|C[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|C[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[3\] " "No output dependent on input pin \"C\[3\]\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|C[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[0\] " "No output dependent on input pin \"D\[0\]\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[1\] " "No output dependent on input pin \"D\[1\]\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[2\] " "No output dependent on input pin \"D\[2\]\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[3\] " "No output dependent on input pin \"D\[3\]\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ld_B " "No output dependent on input pin \"ld_B\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|ld_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ld_C " "No output dependent on input pin \"ld_C\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|ld_C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ld_D " "No output dependent on input pin \"ld_D\"" {  } { { "ATVHenrique.v" "" { Text "C:/Users/Henrique/Desktop/ATV2/ATVHenrique.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639695464911 "|ATVHenrique|ld_D"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639695464911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639695464913 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639695464913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639695464913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639695464913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639695464961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 19:57:44 2021 " "Processing ended: Thu Dec 16 19:57:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639695464961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639695464961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639695464961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639695464961 ""}
