Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jun 10 15:13:48 2023
| Host         : DaanAsus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pwm_generator_zynq_wrapper_timing_summary_routed.rpt -pb Pwm_generator_zynq_wrapper_timing_summary_routed.pb -rpx Pwm_generator_zynq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Pwm_generator_zynq_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    4           
TIMING-18  Warning   Missing input or output delay   2           
TIMING-20  Warning   Non-clocked latch               18          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (16)

1. checking no_clock (80)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (16)
-----------------------------
 There are 16 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.969        0.000                      0                 2886        0.044        0.000                      0                 2886        4.020        0.000                       0                  1552  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.969        0.000                      0                 2846        0.044        0.000                      0                 2846        4.020        0.000                       0                  1552  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.385        0.000                      0                   40        0.372        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 2.588ns (39.219%)  route 4.011ns (60.781%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.423     5.028    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y92         LUT3 (Prop_lut3_I1_O)        0.296     5.324 f  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.486     5.810    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.934 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.538    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.118     6.656 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.774     7.429    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.326     7.755 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.755    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.288 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.405    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.728 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.724     9.453    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.332     9.785 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.785    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.075    12.754    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 2.475ns (37.629%)  route 4.102ns (62.371%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.423     5.028    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y92         LUT3 (Prop_lut3_I1_O)        0.296     5.324 f  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.486     5.810    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.934 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.538    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.118     6.656 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.774     7.429    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.326     7.755 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.755    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.288 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.405    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.624 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.816     9.440    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.323     9.763 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.763    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.075    12.754    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 2.464ns (37.645%)  route 4.081ns (62.355%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.423     5.028    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y92         LUT3 (Prop_lut3_I1_O)        0.296     5.324 f  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.486     5.810    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.934 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.538    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.118     6.656 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.774     7.429    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.326     7.755 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.755    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.288 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.603 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.795     9.398    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.333     9.731 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.731    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.075    12.754    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 2.555ns (40.021%)  route 3.829ns (59.979%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.423     5.028    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y92         LUT3 (Prop_lut3_I1_O)        0.296     5.324 f  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.486     5.810    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.934 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.538    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.118     6.656 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.774     7.429    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.326     7.755 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.755    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.288 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.405    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.720 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.543     9.263    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.307     9.570 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.570    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.031    12.710    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 2.445ns (38.897%)  route 3.841ns (61.103%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.423     5.028    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y92         LUT3 (Prop_lut3_I1_O)        0.296     5.324 f  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.486     5.810    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.934 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.538    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.118     6.656 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.774     7.429    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.326     7.755 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.755    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.288 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.611 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.554     9.166    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.306     9.472 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.472    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.032    12.711    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 2.385ns (37.723%)  route 3.937ns (62.277%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.423     5.028    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y92         LUT3 (Prop_lut3_I1_O)        0.296     5.324 f  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.486     5.810    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.934 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.538    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.118     6.656 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.774     7.429    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.326     7.755 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.755    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.288 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.527 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.651     9.178    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.330     9.508 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.508    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.075    12.754    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 2.473ns (40.072%)  route 3.698ns (59.928%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.423     5.028    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y92         LUT3 (Prop_lut3_I1_O)        0.296     5.324 f  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.486     5.810    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.934 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.538    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.118     6.656 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.774     7.429    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.326     7.755 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.755    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.288 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.405    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.644 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.412     9.056    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.301     9.357 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.357    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.029    12.708    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 2.259ns (36.896%)  route 3.864ns (63.104%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.423     5.028    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y92         LUT3 (Prop_lut3_I1_O)        0.296     5.324 f  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.486     5.810    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.934 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.538    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.118     6.656 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.774     7.429    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.326     7.755 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.755    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.398 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.577     8.976    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.333     9.309 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.309    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X29Y91         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.524    12.703    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y91         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X29Y91         FDRE (Setup_fdre_C_D)        0.075    12.753    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 2.330ns (38.730%)  route 3.686ns (61.270%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.423     5.028    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y92         LUT3 (Prop_lut3_I1_O)        0.296     5.324 f  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.486     5.810    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.934 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.538    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.118     6.656 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.774     7.429    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.326     7.755 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.755    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.288 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.288    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.507 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.400     8.907    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.295     9.202 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.202    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.031    12.710    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 2.042ns (33.787%)  route 4.002ns (66.213%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.423     5.028    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X35Y92         LUT3 (Prop_lut3_I1_O)        0.296     5.324 f  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.486     5.810    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.934 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.538    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.118     6.656 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.763     7.418    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.326     7.744 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.744    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.171 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.726     8.898    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.332     9.230 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.230    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X29Y91         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.524    12.703    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y91         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.129    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X29Y91         FDRE (Setup_fdre_C_D)        0.075    12.753    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  3.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.574     0.910    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.119     1.170    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y88         SRLC32E                                      r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.841     1.207    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.785%)  route 0.147ns (41.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.639     0.975    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=1, routed)           0.147     1.286    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X38Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.331 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].reg1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.331    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].reg1[12]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.825     1.191    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y99         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].reg1_reg[12]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.558     0.894    Pwm_generator_zynq_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y94         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Pwm_generator_zynq_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.113     1.148    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y93         SRLC32E                                      r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.825     1.191    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.257%)  route 0.178ns (55.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.641     0.977    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/s_axi_aclk
    SLICE_X35Y102        FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[1]/Q
                         net (fo=1, routed)           0.178     1.296    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[30]
    SLICE_X35Y98         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.826     1.192    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y98         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.075     1.232    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[8].reg1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.876%)  route 0.158ns (43.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.639     0.975    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=1, routed)           0.158     1.297    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/gpio_io_o[23]
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.342 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[8].reg1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.342    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[8].reg1[8]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[8].reg1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.825     1.191    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[8].reg1_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[8].reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.537%)  route 0.176ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.641     0.977    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/s_axi_aclk
    SLICE_X35Y102        FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[3]/Q
                         net (fo=1, routed)           0.176     1.294    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[28]
    SLICE_X35Y98         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.826     1.192    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y98         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.070     1.227    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.574     0.910    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y88         FDRE                                         r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.056     1.106    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y88         SRLC32E                                      r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.842     1.208    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_gpio_motor_1/U0/ip2bus_data_i_D1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.755%)  route 0.173ns (45.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.641     0.977    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y101        FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg1_reg[3]/Q
                         net (fo=1, routed)           0.173     1.314    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg1_reg
    SLICE_X34Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.359 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.359    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/ip2bus_data[3]
    SLICE_X34Y99         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/ip2bus_data_i_D1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.826     1.192    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/ip2bus_data_i_D1_reg[3]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/ip2bus_data_i_D1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.421%)  route 0.125ns (35.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.641     0.977    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.125     1.230    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X33Y98         LUT5 (Prop_lut5_I1_O)        0.099     1.329 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.329    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X33Y98         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.826     1.192    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X33Y98         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.091     1.248    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/axi_gpio_motor_1/U0/ip2bus_data_i_D1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.358%)  route 0.175ns (45.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.641     0.977    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y100        FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg1_reg[6]/Q
                         net (fo=1, routed)           0.175     1.316    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg1_reg
    SLICE_X34Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.361 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.361    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/ip2bus_data[6]
    SLICE_X34Y99         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/ip2bus_data_i_D1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.826     1.192    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/ip2bus_data_i_D1_reg[6]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/ip2bus_data_i_D1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X49Y91    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y91    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y91    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y91    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X48Y93    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X48Y93    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X48Y93    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y92    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y92    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.958ns (33.801%)  route 1.876ns (66.199%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.649     2.943    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X48Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456     3.399 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q
                         net (fo=2, routed)           0.510     3.909    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[2]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.150     4.059 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.661     4.720    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.352     5.072 f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.705     5.777    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X47Y88         FDPE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.475    12.654    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X47Y88         FDPE (Recov_fdpe_C_PRE)     -0.567    12.162    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.958ns (33.801%)  route 1.876ns (66.199%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.649     2.943    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X48Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456     3.399 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q
                         net (fo=2, routed)           0.510     3.909    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[2]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.150     4.059 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.661     4.720    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.352     5.072 f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.705     5.777    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X47Y88         FDPE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.475    12.654    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X47Y88         FDPE (Recov_fdpe_C_PRE)     -0.567    12.162    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.958ns (33.801%)  route 1.876ns (66.199%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.649     2.943    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X48Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456     3.399 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q
                         net (fo=2, routed)           0.510     3.909    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[2]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.150     4.059 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.661     4.720    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.352     5.072 f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.705     5.777    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X47Y88         FDPE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.475    12.654    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X47Y88         FDPE (Recov_fdpe_C_PRE)     -0.567    12.162    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.958ns (33.801%)  route 1.876ns (66.199%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.649     2.943    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X48Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456     3.399 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q
                         net (fo=2, routed)           0.510     3.909    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[2]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.150     4.059 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.661     4.720    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.352     5.072 f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.705     5.777    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X47Y88         FDPE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.475    12.654    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X47Y88         FDPE (Recov_fdpe_C_PRE)     -0.567    12.162    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 1.069ns (37.411%)  route 1.788ns (62.589%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.649     2.943    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.419     3.362 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q
                         net (fo=2, routed)           0.669     4.031    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[2]
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.324     4.355 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.436     4.791    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.326     5.117 f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.684     5.800    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X50Y90         FDPE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.464    12.643    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X50Y90         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X50Y90         FDPE (Recov_fdpe_C_PRE)     -0.361    12.257    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 1.069ns (37.411%)  route 1.788ns (62.589%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.649     2.943    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.419     3.362 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q
                         net (fo=2, routed)           0.669     4.031    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[2]
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.324     4.355 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.436     4.791    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.326     5.117 f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.684     5.800    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X50Y90         FDPE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.464    12.643    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X50Y90         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X50Y90         FDPE (Recov_fdpe_C_PRE)     -0.361    12.257    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 1.069ns (37.411%)  route 1.788ns (62.589%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.649     2.943    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.419     3.362 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q
                         net (fo=2, routed)           0.669     4.031    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[2]
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.324     4.355 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.436     4.791    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.326     5.117 f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.684     5.800    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X50Y90         FDPE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.464    12.643    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X50Y90         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X50Y90         FDPE (Recov_fdpe_C_PRE)     -0.361    12.257    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 1.069ns (37.411%)  route 1.788ns (62.589%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.649     2.943    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.419     3.362 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q
                         net (fo=2, routed)           0.669     4.031    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[2]
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.324     4.355 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.436     4.791    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.326     5.117 f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.684     5.800    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X50Y90         FDPE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.464    12.643    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X50Y90         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X50Y90         FDPE (Recov_fdpe_C_PRE)     -0.319    12.299    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  6.498    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 1.069ns (37.411%)  route 1.788ns (62.589%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.649     2.943    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.419     3.362 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q
                         net (fo=2, routed)           0.669     4.031    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[2]
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.324     4.355 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.436     4.791    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.326     5.117 f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.684     5.800    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X50Y90         FDPE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.464    12.643    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X50Y90         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X50Y90         FDPE (Recov_fdpe_C_PRE)     -0.319    12.299    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  6.498    

Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 1.069ns (39.336%)  route 1.649ns (60.664%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.649     2.943    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.419     3.362 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q
                         net (fo=2, routed)           0.669     4.031    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[2]
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.324     4.355 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.436     4.791    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.326     5.117 f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.544     5.661    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X50Y91         FDPE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.465    12.644    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X50Y91         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X50Y91         FDPE (Recov_fdpe_C_PRE)     -0.361    12.258    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  6.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.990%)  route 0.178ns (52.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y86         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.178     1.229    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X46Y90         FDCE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X46Y90         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.990%)  route 0.178ns (52.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y86         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.178     1.229    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X46Y90         FDCE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X46Y90         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.990%)  route 0.178ns (52.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y86         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.178     1.229    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X46Y90         FDCE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X46Y90         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.990%)  route 0.178ns (52.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y86         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.178     1.229    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X46Y90         FDCE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X46Y90         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.990%)  route 0.178ns (52.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y86         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.178     1.229    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X46Y90         FDCE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X46Y90         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.990%)  route 0.178ns (52.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y86         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.178     1.229    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X46Y90         FDCE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X46Y90         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.551%)  route 0.261ns (61.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y86         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.261     1.313    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X46Y89         FDCE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.822     1.188    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X46Y89         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X46Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.551%)  route 0.261ns (61.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y86         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.261     1.313    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X46Y89         FDCE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.822     1.188    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X46Y89         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[5]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X46Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.332%)  route 0.314ns (65.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y86         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.314     1.365    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X49Y92         FDCE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X49Y92         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X49Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.332%)  route 0.314ns (65.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y86         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.314     1.365    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X49Y92         FDCE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X49Y92         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X49Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.533    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.746ns  (logic 0.124ns (7.103%)  route 1.622ns (92.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.622     1.622    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     1.746 r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.746    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y85         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.474     2.653    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.045ns (6.403%)  route 0.658ns (93.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.658     0.658    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.703 r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.703    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y85         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.819     1.185    Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  Pwm_generator_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.930ns  (logic 0.807ns (27.541%)  route 2.123ns (72.459%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G
    SLICE_X47Y90         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q
                         net (fo=1, routed)           0.449     1.008    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[4]
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.132 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          1.064     2.196    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X47Y90         LUT5 (Prop_lut5_I3_O)        0.124     2.320 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1/O
                         net (fo=1, routed)           0.610     2.930    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1_n_0
    SLICE_X47Y90         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.876ns  (logic 0.807ns (28.058%)  route 2.069ns (71.942%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G
    SLICE_X47Y90         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q
                         net (fo=1, routed)           0.449     1.008    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[4]
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.132 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          1.014     2.146    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.124     2.270 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1/O
                         net (fo=1, routed)           0.607     2.876    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1_n_0
    SLICE_X46Y91         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.830ns  (logic 0.807ns (28.518%)  route 2.023ns (71.482%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
    SLICE_X48Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q
                         net (fo=2, routed)           0.516     1.075    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[6]
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124     1.199 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.863     2.062    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124     2.186 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1/O
                         net (fo=1, routed)           0.644     2.830    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1_n_0
    SLICE_X49Y93         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.810ns  (logic 0.807ns (28.719%)  route 2.003ns (71.281%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
    SLICE_X48Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q
                         net (fo=2, routed)           0.516     1.075    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[6]
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124     1.199 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.864     2.063    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124     2.187 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.623     2.810    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X49Y93         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.745ns  (logic 0.873ns (31.805%)  route 1.872ns (68.195%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
    SLICE_X46Y91         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q
                         net (fo=2, routed)           0.537     1.162    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[7]
    SLICE_X46Y91         LUT4 (Prop_lut4_I2_O)        0.124     1.286 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.738     2.024    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X46Y90         LUT5 (Prop_lut5_I2_O)        0.124     2.148 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.596     2.745    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X47Y90         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.738ns  (logic 0.807ns (29.470%)  route 1.931ns (70.530%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G
    SLICE_X47Y90         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q
                         net (fo=1, routed)           0.449     1.008    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[4]
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.132 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.860     1.993    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I3_O)        0.124     2.117 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.622     2.738    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X46Y91         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.644ns  (logic 0.807ns (30.518%)  route 1.837ns (69.482%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
    SLICE_X49Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q
                         net (fo=1, routed)           0.493     1.052    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[0]
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.124     1.176 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.731     1.907    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     2.031 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.614     2.644    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X48Y92         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.589ns  (logic 0.807ns (31.167%)  route 1.782ns (68.833%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
    SLICE_X48Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q
                         net (fo=2, routed)           0.516     1.075    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[6]
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124     1.199 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.887     2.086    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.124     2.210 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1/O
                         net (fo=1, routed)           0.379     2.589    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1_n_0
    SLICE_X48Y92         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.572ns  (logic 0.807ns (31.379%)  route 1.765ns (68.621%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
    SLICE_X48Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q
                         net (fo=2, routed)           0.516     1.075    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[6]
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124     1.199 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.652     1.851    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.124     1.975 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.597     2.572    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X49Y93         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.569ns  (logic 0.873ns (33.980%)  route 1.696ns (66.020%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
    SLICE_X46Y91         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q
                         net (fo=1, routed)           0.519     1.144    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[0]
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.268 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.853     2.121    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I4_O)        0.124     2.245 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.324     2.569    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X46Y91         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.203ns (52.136%)  route 0.186ns (47.864%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
    SLICE_X48Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q
                         net (fo=2, routed)           0.186     0.344    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[6]
    SLICE_X47Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.389 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1/O
                         net (fo=2, routed)           0.000     0.389    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1_n_0
    SLICE_X47Y92         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.223ns (53.202%)  route 0.196ns (46.798%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
    SLICE_X46Y91         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q
                         net (fo=2, routed)           0.127     0.305    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[7]
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.045     0.350 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1/O
                         net (fo=2, routed)           0.069     0.419    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1_n_0
    SLICE_X47Y91         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.248ns (41.079%)  route 0.356ns (58.921%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
    SLICE_X47Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q
                         net (fo=1, routed)           0.054     0.212    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[3]
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.257 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.171     0.429    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.474 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1/O
                         net (fo=1, routed)           0.130     0.604    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1_n_0
    SLICE_X46Y91         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.248ns (39.812%)  route 0.375ns (60.188%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
    SLICE_X47Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q
                         net (fo=1, routed)           0.054     0.212    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[3]
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.257 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.321     0.578    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X47Y90         LUT5 (Prop_lut5_I3_O)        0.045     0.623 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.623    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1_n_0
    SLICE_X47Y90         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.248ns (39.812%)  route 0.375ns (60.188%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
    SLICE_X47Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q
                         net (fo=1, routed)           0.054     0.212    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[3]
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.257 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.321     0.578    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X47Y90         LUT5 (Prop_lut5_I3_O)        0.045     0.623 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.623    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X47Y90         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.248ns (37.641%)  route 0.411ns (62.359%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
    SLICE_X47Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q
                         net (fo=1, routed)           0.054     0.212    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[3]
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.257 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.256     0.513    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.558 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.101     0.659    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X46Y91         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.667ns  (logic 0.248ns (37.177%)  route 0.419ns (62.823%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
    SLICE_X47Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q
                         net (fo=1, routed)           0.054     0.212    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[3]
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.257 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.169     0.426    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X46Y90         LUT5 (Prop_lut5_I3_O)        0.045     0.471 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.196     0.667    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X47Y90         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.248ns (34.753%)  route 0.466ns (65.247%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/G
    SLICE_X47Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/Q
                         net (fo=1, routed)           0.162     0.320    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[2]
    SLICE_X46Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.365 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.100     0.465    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.045     0.510 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.204     0.714    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X46Y91         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.248ns (34.514%)  route 0.471ns (65.486%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G
    SLICE_X48Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q
                         net (fo=1, routed)           0.159     0.317    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[5]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.362 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.199     0.561    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.606 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.112     0.719    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X48Y92         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.248ns (33.713%)  route 0.488ns (66.287%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/G
    SLICE_X49Y93         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/Q
                         net (fo=1, routed)           0.142     0.300    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[1]
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.345 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.232     0.578    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I4_O)        0.045     0.623 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1/O
                         net (fo=1, routed)           0.113     0.736    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1_n_0
    SLICE_X48Y92         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.353ns  (logic 4.764ns (46.013%)  route 5.589ns (53.987%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.419     3.361 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/Q
                         net (fo=10, routed)          0.944     4.305    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Comparator_0/U0/Counter[1]
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.299     4.604 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Comparator_0/U0/PWM_INST_0_i_8/O
                         net (fo=1, routed)           0.000     4.604    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Comparator_0/U0/PWM_INST_0_i_8_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.117 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Comparator_0/U0/PWM_INST_0/CO[3]
                         net (fo=1, routed)           4.645     9.762    PWM_out_0_OBUF
    R16                  OBUF (Prop_obuf_I_O)         3.533    13.295 r  PWM_out_0_OBUF_inst/O
                         net (fo=0)                   0.000    13.295    PWM_out_0
    R16                                                               r  PWM_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.877ns  (logic 4.888ns (49.490%)  route 4.989ns (50.510%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.637     2.931    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X50Y90         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDPE (Prop_fdpe_C_Q)         0.478     3.409 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/Q
                         net (fo=10, routed)          0.989     4.398    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Comparator_0/U0/Counter[1]
    SLICE_X50Y92         LUT4 (Prop_lut4_I3_O)        0.295     4.693 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Comparator_0/U0/PWM_INST_0_i_8/O
                         net (fo=1, routed)           0.000     4.693    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Comparator_0/U0/PWM_INST_0_i_8_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.206 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Comparator_0/U0/PWM_INST_0/CO[3]
                         net (fo=1, routed)           4.000     9.206    PWM_out_1_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.602    12.808 r  PWM_out_1_OBUF_inst/O
                         net (fo=0)                   0.000    12.808    PWM_out_1
    U17                                                               r  PWM_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.802ns  (logic 0.900ns (23.673%)  route 2.902ns (76.327%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.651     2.945    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y95         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=4, routed)           1.417     4.840    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[5]
    SLICE_X48Y92         LUT6 (Prop_lut6_I2_O)        0.298     5.138 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.862     6.000    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I3_O)        0.124     6.124 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.623     6.747    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X49Y93         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.707ns  (logic 0.842ns (22.716%)  route 2.865ns (77.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.650     2.944    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y91         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=4, routed)           1.191     4.554    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[3]
    SLICE_X46Y90         LUT6 (Prop_lut6_I1_O)        0.299     4.853 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          1.064     5.916    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X47Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.040 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1/O
                         net (fo=1, routed)           0.610     6.651    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1_n_0
    SLICE_X47Y90         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.696ns  (logic 0.898ns (24.295%)  route 2.798ns (75.705%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.651     2.945    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y95         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=5, routed)           1.291     4.714    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[6]
    SLICE_X48Y92         LUT4 (Prop_lut4_I1_O)        0.296     5.010 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.863     5.873    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124     5.997 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1/O
                         net (fo=1, routed)           0.644     6.641    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1_n_0
    SLICE_X49Y93         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.653ns  (logic 0.842ns (23.051%)  route 2.811ns (76.949%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.650     2.944    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y91         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=4, routed)           1.191     4.554    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[3]
    SLICE_X46Y90         LUT6 (Prop_lut6_I1_O)        0.299     4.853 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          1.014     5.866    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.990 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1/O
                         net (fo=1, routed)           0.607     6.597    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1_n_0
    SLICE_X46Y91         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.515ns  (logic 0.842ns (23.955%)  route 2.673ns (76.045%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.650     2.944    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y91         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=4, routed)           1.191     4.554    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[3]
    SLICE_X46Y90         LUT6 (Prop_lut6_I1_O)        0.299     4.853 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.860     5.713    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.837 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.622     6.459    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X46Y91         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.493ns  (logic 0.898ns (25.711%)  route 2.595ns (74.289%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.651     2.945    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y95         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=5, routed)           1.291     4.714    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[6]
    SLICE_X48Y92         LUT4 (Prop_lut4_I1_O)        0.296     5.010 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.690     5.700    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.124     5.824 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.614     6.438    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X48Y92         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.456ns  (logic 0.898ns (25.986%)  route 2.558ns (74.014%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.651     2.945    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y95         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=5, routed)           1.291     4.714    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[6]
    SLICE_X48Y92         LUT4 (Prop_lut4_I1_O)        0.296     5.010 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.887     5.897    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.124     6.021 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1/O
                         net (fo=1, routed)           0.379     6.401    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1_n_0
    SLICE_X48Y92         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.898ns (26.118%)  route 2.540ns (73.882%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.651     2.945    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y95         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=5, routed)           1.291     4.714    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[6]
    SLICE_X48Y92         LUT4 (Prop_lut4_I1_O)        0.296     5.010 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.652     5.662    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.124     5.786 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.597     6.383    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X49Y93         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.186ns (38.416%)  route 0.298ns (61.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.556     0.892    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=5, routed)           0.298     1.331    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[7]
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.376 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1/O
                         net (fo=2, routed)           0.000     1.376    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1_n_0
    SLICE_X47Y92         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.186ns (37.658%)  route 0.308ns (62.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.556     0.892    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=5, routed)           0.196     1.228    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[7]
    SLICE_X49Y92         LUT5 (Prop_lut5_I1_O)        0.045     1.273 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.112     1.386    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X48Y92         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.186ns (33.691%)  route 0.366ns (66.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.555     0.891    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y91         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=5, routed)           0.236     1.268    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[6]
    SLICE_X47Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.313 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1/O
                         net (fo=1, routed)           0.130     1.443    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1_n_0
    SLICE_X46Y91         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.226ns (39.380%)  route 0.348ns (60.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.555     0.891    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y91         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=4, routed)           0.348     1.366    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[2]
    SLICE_X47Y90         LUT5 (Prop_lut5_I1_O)        0.098     1.464 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.464    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1_n_0
    SLICE_X47Y90         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.186ns (32.146%)  route 0.393ns (67.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.555     0.891    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y91         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=5, routed)           0.324     1.356    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[6]
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.401 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1/O
                         net (fo=2, routed)           0.069     1.469    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1_n_0
    SLICE_X47Y91         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.227ns (38.896%)  route 0.357ns (61.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.555     0.891    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y91         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=4, routed)           0.357     1.375    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[3]
    SLICE_X47Y90         LUT5 (Prop_lut5_I1_O)        0.099     1.474 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.474    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X47Y90         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.186ns (30.283%)  route 0.428ns (69.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X49Y91         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.031 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/Q
                         net (fo=3, routed)           0.224     1.255    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[0]
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.045     1.300 f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/ready_INST_0/O
                         net (fo=10, routed)          0.204     1.504    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_2_n_0
    SLICE_X47Y92         LDCE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.226ns (35.986%)  route 0.402ns (64.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.555     0.891    Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y91         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  Pwm_generator_zynq_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=4, routed)           0.301     1.319    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.098     1.417 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.101     1.519    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X46Y91         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.186ns (29.462%)  route 0.445ns (70.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.556     0.892    Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Pwm_generator_zynq_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=4, routed)           0.329     1.362    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[2]
    SLICE_X49Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.407 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     1.523    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1_n_0
    SLICE_X49Y93         LDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.184ns (28.772%)  route 0.456ns (71.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X48Y90         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.031 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/Q
                         net (fo=3, routed)           0.173     1.203    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[0]
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.043     1.246 f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/ready_INST_0/O
                         net (fo=10, routed)          0.283     1.529    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_2_n_0
    SLICE_X47Y91         LDCE                                         f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.185ns  (logic 0.713ns (32.630%)  route 1.472ns (67.370%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X47Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.851     1.410    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.154     1.564 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.621     2.185    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.476     2.655    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.904ns  (logic 0.683ns (35.876%)  route 1.221ns (64.124%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X47Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.836     1.395    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X48Y90         LUT3 (Prop_lut3_I1_O)        0.124     1.519 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.385     1.904    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X48Y90         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.475     2.654    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X48Y90         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.810ns  (logic 0.683ns (37.741%)  route 1.127ns (62.259%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X47Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.607     1.166    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X48Y91         LUT3 (Prop_lut3_I1_O)        0.124     1.290 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.519     1.810    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X48Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.476     2.655    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X48Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 0.683ns (39.301%)  route 1.055ns (60.699%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X47Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.446     1.005    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.124     1.129 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.609     1.738    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.476     2.655    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.526ns  (logic 0.683ns (44.753%)  route 0.843ns (55.247%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X47Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.843     1.402    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X48Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.526 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.526    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1_n_0
    SLICE_X48Y90         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.475     2.654    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X48Y90         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.366ns  (logic 0.683ns (50.011%)  route 0.683ns (49.989%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X47Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.683     1.242    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.366 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.366    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1_n_0
    SLICE_X49Y91         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.476     2.655    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X49Y91         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.203ns (46.062%)  route 0.238ns (53.938%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X47Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.238     0.396    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.045     0.441 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.441    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1_n_0
    SLICE_X49Y91         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X49Y91         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.203ns (39.482%)  route 0.311ns (60.518%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X47Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.311     0.469    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X48Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.514 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.514    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1_n_0
    SLICE_X48Y90         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X48Y90         FDPE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.203ns (36.002%)  route 0.361ns (63.998%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X47Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.162     0.320    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.045     0.365 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.199     0.564    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.203ns (34.193%)  route 0.391ns (65.807%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X47Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.221     0.379    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X48Y91         LUT3 (Prop_lut3_I1_O)        0.045     0.424 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.169     0.594    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X48Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X48Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.203ns (32.440%)  route 0.423ns (67.560%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X47Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.301     0.459    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X48Y90         LUT3 (Prop_lut3_I1_O)        0.045     0.504 r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.122     0.626    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X48Y90         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X48Y90         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C

Slack:                    inf
  Source:                 Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.202ns (27.478%)  route 0.533ns (72.522%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         LDCE                         0.000     0.000 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X47Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.302     0.460    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.044     0.504 r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.231     0.735    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pwm_generator_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Pwm_generator_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Pwm_generator_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X49Y91         FDCE                                         r  Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C





