INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sieber/Arquitecura/Arquitectura2018/TP_UART/TP_UART.srcs/sources_1/imports/UART/rx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sieber/Arquitecura/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfaceTest
