<profile>

<section name = "Vitis HLS Report for 'xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1'" level="0">
<item name = "Date">Wed Mar  1 23:21:17 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">fast_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 1.100 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9, 9, 60.003 ns, 60.003 ns, 9, 9, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_515_1">7, 7, 1, 1, 1, 7, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 18, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 26, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="init_row_ind_fu_143_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln1027_fu_137_p2">icmp, 0, 0, 8, 3, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_row_ind_V_18">9, 2, 3, 6</column>
<column name="row_ind_V_16_fu_48">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="row_ind_V_10_fu_56">3, 0, 13, 10</column>
<column name="row_ind_V_11_fu_60">3, 0, 13, 10</column>
<column name="row_ind_V_12_fu_64">3, 0, 13, 10</column>
<column name="row_ind_V_13_fu_68">3, 0, 13, 10</column>
<column name="row_ind_V_14_fu_72">3, 0, 13, 10</column>
<column name="row_ind_V_15_fu_76">3, 0, 13, 10</column>
<column name="row_ind_V_16_fu_48">3, 0, 3, 0</column>
<column name="row_ind_V_fu_52">3, 0, 13, 10</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49&gt;3_Pipeline_VITIS_LOOP_515_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49&gt;3_Pipeline_VITIS_LOOP_515_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49&gt;3_Pipeline_VITIS_LOOP_515_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49&gt;3_Pipeline_VITIS_LOOP_515_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49&gt;3_Pipeline_VITIS_LOOP_515_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49&gt;3_Pipeline_VITIS_LOOP_515_1, return value</column>
<column name="row_ind_V_15_out">out, 13, ap_vld, row_ind_V_15_out, pointer</column>
<column name="row_ind_V_15_out_ap_vld">out, 1, ap_vld, row_ind_V_15_out, pointer</column>
<column name="row_ind_V_14_out">out, 13, ap_vld, row_ind_V_14_out, pointer</column>
<column name="row_ind_V_14_out_ap_vld">out, 1, ap_vld, row_ind_V_14_out, pointer</column>
<column name="row_ind_V_13_out">out, 13, ap_vld, row_ind_V_13_out, pointer</column>
<column name="row_ind_V_13_out_ap_vld">out, 1, ap_vld, row_ind_V_13_out, pointer</column>
<column name="row_ind_V_12_out">out, 13, ap_vld, row_ind_V_12_out, pointer</column>
<column name="row_ind_V_12_out_ap_vld">out, 1, ap_vld, row_ind_V_12_out, pointer</column>
<column name="row_ind_V_11_out">out, 13, ap_vld, row_ind_V_11_out, pointer</column>
<column name="row_ind_V_11_out_ap_vld">out, 1, ap_vld, row_ind_V_11_out, pointer</column>
<column name="row_ind_V_10_out">out, 13, ap_vld, row_ind_V_10_out, pointer</column>
<column name="row_ind_V_10_out_ap_vld">out, 1, ap_vld, row_ind_V_10_out, pointer</column>
<column name="row_ind_V_out">out, 13, ap_vld, row_ind_V_out, pointer</column>
<column name="row_ind_V_out_ap_vld">out, 1, ap_vld, row_ind_V_out, pointer</column>
</table>
</item>
</section>
</profile>
