Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Mon Sep 14 03:26:55 2015
| Host         : ubuntu-xilinx-2014 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
| Design       : system_top
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 15651 |     0 |     53200 | 29.41 |
|   LUT as Logic             | 14575 |     0 |     53200 | 27.39 |
|   LUT as Memory            |  1076 |     0 |     17400 |  6.18 |
|     LUT as Distributed RAM |    84 |     0 |           |       |
|     LUT as Shift Register  |   992 |     0 |           |       |
| Slice Registers            | 18501 |     0 |    106400 | 17.38 |
|   Register as Flip Flop    | 18501 |     0 |    106400 | 17.38 |
|   Register as Latch        |     0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    10 |     0 |     26600 |  0.03 |
| F8 Muxes                   |     0 |     0 |     13300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 54.5 |     0 |       140 | 38.92 |
|   RAMB36/FIFO*    |    4 |     0 |       140 |  2.85 |
|     RAMB36E1 only |    4 |       |           |       |
|   RAMB18          |  101 |     0 |       280 | 36.07 |
|     RAMB18E1 only |  101 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |       220 |  4.09 |
|   DSP48E1 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |   65 |     0 |       200 |  32.50 |
| Bonded IPADs                |    0 |     0 |         2 |   0.00 |
| Bonded IOPADs               |  130 |     0 |       130 | 100.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |   0.00 |
| PHASER_REF                  |    0 |     0 |         4 |   0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |   0.00 |
| IN_FIFO                     |    0 |     0 |        16 |   0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |   0.00 |
| IBUFGDS                     |    0 |     0 |       192 |   0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |   0.00 |
| ILOGIC                      |    0 |     0 |       200 |   0.00 |
| OLOGIC                      |    1 |     0 |       200 |   0.50 |
|   ODDR                      |    1 |       |           |        |
+-----------------------------+------+-------+-----------+--------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    7 |     0 |        32 | 21.87 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    2 |     0 |         4 | 50.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+------------+-------+----------------------+
|  Ref Name  |  Used |  Functional Category |
+------------+-------+----------------------+
| FDRE       | 17000 |         Flop & Latch |
| LUT6       |  4195 |                  LUT |
| LUT3       |  4033 |                  LUT |
| LUT2       |  3080 |                  LUT |
| LUT4       |  2684 |                  LUT |
| LUT5       |  2220 |                  LUT |
| LUT1       |  1310 |                  LUT |
| FDCE       |  1048 |         Flop & Latch |
| SRL16E     |   689 |   Distributed Memory |
| CARRY4     |   638 |           CarryLogic |
| FDSE       |   400 |         Flop & Latch |
| SRLC32E    |   303 |   Distributed Memory |
| BIBUF      |   130 |                   IO |
| RAMD32     |   124 |   Distributed Memory |
| RAMB18E1   |   101 |         Block Memory |
| FDPE       |    53 |         Flop & Latch |
| RAMS32     |    40 |   Distributed Memory |
| IBUF       |    40 |                   IO |
| OBUFT      |    38 |                   IO |
| OBUF       |    25 |                   IO |
| MUXF7      |    10 |                MuxFx |
| DSP48E1    |     9 |     Block Arithmetic |
| BUFG       |     7 |                Clock |
| RAMB36E1   |     4 |         Block Memory |
| MMCME2_ADV |     2 |                Clock |
| PS7        |     1 | Specialized Resource |
| ODDR       |     1 |                   IO |
+------------+-------+----------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


