

================================================================
== Vivado HLS Report for 'generate_req'
================================================================
* Date:           Sun Nov 14 19:57:35 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_traffic_gen
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 1.237 ns |   0.83 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        4|     2162| 26.640 ns | 14.399 us |    4|  2162|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- read_in    |        0|     1079|         1|          1|          1| 0 ~ 1079 |    yes   |
        |- write_out  |        0|     1079|         2|          1|          1| 0 ~ 1079 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_out_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_in_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n_trans_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n_trans)"   --->   Operation 9 'read' 'n_trans_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%local = alloca [1080 x i32], align 16" [src/traffic_gen.cpp:37]   --->   Operation 10 'alloca' 'local' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1080> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i32 %n_trans_read to i11"   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "br label %.preheader4" [src/traffic_gen.cpp:34]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ii_0 = phi i11 [ %ii, %read_in ], [ 0, %0 ]"   --->   Operation 13 'phi' 'ii_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1079, i64 0)"   --->   Operation 14 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.94ns)   --->   "%icmp_ln39 = icmp eq i11 %ii_0, %empty" [src/traffic_gen.cpp:39]   --->   Operation 15 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.79ns)   --->   "%ii = add i11 %ii_0, 1" [src/traffic_gen.cpp:39]   --->   Operation 16 'add' 'ii' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.preheader.preheader, label %read_in" [src/traffic_gen.cpp:39]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str5) nounwind" [src/traffic_gen.cpp:39]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str5)" [src/traffic_gen.cpp:39]   --->   Operation 19 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [src/traffic_gen.cpp:40]   --->   Operation 20 'specpipeline' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %stream_in_V)" [src/traffic_gen.cpp:41]   --->   Operation 21 'read' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i11 %ii_0 to i64" [src/traffic_gen.cpp:41]   --->   Operation 22 'zext' 'zext_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%local_addr = getelementptr inbounds [1080 x i32]* %local, i64 0, i64 %zext_ln41" [src/traffic_gen.cpp:41]   --->   Operation 23 'getelementptr' 'local_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.23ns)   --->   "store i32 %tmp, i32* %local_addr, align 4" [src/traffic_gen.cpp:41]   --->   Operation 24 'store' <Predicate = (!icmp_ln39)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1080> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str5, i32 %tmp_3)" [src/traffic_gen.cpp:42]   --->   Operation 25 'specregionend' 'empty_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %.preheader4" [src/traffic_gen.cpp:39]   --->   Operation 26 'br' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.65>
ST_3 : Operation 27 [1/1] (0.65ns)   --->   "br label %.preheader"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.65>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%jj_0 = phi i11 [ %jj, %write_out ], [ 0, %.preheader.preheader ]"   --->   Operation 28 'phi' 'jj_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1079, i64 0)"   --->   Operation 29 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.94ns)   --->   "%icmp_ln44 = icmp eq i11 %jj_0, %empty" [src/traffic_gen.cpp:44]   --->   Operation 30 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.79ns)   --->   "%jj = add i11 %jj_0, 1" [src/traffic_gen.cpp:44]   --->   Operation 31 'add' 'jj' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %1, label %write_out" [src/traffic_gen.cpp:44]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i11 %jj_0 to i64" [src/traffic_gen.cpp:46]   --->   Operation 33 'zext' 'zext_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%local_addr_1 = getelementptr inbounds [1080 x i32]* %local, i64 0, i64 %zext_ln46" [src/traffic_gen.cpp:46]   --->   Operation 34 'getelementptr' 'local_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (1.23ns)   --->   "%tmp_1 = load i32* %local_addr_1, align 4" [src/traffic_gen.cpp:46]   --->   Operation 35 'load' 'tmp_1' <Predicate = (!icmp_ln44)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1080> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [src/traffic_gen.cpp:44]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str6)" [src/traffic_gen.cpp:44]   --->   Operation 37 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [src/traffic_gen.cpp:45]   --->   Operation 38 'specpipeline' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 39 [1/2] (1.23ns)   --->   "%tmp_1 = load i32* %local_addr_1, align 4" [src/traffic_gen.cpp:46]   --->   Operation 39 'load' 'tmp_1' <Predicate = (!icmp_ln44)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1080> <RAM>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %stream_out_V, i32 %tmp_1)" [src/traffic_gen.cpp:46]   --->   Operation 40 'write' <Predicate = (!icmp_ln44)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str6, i32 %tmp_4)" [src/traffic_gen.cpp:47]   --->   Operation 41 'specregionend' 'empty_6' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader" [src/traffic_gen.cpp:44]   --->   Operation 42 'br' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [src/traffic_gen.cpp:48]   --->   Operation 43 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ii') with incoming values : ('ii', src/traffic_gen.cpp:39) [11]  (0.656 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', src/traffic_gen.cpp:39) [11]  (0 ns)
	'getelementptr' operation ('local_addr', src/traffic_gen.cpp:41) [22]  (0 ns)
	'store' operation ('store_ln41', src/traffic_gen.cpp:41) of variable 'tmp', src/traffic_gen.cpp:41 on array 'local', src/traffic_gen.cpp:37 [23]  (1.24 ns)

 <State 3>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('jj') with incoming values : ('jj', src/traffic_gen.cpp:44) [29]  (0.656 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', src/traffic_gen.cpp:44) [29]  (0 ns)
	'getelementptr' operation ('wdata', src/traffic_gen.cpp:46) [39]  (0 ns)
	'load' operation ('tmp', src/traffic_gen.cpp:46) on array 'local', src/traffic_gen.cpp:37 [40]  (1.24 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'load' operation ('tmp', src/traffic_gen.cpp:46) on array 'local', src/traffic_gen.cpp:37 [40]  (1.24 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
