module tb_nand_gate;
  reg a ;
  reg b ;
  wire y;
  nand_gate dut (.*);
initial begin
     a = 0 ; b = 0 ;
 #10 a = 0 ; b = 1 ; 
 #10 a = 1 ; b = 0 ;
 #10 a = 1 ; b = 1 ;
  end
initial begin
  $monitor("time=0%t | a=%b b=%b | y=%b ", $time,a,b,y);
end 
endmodule
