
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d648  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000678  0800d828  0800d828  0000e828  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dea0  0800dea0  0000f1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dea0  0800dea0  0000eea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dea8  0800dea8  0000f1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dea8  0800dea8  0000eea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800deac  0800deac  0000eeac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800deb0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b8  200001d4  0800e084  0000f1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a8c  0800e084  0000fa8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dd16  00000000  00000000  0000f204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040e1  00000000  00000000  0002cf1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001760  00000000  00000000  00031000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011fa  00000000  00000000  00032760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b18a  00000000  00000000  0003395a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dfa5  00000000  00000000  0005eae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114e34  00000000  00000000  0007ca89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001918bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007384  00000000  00000000  00191900  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  00198c84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d810 	.word	0x0800d810

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800d810 	.word	0x0800d810

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b988 	b.w	8000f40 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	468e      	mov	lr, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	4688      	mov	r8, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d962      	bls.n	8000d24 <__udivmoddi4+0xdc>
 8000c5e:	fab2 f682 	clz	r6, r2
 8000c62:	b14e      	cbz	r6, 8000c78 <__udivmoddi4+0x30>
 8000c64:	f1c6 0320 	rsb	r3, r6, #32
 8000c68:	fa01 f806 	lsl.w	r8, r1, r6
 8000c6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c70:	40b7      	lsls	r7, r6
 8000c72:	ea43 0808 	orr.w	r8, r3, r8
 8000c76:	40b4      	lsls	r4, r6
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	fa1f fc87 	uxth.w	ip, r7
 8000c80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c84:	0c23      	lsrs	r3, r4, #16
 8000c86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c9c:	f080 80ea 	bcs.w	8000e74 <__udivmoddi4+0x22c>
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	f240 80e7 	bls.w	8000e74 <__udivmoddi4+0x22c>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	443b      	add	r3, r7
 8000caa:	1a9a      	subs	r2, r3, r2
 8000cac:	b2a3      	uxth	r3, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cbe:	459c      	cmp	ip, r3
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0x8e>
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cc8:	f080 80d6 	bcs.w	8000e78 <__udivmoddi4+0x230>
 8000ccc:	459c      	cmp	ip, r3
 8000cce:	f240 80d3 	bls.w	8000e78 <__udivmoddi4+0x230>
 8000cd2:	443b      	add	r3, r7
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cda:	eba3 030c 	sub.w	r3, r3, ip
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11d      	cbz	r5, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40f3      	lsrs	r3, r6
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d905      	bls.n	8000cfe <__udivmoddi4+0xb6>
 8000cf2:	b10d      	cbz	r5, 8000cf8 <__udivmoddi4+0xb0>
 8000cf4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e7f5      	b.n	8000cea <__udivmoddi4+0xa2>
 8000cfe:	fab3 f183 	clz	r1, r3
 8000d02:	2900      	cmp	r1, #0
 8000d04:	d146      	bne.n	8000d94 <__udivmoddi4+0x14c>
 8000d06:	4573      	cmp	r3, lr
 8000d08:	d302      	bcc.n	8000d10 <__udivmoddi4+0xc8>
 8000d0a:	4282      	cmp	r2, r0
 8000d0c:	f200 8105 	bhi.w	8000f1a <__udivmoddi4+0x2d2>
 8000d10:	1a84      	subs	r4, r0, r2
 8000d12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d16:	2001      	movs	r0, #1
 8000d18:	4690      	mov	r8, r2
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d0e5      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d22:	e7e2      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	f000 8090 	beq.w	8000e4a <__udivmoddi4+0x202>
 8000d2a:	fab2 f682 	clz	r6, r2
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f040 80a4 	bne.w	8000e7c <__udivmoddi4+0x234>
 8000d34:	1a8a      	subs	r2, r1, r2
 8000d36:	0c03      	lsrs	r3, r0, #16
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	b280      	uxth	r0, r0
 8000d3e:	b2bc      	uxth	r4, r7
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d907      	bls.n	8000d66 <__udivmoddi4+0x11e>
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x11c>
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	f200 80e0 	bhi.w	8000f24 <__udivmoddi4+0x2dc>
 8000d64:	46c4      	mov	ip, r8
 8000d66:	1a9b      	subs	r3, r3, r2
 8000d68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d74:	fb02 f404 	mul.w	r4, r2, r4
 8000d78:	429c      	cmp	r4, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x144>
 8000d7c:	18fb      	adds	r3, r7, r3
 8000d7e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x142>
 8000d84:	429c      	cmp	r4, r3
 8000d86:	f200 80ca 	bhi.w	8000f1e <__udivmoddi4+0x2d6>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	1b1b      	subs	r3, r3, r4
 8000d8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d92:	e7a5      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000d94:	f1c1 0620 	rsb	r6, r1, #32
 8000d98:	408b      	lsls	r3, r1
 8000d9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d9e:	431f      	orrs	r7, r3
 8000da0:	fa0e f401 	lsl.w	r4, lr, r1
 8000da4:	fa20 f306 	lsr.w	r3, r0, r6
 8000da8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000db0:	4323      	orrs	r3, r4
 8000db2:	fa00 f801 	lsl.w	r8, r0, r1
 8000db6:	fa1f fc87 	uxth.w	ip, r7
 8000dba:	fbbe f0f9 	udiv	r0, lr, r9
 8000dbe:	0c1c      	lsrs	r4, r3, #16
 8000dc0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dc4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dc8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x1a0>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dda:	f080 809c 	bcs.w	8000f16 <__udivmoddi4+0x2ce>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f240 8099 	bls.w	8000f16 <__udivmoddi4+0x2ce>
 8000de4:	3802      	subs	r0, #2
 8000de6:	443c      	add	r4, r7
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	fa1f fe83 	uxth.w	lr, r3
 8000df0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df4:	fb09 4413 	mls	r4, r9, r3, r4
 8000df8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dfc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e00:	45a4      	cmp	ip, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x1ce>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e0a:	f080 8082 	bcs.w	8000f12 <__udivmoddi4+0x2ca>
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d97f      	bls.n	8000f12 <__udivmoddi4+0x2ca>
 8000e12:	3b02      	subs	r3, #2
 8000e14:	443c      	add	r4, r7
 8000e16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e1a:	eba4 040c 	sub.w	r4, r4, ip
 8000e1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e22:	4564      	cmp	r4, ip
 8000e24:	4673      	mov	r3, lr
 8000e26:	46e1      	mov	r9, ip
 8000e28:	d362      	bcc.n	8000ef0 <__udivmoddi4+0x2a8>
 8000e2a:	d05f      	beq.n	8000eec <__udivmoddi4+0x2a4>
 8000e2c:	b15d      	cbz	r5, 8000e46 <__udivmoddi4+0x1fe>
 8000e2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e32:	eb64 0409 	sbc.w	r4, r4, r9
 8000e36:	fa04 f606 	lsl.w	r6, r4, r6
 8000e3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e3e:	431e      	orrs	r6, r3
 8000e40:	40cc      	lsrs	r4, r1
 8000e42:	e9c5 6400 	strd	r6, r4, [r5]
 8000e46:	2100      	movs	r1, #0
 8000e48:	e74f      	b.n	8000cea <__udivmoddi4+0xa2>
 8000e4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e4e:	0c01      	lsrs	r1, r0, #16
 8000e50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e54:	b280      	uxth	r0, r0
 8000e56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	4638      	mov	r0, r7
 8000e5e:	463c      	mov	r4, r7
 8000e60:	46b8      	mov	r8, r7
 8000e62:	46be      	mov	lr, r7
 8000e64:	2620      	movs	r6, #32
 8000e66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e6a:	eba2 0208 	sub.w	r2, r2, r8
 8000e6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e72:	e766      	b.n	8000d42 <__udivmoddi4+0xfa>
 8000e74:	4601      	mov	r1, r0
 8000e76:	e718      	b.n	8000caa <__udivmoddi4+0x62>
 8000e78:	4610      	mov	r0, r2
 8000e7a:	e72c      	b.n	8000cd6 <__udivmoddi4+0x8e>
 8000e7c:	f1c6 0220 	rsb	r2, r6, #32
 8000e80:	fa2e f302 	lsr.w	r3, lr, r2
 8000e84:	40b7      	lsls	r7, r6
 8000e86:	40b1      	lsls	r1, r6
 8000e88:	fa20 f202 	lsr.w	r2, r0, r2
 8000e8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e90:	430a      	orrs	r2, r1
 8000e92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e96:	b2bc      	uxth	r4, r7
 8000e98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb08 f904 	mul.w	r9, r8, r4
 8000ea6:	40b0      	lsls	r0, r6
 8000ea8:	4589      	cmp	r9, r1
 8000eaa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eae:	b280      	uxth	r0, r0
 8000eb0:	d93e      	bls.n	8000f30 <__udivmoddi4+0x2e8>
 8000eb2:	1879      	adds	r1, r7, r1
 8000eb4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000eb8:	d201      	bcs.n	8000ebe <__udivmoddi4+0x276>
 8000eba:	4589      	cmp	r9, r1
 8000ebc:	d81f      	bhi.n	8000efe <__udivmoddi4+0x2b6>
 8000ebe:	eba1 0109 	sub.w	r1, r1, r9
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fb09 f804 	mul.w	r8, r9, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	b292      	uxth	r2, r2
 8000ed0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed4:	4542      	cmp	r2, r8
 8000ed6:	d229      	bcs.n	8000f2c <__udivmoddi4+0x2e4>
 8000ed8:	18ba      	adds	r2, r7, r2
 8000eda:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ede:	d2c4      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee0:	4542      	cmp	r2, r8
 8000ee2:	d2c2      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ee8:	443a      	add	r2, r7
 8000eea:	e7be      	b.n	8000e6a <__udivmoddi4+0x222>
 8000eec:	45f0      	cmp	r8, lr
 8000eee:	d29d      	bcs.n	8000e2c <__udivmoddi4+0x1e4>
 8000ef0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ef4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ef8:	3801      	subs	r0, #1
 8000efa:	46e1      	mov	r9, ip
 8000efc:	e796      	b.n	8000e2c <__udivmoddi4+0x1e4>
 8000efe:	eba7 0909 	sub.w	r9, r7, r9
 8000f02:	4449      	add	r1, r9
 8000f04:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f08:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0c:	fb09 f804 	mul.w	r8, r9, r4
 8000f10:	e7db      	b.n	8000eca <__udivmoddi4+0x282>
 8000f12:	4673      	mov	r3, lr
 8000f14:	e77f      	b.n	8000e16 <__udivmoddi4+0x1ce>
 8000f16:	4650      	mov	r0, sl
 8000f18:	e766      	b.n	8000de8 <__udivmoddi4+0x1a0>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e6fd      	b.n	8000d1a <__udivmoddi4+0xd2>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3a02      	subs	r2, #2
 8000f22:	e733      	b.n	8000d8c <__udivmoddi4+0x144>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	443b      	add	r3, r7
 8000f2a:	e71c      	b.n	8000d66 <__udivmoddi4+0x11e>
 8000f2c:	4649      	mov	r1, r9
 8000f2e:	e79c      	b.n	8000e6a <__udivmoddi4+0x222>
 8000f30:	eba1 0109 	sub.w	r1, r1, r9
 8000f34:	46c4      	mov	ip, r8
 8000f36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3a:	fb09 f804 	mul.w	r8, r9, r4
 8000f3e:	e7c4      	b.n	8000eca <__udivmoddi4+0x282>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <input_analog_init>:

uint8_t flag_init = 0;

float SENSOR_OFFSET = 0;

void input_analog_init(void){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000f48:	217f      	movs	r1, #127	@ 0x7f
 8000f4a:	4806      	ldr	r0, [pc, #24]	@ (8000f64 <input_analog_init+0x20>)
 8000f4c:	f003 fcde 	bl	800490c <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)&adc_dma_buffer, 10);
 8000f50:	220a      	movs	r2, #10
 8000f52:	4905      	ldr	r1, [pc, #20]	@ (8000f68 <input_analog_init+0x24>)
 8000f54:	4803      	ldr	r0, [pc, #12]	@ (8000f64 <input_analog_init+0x20>)
 8000f56:	f002 fb6b 	bl	8003630 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim4);
 8000f5a:	4804      	ldr	r0, [pc, #16]	@ (8000f6c <input_analog_init+0x28>)
 8000f5c:	f005 fd16 	bl	800698c <HAL_TIM_Base_Start>

}
 8000f60:	bf00      	nop
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20000210 	.word	0x20000210
 8000f68:	200001f0 	.word	0x200001f0
 8000f6c:	20000438 	.word	0x20000438

08000f70 <ADC_Process_DMA_Conversion>:
//    return I_mes;
//}

//DMA
void ADC_Process_DMA_Conversion(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b085      	sub	sp, #20
 8000f74:	af00      	add	r7, sp, #0
	float Uout = 0.0f;
 8000f76:	f04f 0300 	mov.w	r3, #0
 8000f7a:	607b      	str	r3, [r7, #4]
	int i=0;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	603b      	str	r3, [r7, #0]
	float sum=0;
 8000f80:	f04f 0300 	mov.w	r3, #0
 8000f84:	60fb      	str	r3, [r7, #12]

	for (int i=0;i<10;i++)
 8000f86:	2300      	movs	r3, #0
 8000f88:	60bb      	str	r3, [r7, #8]
 8000f8a:	e01c      	b.n	8000fc6 <ADC_Process_DMA_Conversion+0x56>
	{
		Uout = ((float)adc_dma_buffer[i] * V_SUPPLY) / ADC_RESOLUTION;
 8000f8c:	4a22      	ldr	r2, [pc, #136]	@ (8001018 <ADC_Process_DMA_Conversion+0xa8>)
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f94:	ee07 3a90 	vmov	s15, r3
 8000f98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f9c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800101c <ADC_Process_DMA_Conversion+0xac>
 8000fa0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fa4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8001020 <ADC_Process_DMA_Conversion+0xb0>
 8000fa8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fac:	edc7 7a01 	vstr	s15, [r7, #4]
		sum=sum+Uout;
 8000fb0:	ed97 7a03 	vldr	s14, [r7, #12]
 8000fb4:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fbc:	edc7 7a03 	vstr	s15, [r7, #12]
	for (int i=0;i<10;i++)
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	60bb      	str	r3, [r7, #8]
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	2b09      	cmp	r3, #9
 8000fca:	dddf      	ble.n	8000f8c <ADC_Process_DMA_Conversion+0x1c>
	}
	sum=sum/10.0;
 8000fcc:	ed97 7a03 	vldr	s14, [r7, #12]
 8000fd0:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000fd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fd8:	edc7 7a03 	vstr	s15, [r7, #12]

	if (flag_init == 0)
 8000fdc:	4b11      	ldr	r3, [pc, #68]	@ (8001024 <ADC_Process_DMA_Conversion+0xb4>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d105      	bne.n	8000ff0 <ADC_Process_DMA_Conversion+0x80>
	{
		SENSOR_OFFSET = sum ;
 8000fe4:	4a10      	ldr	r2, [pc, #64]	@ (8001028 <ADC_Process_DMA_Conversion+0xb8>)
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	6013      	str	r3, [r2, #0]
		flag_init = 1;
 8000fea:	4b0e      	ldr	r3, [pc, #56]	@ (8001024 <ADC_Process_DMA_Conversion+0xb4>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	701a      	strb	r2, [r3, #0]

	}

	I_mes = (sum - SENSOR_OFFSET) / SENSOR_SENS;
 8000ff0:	4b0d      	ldr	r3, [pc, #52]	@ (8001028 <ADC_Process_DMA_Conversion+0xb8>)
 8000ff2:	edd3 7a00 	vldr	s15, [r3]
 8000ff6:	ed97 7a03 	vldr	s14, [r7, #12]
 8000ffa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ffe:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800102c <ADC_Process_DMA_Conversion+0xbc>
 8001002:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001006:	4b0a      	ldr	r3, [pc, #40]	@ (8001030 <ADC_Process_DMA_Conversion+0xc0>)
 8001008:	edc3 7a00 	vstr	s15, [r3]


}
 800100c:	bf00      	nop
 800100e:	3714      	adds	r7, #20
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	200001f0 	.word	0x200001f0
 800101c:	40533333 	.word	0x40533333
 8001020:	45800000 	.word	0x45800000
 8001024:	20000208 	.word	0x20000208
 8001028:	2000020c 	.word	0x2000020c
 800102c:	3d4ccccd 	.word	0x3d4ccccd
 8001030:	20000204 	.word	0x20000204

08001034 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08c      	sub	sp, #48	@ 0x30
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2220      	movs	r2, #32
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f00a fb12 	bl	800b676 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001052:	4b6c      	ldr	r3, [pc, #432]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 8001054:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001058:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800105a:	4b6a      	ldr	r3, [pc, #424]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 800105c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001060:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001062:	4b68      	ldr	r3, [pc, #416]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001068:	4b66      	ldr	r3, [pc, #408]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800106e:	4b65      	ldr	r3, [pc, #404]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001074:	4b63      	ldr	r3, [pc, #396]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 8001076:	2201      	movs	r2, #1
 8001078:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800107a:	4b62      	ldr	r3, [pc, #392]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 800107c:	2204      	movs	r2, #4
 800107e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001080:	4b60      	ldr	r3, [pc, #384]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 8001082:	2200      	movs	r2, #0
 8001084:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001086:	4b5f      	ldr	r3, [pc, #380]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 8001088:	2200      	movs	r2, #0
 800108a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 10;
 800108c:	4b5d      	ldr	r3, [pc, #372]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 800108e:	220a      	movs	r2, #10
 8001090:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001092:	4b5c      	ldr	r3, [pc, #368]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T4_TRGO;
 800109a:	4b5a      	ldr	r3, [pc, #360]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 800109c:	f44f 62b0 	mov.w	r2, #1408	@ 0x580
 80010a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010a2:	4b58      	ldr	r3, [pc, #352]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 80010a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010aa:	4b56      	ldr	r3, [pc, #344]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010b2:	4b54      	ldr	r3, [pc, #336]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010b8:	4b52      	ldr	r3, [pc, #328]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010c0:	4850      	ldr	r0, [pc, #320]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 80010c2:	f002 f8f9 	bl	80032b8 <HAL_ADC_Init>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80010cc:	f000 fd32 	bl	8001b34 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010d0:	2300      	movs	r3, #0
 80010d2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010d8:	4619      	mov	r1, r3
 80010da:	484a      	ldr	r0, [pc, #296]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 80010dc:	f003 fcaa 	bl	8004a34 <HAL_ADCEx_MultiModeConfigChannel>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80010e6:	f000 fd25 	bl	8001b34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010ea:	4b47      	ldr	r3, [pc, #284]	@ (8001208 <MX_ADC1_Init+0x1d4>)
 80010ec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010ee:	2306      	movs	r3, #6
 80010f0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010f2:	2300      	movs	r3, #0
 80010f4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010f6:	237f      	movs	r3, #127	@ 0x7f
 80010f8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010fa:	2304      	movs	r3, #4
 80010fc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010fe:	2300      	movs	r3, #0
 8001100:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	4619      	mov	r1, r3
 8001106:	483f      	ldr	r0, [pc, #252]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 8001108:	f002 fde4 	bl	8003cd4 <HAL_ADC_ConfigChannel>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001112:	f000 fd0f 	bl	8001b34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001116:	230c      	movs	r3, #12
 8001118:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	4619      	mov	r1, r3
 800111e:	4839      	ldr	r0, [pc, #228]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 8001120:	f002 fdd8 	bl	8003cd4 <HAL_ADC_ConfigChannel>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 800112a:	f000 fd03 	bl	8001b34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800112e:	2312      	movs	r3, #18
 8001130:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	4619      	mov	r1, r3
 8001136:	4833      	ldr	r0, [pc, #204]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 8001138:	f002 fdcc 	bl	8003cd4 <HAL_ADC_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8001142:	f000 fcf7 	bl	8001b34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001146:	2318      	movs	r3, #24
 8001148:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800114a:	1d3b      	adds	r3, r7, #4
 800114c:	4619      	mov	r1, r3
 800114e:	482d      	ldr	r0, [pc, #180]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 8001150:	f002 fdc0 	bl	8003cd4 <HAL_ADC_ConfigChannel>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_ADC1_Init+0x12a>
  {
    Error_Handler();
 800115a:	f000 fceb 	bl	8001b34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800115e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001162:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001164:	1d3b      	adds	r3, r7, #4
 8001166:	4619      	mov	r1, r3
 8001168:	4826      	ldr	r0, [pc, #152]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 800116a:	f002 fdb3 	bl	8003cd4 <HAL_ADC_ConfigChannel>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_ADC1_Init+0x144>
  {
    Error_Handler();
 8001174:	f000 fcde 	bl	8001b34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001178:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800117c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800117e:	1d3b      	adds	r3, r7, #4
 8001180:	4619      	mov	r1, r3
 8001182:	4820      	ldr	r0, [pc, #128]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 8001184:	f002 fda6 	bl	8003cd4 <HAL_ADC_ConfigChannel>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_ADC1_Init+0x15e>
  {
    Error_Handler();
 800118e:	f000 fcd1 	bl	8001b34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8001192:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8001196:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001198:	1d3b      	adds	r3, r7, #4
 800119a:	4619      	mov	r1, r3
 800119c:	4819      	ldr	r0, [pc, #100]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 800119e:	f002 fd99 	bl	8003cd4 <HAL_ADC_ConfigChannel>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_ADC1_Init+0x178>
  {
    Error_Handler();
 80011a8:	f000 fcc4 	bl	8001b34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80011ac:	f44f 7389 	mov.w	r3, #274	@ 0x112
 80011b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	4619      	mov	r1, r3
 80011b6:	4813      	ldr	r0, [pc, #76]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 80011b8:	f002 fd8c 	bl	8003cd4 <HAL_ADC_ConfigChannel>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_ADC1_Init+0x192>
  {
    Error_Handler();
 80011c2:	f000 fcb7 	bl	8001b34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_9;
 80011c6:	f44f 738c 	mov.w	r3, #280	@ 0x118
 80011ca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011cc:	1d3b      	adds	r3, r7, #4
 80011ce:	4619      	mov	r1, r3
 80011d0:	480c      	ldr	r0, [pc, #48]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 80011d2:	f002 fd7f 	bl	8003cd4 <HAL_ADC_ConfigChannel>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <MX_ADC1_Init+0x1ac>
  {
    Error_Handler();
 80011dc:	f000 fcaa 	bl	8001b34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_10;
 80011e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011e6:	1d3b      	adds	r3, r7, #4
 80011e8:	4619      	mov	r1, r3
 80011ea:	4806      	ldr	r0, [pc, #24]	@ (8001204 <MX_ADC1_Init+0x1d0>)
 80011ec:	f002 fd72 	bl	8003cd4 <HAL_ADC_ConfigChannel>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_ADC1_Init+0x1c6>
  {
    Error_Handler();
 80011f6:	f000 fc9d 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011fa:	bf00      	nop
 80011fc:	3730      	adds	r7, #48	@ 0x30
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000210 	.word	0x20000210
 8001208:	08600004 	.word	0x08600004

0800120c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b088      	sub	sp, #32
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001212:	463b      	mov	r3, r7
 8001214:	2220      	movs	r2, #32
 8001216:	2100      	movs	r1, #0
 8001218:	4618      	mov	r0, r3
 800121a:	f00a fa2c 	bl	800b676 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800121e:	4b2b      	ldr	r3, [pc, #172]	@ (80012cc <MX_ADC2_Init+0xc0>)
 8001220:	4a2b      	ldr	r2, [pc, #172]	@ (80012d0 <MX_ADC2_Init+0xc4>)
 8001222:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001224:	4b29      	ldr	r3, [pc, #164]	@ (80012cc <MX_ADC2_Init+0xc0>)
 8001226:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800122a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800122c:	4b27      	ldr	r3, [pc, #156]	@ (80012cc <MX_ADC2_Init+0xc0>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001232:	4b26      	ldr	r3, [pc, #152]	@ (80012cc <MX_ADC2_Init+0xc0>)
 8001234:	2200      	movs	r2, #0
 8001236:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001238:	4b24      	ldr	r3, [pc, #144]	@ (80012cc <MX_ADC2_Init+0xc0>)
 800123a:	2200      	movs	r2, #0
 800123c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800123e:	4b23      	ldr	r3, [pc, #140]	@ (80012cc <MX_ADC2_Init+0xc0>)
 8001240:	2200      	movs	r2, #0
 8001242:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001244:	4b21      	ldr	r3, [pc, #132]	@ (80012cc <MX_ADC2_Init+0xc0>)
 8001246:	2204      	movs	r2, #4
 8001248:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800124a:	4b20      	ldr	r3, [pc, #128]	@ (80012cc <MX_ADC2_Init+0xc0>)
 800124c:	2200      	movs	r2, #0
 800124e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001250:	4b1e      	ldr	r3, [pc, #120]	@ (80012cc <MX_ADC2_Init+0xc0>)
 8001252:	2200      	movs	r2, #0
 8001254:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001256:	4b1d      	ldr	r3, [pc, #116]	@ (80012cc <MX_ADC2_Init+0xc0>)
 8001258:	2201      	movs	r2, #1
 800125a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800125c:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <MX_ADC2_Init+0xc0>)
 800125e:	2200      	movs	r2, #0
 8001260:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001264:	4b19      	ldr	r3, [pc, #100]	@ (80012cc <MX_ADC2_Init+0xc0>)
 8001266:	2200      	movs	r2, #0
 8001268:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800126a:	4b18      	ldr	r3, [pc, #96]	@ (80012cc <MX_ADC2_Init+0xc0>)
 800126c:	2200      	movs	r2, #0
 800126e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001270:	4b16      	ldr	r3, [pc, #88]	@ (80012cc <MX_ADC2_Init+0xc0>)
 8001272:	2200      	movs	r2, #0
 8001274:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001278:	4b14      	ldr	r3, [pc, #80]	@ (80012cc <MX_ADC2_Init+0xc0>)
 800127a:	2200      	movs	r2, #0
 800127c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800127e:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <MX_ADC2_Init+0xc0>)
 8001280:	2200      	movs	r2, #0
 8001282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001286:	4811      	ldr	r0, [pc, #68]	@ (80012cc <MX_ADC2_Init+0xc0>)
 8001288:	f002 f816 	bl	80032b8 <HAL_ADC_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8001292:	f000 fc4f 	bl	8001b34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001296:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <MX_ADC2_Init+0xc8>)
 8001298:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800129a:	2306      	movs	r3, #6
 800129c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800129e:	2300      	movs	r3, #0
 80012a0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012a2:	237f      	movs	r3, #127	@ 0x7f
 80012a4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012a6:	2304      	movs	r3, #4
 80012a8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80012ae:	463b      	mov	r3, r7
 80012b0:	4619      	mov	r1, r3
 80012b2:	4806      	ldr	r0, [pc, #24]	@ (80012cc <MX_ADC2_Init+0xc0>)
 80012b4:	f002 fd0e 	bl	8003cd4 <HAL_ADC_ConfigChannel>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80012be:	f000 fc39 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80012c2:	bf00      	nop
 80012c4:	3720      	adds	r7, #32
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	2000027c 	.word	0x2000027c
 80012d0:	50000100 	.word	0x50000100
 80012d4:	19200040 	.word	0x19200040

080012d8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b0a4      	sub	sp, #144	@ 0x90
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012f4:	2254      	movs	r2, #84	@ 0x54
 80012f6:	2100      	movs	r1, #0
 80012f8:	4618      	mov	r0, r3
 80012fa:	f00a f9bc 	bl	800b676 <memset>
  if(adcHandle->Instance==ADC1)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001306:	f040 80a8 	bne.w	800145a <HAL_ADC_MspInit+0x182>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800130a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800130e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001310:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001314:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001316:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800131a:	4618      	mov	r0, r3
 800131c:	f005 f890 	bl	8006440 <HAL_RCCEx_PeriphCLKConfig>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8001326:	f000 fc05 	bl	8001b34 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800132a:	4b81      	ldr	r3, [pc, #516]	@ (8001530 <HAL_ADC_MspInit+0x258>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	3301      	adds	r3, #1
 8001330:	4a7f      	ldr	r2, [pc, #508]	@ (8001530 <HAL_ADC_MspInit+0x258>)
 8001332:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001334:	4b7e      	ldr	r3, [pc, #504]	@ (8001530 <HAL_ADC_MspInit+0x258>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d10b      	bne.n	8001354 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800133c:	4b7d      	ldr	r3, [pc, #500]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 800133e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001340:	4a7c      	ldr	r2, [pc, #496]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 8001342:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001346:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001348:	4b7a      	ldr	r3, [pc, #488]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 800134a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001350:	627b      	str	r3, [r7, #36]	@ 0x24
 8001352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001354:	4b77      	ldr	r3, [pc, #476]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 8001356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001358:	4a76      	ldr	r2, [pc, #472]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 800135a:	f043 0304 	orr.w	r3, r3, #4
 800135e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001360:	4b74      	ldr	r3, [pc, #464]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 8001362:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001364:	f003 0304 	and.w	r3, r3, #4
 8001368:	623b      	str	r3, [r7, #32]
 800136a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800136c:	4b71      	ldr	r3, [pc, #452]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 800136e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001370:	4a70      	ldr	r2, [pc, #448]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 8001372:	f043 0301 	orr.w	r3, r3, #1
 8001376:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001378:	4b6e      	ldr	r3, [pc, #440]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 800137a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137c:	f003 0301 	and.w	r3, r3, #1
 8001380:	61fb      	str	r3, [r7, #28]
 8001382:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001384:	4b6b      	ldr	r3, [pc, #428]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 8001386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001388:	4a6a      	ldr	r2, [pc, #424]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 800138a:	f043 0302 	orr.w	r3, r3, #2
 800138e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001390:	4b68      	ldr	r3, [pc, #416]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 8001392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001394:	f003 0302 	and.w	r3, r3, #2
 8001398:	61bb      	str	r3, [r7, #24]
 800139a:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800139c:	2304      	movs	r3, #4
 800139e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013a0:	2303      	movs	r3, #3
 80013a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 80013ac:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80013b0:	4619      	mov	r1, r3
 80013b2:	4861      	ldr	r0, [pc, #388]	@ (8001538 <HAL_ADC_MspInit+0x260>)
 80013b4:	f004 f858 	bl	8005468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80013b8:	2302      	movs	r3, #2
 80013ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013bc:	2303      	movs	r3, #3
 80013be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80013c8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80013cc:	4619      	mov	r1, r3
 80013ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013d2:	f004 f849 	bl	8005468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80013d6:	2303      	movs	r3, #3
 80013d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013da:	2303      	movs	r3, #3
 80013dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80013ea:	4619      	mov	r1, r3
 80013ec:	4853      	ldr	r0, [pc, #332]	@ (800153c <HAL_ADC_MspInit+0x264>)
 80013ee:	f004 f83b 	bl	8005468 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80013f2:	4b53      	ldr	r3, [pc, #332]	@ (8001540 <HAL_ADC_MspInit+0x268>)
 80013f4:	4a53      	ldr	r2, [pc, #332]	@ (8001544 <HAL_ADC_MspInit+0x26c>)
 80013f6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80013f8:	4b51      	ldr	r3, [pc, #324]	@ (8001540 <HAL_ADC_MspInit+0x268>)
 80013fa:	2205      	movs	r2, #5
 80013fc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013fe:	4b50      	ldr	r3, [pc, #320]	@ (8001540 <HAL_ADC_MspInit+0x268>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001404:	4b4e      	ldr	r3, [pc, #312]	@ (8001540 <HAL_ADC_MspInit+0x268>)
 8001406:	2200      	movs	r2, #0
 8001408:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800140a:	4b4d      	ldr	r3, [pc, #308]	@ (8001540 <HAL_ADC_MspInit+0x268>)
 800140c:	2280      	movs	r2, #128	@ 0x80
 800140e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001410:	4b4b      	ldr	r3, [pc, #300]	@ (8001540 <HAL_ADC_MspInit+0x268>)
 8001412:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001416:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001418:	4b49      	ldr	r3, [pc, #292]	@ (8001540 <HAL_ADC_MspInit+0x268>)
 800141a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800141e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001420:	4b47      	ldr	r3, [pc, #284]	@ (8001540 <HAL_ADC_MspInit+0x268>)
 8001422:	2220      	movs	r2, #32
 8001424:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001426:	4b46      	ldr	r3, [pc, #280]	@ (8001540 <HAL_ADC_MspInit+0x268>)
 8001428:	2200      	movs	r2, #0
 800142a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800142c:	4844      	ldr	r0, [pc, #272]	@ (8001540 <HAL_ADC_MspInit+0x268>)
 800142e:	f003 fce9 	bl	8004e04 <HAL_DMA_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <HAL_ADC_MspInit+0x164>
    {
      Error_Handler();
 8001438:	f000 fb7c 	bl	8001b34 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4a40      	ldr	r2, [pc, #256]	@ (8001540 <HAL_ADC_MspInit+0x268>)
 8001440:	655a      	str	r2, [r3, #84]	@ 0x54
 8001442:	4a3f      	ldr	r2, [pc, #252]	@ (8001540 <HAL_ADC_MspInit+0x268>)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001448:	2200      	movs	r2, #0
 800144a:	2100      	movs	r1, #0
 800144c:	2012      	movs	r0, #18
 800144e:	f003 fcb1 	bl	8004db4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001452:	2012      	movs	r0, #18
 8001454:	f003 fcc8 	bl	8004de8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001458:	e066      	b.n	8001528 <HAL_ADC_MspInit+0x250>
  else if(adcHandle->Instance==ADC2)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a3a      	ldr	r2, [pc, #232]	@ (8001548 <HAL_ADC_MspInit+0x270>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d161      	bne.n	8001528 <HAL_ADC_MspInit+0x250>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001464:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001468:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800146a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800146e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001470:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001474:	4618      	mov	r0, r3
 8001476:	f004 ffe3 	bl	8006440 <HAL_RCCEx_PeriphCLKConfig>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <HAL_ADC_MspInit+0x1ac>
      Error_Handler();
 8001480:	f000 fb58 	bl	8001b34 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001484:	4b2a      	ldr	r3, [pc, #168]	@ (8001530 <HAL_ADC_MspInit+0x258>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	3301      	adds	r3, #1
 800148a:	4a29      	ldr	r2, [pc, #164]	@ (8001530 <HAL_ADC_MspInit+0x258>)
 800148c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800148e:	4b28      	ldr	r3, [pc, #160]	@ (8001530 <HAL_ADC_MspInit+0x258>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d10b      	bne.n	80014ae <HAL_ADC_MspInit+0x1d6>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001496:	4b27      	ldr	r3, [pc, #156]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 8001498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149a:	4a26      	ldr	r2, [pc, #152]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 800149c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014a2:	4b24      	ldr	r3, [pc, #144]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 80014a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014aa:	617b      	str	r3, [r7, #20]
 80014ac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ae:	4b21      	ldr	r3, [pc, #132]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 80014b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b2:	4a20      	ldr	r2, [pc, #128]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 80014b4:	f043 0304 	orr.w	r3, r3, #4
 80014b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 80014bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014be:	f003 0304 	and.w	r3, r3, #4
 80014c2:	613b      	str	r3, [r7, #16]
 80014c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 80014c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ca:	4a1a      	ldr	r2, [pc, #104]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014d2:	4b18      	ldr	r3, [pc, #96]	@ (8001534 <HAL_ADC_MspInit+0x25c>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 80014de:	230b      	movs	r3, #11
 80014e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014e2:	2303      	movs	r3, #3
 80014e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ee:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80014f2:	4619      	mov	r1, r3
 80014f4:	4810      	ldr	r0, [pc, #64]	@ (8001538 <HAL_ADC_MspInit+0x260>)
 80014f6:	f003 ffb7 	bl	8005468 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 80014fa:	2301      	movs	r3, #1
 80014fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014fe:	2303      	movs	r3, #3
 8001500:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	2300      	movs	r3, #0
 8001506:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 800150a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800150e:	4619      	mov	r1, r3
 8001510:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001514:	f003 ffa8 	bl	8005468 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001518:	2200      	movs	r2, #0
 800151a:	2100      	movs	r1, #0
 800151c:	2012      	movs	r0, #18
 800151e:	f003 fc49 	bl	8004db4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001522:	2012      	movs	r0, #18
 8001524:	f003 fc60 	bl	8004de8 <HAL_NVIC_EnableIRQ>
}
 8001528:	bf00      	nop
 800152a:	3790      	adds	r7, #144	@ 0x90
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20000348 	.word	0x20000348
 8001534:	40021000 	.word	0x40021000
 8001538:	48000800 	.word	0x48000800
 800153c:	48000400 	.word	0x48000400
 8001540:	200002e8 	.word	0x200002e8
 8001544:	40020008 	.word	0x40020008
 8001548:	50000100 	.word	0x50000100

0800154c <init_device>:
static int sh_start(h_shell_t* h_shell, int argc, char** argv);
static int sh_stop(h_shell_t* h_shell, int argc, char** argv);
static int sh_get_current(h_shell_t* h_shell, int argc, char** argv);


void init_device(void){
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
	// Initialisation user interface
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 8001550:	4b17      	ldr	r3, [pc, #92]	@ (80015b0 <init_device+0x64>)
 8001552:	4a18      	ldr	r2, [pc, #96]	@ (80015b4 <init_device+0x68>)
 8001554:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 8001558:	4b15      	ldr	r3, [pc, #84]	@ (80015b0 <init_device+0x64>)
 800155a:	4a17      	ldr	r2, [pc, #92]	@ (80015b8 <init_device+0x6c>)
 800155c:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 8001560:	4813      	ldr	r0, [pc, #76]	@ (80015b0 <init_device+0x64>)
 8001562:	f001 fa6f 	bl	8002a44 <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8001566:	2201      	movs	r2, #1
 8001568:	4914      	ldr	r1, [pc, #80]	@ (80015bc <init_device+0x70>)
 800156a:	4815      	ldr	r0, [pc, #84]	@ (80015c0 <init_device+0x74>)
 800156c:	f007 f9fe 	bl	800896c <HAL_UART_Receive_IT>

	//on ajoute la fonction SET_CCR
	shell_add(&hshell1, "SETCCR", sh_set_ccr, "Set PWM CCR value. Usage: SETCCR <val>");
 8001570:	4b14      	ldr	r3, [pc, #80]	@ (80015c4 <init_device+0x78>)
 8001572:	4a15      	ldr	r2, [pc, #84]	@ (80015c8 <init_device+0x7c>)
 8001574:	4915      	ldr	r1, [pc, #84]	@ (80015cc <init_device+0x80>)
 8001576:	480e      	ldr	r0, [pc, #56]	@ (80015b0 <init_device+0x64>)
 8001578:	f001 faa6 	bl	8002ac8 <shell_add>
	shell_add(&hshell1, "START", sh_start, "Start PWM a 50%");
 800157c:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <init_device+0x84>)
 800157e:	4a15      	ldr	r2, [pc, #84]	@ (80015d4 <init_device+0x88>)
 8001580:	4915      	ldr	r1, [pc, #84]	@ (80015d8 <init_device+0x8c>)
 8001582:	480b      	ldr	r0, [pc, #44]	@ (80015b0 <init_device+0x64>)
 8001584:	f001 faa0 	bl	8002ac8 <shell_add>
	shell_add(&hshell1, "STOP", sh_stop, "Desactive PWM");
 8001588:	4b14      	ldr	r3, [pc, #80]	@ (80015dc <init_device+0x90>)
 800158a:	4a15      	ldr	r2, [pc, #84]	@ (80015e0 <init_device+0x94>)
 800158c:	4915      	ldr	r1, [pc, #84]	@ (80015e4 <init_device+0x98>)
 800158e:	4808      	ldr	r0, [pc, #32]	@ (80015b0 <init_device+0x64>)
 8001590:	f001 fa9a 	bl	8002ac8 <shell_add>
	shell_add(&hshell1, "IMES", sh_get_current, "Affiche le courant mesur en Ampres");
 8001594:	4b14      	ldr	r3, [pc, #80]	@ (80015e8 <init_device+0x9c>)
 8001596:	4a15      	ldr	r2, [pc, #84]	@ (80015ec <init_device+0xa0>)
 8001598:	4915      	ldr	r1, [pc, #84]	@ (80015f0 <init_device+0xa4>)
 800159a:	4805      	ldr	r0, [pc, #20]	@ (80015b0 <init_device+0x64>)
 800159c:	f001 fa94 	bl	8002ac8 <shell_add>

	// LED
	led_init();
 80015a0:	f001 f8a0 	bl	80026e4 <led_init>

	// Initialisation motor control
	// MOTOR
	motor_init();
 80015a4:	f001 f856 	bl	8002654 <motor_init>
	//

	//
	// Initialisation data acquistion
	// ANALOG INPUT
	input_analog_init();
 80015a8:	f7ff fccc 	bl	8000f44 <input_analog_init>
	// ENCODER INPUT
	//	input_encoder_init();
}
 80015ac:	bf00      	nop
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	200005ac 	.word	0x200005ac
 80015b4:	080015f5 	.word	0x080015f5
 80015b8:	08001621 	.word	0x08001621
 80015bc:	2000034c 	.word	0x2000034c
 80015c0:	20000484 	.word	0x20000484
 80015c4:	0800d828 	.word	0x0800d828
 80015c8:	08001695 	.word	0x08001695
 80015cc:	0800d850 	.word	0x0800d850
 80015d0:	0800d858 	.word	0x0800d858
 80015d4:	0800177d 	.word	0x0800177d
 80015d8:	0800d868 	.word	0x0800d868
 80015dc:	0800d870 	.word	0x0800d870
 80015e0:	080017f5 	.word	0x080017f5
 80015e4:	0800d880 	.word	0x0800d880
 80015e8:	0800d888 	.word	0x0800d888
 80015ec:	08001859 	.word	0x08001859
 80015f0:	0800d8b0 	.word	0x0800d8b0

080015f4 <shell_uart2_transmit>:

uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	460b      	mov	r3, r1
 80015fe:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 8001600:	887a      	ldrh	r2, [r7, #2]
 8001602:	f04f 33ff 	mov.w	r3, #4294967295
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	4804      	ldr	r0, [pc, #16]	@ (800161c <shell_uart2_transmit+0x28>)
 800160a:	f007 f920 	bl	800884e <HAL_UART_Transmit>
	return size;
 800160e:	887b      	ldrh	r3, [r7, #2]
 8001610:	b2db      	uxtb	r3, r3
}
 8001612:	4618      	mov	r0, r3
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000484 	.word	0x20000484

08001620 <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	460b      	mov	r3, r1
 800162a:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 800162c:	4b05      	ldr	r3, [pc, #20]	@ (8001644 <shell_uart2_receive+0x24>)
 800162e:	781a      	ldrb	r2, [r3, #0]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	701a      	strb	r2, [r3, #0]
	return 1;
 8001634:	2301      	movs	r3, #1
}
 8001636:	4618      	mov	r0, r3
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	2000034c 	.word	0x2000034c

08001648 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a07      	ldr	r2, [pc, #28]	@ (8001674 <HAL_UART_RxCpltCallback+0x2c>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d107      	bne.n	800166a <HAL_UART_RxCpltCallback+0x22>
		//		HAL_UART_Transmit(&huart2, (uint8_t *)&shell_uart2_received_char, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 800165a:	2201      	movs	r2, #1
 800165c:	4906      	ldr	r1, [pc, #24]	@ (8001678 <HAL_UART_RxCpltCallback+0x30>)
 800165e:	4807      	ldr	r0, [pc, #28]	@ (800167c <HAL_UART_RxCpltCallback+0x34>)
 8001660:	f007 f984 	bl	800896c <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 8001664:	4806      	ldr	r0, [pc, #24]	@ (8001680 <HAL_UART_RxCpltCallback+0x38>)
 8001666:	f001 fadd 	bl	8002c24 <shell_run>
	}
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40004400 	.word	0x40004400
 8001678:	2000034c 	.word	0x2000034c
 800167c:	20000484 	.word	0x20000484
 8001680:	200005ac 	.word	0x200005ac

08001684 <loop>:

void loop(){
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0

}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
	...

08001694 <sh_set_ccr>:
static int sh_set_ccr(h_shell_t* h_shell, int argc, char** argv)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b08c      	sub	sp, #48	@ 0x30
 8001698:	af02      	add	r7, sp, #8
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
	// 1. Vrification de l'argument
	if (argc < 2) {
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	dc15      	bgt.n	80016d2 <sh_set_ccr+0x3e>
		int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Erreur: Argument manquant. Usage: SETCCR <0-100>\r\n");
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80016ac:	4a2f      	ldr	r2, [pc, #188]	@ (800176c <sh_set_ccr+0xd8>)
 80016ae:	2140      	movs	r1, #64	@ 0x40
 80016b0:	4618      	mov	r0, r3
 80016b2:	f009 ff67 	bl	800b584 <sniprintf>
 80016b6:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80016c4:	6979      	ldr	r1, [r7, #20]
 80016c6:	b289      	uxth	r1, r1
 80016c8:	4610      	mov	r0, r2
 80016ca:	4798      	blx	r3
		return -1;
 80016cc:	f04f 33ff 	mov.w	r3, #4294967295
 80016d0:	e048      	b.n	8001764 <sh_set_ccr+0xd0>
	}

	int user_percent = atoi(argv[1]);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	3304      	adds	r3, #4
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4618      	mov	r0, r3
 80016da:	f009 f9b3 	bl	800aa44 <atoi>
 80016de:	6278      	str	r0, [r7, #36]	@ 0x24

	if (user_percent < 0 || user_percent > 100) {
 80016e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	db02      	blt.n	80016ec <sh_set_ccr+0x58>
 80016e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e8:	2b64      	cmp	r3, #100	@ 0x64
 80016ea:	dd15      	ble.n	8001718 <sh_set_ccr+0x84>
		int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Erreur: Valeur %d invalide. Entrez une valeur entre 0 et 100.\r\n", user_percent);
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80016f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f4:	4a1e      	ldr	r2, [pc, #120]	@ (8001770 <sh_set_ccr+0xdc>)
 80016f6:	2140      	movs	r1, #64	@ 0x40
 80016f8:	f009 ff44 	bl	800b584 <sniprintf>
 80016fc:	61b8      	str	r0, [r7, #24]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001704:	68fa      	ldr	r2, [r7, #12]
 8001706:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800170a:	69b9      	ldr	r1, [r7, #24]
 800170c:	b289      	uxth	r1, r1
 800170e:	4610      	mov	r0, r2
 8001710:	4798      	blx	r3
		return -1; // Code erreur
 8001712:	f04f 33ff 	mov.w	r3, #4294967295
 8001716:	e025      	b.n	8001764 <sh_set_ccr+0xd0>
	}

	uint16_t ccr_register_value = (uint16_t)( ((uint32_t)user_percent * MOTOR_CCR_MAX) / 100 );
 8001718:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800171a:	4613      	mov	r3, r2
 800171c:	029b      	lsls	r3, r3, #10
 800171e:	1a9b      	subs	r3, r3, r2
 8001720:	4a14      	ldr	r2, [pc, #80]	@ (8001774 <sh_set_ccr+0xe0>)
 8001722:	fba2 2303 	umull	r2, r3, r2, r3
 8001726:	095b      	lsrs	r3, r3, #5
 8001728:	847b      	strh	r3, [r7, #34]	@ 0x22

	Motor_SetDutyCycle(ccr_register_value);
 800172a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800172c:	4618      	mov	r0, r3
 800172e:	f000 ffb9 	bl	80026a4 <Motor_SetDutyCycle>

	int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "OK: Vitesse reglee a %d%% (Reg: %d/%d)\r\n", user_percent, ccr_register_value, MOTOR_CCR_MAX);
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001738:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800173a:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800173e:	9201      	str	r2, [sp, #4]
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001744:	4a0c      	ldr	r2, [pc, #48]	@ (8001778 <sh_set_ccr+0xe4>)
 8001746:	2140      	movs	r1, #64	@ 0x40
 8001748:	f009 ff1c 	bl	800b584 <sniprintf>
 800174c:	61f8      	str	r0, [r7, #28]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001754:	68fa      	ldr	r2, [r7, #12]
 8001756:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800175a:	69f9      	ldr	r1, [r7, #28]
 800175c:	b289      	uxth	r1, r1
 800175e:	4610      	mov	r0, r2
 8001760:	4798      	blx	r3

	return 0;
 8001762:	2300      	movs	r3, #0
}
 8001764:	4618      	mov	r0, r3
 8001766:	3728      	adds	r7, #40	@ 0x28
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	0800d8b8 	.word	0x0800d8b8
 8001770:	0800d8ec 	.word	0x0800d8ec
 8001774:	51eb851f 	.word	0x51eb851f
 8001778:	0800d92c 	.word	0x0800d92c

0800177c <sh_start>:
static int sh_start(h_shell_t* h_shell, int argc, char** argv)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b088      	sub	sp, #32
 8001780:	af02      	add	r7, sp, #8
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	60b9      	str	r1, [r7, #8]
 8001786:	607a      	str	r2, [r7, #4]
	// Calculer 50%
	uint16_t ccr_register_value = (uint16_t)( ((uint32_t)50 * MOTOR_CCR_MAX) / 100 );
 8001788:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800178c:	82fb      	strh	r3, [r7, #22]

	Motor_SetDutyCycle(ccr_register_value);
 800178e:	8afb      	ldrh	r3, [r7, #22]
 8001790:	4618      	mov	r0, r3
 8001792:	f000 ff87 	bl	80026a4 <Motor_SetDutyCycle>

	// Activer les PWM
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001796:	2100      	movs	r1, #0
 8001798:	4814      	ldr	r0, [pc, #80]	@ (80017ec <sh_start+0x70>)
 800179a:	f005 fa41 	bl	8006c20 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800179e:	2104      	movs	r1, #4
 80017a0:	4812      	ldr	r0, [pc, #72]	@ (80017ec <sh_start+0x70>)
 80017a2:	f005 fa3d 	bl	8006c20 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80017a6:	2100      	movs	r1, #0
 80017a8:	4810      	ldr	r0, [pc, #64]	@ (80017ec <sh_start+0x70>)
 80017aa:	f006 fd4b 	bl	8008244 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80017ae:	2104      	movs	r1, #4
 80017b0:	480e      	ldr	r0, [pc, #56]	@ (80017ec <sh_start+0x70>)
 80017b2:	f006 fd47 	bl	8008244 <HAL_TIMEx_PWMN_Start>

	int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "OK: START (50%%) (Reg: %d/%d)\r\n", ccr_register_value, MOTOR_CCR_MAX);
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80017bc:	8afb      	ldrh	r3, [r7, #22]
 80017be:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80017c2:	9200      	str	r2, [sp, #0]
 80017c4:	4a0a      	ldr	r2, [pc, #40]	@ (80017f0 <sh_start+0x74>)
 80017c6:	2140      	movs	r1, #64	@ 0x40
 80017c8:	f009 fedc 	bl	800b584 <sniprintf>
 80017cc:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80017d4:	68fa      	ldr	r2, [r7, #12]
 80017d6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80017da:	6939      	ldr	r1, [r7, #16]
 80017dc:	b289      	uxth	r1, r1
 80017de:	4610      	mov	r0, r2
 80017e0:	4798      	blx	r3

	return 0;
 80017e2:	2300      	movs	r3, #0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	200003a0 	.word	0x200003a0
 80017f0:	0800d958 	.word	0x0800d958

080017f4 <sh_stop>:

static int sh_stop(h_shell_t* h_shell, int argc, char** argv)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
	// Utilisez _Stop et non _Disable
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001800:	2100      	movs	r1, #0
 8001802:	4813      	ldr	r0, [pc, #76]	@ (8001850 <sh_stop+0x5c>)
 8001804:	f005 fb1e 	bl	8006e44 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8001808:	2104      	movs	r1, #4
 800180a:	4811      	ldr	r0, [pc, #68]	@ (8001850 <sh_stop+0x5c>)
 800180c:	f005 fb1a 	bl	8006e44 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8001810:	2100      	movs	r1, #0
 8001812:	480f      	ldr	r0, [pc, #60]	@ (8001850 <sh_stop+0x5c>)
 8001814:	f006 fdd8 	bl	80083c8 <HAL_TIMEx_PWMN_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8001818:	2104      	movs	r1, #4
 800181a:	480d      	ldr	r0, [pc, #52]	@ (8001850 <sh_stop+0x5c>)
 800181c:	f006 fdd4 	bl	80083c8 <HAL_TIMEx_PWMN_Stop>

	int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "OK: STOP PWM generation\r\n");
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001826:	4a0b      	ldr	r2, [pc, #44]	@ (8001854 <sh_stop+0x60>)
 8001828:	2140      	movs	r1, #64	@ 0x40
 800182a:	4618      	mov	r0, r3
 800182c:	f009 feaa 	bl	800b584 <sniprintf>
 8001830:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001838:	68fa      	ldr	r2, [r7, #12]
 800183a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800183e:	6979      	ldr	r1, [r7, #20]
 8001840:	b289      	uxth	r1, r1
 8001842:	4610      	mov	r0, r2
 8001844:	4798      	blx	r3

	return 0;
 8001846:	2300      	movs	r3, #0
}
 8001848:	4618      	mov	r0, r3
 800184a:	3718      	adds	r7, #24
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	200003a0 	.word	0x200003a0
 8001854:	0800d978 	.word	0x0800d978

08001858 <sh_get_current>:
static int sh_get_current(h_shell_t* h_shell, int argc, char** argv)
{
 8001858:	b590      	push	{r4, r7, lr}
 800185a:	b089      	sub	sp, #36	@ 0x24
 800185c:	af02      	add	r7, sp, #8
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]

    int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Courant = %.2f A\r\n", I_mes);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f503 7441 	add.w	r4, r3, #772	@ 0x304
 800186a:	4b0f      	ldr	r3, [pc, #60]	@ (80018a8 <sh_get_current+0x50>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4618      	mov	r0, r3
 8001870:	f7fe fea2 	bl	80005b8 <__aeabi_f2d>
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	e9cd 2300 	strd	r2, r3, [sp]
 800187c:	4a0b      	ldr	r2, [pc, #44]	@ (80018ac <sh_get_current+0x54>)
 800187e:	2140      	movs	r1, #64	@ 0x40
 8001880:	4620      	mov	r0, r4
 8001882:	f009 fe7f 	bl	800b584 <sniprintf>
 8001886:	6178      	str	r0, [r7, #20]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001894:	6979      	ldr	r1, [r7, #20]
 8001896:	b289      	uxth	r1, r1
 8001898:	4610      	mov	r0, r2
 800189a:	4798      	blx	r3

    return 0;
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	371c      	adds	r7, #28
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd90      	pop	{r4, r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000204 	.word	0x20000204
 80018ac:	0800d994 	.word	0x0800d994

080018b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80018b6:	4b12      	ldr	r3, [pc, #72]	@ (8001900 <MX_DMA_Init+0x50>)
 80018b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018ba:	4a11      	ldr	r2, [pc, #68]	@ (8001900 <MX_DMA_Init+0x50>)
 80018bc:	f043 0304 	orr.w	r3, r3, #4
 80018c0:	6493      	str	r3, [r2, #72]	@ 0x48
 80018c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001900 <MX_DMA_Init+0x50>)
 80018c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018c6:	f003 0304 	and.w	r3, r3, #4
 80018ca:	607b      	str	r3, [r7, #4]
 80018cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001900 <MX_DMA_Init+0x50>)
 80018d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001900 <MX_DMA_Init+0x50>)
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	6493      	str	r3, [r2, #72]	@ 0x48
 80018da:	4b09      	ldr	r3, [pc, #36]	@ (8001900 <MX_DMA_Init+0x50>)
 80018dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	603b      	str	r3, [r7, #0]
 80018e4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80018e6:	2200      	movs	r2, #0
 80018e8:	2100      	movs	r1, #0
 80018ea:	200b      	movs	r0, #11
 80018ec:	f003 fa62 	bl	8004db4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80018f0:	200b      	movs	r0, #11
 80018f2:	f003 fa79 	bl	8004de8 <HAL_NVIC_EnableIRQ>

}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40021000 	.word	0x40021000

08001904 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	@ 0x28
 8001908:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190a:	f107 0314 	add.w	r3, r7, #20
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	605a      	str	r2, [r3, #4]
 8001914:	609a      	str	r2, [r3, #8]
 8001916:	60da      	str	r2, [r3, #12]
 8001918:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800191a:	4b3f      	ldr	r3, [pc, #252]	@ (8001a18 <MX_GPIO_Init+0x114>)
 800191c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800191e:	4a3e      	ldr	r2, [pc, #248]	@ (8001a18 <MX_GPIO_Init+0x114>)
 8001920:	f043 0304 	orr.w	r3, r3, #4
 8001924:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001926:	4b3c      	ldr	r3, [pc, #240]	@ (8001a18 <MX_GPIO_Init+0x114>)
 8001928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800192a:	f003 0304 	and.w	r3, r3, #4
 800192e:	613b      	str	r3, [r7, #16]
 8001930:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001932:	4b39      	ldr	r3, [pc, #228]	@ (8001a18 <MX_GPIO_Init+0x114>)
 8001934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001936:	4a38      	ldr	r2, [pc, #224]	@ (8001a18 <MX_GPIO_Init+0x114>)
 8001938:	f043 0320 	orr.w	r3, r3, #32
 800193c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800193e:	4b36      	ldr	r3, [pc, #216]	@ (8001a18 <MX_GPIO_Init+0x114>)
 8001940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001942:	f003 0320 	and.w	r3, r3, #32
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800194a:	4b33      	ldr	r3, [pc, #204]	@ (8001a18 <MX_GPIO_Init+0x114>)
 800194c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194e:	4a32      	ldr	r2, [pc, #200]	@ (8001a18 <MX_GPIO_Init+0x114>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001956:	4b30      	ldr	r3, [pc, #192]	@ (8001a18 <MX_GPIO_Init+0x114>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001962:	4b2d      	ldr	r3, [pc, #180]	@ (8001a18 <MX_GPIO_Init+0x114>)
 8001964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001966:	4a2c      	ldr	r2, [pc, #176]	@ (8001a18 <MX_GPIO_Init+0x114>)
 8001968:	f043 0302 	orr.w	r3, r3, #2
 800196c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800196e:	4b2a      	ldr	r3, [pc, #168]	@ (8001a18 <MX_GPIO_Init+0x114>)
 8001970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800197a:	4b27      	ldr	r3, [pc, #156]	@ (8001a18 <MX_GPIO_Init+0x114>)
 800197c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800197e:	4a26      	ldr	r2, [pc, #152]	@ (8001a18 <MX_GPIO_Init+0x114>)
 8001980:	f043 0308 	orr.w	r3, r3, #8
 8001984:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001986:	4b24      	ldr	r3, [pc, #144]	@ (8001a18 <MX_GPIO_Init+0x114>)
 8001988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800198a:	f003 0308 	and.w	r3, r3, #8
 800198e:	603b      	str	r3, [r7, #0]
 8001990:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8001992:	2200      	movs	r2, #0
 8001994:	2120      	movs	r1, #32
 8001996:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800199a:	f003 fee7 	bl	800576c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 800199e:	2200      	movs	r2, #0
 80019a0:	2104      	movs	r1, #4
 80019a2:	481e      	ldr	r0, [pc, #120]	@ (8001a1c <MX_GPIO_Init+0x118>)
 80019a4:	f003 fee2 	bl	800576c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 80019a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019ae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80019b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	4619      	mov	r1, r3
 80019be:	4818      	ldr	r0, [pc, #96]	@ (8001a20 <MX_GPIO_Init+0x11c>)
 80019c0:	f003 fd52 	bl	8005468 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 80019c4:	2320      	movs	r3, #32
 80019c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c8:	2301      	movs	r3, #1
 80019ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019cc:	2300      	movs	r3, #0
 80019ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d0:	2300      	movs	r3, #0
 80019d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 80019d4:	f107 0314 	add.w	r3, r7, #20
 80019d8:	4619      	mov	r1, r3
 80019da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019de:	f003 fd43 	bl	8005468 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 80019e2:	2304      	movs	r3, #4
 80019e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e6:	2301      	movs	r3, #1
 80019e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ee:	2300      	movs	r3, #0
 80019f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 80019f2:	f107 0314 	add.w	r3, r7, #20
 80019f6:	4619      	mov	r1, r3
 80019f8:	4808      	ldr	r0, [pc, #32]	@ (8001a1c <MX_GPIO_Init+0x118>)
 80019fa:	f003 fd35 	bl	8005468 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80019fe:	2200      	movs	r2, #0
 8001a00:	2100      	movs	r1, #0
 8001a02:	2028      	movs	r0, #40	@ 0x28
 8001a04:	f003 f9d6 	bl	8004db4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a08:	2028      	movs	r0, #40	@ 0x28
 8001a0a:	f003 f9ed 	bl	8004de8 <HAL_NVIC_EnableIRQ>

}
 8001a0e:	bf00      	nop
 8001a10:	3728      	adds	r7, #40	@ 0x28
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	48000c00 	.word	0x48000c00
 8001a20:	48000800 	.word	0x48000800

08001a24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a28:	f001 f9a9 	bl	8002d7e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a2c:	f000 f817 	bl	8001a5e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a30:	f7ff ff68 	bl	8001904 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a34:	f7ff ff3c 	bl	80018b0 <MX_DMA_Init>
  MX_ADC2_Init();
 8001a38:	f7ff fbe8 	bl	800120c <MX_ADC2_Init>
  MX_ADC1_Init();
 8001a3c:	f7ff fafa 	bl	8001034 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001a40:	f000 fa4a 	bl	8001ed8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001a44:	f000 fb10 	bl	8002068 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001a48:	f000 fccc 	bl	80023e4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001a4c:	f000 fd16 	bl	800247c <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8001a50:	f000 fb56 	bl	8002100 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
	init_device();
 8001a54:	f7ff fd7a 	bl	800154c <init_device>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		loop();
 8001a58:	f7ff fe14 	bl	8001684 <loop>
 8001a5c:	e7fc      	b.n	8001a58 <main+0x34>

08001a5e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b094      	sub	sp, #80	@ 0x50
 8001a62:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a64:	f107 0318 	add.w	r3, r7, #24
 8001a68:	2238      	movs	r2, #56	@ 0x38
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f009 fe02 	bl	800b676 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a72:	1d3b      	adds	r3, r7, #4
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001a80:	2000      	movs	r0, #0
 8001a82:	f003 fec9 	bl	8005818 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a86:	2301      	movs	r3, #1
 8001a88:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a8a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a8e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a90:	2302      	movs	r3, #2
 8001a92:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a94:	2303      	movs	r3, #3
 8001a96:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001a98:	2306      	movs	r3, #6
 8001a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001a9c:	2355      	movs	r3, #85	@ 0x55
 8001a9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aac:	f107 0318 	add.w	r3, r7, #24
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f003 ff65 	bl	8005980 <HAL_RCC_OscConfig>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001abc:	f000 f83a 	bl	8001b34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ac0:	230f      	movs	r3, #15
 8001ac2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001acc:	2300      	movs	r3, #0
 8001ace:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001ad4:	1d3b      	adds	r3, r7, #4
 8001ad6:	2104      	movs	r1, #4
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f004 fa63 	bl	8005fa4 <HAL_RCC_ClockConfig>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001ae4:	f000 f826 	bl	8001b34 <Error_Handler>
  }
}
 8001ae8:	bf00      	nop
 8001aea:	3750      	adds	r7, #80	@ 0x50
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b00:	d101      	bne.n	8001b06 <HAL_ADC_ConvCpltCallback+0x16>
    {
        ADC_Process_DMA_Conversion();
 8001b02:	f7ff fa35 	bl	8000f70 <ADC_Process_DMA_Conversion>
    }
}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a04      	ldr	r2, [pc, #16]	@ (8001b30 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d101      	bne.n	8001b26 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001b22:	f001 f945 	bl	8002db0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b26:	bf00      	nop
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40001000 	.word	0x40001000

08001b34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b38:	b672      	cpsid	i
}
 8001b3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001b3c:	bf00      	nop
 8001b3e:	e7fd      	b.n	8001b3c <Error_Handler+0x8>

08001b40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b46:	4b0f      	ldr	r3, [pc, #60]	@ (8001b84 <HAL_MspInit+0x44>)
 8001b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b4a:	4a0e      	ldr	r2, [pc, #56]	@ (8001b84 <HAL_MspInit+0x44>)
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b52:	4b0c      	ldr	r3, [pc, #48]	@ (8001b84 <HAL_MspInit+0x44>)
 8001b54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	607b      	str	r3, [r7, #4]
 8001b5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b5e:	4b09      	ldr	r3, [pc, #36]	@ (8001b84 <HAL_MspInit+0x44>)
 8001b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b62:	4a08      	ldr	r2, [pc, #32]	@ (8001b84 <HAL_MspInit+0x44>)
 8001b64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b68:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b6a:	4b06      	ldr	r3, [pc, #24]	@ (8001b84 <HAL_MspInit+0x44>)
 8001b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b72:	603b      	str	r3, [r7, #0]
 8001b74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001b76:	f003 fef3 	bl	8005960 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40021000 	.word	0x40021000

08001b88 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b08c      	sub	sp, #48	@ 0x30
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001b90:	2300      	movs	r3, #0
 8001b92:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001b94:	2300      	movs	r3, #0
 8001b96:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001b98:	4b2c      	ldr	r3, [pc, #176]	@ (8001c4c <HAL_InitTick+0xc4>)
 8001b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b9c:	4a2b      	ldr	r2, [pc, #172]	@ (8001c4c <HAL_InitTick+0xc4>)
 8001b9e:	f043 0310 	orr.w	r3, r3, #16
 8001ba2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ba4:	4b29      	ldr	r3, [pc, #164]	@ (8001c4c <HAL_InitTick+0xc4>)
 8001ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba8:	f003 0310 	and.w	r3, r3, #16
 8001bac:	60bb      	str	r3, [r7, #8]
 8001bae:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bb0:	f107 020c 	add.w	r2, r7, #12
 8001bb4:	f107 0310 	add.w	r3, r7, #16
 8001bb8:	4611      	mov	r1, r2
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f004 fbc8 	bl	8006350 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001bc0:	f004 fb9a 	bl	80062f8 <HAL_RCC_GetPCLK1Freq>
 8001bc4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bc8:	4a21      	ldr	r2, [pc, #132]	@ (8001c50 <HAL_InitTick+0xc8>)
 8001bca:	fba2 2303 	umull	r2, r3, r2, r3
 8001bce:	0c9b      	lsrs	r3, r3, #18
 8001bd0:	3b01      	subs	r3, #1
 8001bd2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001bd4:	4b1f      	ldr	r3, [pc, #124]	@ (8001c54 <HAL_InitTick+0xcc>)
 8001bd6:	4a20      	ldr	r2, [pc, #128]	@ (8001c58 <HAL_InitTick+0xd0>)
 8001bd8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001bda:	4b1e      	ldr	r3, [pc, #120]	@ (8001c54 <HAL_InitTick+0xcc>)
 8001bdc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001be0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001be2:	4a1c      	ldr	r2, [pc, #112]	@ (8001c54 <HAL_InitTick+0xcc>)
 8001be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001be8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c54 <HAL_InitTick+0xcc>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bee:	4b19      	ldr	r3, [pc, #100]	@ (8001c54 <HAL_InitTick+0xcc>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001bf4:	4817      	ldr	r0, [pc, #92]	@ (8001c54 <HAL_InitTick+0xcc>)
 8001bf6:	f004 fe71 	bl	80068dc <HAL_TIM_Base_Init>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001c00:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d11b      	bne.n	8001c40 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001c08:	4812      	ldr	r0, [pc, #72]	@ (8001c54 <HAL_InitTick+0xcc>)
 8001c0a:	f004 ff2f 	bl	8006a6c <HAL_TIM_Base_Start_IT>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001c14:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d111      	bne.n	8001c40 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c1c:	2036      	movs	r0, #54	@ 0x36
 8001c1e:	f003 f8e3 	bl	8004de8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2b0f      	cmp	r3, #15
 8001c26:	d808      	bhi.n	8001c3a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	6879      	ldr	r1, [r7, #4]
 8001c2c:	2036      	movs	r0, #54	@ 0x36
 8001c2e:	f003 f8c1 	bl	8004db4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c32:	4a0a      	ldr	r2, [pc, #40]	@ (8001c5c <HAL_InitTick+0xd4>)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6013      	str	r3, [r2, #0]
 8001c38:	e002      	b.n	8001c40 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001c40:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3730      	adds	r7, #48	@ 0x30
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	431bde83 	.word	0x431bde83
 8001c54:	20000350 	.word	0x20000350
 8001c58:	40001000 	.word	0x40001000
 8001c5c:	20000004 	.word	0x20000004

08001c60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c64:	bf00      	nop
 8001c66:	e7fd      	b.n	8001c64 <NMI_Handler+0x4>

08001c68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c6c:	bf00      	nop
 8001c6e:	e7fd      	b.n	8001c6c <HardFault_Handler+0x4>

08001c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c74:	bf00      	nop
 8001c76:	e7fd      	b.n	8001c74 <MemManage_Handler+0x4>

08001c78 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c7c:	bf00      	nop
 8001c7e:	e7fd      	b.n	8001c7c <BusFault_Handler+0x4>

08001c80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c84:	bf00      	nop
 8001c86:	e7fd      	b.n	8001c84 <UsageFault_Handler+0x4>

08001c88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c8c:	bf00      	nop
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c96:	b480      	push	{r7}
 8001c98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr

08001cb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001cc4:	4802      	ldr	r0, [pc, #8]	@ (8001cd0 <DMA1_Channel1_IRQHandler+0x10>)
 8001cc6:	f003 fa80 	bl	80051ca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	200002e8 	.word	0x200002e8

08001cd4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001cd8:	4803      	ldr	r0, [pc, #12]	@ (8001ce8 <ADC1_2_IRQHandler+0x14>)
 8001cda:	f001 fd7d 	bl	80037d8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001cde:	4803      	ldr	r0, [pc, #12]	@ (8001cec <ADC1_2_IRQHandler+0x18>)
 8001ce0:	f001 fd7a 	bl	80037d8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001ce4:	bf00      	nop
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000210 	.word	0x20000210
 8001cec:	2000027c 	.word	0x2000027c

08001cf0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001cf4:	4802      	ldr	r0, [pc, #8]	@ (8001d00 <USART2_IRQHandler+0x10>)
 8001cf6:	f006 fe85 	bl	8008a04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20000484 	.word	0x20000484

08001d04 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8001d08:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001d0c:	f003 fd60 	bl	80057d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d10:	bf00      	nop
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001d18:	4802      	ldr	r0, [pc, #8]	@ (8001d24 <TIM6_DAC_IRQHandler+0x10>)
 8001d1a:	f005 f92f 	bl	8006f7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20000350 	.word	0x20000350

08001d28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return 1;
 8001d2c:	2301      	movs	r3, #1
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <_kill>:

int _kill(int pid, int sig)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d42:	f009 fceb 	bl	800b71c <__errno>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2216      	movs	r2, #22
 8001d4a:	601a      	str	r2, [r3, #0]
  return -1;
 8001d4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <_exit>:

void _exit (int status)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d60:	f04f 31ff 	mov.w	r1, #4294967295
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7ff ffe7 	bl	8001d38 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d6a:	bf00      	nop
 8001d6c:	e7fd      	b.n	8001d6a <_exit+0x12>

08001d6e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b086      	sub	sp, #24
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	60f8      	str	r0, [r7, #12]
 8001d76:	60b9      	str	r1, [r7, #8]
 8001d78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	617b      	str	r3, [r7, #20]
 8001d7e:	e00a      	b.n	8001d96 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d80:	f3af 8000 	nop.w
 8001d84:	4601      	mov	r1, r0
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	1c5a      	adds	r2, r3, #1
 8001d8a:	60ba      	str	r2, [r7, #8]
 8001d8c:	b2ca      	uxtb	r2, r1
 8001d8e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	3301      	adds	r3, #1
 8001d94:	617b      	str	r3, [r7, #20]
 8001d96:	697a      	ldr	r2, [r7, #20]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	dbf0      	blt.n	8001d80 <_read+0x12>
  }

  return len;
 8001d9e:	687b      	ldr	r3, [r7, #4]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3718      	adds	r7, #24
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db4:	2300      	movs	r3, #0
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	e009      	b.n	8001dce <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	1c5a      	adds	r2, r3, #1
 8001dbe:	60ba      	str	r2, [r7, #8]
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	3301      	adds	r3, #1
 8001dcc:	617b      	str	r3, [r7, #20]
 8001dce:	697a      	ldr	r2, [r7, #20]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	dbf1      	blt.n	8001dba <_write+0x12>
  }
  return len;
 8001dd6:	687b      	ldr	r3, [r7, #4]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3718      	adds	r7, #24
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <_close>:

int _close(int file)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001de8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e08:	605a      	str	r2, [r3, #4]
  return 0;
 8001e0a:	2300      	movs	r3, #0
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <_isatty>:

int _isatty(int file)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e20:	2301      	movs	r3, #1
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr

08001e2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	b085      	sub	sp, #20
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	60f8      	str	r0, [r7, #12]
 8001e36:	60b9      	str	r1, [r7, #8]
 8001e38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e3a:	2300      	movs	r3, #0
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e50:	4a14      	ldr	r2, [pc, #80]	@ (8001ea4 <_sbrk+0x5c>)
 8001e52:	4b15      	ldr	r3, [pc, #84]	@ (8001ea8 <_sbrk+0x60>)
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e5c:	4b13      	ldr	r3, [pc, #76]	@ (8001eac <_sbrk+0x64>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d102      	bne.n	8001e6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e64:	4b11      	ldr	r3, [pc, #68]	@ (8001eac <_sbrk+0x64>)
 8001e66:	4a12      	ldr	r2, [pc, #72]	@ (8001eb0 <_sbrk+0x68>)
 8001e68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e6a:	4b10      	ldr	r3, [pc, #64]	@ (8001eac <_sbrk+0x64>)
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4413      	add	r3, r2
 8001e72:	693a      	ldr	r2, [r7, #16]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d207      	bcs.n	8001e88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e78:	f009 fc50 	bl	800b71c <__errno>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	220c      	movs	r2, #12
 8001e80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e82:	f04f 33ff 	mov.w	r3, #4294967295
 8001e86:	e009      	b.n	8001e9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e88:	4b08      	ldr	r3, [pc, #32]	@ (8001eac <_sbrk+0x64>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e8e:	4b07      	ldr	r3, [pc, #28]	@ (8001eac <_sbrk+0x64>)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4413      	add	r3, r2
 8001e96:	4a05      	ldr	r2, [pc, #20]	@ (8001eac <_sbrk+0x64>)
 8001e98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3718      	adds	r7, #24
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	20020000 	.word	0x20020000
 8001ea8:	00000400 	.word	0x00000400
 8001eac:	2000039c 	.word	0x2000039c
 8001eb0:	20000a90 	.word	0x20000a90

08001eb4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001eb8:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <SystemInit+0x20>)
 8001eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ebe:	4a05      	ldr	r2, [pc, #20]	@ (8001ed4 <SystemInit+0x20>)
 8001ec0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ec4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ec8:	bf00      	nop
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	e000ed00 	.word	0xe000ed00

08001ed8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b09c      	sub	sp, #112	@ 0x70
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ede:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	605a      	str	r2, [r3, #4]
 8001ee8:	609a      	str	r2, [r3, #8]
 8001eea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ef8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]
 8001f00:	605a      	str	r2, [r3, #4]
 8001f02:	609a      	str	r2, [r3, #8]
 8001f04:	60da      	str	r2, [r3, #12]
 8001f06:	611a      	str	r2, [r3, #16]
 8001f08:	615a      	str	r2, [r3, #20]
 8001f0a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f0c:	1d3b      	adds	r3, r7, #4
 8001f0e:	2234      	movs	r2, #52	@ 0x34
 8001f10:	2100      	movs	r1, #0
 8001f12:	4618      	mov	r0, r3
 8001f14:	f009 fbaf 	bl	800b676 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f18:	4b51      	ldr	r3, [pc, #324]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001f1a:	4a52      	ldr	r2, [pc, #328]	@ (8002064 <MX_TIM1_Init+0x18c>)
 8001f1c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4-1;
 8001f1e:	4b50      	ldr	r3, [pc, #320]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001f20:	2203      	movs	r2, #3
 8001f22:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001f24:	4b4e      	ldr	r3, [pc, #312]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001f26:	2220      	movs	r2, #32
 8001f28:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1023;
 8001f2a:	4b4d      	ldr	r3, [pc, #308]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001f2c:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001f30:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f32:	4b4b      	ldr	r3, [pc, #300]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f38:	4b49      	ldr	r3, [pc, #292]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f3e:	4b48      	ldr	r3, [pc, #288]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f44:	4846      	ldr	r0, [pc, #280]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001f46:	f004 fcc9 	bl	80068dc <HAL_TIM_Base_Init>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001f50:	f7ff fdf0 	bl	8001b34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f58:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f5a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001f5e:	4619      	mov	r1, r3
 8001f60:	483f      	ldr	r0, [pc, #252]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001f62:	f005 fa6f 	bl	8007444 <HAL_TIM_ConfigClockSource>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001f6c:	f7ff fde2 	bl	8001b34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f70:	483b      	ldr	r0, [pc, #236]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001f72:	f004 fdf3 	bl	8006b5c <HAL_TIM_PWM_Init>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001f7c:	f7ff fdda 	bl	8001b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f80:	2300      	movs	r3, #0
 8001f82:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f84:	2300      	movs	r3, #0
 8001f86:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f8c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001f90:	4619      	mov	r1, r3
 8001f92:	4833      	ldr	r0, [pc, #204]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001f94:	f006 fa76 	bl	8008484 <HAL_TIMEx_MasterConfigSynchronization>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001f9e:	f7ff fdc9 	bl	8001b34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fa2:	2360      	movs	r3, #96	@ 0x60
 8001fa4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001faa:	2300      	movs	r3, #0
 8001fac:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fbe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4826      	ldr	r0, [pc, #152]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001fc8:	f005 f928 	bl	800721c <HAL_TIM_PWM_ConfigChannel>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001fd2:	f7ff fdaf 	bl	8001b34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fd6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001fda:	2204      	movs	r2, #4
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4820      	ldr	r0, [pc, #128]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001fe0:	f005 f91c 	bl	800721c <HAL_TIM_PWM_ConfigChannel>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001fea:	f7ff fda3 	bl	8001b34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fee:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ff2:	2208      	movs	r2, #8
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	481a      	ldr	r0, [pc, #104]	@ (8002060 <MX_TIM1_Init+0x188>)
 8001ff8:	f005 f910 	bl	800721c <HAL_TIM_PWM_ConfigChannel>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8002002:	f7ff fd97 	bl	8001b34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002006:	2300      	movs	r3, #0
 8002008:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800200a:	2300      	movs	r3, #0
 800200c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 34;
 8002012:	2322      	movs	r3, #34	@ 0x22
 8002014:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800201a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800201e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002020:	2300      	movs	r3, #0
 8002022:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002024:	2300      	movs	r3, #0
 8002026:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002028:	2300      	movs	r3, #0
 800202a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800202c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002030:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002032:	2300      	movs	r3, #0
 8002034:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002036:	2300      	movs	r3, #0
 8002038:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800203a:	2300      	movs	r3, #0
 800203c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800203e:	1d3b      	adds	r3, r7, #4
 8002040:	4619      	mov	r1, r3
 8002042:	4807      	ldr	r0, [pc, #28]	@ (8002060 <MX_TIM1_Init+0x188>)
 8002044:	f006 fab4 	bl	80085b0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 800204e:	f7ff fd71 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002052:	4803      	ldr	r0, [pc, #12]	@ (8002060 <MX_TIM1_Init+0x188>)
 8002054:	f000 f95e 	bl	8002314 <HAL_TIM_MspPostInit>

}
 8002058:	bf00      	nop
 800205a:	3770      	adds	r7, #112	@ 0x70
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	200003a0 	.word	0x200003a0
 8002064:	40012c00 	.word	0x40012c00

08002068 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b088      	sub	sp, #32
 800206c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 800206e:	f107 0310 	add.w	r3, r7, #16
 8002072:	2200      	movs	r2, #0
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	605a      	str	r2, [r3, #4]
 8002078:	609a      	str	r2, [r3, #8]
 800207a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800207c:	1d3b      	adds	r3, r7, #4
 800207e:	2200      	movs	r2, #0
 8002080:	601a      	str	r2, [r3, #0]
 8002082:	605a      	str	r2, [r3, #4]
 8002084:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002086:	4b1c      	ldr	r3, [pc, #112]	@ (80020f8 <MX_TIM3_Init+0x90>)
 8002088:	4a1c      	ldr	r2, [pc, #112]	@ (80020fc <MX_TIM3_Init+0x94>)
 800208a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800208c:	4b1a      	ldr	r3, [pc, #104]	@ (80020f8 <MX_TIM3_Init+0x90>)
 800208e:	2200      	movs	r2, #0
 8002090:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002092:	4b19      	ldr	r3, [pc, #100]	@ (80020f8 <MX_TIM3_Init+0x90>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002098:	4b17      	ldr	r3, [pc, #92]	@ (80020f8 <MX_TIM3_Init+0x90>)
 800209a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800209e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020a0:	4b15      	ldr	r3, [pc, #84]	@ (80020f8 <MX_TIM3_Init+0x90>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020a6:	4b14      	ldr	r3, [pc, #80]	@ (80020f8 <MX_TIM3_Init+0x90>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020ac:	2300      	movs	r3, #0
 80020ae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020b0:	2300      	movs	r3, #0
 80020b2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 80020bc:	f107 0310 	add.w	r3, r7, #16
 80020c0:	4619      	mov	r1, r3
 80020c2:	480d      	ldr	r0, [pc, #52]	@ (80020f8 <MX_TIM3_Init+0x90>)
 80020c4:	f006 f80f 	bl	80080e6 <HAL_TIMEx_HallSensor_Init>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80020ce:	f7ff fd31 	bl	8001b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80020d2:	2350      	movs	r3, #80	@ 0x50
 80020d4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020d6:	2300      	movs	r3, #0
 80020d8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80020da:	1d3b      	adds	r3, r7, #4
 80020dc:	4619      	mov	r1, r3
 80020de:	4806      	ldr	r0, [pc, #24]	@ (80020f8 <MX_TIM3_Init+0x90>)
 80020e0:	f006 f9d0 	bl	8008484 <HAL_TIMEx_MasterConfigSynchronization>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80020ea:	f7ff fd23 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80020ee:	bf00      	nop
 80020f0:	3720      	adds	r7, #32
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	200003ec 	.word	0x200003ec
 80020fc:	40000400 	.word	0x40000400

08002100 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b08e      	sub	sp, #56	@ 0x38
 8002104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002106:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800210a:	2200      	movs	r2, #0
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	605a      	str	r2, [r3, #4]
 8002110:	609a      	str	r2, [r3, #8]
 8002112:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002114:	f107 031c 	add.w	r3, r7, #28
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002120:	463b      	mov	r3, r7
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	609a      	str	r2, [r3, #8]
 800212a:	60da      	str	r2, [r3, #12]
 800212c:	611a      	str	r2, [r3, #16]
 800212e:	615a      	str	r2, [r3, #20]
 8002130:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002132:	4b2b      	ldr	r3, [pc, #172]	@ (80021e0 <MX_TIM4_Init+0xe0>)
 8002134:	4a2b      	ldr	r2, [pc, #172]	@ (80021e4 <MX_TIM4_Init+0xe4>)
 8002136:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 170-1;
 8002138:	4b29      	ldr	r3, [pc, #164]	@ (80021e0 <MX_TIM4_Init+0xe0>)
 800213a:	22a9      	movs	r2, #169	@ 0xa9
 800213c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800213e:	4b28      	ldr	r3, [pc, #160]	@ (80021e0 <MX_TIM4_Init+0xe0>)
 8002140:	2200      	movs	r2, #0
 8002142:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002144:	4b26      	ldr	r3, [pc, #152]	@ (80021e0 <MX_TIM4_Init+0xe0>)
 8002146:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800214a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800214c:	4b24      	ldr	r3, [pc, #144]	@ (80021e0 <MX_TIM4_Init+0xe0>)
 800214e:	2200      	movs	r2, #0
 8002150:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002152:	4b23      	ldr	r3, [pc, #140]	@ (80021e0 <MX_TIM4_Init+0xe0>)
 8002154:	2200      	movs	r2, #0
 8002156:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002158:	4821      	ldr	r0, [pc, #132]	@ (80021e0 <MX_TIM4_Init+0xe0>)
 800215a:	f004 fbbf 	bl	80068dc <HAL_TIM_Base_Init>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8002164:	f7ff fce6 	bl	8001b34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002168:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800216c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800216e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002172:	4619      	mov	r1, r3
 8002174:	481a      	ldr	r0, [pc, #104]	@ (80021e0 <MX_TIM4_Init+0xe0>)
 8002176:	f005 f965 	bl	8007444 <HAL_TIM_ConfigClockSource>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8002180:	f7ff fcd8 	bl	8001b34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002184:	4816      	ldr	r0, [pc, #88]	@ (80021e0 <MX_TIM4_Init+0xe0>)
 8002186:	f004 fce9 	bl	8006b5c <HAL_TIM_PWM_Init>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8002190:	f7ff fcd0 	bl	8001b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002194:	2320      	movs	r3, #32
 8002196:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002198:	2300      	movs	r3, #0
 800219a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800219c:	f107 031c 	add.w	r3, r7, #28
 80021a0:	4619      	mov	r1, r3
 80021a2:	480f      	ldr	r0, [pc, #60]	@ (80021e0 <MX_TIM4_Init+0xe0>)
 80021a4:	f006 f96e 	bl	8008484 <HAL_TIMEx_MasterConfigSynchronization>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80021ae:	f7ff fcc1 	bl	8001b34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021b2:	2360      	movs	r3, #96	@ 0x60
 80021b4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80021b6:	2300      	movs	r3, #0
 80021b8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021ba:	2300      	movs	r3, #0
 80021bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021be:	2300      	movs	r3, #0
 80021c0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021c2:	463b      	mov	r3, r7
 80021c4:	2200      	movs	r2, #0
 80021c6:	4619      	mov	r1, r3
 80021c8:	4805      	ldr	r0, [pc, #20]	@ (80021e0 <MX_TIM4_Init+0xe0>)
 80021ca:	f005 f827 	bl	800721c <HAL_TIM_PWM_ConfigChannel>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80021d4:	f7ff fcae 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80021d8:	bf00      	nop
 80021da:	3738      	adds	r7, #56	@ 0x38
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	20000438 	.word	0x20000438
 80021e4:	40000800 	.word	0x40000800

080021e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a13      	ldr	r2, [pc, #76]	@ (8002244 <HAL_TIM_Base_MspInit+0x5c>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d10c      	bne.n	8002214 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021fa:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <HAL_TIM_Base_MspInit+0x60>)
 80021fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021fe:	4a12      	ldr	r2, [pc, #72]	@ (8002248 <HAL_TIM_Base_MspInit+0x60>)
 8002200:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002204:	6613      	str	r3, [r2, #96]	@ 0x60
 8002206:	4b10      	ldr	r3, [pc, #64]	@ (8002248 <HAL_TIM_Base_MspInit+0x60>)
 8002208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800220a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800220e:	60fb      	str	r3, [r7, #12]
 8002210:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002212:	e010      	b.n	8002236 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM4)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a0c      	ldr	r2, [pc, #48]	@ (800224c <HAL_TIM_Base_MspInit+0x64>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d10b      	bne.n	8002236 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800221e:	4b0a      	ldr	r3, [pc, #40]	@ (8002248 <HAL_TIM_Base_MspInit+0x60>)
 8002220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002222:	4a09      	ldr	r2, [pc, #36]	@ (8002248 <HAL_TIM_Base_MspInit+0x60>)
 8002224:	f043 0304 	orr.w	r3, r3, #4
 8002228:	6593      	str	r3, [r2, #88]	@ 0x58
 800222a:	4b07      	ldr	r3, [pc, #28]	@ (8002248 <HAL_TIM_Base_MspInit+0x60>)
 800222c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222e:	f003 0304 	and.w	r3, r3, #4
 8002232:	60bb      	str	r3, [r7, #8]
 8002234:	68bb      	ldr	r3, [r7, #8]
}
 8002236:	bf00      	nop
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	40012c00 	.word	0x40012c00
 8002248:	40021000 	.word	0x40021000
 800224c:	40000800 	.word	0x40000800

08002250 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08a      	sub	sp, #40	@ 0x28
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002258:	f107 0314 	add.w	r3, r7, #20
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]
 8002264:	60da      	str	r2, [r3, #12]
 8002266:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a26      	ldr	r2, [pc, #152]	@ (8002308 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d145      	bne.n	80022fe <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002272:	4b26      	ldr	r3, [pc, #152]	@ (800230c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8002274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002276:	4a25      	ldr	r2, [pc, #148]	@ (800230c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8002278:	f043 0302 	orr.w	r3, r3, #2
 800227c:	6593      	str	r3, [r2, #88]	@ 0x58
 800227e:	4b23      	ldr	r3, [pc, #140]	@ (800230c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8002280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002282:	f003 0302 	and.w	r3, r3, #2
 8002286:	613b      	str	r3, [r7, #16]
 8002288:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800228a:	4b20      	ldr	r3, [pc, #128]	@ (800230c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800228c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800228e:	4a1f      	ldr	r2, [pc, #124]	@ (800230c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8002290:	f043 0301 	orr.w	r3, r3, #1
 8002294:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002296:	4b1d      	ldr	r3, [pc, #116]	@ (800230c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8002298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022a2:	4b1a      	ldr	r3, [pc, #104]	@ (800230c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80022a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a6:	4a19      	ldr	r2, [pc, #100]	@ (800230c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80022a8:	f043 0304 	orr.w	r3, r3, #4
 80022ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022ae:	4b17      	ldr	r3, [pc, #92]	@ (800230c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80022b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b2:	f003 0304 	and.w	r3, r3, #4
 80022b6:	60bb      	str	r3, [r7, #8]
 80022b8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80022ba:	2350      	movs	r3, #80	@ 0x50
 80022bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022be:	2302      	movs	r3, #2
 80022c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c6:	2300      	movs	r3, #0
 80022c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022ca:	2302      	movs	r3, #2
 80022cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ce:	f107 0314 	add.w	r3, r7, #20
 80022d2:	4619      	mov	r1, r3
 80022d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022d8:	f003 f8c6 	bl	8005468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80022dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e2:	2302      	movs	r3, #2
 80022e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e6:	2300      	movs	r3, #0
 80022e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ea:	2300      	movs	r3, #0
 80022ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022ee:	2302      	movs	r3, #2
 80022f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022f2:	f107 0314 	add.w	r3, r7, #20
 80022f6:	4619      	mov	r1, r3
 80022f8:	4805      	ldr	r0, [pc, #20]	@ (8002310 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 80022fa:	f003 f8b5 	bl	8005468 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80022fe:	bf00      	nop
 8002300:	3728      	adds	r7, #40	@ 0x28
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40000400 	.word	0x40000400
 800230c:	40021000 	.word	0x40021000
 8002310:	48000800 	.word	0x48000800

08002314 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08a      	sub	sp, #40	@ 0x28
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
 800232a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a29      	ldr	r2, [pc, #164]	@ (80023d8 <HAL_TIM_MspPostInit+0xc4>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d14b      	bne.n	80023ce <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002336:	4b29      	ldr	r3, [pc, #164]	@ (80023dc <HAL_TIM_MspPostInit+0xc8>)
 8002338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800233a:	4a28      	ldr	r2, [pc, #160]	@ (80023dc <HAL_TIM_MspPostInit+0xc8>)
 800233c:	f043 0302 	orr.w	r3, r3, #2
 8002340:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002342:	4b26      	ldr	r3, [pc, #152]	@ (80023dc <HAL_TIM_MspPostInit+0xc8>)
 8002344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	613b      	str	r3, [r7, #16]
 800234c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800234e:	4b23      	ldr	r3, [pc, #140]	@ (80023dc <HAL_TIM_MspPostInit+0xc8>)
 8002350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002352:	4a22      	ldr	r2, [pc, #136]	@ (80023dc <HAL_TIM_MspPostInit+0xc8>)
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800235a:	4b20      	ldr	r3, [pc, #128]	@ (80023dc <HAL_TIM_MspPostInit+0xc8>)
 800235c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8002366:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800236a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236c:	2302      	movs	r3, #2
 800236e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002370:	2300      	movs	r3, #0
 8002372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002374:	2300      	movs	r3, #0
 8002376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002378:	2306      	movs	r3, #6
 800237a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800237c:	f107 0314 	add.w	r3, r7, #20
 8002380:	4619      	mov	r1, r3
 8002382:	4817      	ldr	r0, [pc, #92]	@ (80023e0 <HAL_TIM_MspPostInit+0xcc>)
 8002384:	f003 f870 	bl	8005468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8002388:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800238c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238e:	2302      	movs	r3, #2
 8002390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002392:	2300      	movs	r3, #0
 8002394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002396:	2300      	movs	r3, #0
 8002398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800239a:	2304      	movs	r3, #4
 800239c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 800239e:	f107 0314 	add.w	r3, r7, #20
 80023a2:	4619      	mov	r1, r3
 80023a4:	480e      	ldr	r0, [pc, #56]	@ (80023e0 <HAL_TIM_MspPostInit+0xcc>)
 80023a6:	f003 f85f 	bl	8005468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 80023aa:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80023ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b0:	2302      	movs	r3, #2
 80023b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b8:	2300      	movs	r3, #0
 80023ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80023bc:	2306      	movs	r3, #6
 80023be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c0:	f107 0314 	add.w	r3, r7, #20
 80023c4:	4619      	mov	r1, r3
 80023c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023ca:	f003 f84d 	bl	8005468 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80023ce:	bf00      	nop
 80023d0:	3728      	adds	r7, #40	@ 0x28
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	40012c00 	.word	0x40012c00
 80023dc:	40021000 	.word	0x40021000
 80023e0:	48000400 	.word	0x48000400

080023e4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023e8:	4b22      	ldr	r3, [pc, #136]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 80023ea:	4a23      	ldr	r2, [pc, #140]	@ (8002478 <MX_USART2_UART_Init+0x94>)
 80023ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80023ee:	4b21      	ldr	r3, [pc, #132]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 80023f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023f6:	4b1f      	ldr	r3, [pc, #124]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 80023fe:	2200      	movs	r2, #0
 8002400:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002402:	4b1c      	ldr	r3, [pc, #112]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 8002404:	2200      	movs	r2, #0
 8002406:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002408:	4b1a      	ldr	r3, [pc, #104]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 800240a:	220c      	movs	r2, #12
 800240c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800240e:	4b19      	ldr	r3, [pc, #100]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 8002410:	2200      	movs	r2, #0
 8002412:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002414:	4b17      	ldr	r3, [pc, #92]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 8002416:	2200      	movs	r2, #0
 8002418:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800241a:	4b16      	ldr	r3, [pc, #88]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 800241c:	2200      	movs	r2, #0
 800241e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002420:	4b14      	ldr	r3, [pc, #80]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 8002422:	2200      	movs	r2, #0
 8002424:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002426:	4b13      	ldr	r3, [pc, #76]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 8002428:	2200      	movs	r2, #0
 800242a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800242c:	4811      	ldr	r0, [pc, #68]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 800242e:	f006 f9be 	bl	80087ae <HAL_UART_Init>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002438:	f7ff fb7c 	bl	8001b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800243c:	2100      	movs	r1, #0
 800243e:	480d      	ldr	r0, [pc, #52]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 8002440:	f008 fa35 	bl	800a8ae <HAL_UARTEx_SetTxFifoThreshold>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800244a:	f7ff fb73 	bl	8001b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800244e:	2100      	movs	r1, #0
 8002450:	4808      	ldr	r0, [pc, #32]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 8002452:	f008 fa6a 	bl	800a92a <HAL_UARTEx_SetRxFifoThreshold>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800245c:	f7ff fb6a 	bl	8001b34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002460:	4804      	ldr	r0, [pc, #16]	@ (8002474 <MX_USART2_UART_Init+0x90>)
 8002462:	f008 f9eb 	bl	800a83c <HAL_UARTEx_DisableFifoMode>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800246c:	f7ff fb62 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002470:	bf00      	nop
 8002472:	bd80      	pop	{r7, pc}
 8002474:	20000484 	.word	0x20000484
 8002478:	40004400 	.word	0x40004400

0800247c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002480:	4b22      	ldr	r3, [pc, #136]	@ (800250c <MX_USART3_UART_Init+0x90>)
 8002482:	4a23      	ldr	r2, [pc, #140]	@ (8002510 <MX_USART3_UART_Init+0x94>)
 8002484:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002486:	4b21      	ldr	r3, [pc, #132]	@ (800250c <MX_USART3_UART_Init+0x90>)
 8002488:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800248c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800248e:	4b1f      	ldr	r3, [pc, #124]	@ (800250c <MX_USART3_UART_Init+0x90>)
 8002490:	2200      	movs	r2, #0
 8002492:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002494:	4b1d      	ldr	r3, [pc, #116]	@ (800250c <MX_USART3_UART_Init+0x90>)
 8002496:	2200      	movs	r2, #0
 8002498:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800249a:	4b1c      	ldr	r3, [pc, #112]	@ (800250c <MX_USART3_UART_Init+0x90>)
 800249c:	2200      	movs	r2, #0
 800249e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80024a0:	4b1a      	ldr	r3, [pc, #104]	@ (800250c <MX_USART3_UART_Init+0x90>)
 80024a2:	220c      	movs	r2, #12
 80024a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024a6:	4b19      	ldr	r3, [pc, #100]	@ (800250c <MX_USART3_UART_Init+0x90>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80024ac:	4b17      	ldr	r3, [pc, #92]	@ (800250c <MX_USART3_UART_Init+0x90>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024b2:	4b16      	ldr	r3, [pc, #88]	@ (800250c <MX_USART3_UART_Init+0x90>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024b8:	4b14      	ldr	r3, [pc, #80]	@ (800250c <MX_USART3_UART_Init+0x90>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024be:	4b13      	ldr	r3, [pc, #76]	@ (800250c <MX_USART3_UART_Init+0x90>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024c4:	4811      	ldr	r0, [pc, #68]	@ (800250c <MX_USART3_UART_Init+0x90>)
 80024c6:	f006 f972 	bl	80087ae <HAL_UART_Init>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80024d0:	f7ff fb30 	bl	8001b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024d4:	2100      	movs	r1, #0
 80024d6:	480d      	ldr	r0, [pc, #52]	@ (800250c <MX_USART3_UART_Init+0x90>)
 80024d8:	f008 f9e9 	bl	800a8ae <HAL_UARTEx_SetTxFifoThreshold>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80024e2:	f7ff fb27 	bl	8001b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024e6:	2100      	movs	r1, #0
 80024e8:	4808      	ldr	r0, [pc, #32]	@ (800250c <MX_USART3_UART_Init+0x90>)
 80024ea:	f008 fa1e 	bl	800a92a <HAL_UARTEx_SetRxFifoThreshold>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80024f4:	f7ff fb1e 	bl	8001b34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80024f8:	4804      	ldr	r0, [pc, #16]	@ (800250c <MX_USART3_UART_Init+0x90>)
 80024fa:	f008 f99f 	bl	800a83c <HAL_UARTEx_DisableFifoMode>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002504:	f7ff fb16 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002508:	bf00      	nop
 800250a:	bd80      	pop	{r7, pc}
 800250c:	20000518 	.word	0x20000518
 8002510:	40004800 	.word	0x40004800

08002514 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b0a0      	sub	sp, #128	@ 0x80
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800251c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]
 8002524:	605a      	str	r2, [r3, #4]
 8002526:	609a      	str	r2, [r3, #8]
 8002528:	60da      	str	r2, [r3, #12]
 800252a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800252c:	f107 0318 	add.w	r3, r7, #24
 8002530:	2254      	movs	r2, #84	@ 0x54
 8002532:	2100      	movs	r1, #0
 8002534:	4618      	mov	r0, r3
 8002536:	f009 f89e 	bl	800b676 <memset>
  if(uartHandle->Instance==USART2)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a41      	ldr	r2, [pc, #260]	@ (8002644 <HAL_UART_MspInit+0x130>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d13f      	bne.n	80025c4 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002544:	2302      	movs	r3, #2
 8002546:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002548:	2300      	movs	r3, #0
 800254a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800254c:	f107 0318 	add.w	r3, r7, #24
 8002550:	4618      	mov	r0, r3
 8002552:	f003 ff75 	bl	8006440 <HAL_RCCEx_PeriphCLKConfig>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800255c:	f7ff faea 	bl	8001b34 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002560:	4b39      	ldr	r3, [pc, #228]	@ (8002648 <HAL_UART_MspInit+0x134>)
 8002562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002564:	4a38      	ldr	r2, [pc, #224]	@ (8002648 <HAL_UART_MspInit+0x134>)
 8002566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800256a:	6593      	str	r3, [r2, #88]	@ 0x58
 800256c:	4b36      	ldr	r3, [pc, #216]	@ (8002648 <HAL_UART_MspInit+0x134>)
 800256e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002570:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002574:	617b      	str	r3, [r7, #20]
 8002576:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002578:	4b33      	ldr	r3, [pc, #204]	@ (8002648 <HAL_UART_MspInit+0x134>)
 800257a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800257c:	4a32      	ldr	r2, [pc, #200]	@ (8002648 <HAL_UART_MspInit+0x134>)
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002584:	4b30      	ldr	r3, [pc, #192]	@ (8002648 <HAL_UART_MspInit+0x134>)
 8002586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002588:	f003 0301 	and.w	r3, r3, #1
 800258c:	613b      	str	r3, [r7, #16]
 800258e:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002590:	230c      	movs	r3, #12
 8002592:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002594:	2302      	movs	r3, #2
 8002596:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002598:	2300      	movs	r3, #0
 800259a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800259c:	2300      	movs	r3, #0
 800259e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025a0:	2307      	movs	r3, #7
 80025a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025a4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80025a8:	4619      	mov	r1, r3
 80025aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025ae:	f002 ff5b 	bl	8005468 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80025b2:	2200      	movs	r2, #0
 80025b4:	2100      	movs	r1, #0
 80025b6:	2026      	movs	r0, #38	@ 0x26
 80025b8:	f002 fbfc 	bl	8004db4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80025bc:	2026      	movs	r0, #38	@ 0x26
 80025be:	f002 fc13 	bl	8004de8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80025c2:	e03b      	b.n	800263c <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a20      	ldr	r2, [pc, #128]	@ (800264c <HAL_UART_MspInit+0x138>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d136      	bne.n	800263c <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80025ce:	2304      	movs	r3, #4
 80025d0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80025d2:	2300      	movs	r3, #0
 80025d4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025d6:	f107 0318 	add.w	r3, r7, #24
 80025da:	4618      	mov	r0, r3
 80025dc:	f003 ff30 	bl	8006440 <HAL_RCCEx_PeriphCLKConfig>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80025e6:	f7ff faa5 	bl	8001b34 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80025ea:	4b17      	ldr	r3, [pc, #92]	@ (8002648 <HAL_UART_MspInit+0x134>)
 80025ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ee:	4a16      	ldr	r2, [pc, #88]	@ (8002648 <HAL_UART_MspInit+0x134>)
 80025f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80025f6:	4b14      	ldr	r3, [pc, #80]	@ (8002648 <HAL_UART_MspInit+0x134>)
 80025f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025fe:	60fb      	str	r3, [r7, #12]
 8002600:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002602:	4b11      	ldr	r3, [pc, #68]	@ (8002648 <HAL_UART_MspInit+0x134>)
 8002604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002606:	4a10      	ldr	r2, [pc, #64]	@ (8002648 <HAL_UART_MspInit+0x134>)
 8002608:	f043 0304 	orr.w	r3, r3, #4
 800260c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800260e:	4b0e      	ldr	r3, [pc, #56]	@ (8002648 <HAL_UART_MspInit+0x134>)
 8002610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002612:	f003 0304 	and.w	r3, r3, #4
 8002616:	60bb      	str	r3, [r7, #8]
 8002618:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800261a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800261e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002620:	2302      	movs	r3, #2
 8002622:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2300      	movs	r3, #0
 8002626:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002628:	2300      	movs	r3, #0
 800262a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800262c:	2307      	movs	r3, #7
 800262e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002630:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002634:	4619      	mov	r1, r3
 8002636:	4806      	ldr	r0, [pc, #24]	@ (8002650 <HAL_UART_MspInit+0x13c>)
 8002638:	f002 ff16 	bl	8005468 <HAL_GPIO_Init>
}
 800263c:	bf00      	nop
 800263e:	3780      	adds	r7, #128	@ 0x80
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40004400 	.word	0x40004400
 8002648:	40021000 	.word	0x40021000
 800264c:	40004800 	.word	0x40004800
 8002650:	48000800 	.word	0x48000800

08002654 <motor_init>:
#include "main.h"

extern TIM_HandleTypeDef htim1;

void motor_init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 614);
 8002658:	4b11      	ldr	r3, [pc, #68]	@ (80026a0 <motor_init+0x4c>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f240 2266 	movw	r2, #614	@ 0x266
 8002660:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1023 - 614);
 8002662:	4b0f      	ldr	r3, [pc, #60]	@ (80026a0 <motor_init+0x4c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f240 1299 	movw	r2, #409	@ 0x199
 800266a:	639a      	str	r2, [r3, #56]	@ 0x38

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800266c:	2100      	movs	r1, #0
 800266e:	480c      	ldr	r0, [pc, #48]	@ (80026a0 <motor_init+0x4c>)
 8002670:	f004 fad6 	bl	8006c20 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002674:	2104      	movs	r1, #4
 8002676:	480a      	ldr	r0, [pc, #40]	@ (80026a0 <motor_init+0x4c>)
 8002678:	f004 fad2 	bl	8006c20 <HAL_TIM_PWM_Start>

    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);//complmentaire
 800267c:	2100      	movs	r1, #0
 800267e:	4808      	ldr	r0, [pc, #32]	@ (80026a0 <motor_init+0x4c>)
 8002680:	f005 fde0 	bl	8008244 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002684:	2104      	movs	r1, #4
 8002686:	4806      	ldr	r0, [pc, #24]	@ (80026a0 <motor_init+0x4c>)
 8002688:	f005 fddc 	bl	8008244 <HAL_TIMEx_PWMN_Start>

    __HAL_TIM_MOE_ENABLE(&htim1);
 800268c:	4b04      	ldr	r3, [pc, #16]	@ (80026a0 <motor_init+0x4c>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002692:	4b03      	ldr	r3, [pc, #12]	@ (80026a0 <motor_init+0x4c>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800269a:	645a      	str	r2, [r3, #68]	@ 0x44
}
 800269c:	bf00      	nop
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	200003a0 	.word	0x200003a0

080026a4 <Motor_SetDutyCycle>:
void Motor_SetDutyCycle(uint16_t ccr_value)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	4603      	mov	r3, r0
 80026ac:	80fb      	strh	r3, [r7, #6]
	//clamping
    if (ccr_value > MOTOR_CCR_MAX) {
 80026ae:	88fb      	ldrh	r3, [r7, #6]
 80026b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026b4:	d302      	bcc.n	80026bc <Motor_SetDutyCycle+0x18>
        ccr_value = MOTOR_CCR_MAX;
 80026b6:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80026ba:	80fb      	strh	r3, [r7, #6]
    }

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, ccr_value);
 80026bc:	4b08      	ldr	r3, [pc, #32]	@ (80026e0 <Motor_SetDutyCycle+0x3c>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	88fa      	ldrh	r2, [r7, #6]
 80026c2:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, MOTOR_CCR_MAX- ccr_value);
 80026c4:	88fb      	ldrh	r3, [r7, #6]
 80026c6:	f5c3 737f 	rsb	r3, r3, #1020	@ 0x3fc
 80026ca:	3303      	adds	r3, #3
 80026cc:	4a04      	ldr	r2, [pc, #16]	@ (80026e0 <Motor_SetDutyCycle+0x3c>)
 80026ce:	6812      	ldr	r2, [r2, #0]
 80026d0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80026d2:	bf00      	nop
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	200003a0 	.word	0x200003a0

080026e4 <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 80026e8:	4b04      	ldr	r3, [pc, #16]	@ (80026fc <led_init+0x18>)
 80026ea:	4a05      	ldr	r2, [pc, #20]	@ (8002700 <led_init+0x1c>)
 80026ec:	4905      	ldr	r1, [pc, #20]	@ (8002704 <led_init+0x20>)
 80026ee:	4806      	ldr	r0, [pc, #24]	@ (8002708 <led_init+0x24>)
 80026f0:	f000 f9ea 	bl	8002ac8 <shell_add>
 80026f4:	4603      	mov	r3, r0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	0800d9a8 	.word	0x0800d9a8
 8002700:	0800270d 	.word	0x0800270d
 8002704:	0800d9b4 	.word	0x0800d9b4
 8002708:	200005ac 	.word	0x200005ac

0800270c <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b086      	sub	sp, #24
 8002710:	af00      	add	r7, sp, #0
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	60b9      	str	r1, [r7, #8]
 8002716:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	2b02      	cmp	r3, #2
 800271c:	d014      	beq.n	8002748 <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002724:	4a4b      	ldr	r2, [pc, #300]	@ (8002854 <led_control+0x148>)
 8002726:	2140      	movs	r1, #64	@ 0x40
 8002728:	4618      	mov	r0, r3
 800272a:	f008 ff2b 	bl	800b584 <sniprintf>
 800272e:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800273c:	6979      	ldr	r1, [r7, #20]
 800273e:	b289      	uxth	r1, r1
 8002740:	4610      	mov	r0, r2
 8002742:	4798      	blx	r3
		return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e081      	b.n	800284c <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3304      	adds	r3, #4
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4942      	ldr	r1, [pc, #264]	@ (8002858 <led_control+0x14c>)
 8002750:	4618      	mov	r0, r3
 8002752:	f7fd fd65 	bl	8000220 <strcmp>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d11a      	bne.n	8002792 <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 800275c:	2201      	movs	r2, #1
 800275e:	2120      	movs	r1, #32
 8002760:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002764:	f003 f802 	bl	800576c <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800276e:	4a3b      	ldr	r2, [pc, #236]	@ (800285c <led_control+0x150>)
 8002770:	2140      	movs	r1, #64	@ 0x40
 8002772:	4618      	mov	r0, r3
 8002774:	f008 ff06 	bl	800b584 <sniprintf>
 8002778:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002786:	6979      	ldr	r1, [r7, #20]
 8002788:	b289      	uxth	r1, r1
 800278a:	4610      	mov	r0, r2
 800278c:	4798      	blx	r3
		return HAL_OK;
 800278e:	2300      	movs	r3, #0
 8002790:	e05c      	b.n	800284c <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	3304      	adds	r3, #4
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4931      	ldr	r1, [pc, #196]	@ (8002860 <led_control+0x154>)
 800279a:	4618      	mov	r0, r3
 800279c:	f7fd fd40 	bl	8000220 <strcmp>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d11a      	bne.n	80027dc <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 80027a6:	2200      	movs	r2, #0
 80027a8:	2120      	movs	r1, #32
 80027aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027ae:	f002 ffdd 	bl	800576c <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80027b8:	4a2a      	ldr	r2, [pc, #168]	@ (8002864 <led_control+0x158>)
 80027ba:	2140      	movs	r1, #64	@ 0x40
 80027bc:	4618      	mov	r0, r3
 80027be:	f008 fee1 	bl	800b584 <sniprintf>
 80027c2:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80027d0:	6979      	ldr	r1, [r7, #20]
 80027d2:	b289      	uxth	r1, r1
 80027d4:	4610      	mov	r0, r2
 80027d6:	4798      	blx	r3
		return HAL_OK;
 80027d8:	2300      	movs	r3, #0
 80027da:	e037      	b.n	800284c <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	3304      	adds	r3, #4
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4921      	ldr	r1, [pc, #132]	@ (8002868 <led_control+0x15c>)
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7fd fd1b 	bl	8000220 <strcmp>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d119      	bne.n	8002824 <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 80027f0:	2120      	movs	r1, #32
 80027f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027f6:	f002 ffd1 	bl	800579c <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002800:	4a1a      	ldr	r2, [pc, #104]	@ (800286c <led_control+0x160>)
 8002802:	2140      	movs	r1, #64	@ 0x40
 8002804:	4618      	mov	r0, r3
 8002806:	f008 febd 	bl	800b584 <sniprintf>
 800280a:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002818:	6979      	ldr	r1, [r7, #20]
 800281a:	b289      	uxth	r1, r1
 800281c:	4610      	mov	r0, r2
 800281e:	4798      	blx	r3
		return HAL_OK;
 8002820:	2300      	movs	r3, #0
 8002822:	e013      	b.n	800284c <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800282a:	4a0a      	ldr	r2, [pc, #40]	@ (8002854 <led_control+0x148>)
 800282c:	2140      	movs	r1, #64	@ 0x40
 800282e:	4618      	mov	r0, r3
 8002830:	f008 fea8 	bl	800b584 <sniprintf>
 8002834:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002842:	6979      	ldr	r1, [r7, #20]
 8002844:	b289      	uxth	r1, r1
 8002846:	4610      	mov	r0, r2
 8002848:	4798      	blx	r3
	return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
}
 800284c:	4618      	mov	r0, r3
 800284e:	3718      	adds	r7, #24
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	0800d9b8 	.word	0x0800d9b8
 8002858:	0800d9e0 	.word	0x0800d9e0
 800285c:	0800d9e4 	.word	0x0800d9e4
 8002860:	0800d9f0 	.word	0x0800d9f0
 8002864:	0800d9f4 	.word	0x0800d9f4
 8002868:	0800da00 	.word	0x0800da00
 800286c:	0800da08 	.word	0x0800da08

08002870 <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	4603      	mov	r3, r0
 8002878:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=');
 800287a:	79fb      	ldrb	r3, [r7, #7]
 800287c:	2b60      	cmp	r3, #96	@ 0x60
 800287e:	d902      	bls.n	8002886 <is_character_valid+0x16>
 8002880:	79fb      	ldrb	r3, [r7, #7]
 8002882:	2b7a      	cmp	r3, #122	@ 0x7a
 8002884:	d911      	bls.n	80028aa <is_character_valid+0x3a>
 8002886:	79fb      	ldrb	r3, [r7, #7]
 8002888:	2b40      	cmp	r3, #64	@ 0x40
 800288a:	d902      	bls.n	8002892 <is_character_valid+0x22>
 800288c:	79fb      	ldrb	r3, [r7, #7]
 800288e:	2b5a      	cmp	r3, #90	@ 0x5a
 8002890:	d90b      	bls.n	80028aa <is_character_valid+0x3a>
 8002892:	79fb      	ldrb	r3, [r7, #7]
 8002894:	2b2f      	cmp	r3, #47	@ 0x2f
 8002896:	d902      	bls.n	800289e <is_character_valid+0x2e>
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	2b39      	cmp	r3, #57	@ 0x39
 800289c:	d905      	bls.n	80028aa <is_character_valid+0x3a>
 800289e:	79fb      	ldrb	r3, [r7, #7]
 80028a0:	2b20      	cmp	r3, #32
 80028a2:	d002      	beq.n	80028aa <is_character_valid+0x3a>
 80028a4:	79fb      	ldrb	r3, [r7, #7]
 80028a6:	2b3d      	cmp	r3, #61	@ 0x3d
 80028a8:	d101      	bne.n	80028ae <is_character_valid+0x3e>
 80028aa:	2301      	movs	r3, #1
 80028ac:	e000      	b.n	80028b0 <is_character_valid+0x40>
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <is_string_valid>:

static int is_string_valid(char* str)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 80028c4:	2300      	movs	r3, #0
 80028c6:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 80028c8:	e018      	b.n	80028fc <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	4413      	add	r3, r2
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff ffcc 	bl	8002870 <is_character_valid>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d10b      	bne.n	80028f6 <is_string_valid+0x3a>
			if(reading_head == 0){
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d101      	bne.n	80028e8 <is_string_valid+0x2c>
				return 0;
 80028e4:	2300      	movs	r3, #0
 80028e6:	e010      	b.n	800290a <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	4413      	add	r3, r2
 80028ee:	2200      	movs	r2, #0
 80028f0:	701a      	strb	r2, [r3, #0]
				return 1;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e009      	b.n	800290a <is_string_valid+0x4e>
			}
		}
		reading_head++;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	3301      	adds	r3, #1
 80028fa:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	4413      	add	r3, r2
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d1e0      	bne.n	80028ca <is_string_valid+0xe>
	}
	return 1;
 8002908:	2301      	movs	r3, #1
}
 800290a:	4618      	mov	r0, r3
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
	...

08002914 <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 8002914:	b590      	push	{r4, r7, lr}
 8002916:	b089      	sub	sp, #36	@ 0x24
 8002918:	af02      	add	r7, sp, #8
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002926:	4a2c      	ldr	r2, [pc, #176]	@ (80029d8 <sh_help+0xc4>)
 8002928:	2140      	movs	r1, #64	@ 0x40
 800292a:	4618      	mov	r0, r3
 800292c:	f008 fe2a 	bl	800b584 <sniprintf>
 8002930:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002938:	68fa      	ldr	r2, [r7, #12]
 800293a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800293e:	6939      	ldr	r1, [r7, #16]
 8002940:	b289      	uxth	r1, r1
 8002942:	4610      	mov	r0, r2
 8002944:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800294c:	4a23      	ldr	r2, [pc, #140]	@ (80029dc <sh_help+0xc8>)
 800294e:	2140      	movs	r1, #64	@ 0x40
 8002950:	4618      	mov	r0, r3
 8002952:	f008 fe17 	bl	800b584 <sniprintf>
 8002956:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002964:	6939      	ldr	r1, [r7, #16]
 8002966:	b289      	uxth	r1, r1
 8002968:	4610      	mov	r0, r2
 800296a:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 800296c:	2300      	movs	r3, #0
 800296e:	617b      	str	r3, [r7, #20]
 8002970:	e028      	b.n	80029c4 <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8002978:	68f9      	ldr	r1, [r7, #12]
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	4613      	mov	r3, r2
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	4413      	add	r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	440b      	add	r3, r1
 8002986:	3304      	adds	r3, #4
 8002988:	681c      	ldr	r4, [r3, #0]
 800298a:	68f9      	ldr	r1, [r7, #12]
 800298c:	697a      	ldr	r2, [r7, #20]
 800298e:	4613      	mov	r3, r2
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	4413      	add	r3, r2
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	440b      	add	r3, r1
 8002998:	330c      	adds	r3, #12
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	4623      	mov	r3, r4
 80029a0:	4a0f      	ldr	r2, [pc, #60]	@ (80029e0 <sh_help+0xcc>)
 80029a2:	2140      	movs	r1, #64	@ 0x40
 80029a4:	f008 fdee 	bl	800b584 <sniprintf>
 80029a8:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80029b0:	68fa      	ldr	r2, [r7, #12]
 80029b2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80029b6:	6939      	ldr	r1, [r7, #16]
 80029b8:	b289      	uxth	r1, r1
 80029ba:	4610      	mov	r0, r2
 80029bc:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	3301      	adds	r3, #1
 80029c2:	617b      	str	r3, [r7, #20]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	697a      	ldr	r2, [r7, #20]
 80029ca:	429a      	cmp	r2, r3
 80029cc:	dbd1      	blt.n	8002972 <sh_help+0x5e>
	}
	return 0;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	371c      	adds	r7, #28
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd90      	pop	{r4, r7, pc}
 80029d8:	0800da18 	.word	0x0800da18
 80029dc:	0800da30 	.word	0x0800da30
 80029e0:	0800da4c 	.word	0x0800da4c

080029e4 <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b088      	sub	sp, #32
 80029e8:	af02      	add	r7, sp, #8
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 80029f0:	2300      	movs	r3, #0
 80029f2:	617b      	str	r3, [r7, #20]
 80029f4:	e01b      	b.n	8002a2e <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	4413      	add	r3, r2
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	9300      	str	r3, [sp, #0]
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	4a0d      	ldr	r2, [pc, #52]	@ (8002a40 <sh_test_list+0x5c>)
 8002a0c:	2140      	movs	r1, #64	@ 0x40
 8002a0e:	f008 fdb9 	bl	800b584 <sniprintf>
 8002a12:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002a20:	6939      	ldr	r1, [r7, #16]
 8002a22:	b289      	uxth	r1, r1
 8002a24:	4610      	mov	r0, r2
 8002a26:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	617b      	str	r3, [r7, #20]
 8002a2e:	697a      	ldr	r2, [r7, #20]
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	dbdf      	blt.n	80029f6 <sh_test_list+0x12>
	}
	return 0;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	0800da58 	.word	0x0800da58

08002a44 <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
	int size = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002a5c:	4a12      	ldr	r2, [pc, #72]	@ (8002aa8 <shell_init+0x64>)
 8002a5e:	2140      	movs	r1, #64	@ 0x40
 8002a60:	4618      	mov	r0, r3
 8002a62:	f008 fd8f 	bl	800b584 <sniprintf>
 8002a66:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002a74:	68f9      	ldr	r1, [r7, #12]
 8002a76:	b289      	uxth	r1, r1
 8002a78:	4610      	mov	r0, r2
 8002a7a:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002a82:	210d      	movs	r1, #13
 8002a84:	4809      	ldr	r0, [pc, #36]	@ (8002aac <shell_init+0x68>)
 8002a86:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 8002a88:	4b09      	ldr	r3, [pc, #36]	@ (8002ab0 <shell_init+0x6c>)
 8002a8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ab4 <shell_init+0x70>)
 8002a8c:	490a      	ldr	r1, [pc, #40]	@ (8002ab8 <shell_init+0x74>)
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f81a 	bl	8002ac8 <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 8002a94:	4b09      	ldr	r3, [pc, #36]	@ (8002abc <shell_init+0x78>)
 8002a96:	4a0a      	ldr	r2, [pc, #40]	@ (8002ac0 <shell_init+0x7c>)
 8002a98:	490a      	ldr	r1, [pc, #40]	@ (8002ac4 <shell_init+0x80>)
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f000 f814 	bl	8002ac8 <shell_add>
}
 8002aa0:	bf00      	nop
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	0800da68 	.word	0x0800da68
 8002aac:	0800da9c 	.word	0x0800da9c
 8002ab0:	0800daac 	.word	0x0800daac
 8002ab4:	08002915 	.word	0x08002915
 8002ab8:	0800dab4 	.word	0x0800dab4
 8002abc:	0800dabc 	.word	0x0800dabc
 8002ac0:	080029e5 	.word	0x080029e5
 8002ac4:	0800dac8 	.word	0x0800dac8

08002ac8 <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	607a      	str	r2, [r7, #4]
 8002ad4:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 8002ad6:	68b8      	ldr	r0, [r7, #8]
 8002ad8:	f7ff fef0 	bl	80028bc <is_string_valid>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d02b      	beq.n	8002b3a <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ae8:	dc27      	bgt.n	8002b3a <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	68f9      	ldr	r1, [r7, #12]
 8002af0:	4613      	mov	r3, r2
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	4413      	add	r3, r2
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	440b      	add	r3, r1
 8002afa:	3304      	adds	r3, #4
 8002afc:	68ba      	ldr	r2, [r7, #8]
 8002afe:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	68f9      	ldr	r1, [r7, #12]
 8002b06:	4613      	mov	r3, r2
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	4413      	add	r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	440b      	add	r3, r1
 8002b10:	3308      	adds	r3, #8
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	68f9      	ldr	r1, [r7, #12]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	4413      	add	r3, r2
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	440b      	add	r3, r1
 8002b26:	330c      	adds	r3, #12
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	1c5a      	adds	r2, r3, #1
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	601a      	str	r2, [r3, #0]
			return 0;
 8002b36:	2300      	movs	r3, #0
 8002b38:	e001      	b.n	8002b3e <shell_add+0x76>
		}
	}
	return -1;
 8002b3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3710      	adds	r7, #16
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
	...

08002b48 <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b08e      	sub	sp, #56	@ 0x38
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 8002b52:	2301      	movs	r3, #1
 8002b54:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b5e:	e013      	b.n	8002b88 <shell_exec+0x40>
	{
		if (*p == ' ')
 8002b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	2b20      	cmp	r3, #32
 8002b66:	d10c      	bne.n	8002b82 <shell_exec+0x3a>
		{
			*p = '\0';
 8002b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 8002b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b70:	1c5a      	adds	r2, r3, #1
 8002b72:	633a      	str	r2, [r7, #48]	@ 0x30
 8002b74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b76:	3201      	adds	r2, #1
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	3338      	adds	r3, #56	@ 0x38
 8002b7c:	443b      	add	r3, r7
 8002b7e:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8002b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b84:	3301      	adds	r3, #1
 8002b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d002      	beq.n	8002b96 <shell_exec+0x4e>
 8002b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b92:	2b07      	cmp	r3, #7
 8002b94:	dde4      	ble.n	8002b60 <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 8002b96:	2300      	movs	r3, #0
 8002b98:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b9a:	e023      	b.n	8002be4 <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	4413      	add	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	440b      	add	r3, r1
 8002baa:	3304      	adds	r3, #4
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	68ba      	ldr	r2, [r7, #8]
 8002bb0:	4611      	mov	r1, r2
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7fd fb34 	bl	8000220 <strcmp>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10f      	bne.n	8002bde <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8002bbe:	6879      	ldr	r1, [r7, #4]
 8002bc0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	4413      	add	r3, r2
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	440b      	add	r3, r1
 8002bcc:	3308      	adds	r3, #8
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f107 0208 	add.w	r2, r7, #8
 8002bd4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	4798      	blx	r3
 8002bda:	4603      	mov	r3, r0
 8002bdc:	e01c      	b.n	8002c18 <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 8002bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002be0:	3301      	adds	r3, #1
 8002be2:	637b      	str	r3, [r7, #52]	@ 0x34
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002bea:	429a      	cmp	r2, r3
 8002bec:	dbd6      	blt.n	8002b9c <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8002c20 <shell_exec+0xd8>)
 8002bf8:	2140      	movs	r1, #64	@ 0x40
 8002bfa:	f008 fcc3 	bl	800b584 <sniprintf>
 8002bfe:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002c0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c0e:	b289      	uxth	r1, r1
 8002c10:	4610      	mov	r0, r2
 8002c12:	4798      	blx	r3
	return -1;
 8002c14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3738      	adds	r7, #56	@ 0x38
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	0800dad0 	.word	0x0800dad0

08002c24 <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8002c32:	f107 020b 	add.w	r2, r7, #11
 8002c36:	2101      	movs	r1, #1
 8002c38:	4610      	mov	r0, r2
 8002c3a:	4798      	blx	r3

	switch(c)
 8002c3c:	7afb      	ldrb	r3, [r7, #11]
 8002c3e:	2b08      	cmp	r3, #8
 8002c40:	d02f      	beq.n	8002ca2 <shell_run+0x7e>
 8002c42:	2b0d      	cmp	r3, #13
 8002c44:	d144      	bne.n	8002cd0 <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002c4c:	4a33      	ldr	r2, [pc, #204]	@ (8002d1c <shell_run+0xf8>)
 8002c4e:	2140      	movs	r1, #64	@ 0x40
 8002c50:	4618      	mov	r0, r3
 8002c52:	f008 fc97 	bl	800b584 <sniprintf>
 8002c56:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002c64:	68f9      	ldr	r1, [r7, #12]
 8002c66:	b289      	uxth	r1, r1
 8002c68:	4610      	mov	r0, r2
 8002c6a:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 8002c6c:	4b2c      	ldr	r3, [pc, #176]	@ (8002d20 <shell_run+0xfc>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	1c5a      	adds	r2, r3, #1
 8002c72:	492b      	ldr	r1, [pc, #172]	@ (8002d20 <shell_run+0xfc>)
 8002c74:	600a      	str	r2, [r1, #0]
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	4413      	add	r3, r2
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 8002c80:	4b27      	ldr	r3, [pc, #156]	@ (8002d20 <shell_run+0xfc>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f7ff ff5a 	bl	8002b48 <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002c9a:	210d      	movs	r1, #13
 8002c9c:	4821      	ldr	r0, [pc, #132]	@ (8002d24 <shell_run+0x100>)
 8002c9e:	4798      	blx	r3
		break;
 8002ca0:	e036      	b.n	8002d10 <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 8002ca2:	4b1f      	ldr	r3, [pc, #124]	@ (8002d20 <shell_run+0xfc>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	dd31      	ble.n	8002d0e <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 8002caa:	4b1d      	ldr	r3, [pc, #116]	@ (8002d20 <shell_run+0xfc>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	4413      	add	r3, r2
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 8002cb8:	4b19      	ldr	r3, [pc, #100]	@ (8002d20 <shell_run+0xfc>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	3b01      	subs	r3, #1
 8002cbe:	4a18      	ldr	r2, [pc, #96]	@ (8002d20 <shell_run+0xfc>)
 8002cc0:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002cc8:	2103      	movs	r1, #3
 8002cca:	4817      	ldr	r0, [pc, #92]	@ (8002d28 <shell_run+0x104>)
 8002ccc:	4798      	blx	r3
		}
		break;
 8002cce:	e01e      	b.n	8002d0e <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 8002cd0:	4b13      	ldr	r3, [pc, #76]	@ (8002d20 <shell_run+0xfc>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2b3f      	cmp	r3, #63	@ 0x3f
 8002cd6:	dc1b      	bgt.n	8002d10 <shell_run+0xec>
		{
			if (is_character_valid(c))
 8002cd8:	7afb      	ldrb	r3, [r7, #11]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7ff fdc8 	bl	8002870 <is_character_valid>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d014      	beq.n	8002d10 <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002cec:	f107 020b 	add.w	r2, r7, #11
 8002cf0:	2101      	movs	r1, #1
 8002cf2:	4610      	mov	r0, r2
 8002cf4:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 8002cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8002d20 <shell_run+0xfc>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	1c5a      	adds	r2, r3, #1
 8002cfc:	4908      	ldr	r1, [pc, #32]	@ (8002d20 <shell_run+0xfc>)
 8002cfe:	600a      	str	r2, [r1, #0]
 8002d00:	7af9      	ldrb	r1, [r7, #11]
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	4413      	add	r3, r2
 8002d06:	460a      	mov	r2, r1
 8002d08:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8002d0c:	e000      	b.n	8002d10 <shell_run+0xec>
		break;
 8002d0e:	bf00      	nop
			}
		}
	}
	return 0;
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	0800dae8 	.word	0x0800dae8
 8002d20:	20000938 	.word	0x20000938
 8002d24:	0800da9c 	.word	0x0800da9c
 8002d28:	0800daec 	.word	0x0800daec

08002d2c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002d2c:	480d      	ldr	r0, [pc, #52]	@ (8002d64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002d2e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d30:	f7ff f8c0 	bl	8001eb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d34:	480c      	ldr	r0, [pc, #48]	@ (8002d68 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d36:	490d      	ldr	r1, [pc, #52]	@ (8002d6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d38:	4a0d      	ldr	r2, [pc, #52]	@ (8002d70 <LoopForever+0xe>)
  movs r3, #0
 8002d3a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002d3c:	e002      	b.n	8002d44 <LoopCopyDataInit>

08002d3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d42:	3304      	adds	r3, #4

08002d44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d48:	d3f9      	bcc.n	8002d3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d4c:	4c0a      	ldr	r4, [pc, #40]	@ (8002d78 <LoopForever+0x16>)
  movs r3, #0
 8002d4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d50:	e001      	b.n	8002d56 <LoopFillZerobss>

08002d52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d54:	3204      	adds	r2, #4

08002d56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d58:	d3fb      	bcc.n	8002d52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d5a:	f008 fce5 	bl	800b728 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d5e:	f7fe fe61 	bl	8001a24 <main>

08002d62 <LoopForever>:

LoopForever:
    b LoopForever
 8002d62:	e7fe      	b.n	8002d62 <LoopForever>
  ldr   r0, =_estack
 8002d64:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d6c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002d70:	0800deb0 	.word	0x0800deb0
  ldr r2, =_sbss
 8002d74:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002d78:	20000a8c 	.word	0x20000a8c

08002d7c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d7c:	e7fe      	b.n	8002d7c <ADC3_IRQHandler>

08002d7e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d7e:	b580      	push	{r7, lr}
 8002d80:	b082      	sub	sp, #8
 8002d82:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d84:	2300      	movs	r3, #0
 8002d86:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d88:	2003      	movs	r0, #3
 8002d8a:	f002 f808 	bl	8004d9e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d8e:	200f      	movs	r0, #15
 8002d90:	f7fe fefa 	bl	8001b88 <HAL_InitTick>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d002      	beq.n	8002da0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	71fb      	strb	r3, [r7, #7]
 8002d9e:	e001      	b.n	8002da4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002da0:	f7fe fece 	bl	8001b40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002da4:	79fb      	ldrb	r3, [r7, #7]

}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
	...

08002db0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002db4:	4b05      	ldr	r3, [pc, #20]	@ (8002dcc <HAL_IncTick+0x1c>)
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	4b05      	ldr	r3, [pc, #20]	@ (8002dd0 <HAL_IncTick+0x20>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	4a03      	ldr	r2, [pc, #12]	@ (8002dcc <HAL_IncTick+0x1c>)
 8002dc0:	6013      	str	r3, [r2, #0]
}
 8002dc2:	bf00      	nop
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr
 8002dcc:	2000093c 	.word	0x2000093c
 8002dd0:	20000008 	.word	0x20000008

08002dd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
  return uwTick;
 8002dd8:	4b03      	ldr	r3, [pc, #12]	@ (8002de8 <HAL_GetTick+0x14>)
 8002dda:	681b      	ldr	r3, [r3, #0]
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	2000093c 	.word	0x2000093c

08002dec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	431a      	orrs	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	609a      	str	r2, [r3, #8]
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr

08002e12 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002e12:	b480      	push	{r7}
 8002e14:	b083      	sub	sp, #12
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
 8002e1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	431a      	orrs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	609a      	str	r2, [r3, #8]
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b087      	sub	sp, #28
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	60b9      	str	r1, [r7, #8]
 8002e5e:	607a      	str	r2, [r7, #4]
 8002e60:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	3360      	adds	r3, #96	@ 0x60
 8002e66:	461a      	mov	r2, r3
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	4413      	add	r3, r2
 8002e6e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	4b08      	ldr	r3, [pc, #32]	@ (8002e98 <LL_ADC_SetOffset+0x44>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	430a      	orrs	r2, r1
 8002e82:	4313      	orrs	r3, r2
 8002e84:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002e8c:	bf00      	nop
 8002e8e:	371c      	adds	r7, #28
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	03fff000 	.word	0x03fff000

08002e9c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b085      	sub	sp, #20
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	3360      	adds	r3, #96	@ 0x60
 8002eaa:	461a      	mov	r2, r3
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	4413      	add	r3, r2
 8002eb2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b087      	sub	sp, #28
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	3360      	adds	r3, #96	@ 0x60
 8002ed8:	461a      	mov	r2, r3
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	4413      	add	r3, r2
 8002ee0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	431a      	orrs	r2, r3
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002ef2:	bf00      	nop
 8002ef4:	371c      	adds	r7, #28
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr

08002efe <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002efe:	b480      	push	{r7}
 8002f00:	b087      	sub	sp, #28
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	60f8      	str	r0, [r7, #12]
 8002f06:	60b9      	str	r1, [r7, #8]
 8002f08:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	3360      	adds	r3, #96	@ 0x60
 8002f0e:	461a      	mov	r2, r3
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	4413      	add	r3, r2
 8002f16:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	431a      	orrs	r2, r3
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002f28:	bf00      	nop
 8002f2a:	371c      	adds	r7, #28
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr

08002f34 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b087      	sub	sp, #28
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	3360      	adds	r3, #96	@ 0x60
 8002f44:	461a      	mov	r2, r3
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	4413      	add	r3, r2
 8002f4c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	431a      	orrs	r2, r3
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002f5e:	bf00      	nop
 8002f60:	371c      	adds	r7, #28
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr

08002f6a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	b083      	sub	sp, #12
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
 8002f72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	695b      	ldr	r3, [r3, #20]
 8002f78:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	431a      	orrs	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	615a      	str	r2, [r3, #20]
}
 8002f84:	bf00      	nop
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e000      	b.n	8002faa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr

08002fb6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b087      	sub	sp, #28
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	60f8      	str	r0, [r7, #12]
 8002fbe:	60b9      	str	r1, [r7, #8]
 8002fc0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	3330      	adds	r3, #48	@ 0x30
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	0a1b      	lsrs	r3, r3, #8
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	f003 030c 	and.w	r3, r3, #12
 8002fd2:	4413      	add	r3, r2
 8002fd4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	f003 031f 	and.w	r3, r3, #31
 8002fe0:	211f      	movs	r1, #31
 8002fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	401a      	ands	r2, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	0e9b      	lsrs	r3, r3, #26
 8002fee:	f003 011f 	and.w	r1, r3, #31
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	f003 031f 	and.w	r3, r3, #31
 8002ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003002:	bf00      	nop
 8003004:	371c      	adds	r7, #28
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr

0800300e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800300e:	b480      	push	{r7}
 8003010:	b083      	sub	sp, #12
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800301a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003022:	2301      	movs	r3, #1
 8003024:	e000      	b.n	8003028 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr

08003034 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003034:	b480      	push	{r7}
 8003036:	b087      	sub	sp, #28
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	3314      	adds	r3, #20
 8003044:	461a      	mov	r2, r3
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	0e5b      	lsrs	r3, r3, #25
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	f003 0304 	and.w	r3, r3, #4
 8003050:	4413      	add	r3, r2
 8003052:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	0d1b      	lsrs	r3, r3, #20
 800305c:	f003 031f 	and.w	r3, r3, #31
 8003060:	2107      	movs	r1, #7
 8003062:	fa01 f303 	lsl.w	r3, r1, r3
 8003066:	43db      	mvns	r3, r3
 8003068:	401a      	ands	r2, r3
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	0d1b      	lsrs	r3, r3, #20
 800306e:	f003 031f 	and.w	r3, r3, #31
 8003072:	6879      	ldr	r1, [r7, #4]
 8003074:	fa01 f303 	lsl.w	r3, r1, r3
 8003078:	431a      	orrs	r2, r3
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800307e:	bf00      	nop
 8003080:	371c      	adds	r7, #28
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
	...

0800308c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800308c:	b480      	push	{r7}
 800308e:	b085      	sub	sp, #20
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030a4:	43db      	mvns	r3, r3
 80030a6:	401a      	ands	r2, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f003 0318 	and.w	r3, r3, #24
 80030ae:	4908      	ldr	r1, [pc, #32]	@ (80030d0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80030b0:	40d9      	lsrs	r1, r3
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	400b      	ands	r3, r1
 80030b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ba:	431a      	orrs	r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80030c2:	bf00      	nop
 80030c4:	3714      	adds	r7, #20
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	0007ffff 	.word	0x0007ffff

080030d4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f003 031f 	and.w	r3, r3, #31
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr

080030f0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003100:	4618      	mov	r0, r3
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800311c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	6093      	str	r3, [r2, #8]
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003140:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003144:	d101      	bne.n	800314a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003146:	2301      	movs	r3, #1
 8003148:	e000      	b.n	800314c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800314a:	2300      	movs	r3, #0
}
 800314c:	4618      	mov	r0, r3
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003168:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800316c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003190:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003194:	d101      	bne.n	800319a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003196:	2301      	movs	r3, #1
 8003198:	e000      	b.n	800319c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031bc:	f043 0201 	orr.w	r2, r3, #1
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031e4:	f043 0202 	orr.w	r2, r3, #2
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f003 0301 	and.w	r3, r3, #1
 8003208:	2b01      	cmp	r3, #1
 800320a:	d101      	bne.n	8003210 <LL_ADC_IsEnabled+0x18>
 800320c:	2301      	movs	r3, #1
 800320e:	e000      	b.n	8003212 <LL_ADC_IsEnabled+0x1a>
 8003210:	2300      	movs	r3, #0
}
 8003212:	4618      	mov	r0, r3
 8003214:	370c      	adds	r7, #12
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr

0800321e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800321e:	b480      	push	{r7}
 8003220:	b083      	sub	sp, #12
 8003222:	af00      	add	r7, sp, #0
 8003224:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b02      	cmp	r3, #2
 8003230:	d101      	bne.n	8003236 <LL_ADC_IsDisableOngoing+0x18>
 8003232:	2301      	movs	r3, #1
 8003234:	e000      	b.n	8003238 <LL_ADC_IsDisableOngoing+0x1a>
 8003236:	2300      	movs	r3, #0
}
 8003238:	4618      	mov	r0, r3
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003254:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003258:	f043 0204 	orr.w	r2, r3, #4
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	f003 0304 	and.w	r3, r3, #4
 800327c:	2b04      	cmp	r3, #4
 800327e:	d101      	bne.n	8003284 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003280:	2301      	movs	r3, #1
 8003282:	e000      	b.n	8003286 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr

08003292 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003292:	b480      	push	{r7}
 8003294:	b083      	sub	sp, #12
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f003 0308 	and.w	r3, r3, #8
 80032a2:	2b08      	cmp	r3, #8
 80032a4:	d101      	bne.n	80032aa <LL_ADC_INJ_IsConversionOngoing+0x18>
 80032a6:	2301      	movs	r3, #1
 80032a8:	e000      	b.n	80032ac <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80032aa:	2300      	movs	r3, #0
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80032b8:	b590      	push	{r4, r7, lr}
 80032ba:	b089      	sub	sp, #36	@ 0x24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032c0:	2300      	movs	r3, #0
 80032c2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80032c4:	2300      	movs	r3, #0
 80032c6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e1a9      	b.n	8003626 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d109      	bne.n	80032f4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f7fd fff9 	bl	80012d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7ff ff19 	bl	8003130 <LL_ADC_IsDeepPowerDownEnabled>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d004      	beq.n	800330e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff feff 	bl	800310c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4618      	mov	r0, r3
 8003314:	f7ff ff34 	bl	8003180 <LL_ADC_IsInternalRegulatorEnabled>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d115      	bne.n	800334a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4618      	mov	r0, r3
 8003324:	f7ff ff18 	bl	8003158 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003328:	4b9c      	ldr	r3, [pc, #624]	@ (800359c <HAL_ADC_Init+0x2e4>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	099b      	lsrs	r3, r3, #6
 800332e:	4a9c      	ldr	r2, [pc, #624]	@ (80035a0 <HAL_ADC_Init+0x2e8>)
 8003330:	fba2 2303 	umull	r2, r3, r2, r3
 8003334:	099b      	lsrs	r3, r3, #6
 8003336:	3301      	adds	r3, #1
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800333c:	e002      	b.n	8003344 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	3b01      	subs	r3, #1
 8003342:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1f9      	bne.n	800333e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4618      	mov	r0, r3
 8003350:	f7ff ff16 	bl	8003180 <LL_ADC_IsInternalRegulatorEnabled>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d10d      	bne.n	8003376 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800335e:	f043 0210 	orr.w	r2, r3, #16
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800336a:	f043 0201 	orr.w	r2, r3, #1
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4618      	mov	r0, r3
 800337c:	f7ff ff76 	bl	800326c <LL_ADC_REG_IsConversionOngoing>
 8003380:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003386:	f003 0310 	and.w	r3, r3, #16
 800338a:	2b00      	cmp	r3, #0
 800338c:	f040 8142 	bne.w	8003614 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	2b00      	cmp	r3, #0
 8003394:	f040 813e 	bne.w	8003614 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800339c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80033a0:	f043 0202 	orr.w	r2, r3, #2
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7ff ff23 	bl	80031f8 <LL_ADC_IsEnabled>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d141      	bne.n	800343c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033c0:	d004      	beq.n	80033cc <HAL_ADC_Init+0x114>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a77      	ldr	r2, [pc, #476]	@ (80035a4 <HAL_ADC_Init+0x2ec>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d10f      	bne.n	80033ec <HAL_ADC_Init+0x134>
 80033cc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80033d0:	f7ff ff12 	bl	80031f8 <LL_ADC_IsEnabled>
 80033d4:	4604      	mov	r4, r0
 80033d6:	4873      	ldr	r0, [pc, #460]	@ (80035a4 <HAL_ADC_Init+0x2ec>)
 80033d8:	f7ff ff0e 	bl	80031f8 <LL_ADC_IsEnabled>
 80033dc:	4603      	mov	r3, r0
 80033de:	4323      	orrs	r3, r4
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	bf0c      	ite	eq
 80033e4:	2301      	moveq	r3, #1
 80033e6:	2300      	movne	r3, #0
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	e012      	b.n	8003412 <HAL_ADC_Init+0x15a>
 80033ec:	486e      	ldr	r0, [pc, #440]	@ (80035a8 <HAL_ADC_Init+0x2f0>)
 80033ee:	f7ff ff03 	bl	80031f8 <LL_ADC_IsEnabled>
 80033f2:	4604      	mov	r4, r0
 80033f4:	486d      	ldr	r0, [pc, #436]	@ (80035ac <HAL_ADC_Init+0x2f4>)
 80033f6:	f7ff feff 	bl	80031f8 <LL_ADC_IsEnabled>
 80033fa:	4603      	mov	r3, r0
 80033fc:	431c      	orrs	r4, r3
 80033fe:	486c      	ldr	r0, [pc, #432]	@ (80035b0 <HAL_ADC_Init+0x2f8>)
 8003400:	f7ff fefa 	bl	80031f8 <LL_ADC_IsEnabled>
 8003404:	4603      	mov	r3, r0
 8003406:	4323      	orrs	r3, r4
 8003408:	2b00      	cmp	r3, #0
 800340a:	bf0c      	ite	eq
 800340c:	2301      	moveq	r3, #1
 800340e:	2300      	movne	r3, #0
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d012      	beq.n	800343c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800341e:	d004      	beq.n	800342a <HAL_ADC_Init+0x172>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a5f      	ldr	r2, [pc, #380]	@ (80035a4 <HAL_ADC_Init+0x2ec>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d101      	bne.n	800342e <HAL_ADC_Init+0x176>
 800342a:	4a62      	ldr	r2, [pc, #392]	@ (80035b4 <HAL_ADC_Init+0x2fc>)
 800342c:	e000      	b.n	8003430 <HAL_ADC_Init+0x178>
 800342e:	4a62      	ldr	r2, [pc, #392]	@ (80035b8 <HAL_ADC_Init+0x300>)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	4619      	mov	r1, r3
 8003436:	4610      	mov	r0, r2
 8003438:	f7ff fcd8 	bl	8002dec <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	7f5b      	ldrb	r3, [r3, #29]
 8003440:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003446:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800344c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003452:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800345a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800345c:	4313      	orrs	r3, r2
 800345e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003466:	2b01      	cmp	r3, #1
 8003468:	d106      	bne.n	8003478 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346e:	3b01      	subs	r3, #1
 8003470:	045b      	lsls	r3, r3, #17
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	4313      	orrs	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347c:	2b00      	cmp	r3, #0
 800347e:	d009      	beq.n	8003494 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003484:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800348c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800348e:	69ba      	ldr	r2, [r7, #24]
 8003490:	4313      	orrs	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68da      	ldr	r2, [r3, #12]
 800349a:	4b48      	ldr	r3, [pc, #288]	@ (80035bc <HAL_ADC_Init+0x304>)
 800349c:	4013      	ands	r3, r2
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	6812      	ldr	r2, [r2, #0]
 80034a2:	69b9      	ldr	r1, [r7, #24]
 80034a4:	430b      	orrs	r3, r1
 80034a6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	430a      	orrs	r2, r1
 80034bc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7ff fee5 	bl	8003292 <LL_ADC_INJ_IsConversionOngoing>
 80034c8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d17f      	bne.n	80035d0 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d17c      	bne.n	80035d0 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80034da:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80034e2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80034e4:	4313      	orrs	r3, r2
 80034e6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80034f2:	f023 0302 	bic.w	r3, r3, #2
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	6812      	ldr	r2, [r2, #0]
 80034fa:	69b9      	ldr	r1, [r7, #24]
 80034fc:	430b      	orrs	r3, r1
 80034fe:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	691b      	ldr	r3, [r3, #16]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d017      	beq.n	8003538 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	691a      	ldr	r2, [r3, #16]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003516:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003520:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003524:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	6911      	ldr	r1, [r2, #16]
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	6812      	ldr	r2, [r2, #0]
 8003530:	430b      	orrs	r3, r1
 8003532:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003536:	e013      	b.n	8003560 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	691a      	ldr	r2, [r3, #16]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003546:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	6812      	ldr	r2, [r2, #0]
 8003554:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003558:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800355c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003566:	2b01      	cmp	r3, #1
 8003568:	d12a      	bne.n	80035c0 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003574:	f023 0304 	bic.w	r3, r3, #4
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003580:	4311      	orrs	r1, r2
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003586:	4311      	orrs	r1, r2
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800358c:	430a      	orrs	r2, r1
 800358e:	431a      	orrs	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f042 0201 	orr.w	r2, r2, #1
 8003598:	611a      	str	r2, [r3, #16]
 800359a:	e019      	b.n	80035d0 <HAL_ADC_Init+0x318>
 800359c:	20000000 	.word	0x20000000
 80035a0:	053e2d63 	.word	0x053e2d63
 80035a4:	50000100 	.word	0x50000100
 80035a8:	50000400 	.word	0x50000400
 80035ac:	50000500 	.word	0x50000500
 80035b0:	50000600 	.word	0x50000600
 80035b4:	50000300 	.word	0x50000300
 80035b8:	50000700 	.word	0x50000700
 80035bc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	691a      	ldr	r2, [r3, #16]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 0201 	bic.w	r2, r2, #1
 80035ce:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d10c      	bne.n	80035f2 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035de:	f023 010f 	bic.w	r1, r3, #15
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	1e5a      	subs	r2, r3, #1
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	430a      	orrs	r2, r1
 80035ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80035f0:	e007      	b.n	8003602 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 020f 	bic.w	r2, r2, #15
 8003600:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003606:	f023 0303 	bic.w	r3, r3, #3
 800360a:	f043 0201 	orr.w	r2, r3, #1
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003612:	e007      	b.n	8003624 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003618:	f043 0210 	orr.w	r2, r3, #16
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003624:	7ffb      	ldrb	r3, [r7, #31]
}
 8003626:	4618      	mov	r0, r3
 8003628:	3724      	adds	r7, #36	@ 0x24
 800362a:	46bd      	mov	sp, r7
 800362c:	bd90      	pop	{r4, r7, pc}
 800362e:	bf00      	nop

08003630 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003644:	d004      	beq.n	8003650 <HAL_ADC_Start_DMA+0x20>
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a5a      	ldr	r2, [pc, #360]	@ (80037b4 <HAL_ADC_Start_DMA+0x184>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d101      	bne.n	8003654 <HAL_ADC_Start_DMA+0x24>
 8003650:	4b59      	ldr	r3, [pc, #356]	@ (80037b8 <HAL_ADC_Start_DMA+0x188>)
 8003652:	e000      	b.n	8003656 <HAL_ADC_Start_DMA+0x26>
 8003654:	4b59      	ldr	r3, [pc, #356]	@ (80037bc <HAL_ADC_Start_DMA+0x18c>)
 8003656:	4618      	mov	r0, r3
 8003658:	f7ff fd3c 	bl	80030d4 <LL_ADC_GetMultimode>
 800365c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4618      	mov	r0, r3
 8003664:	f7ff fe02 	bl	800326c <LL_ADC_REG_IsConversionOngoing>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	f040 809b 	bne.w	80037a6 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003676:	2b01      	cmp	r3, #1
 8003678:	d101      	bne.n	800367e <HAL_ADC_Start_DMA+0x4e>
 800367a:	2302      	movs	r3, #2
 800367c:	e096      	b.n	80037ac <HAL_ADC_Start_DMA+0x17c>
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2201      	movs	r2, #1
 8003682:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a4d      	ldr	r2, [pc, #308]	@ (80037c0 <HAL_ADC_Start_DMA+0x190>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d008      	beq.n	80036a2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d005      	beq.n	80036a2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	2b05      	cmp	r3, #5
 800369a:	d002      	beq.n	80036a2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	2b09      	cmp	r3, #9
 80036a0:	d17a      	bne.n	8003798 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f000 ff56 	bl	8004554 <ADC_Enable>
 80036a8:	4603      	mov	r3, r0
 80036aa:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80036ac:	7dfb      	ldrb	r3, [r7, #23]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d16d      	bne.n	800378e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036b6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80036ba:	f023 0301 	bic.w	r3, r3, #1
 80036be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a3a      	ldr	r2, [pc, #232]	@ (80037b4 <HAL_ADC_Start_DMA+0x184>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d009      	beq.n	80036e4 <HAL_ADC_Start_DMA+0xb4>
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a3b      	ldr	r2, [pc, #236]	@ (80037c4 <HAL_ADC_Start_DMA+0x194>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d002      	beq.n	80036e0 <HAL_ADC_Start_DMA+0xb0>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	e003      	b.n	80036e8 <HAL_ADC_Start_DMA+0xb8>
 80036e0:	4b39      	ldr	r3, [pc, #228]	@ (80037c8 <HAL_ADC_Start_DMA+0x198>)
 80036e2:	e001      	b.n	80036e8 <HAL_ADC_Start_DMA+0xb8>
 80036e4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80036e8:	68fa      	ldr	r2, [r7, #12]
 80036ea:	6812      	ldr	r2, [r2, #0]
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d002      	beq.n	80036f6 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d105      	bne.n	8003702 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036fa:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003706:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d006      	beq.n	800371c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003712:	f023 0206 	bic.w	r2, r3, #6
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	661a      	str	r2, [r3, #96]	@ 0x60
 800371a:	e002      	b.n	8003722 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003726:	4a29      	ldr	r2, [pc, #164]	@ (80037cc <HAL_ADC_Start_DMA+0x19c>)
 8003728:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800372e:	4a28      	ldr	r2, [pc, #160]	@ (80037d0 <HAL_ADC_Start_DMA+0x1a0>)
 8003730:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003736:	4a27      	ldr	r2, [pc, #156]	@ (80037d4 <HAL_ADC_Start_DMA+0x1a4>)
 8003738:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	221c      	movs	r2, #28
 8003740:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f042 0210 	orr.w	r2, r2, #16
 8003758:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68da      	ldr	r2, [r3, #12]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f042 0201 	orr.w	r2, r2, #1
 8003768:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	3340      	adds	r3, #64	@ 0x40
 8003774:	4619      	mov	r1, r3
 8003776:	68ba      	ldr	r2, [r7, #8]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f001 fbeb 	bl	8004f54 <HAL_DMA_Start_IT>
 800377e:	4603      	mov	r3, r0
 8003780:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff fd5c 	bl	8003244 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800378c:	e00d      	b.n	80037aa <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003796:	e008      	b.n	80037aa <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80037a4:	e001      	b.n	80037aa <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80037a6:	2302      	movs	r3, #2
 80037a8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80037aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3718      	adds	r7, #24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	50000100 	.word	0x50000100
 80037b8:	50000300 	.word	0x50000300
 80037bc:	50000700 	.word	0x50000700
 80037c0:	50000600 	.word	0x50000600
 80037c4:	50000500 	.word	0x50000500
 80037c8:	50000400 	.word	0x50000400
 80037cc:	0800473f 	.word	0x0800473f
 80037d0:	08004817 	.word	0x08004817
 80037d4:	08004833 	.word	0x08004833

080037d8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b08a      	sub	sp, #40	@ 0x28
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80037e0:	2300      	movs	r3, #0
 80037e2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037fc:	d004      	beq.n	8003808 <HAL_ADC_IRQHandler+0x30>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a8e      	ldr	r2, [pc, #568]	@ (8003a3c <HAL_ADC_IRQHandler+0x264>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d101      	bne.n	800380c <HAL_ADC_IRQHandler+0x34>
 8003808:	4b8d      	ldr	r3, [pc, #564]	@ (8003a40 <HAL_ADC_IRQHandler+0x268>)
 800380a:	e000      	b.n	800380e <HAL_ADC_IRQHandler+0x36>
 800380c:	4b8d      	ldr	r3, [pc, #564]	@ (8003a44 <HAL_ADC_IRQHandler+0x26c>)
 800380e:	4618      	mov	r0, r3
 8003810:	f7ff fc60 	bl	80030d4 <LL_ADC_GetMultimode>
 8003814:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d017      	beq.n	8003850 <HAL_ADC_IRQHandler+0x78>
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d012      	beq.n	8003850 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800382e:	f003 0310 	and.w	r3, r3, #16
 8003832:	2b00      	cmp	r3, #0
 8003834:	d105      	bne.n	8003842 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800383a:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f001 f8ec 	bl	8004a20 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2202      	movs	r2, #2
 800384e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	f003 0304 	and.w	r3, r3, #4
 8003856:	2b00      	cmp	r3, #0
 8003858:	d004      	beq.n	8003864 <HAL_ADC_IRQHandler+0x8c>
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	f003 0304 	and.w	r3, r3, #4
 8003860:	2b00      	cmp	r3, #0
 8003862:	d10b      	bne.n	800387c <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800386a:	2b00      	cmp	r3, #0
 800386c:	f000 8094 	beq.w	8003998 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	f003 0308 	and.w	r3, r3, #8
 8003876:	2b00      	cmp	r3, #0
 8003878:	f000 808e 	beq.w	8003998 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003880:	f003 0310 	and.w	r3, r3, #16
 8003884:	2b00      	cmp	r3, #0
 8003886:	d105      	bne.n	8003894 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800388c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4618      	mov	r0, r3
 800389a:	f7ff fb79 	bl	8002f90 <LL_ADC_REG_IsTriggerSourceSWStart>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d072      	beq.n	800398a <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a64      	ldr	r2, [pc, #400]	@ (8003a3c <HAL_ADC_IRQHandler+0x264>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d009      	beq.n	80038c2 <HAL_ADC_IRQHandler+0xea>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a65      	ldr	r2, [pc, #404]	@ (8003a48 <HAL_ADC_IRQHandler+0x270>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d002      	beq.n	80038be <HAL_ADC_IRQHandler+0xe6>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	e003      	b.n	80038c6 <HAL_ADC_IRQHandler+0xee>
 80038be:	4b63      	ldr	r3, [pc, #396]	@ (8003a4c <HAL_ADC_IRQHandler+0x274>)
 80038c0:	e001      	b.n	80038c6 <HAL_ADC_IRQHandler+0xee>
 80038c2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	6812      	ldr	r2, [r2, #0]
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d008      	beq.n	80038e0 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d005      	beq.n	80038e0 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	2b05      	cmp	r3, #5
 80038d8:	d002      	beq.n	80038e0 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2b09      	cmp	r3, #9
 80038de:	d104      	bne.n	80038ea <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	623b      	str	r3, [r7, #32]
 80038e8:	e014      	b.n	8003914 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a53      	ldr	r2, [pc, #332]	@ (8003a3c <HAL_ADC_IRQHandler+0x264>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d009      	beq.n	8003908 <HAL_ADC_IRQHandler+0x130>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a53      	ldr	r2, [pc, #332]	@ (8003a48 <HAL_ADC_IRQHandler+0x270>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d002      	beq.n	8003904 <HAL_ADC_IRQHandler+0x12c>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	e003      	b.n	800390c <HAL_ADC_IRQHandler+0x134>
 8003904:	4b51      	ldr	r3, [pc, #324]	@ (8003a4c <HAL_ADC_IRQHandler+0x274>)
 8003906:	e001      	b.n	800390c <HAL_ADC_IRQHandler+0x134>
 8003908:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800390c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	68db      	ldr	r3, [r3, #12]
 8003912:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003914:	6a3b      	ldr	r3, [r7, #32]
 8003916:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d135      	bne.n	800398a <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0308 	and.w	r3, r3, #8
 8003928:	2b08      	cmp	r3, #8
 800392a:	d12e      	bne.n	800398a <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4618      	mov	r0, r3
 8003932:	f7ff fc9b 	bl	800326c <LL_ADC_REG_IsConversionOngoing>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d11a      	bne.n	8003972 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	685a      	ldr	r2, [r3, #4]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 020c 	bic.w	r2, r2, #12
 800394a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003950:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800395c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d112      	bne.n	800398a <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003968:	f043 0201 	orr.w	r2, r3, #1
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003970:	e00b      	b.n	800398a <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003976:	f043 0210 	orr.w	r2, r3, #16
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003982:	f043 0201 	orr.w	r2, r3, #1
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f7fe f8b0 	bl	8001af0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	220c      	movs	r2, #12
 8003996:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	f003 0320 	and.w	r3, r3, #32
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d004      	beq.n	80039ac <HAL_ADC_IRQHandler+0x1d4>
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	f003 0320 	and.w	r3, r3, #32
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d10b      	bne.n	80039c4 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	f000 80b3 	beq.w	8003b1e <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f000 80ad 	beq.w	8003b1e <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c8:	f003 0310 	and.w	r3, r3, #16
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d105      	bne.n	80039dc <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7ff fb14 	bl	800300e <LL_ADC_INJ_IsTriggerSourceSWStart>
 80039e6:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff facf 	bl	8002f90 <LL_ADC_REG_IsTriggerSourceSWStart>
 80039f2:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a10      	ldr	r2, [pc, #64]	@ (8003a3c <HAL_ADC_IRQHandler+0x264>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d009      	beq.n	8003a12 <HAL_ADC_IRQHandler+0x23a>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a11      	ldr	r2, [pc, #68]	@ (8003a48 <HAL_ADC_IRQHandler+0x270>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d002      	beq.n	8003a0e <HAL_ADC_IRQHandler+0x236>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	e003      	b.n	8003a16 <HAL_ADC_IRQHandler+0x23e>
 8003a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8003a4c <HAL_ADC_IRQHandler+0x274>)
 8003a10:	e001      	b.n	8003a16 <HAL_ADC_IRQHandler+0x23e>
 8003a12:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	6812      	ldr	r2, [r2, #0]
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d008      	beq.n	8003a30 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d005      	beq.n	8003a30 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	2b06      	cmp	r3, #6
 8003a28:	d002      	beq.n	8003a30 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	2b07      	cmp	r3, #7
 8003a2e:	d10f      	bne.n	8003a50 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	623b      	str	r3, [r7, #32]
 8003a38:	e01f      	b.n	8003a7a <HAL_ADC_IRQHandler+0x2a2>
 8003a3a:	bf00      	nop
 8003a3c:	50000100 	.word	0x50000100
 8003a40:	50000300 	.word	0x50000300
 8003a44:	50000700 	.word	0x50000700
 8003a48:	50000500 	.word	0x50000500
 8003a4c:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a8b      	ldr	r2, [pc, #556]	@ (8003c84 <HAL_ADC_IRQHandler+0x4ac>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d009      	beq.n	8003a6e <HAL_ADC_IRQHandler+0x296>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a8a      	ldr	r2, [pc, #552]	@ (8003c88 <HAL_ADC_IRQHandler+0x4b0>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d002      	beq.n	8003a6a <HAL_ADC_IRQHandler+0x292>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	e003      	b.n	8003a72 <HAL_ADC_IRQHandler+0x29a>
 8003a6a:	4b88      	ldr	r3, [pc, #544]	@ (8003c8c <HAL_ADC_IRQHandler+0x4b4>)
 8003a6c:	e001      	b.n	8003a72 <HAL_ADC_IRQHandler+0x29a>
 8003a6e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003a72:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d047      	beq.n	8003b10 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003a80:	6a3b      	ldr	r3, [r7, #32]
 8003a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d007      	beq.n	8003a9a <HAL_ADC_IRQHandler+0x2c2>
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d03f      	beq.n	8003b10 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003a90:	6a3b      	ldr	r3, [r7, #32]
 8003a92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d13a      	bne.n	8003b10 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aa4:	2b40      	cmp	r3, #64	@ 0x40
 8003aa6:	d133      	bne.n	8003b10 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003aa8:	6a3b      	ldr	r3, [r7, #32]
 8003aaa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d12e      	bne.n	8003b10 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f7ff fbeb 	bl	8003292 <LL_ADC_INJ_IsConversionOngoing>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d11a      	bne.n	8003af8 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003ad0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ad6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d112      	bne.n	8003b10 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aee:	f043 0201 	orr.w	r2, r3, #1
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003af6:	e00b      	b.n	8003b10 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003afc:	f043 0210 	orr.w	r2, r3, #16
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b08:	f043 0201 	orr.w	r2, r3, #1
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 ff5d 	bl	80049d0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2260      	movs	r2, #96	@ 0x60
 8003b1c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d011      	beq.n	8003b4c <HAL_ADC_IRQHandler+0x374>
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00c      	beq.n	8003b4c <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b36:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 f8b4 	bl	8003cac <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2280      	movs	r2, #128	@ 0x80
 8003b4a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003b4c:	69fb      	ldr	r3, [r7, #28]
 8003b4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d012      	beq.n	8003b7c <HAL_ADC_IRQHandler+0x3a4>
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d00d      	beq.n	8003b7c <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b64:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f000 ff43 	bl	80049f8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b7a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d012      	beq.n	8003bac <HAL_ADC_IRQHandler+0x3d4>
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d00d      	beq.n	8003bac <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b94:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f000 ff35 	bl	8004a0c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003baa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	f003 0310 	and.w	r3, r3, #16
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d043      	beq.n	8003c3e <HAL_ADC_IRQHandler+0x466>
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	f003 0310 	and.w	r3, r3, #16
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d03e      	beq.n	8003c3e <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d102      	bne.n	8003bce <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bcc:	e021      	b.n	8003c12 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d015      	beq.n	8003c00 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bdc:	d004      	beq.n	8003be8 <HAL_ADC_IRQHandler+0x410>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a28      	ldr	r2, [pc, #160]	@ (8003c84 <HAL_ADC_IRQHandler+0x4ac>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d101      	bne.n	8003bec <HAL_ADC_IRQHandler+0x414>
 8003be8:	4b29      	ldr	r3, [pc, #164]	@ (8003c90 <HAL_ADC_IRQHandler+0x4b8>)
 8003bea:	e000      	b.n	8003bee <HAL_ADC_IRQHandler+0x416>
 8003bec:	4b29      	ldr	r3, [pc, #164]	@ (8003c94 <HAL_ADC_IRQHandler+0x4bc>)
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7ff fa7e 	bl	80030f0 <LL_ADC_GetMultiDMATransfer>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00b      	beq.n	8003c12 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bfe:	e008      	b.n	8003c12 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d10e      	bne.n	8003c36 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c1c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c28:	f043 0202 	orr.w	r2, r3, #2
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 f845 	bl	8003cc0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2210      	movs	r2, #16
 8003c3c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d018      	beq.n	8003c7a <HAL_ADC_IRQHandler+0x4a2>
 8003c48:	69bb      	ldr	r3, [r7, #24]
 8003c4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d013      	beq.n	8003c7a <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c56:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c62:	f043 0208 	orr.w	r2, r3, #8
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c72:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 feb5 	bl	80049e4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003c7a:	bf00      	nop
 8003c7c:	3728      	adds	r7, #40	@ 0x28
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	50000100 	.word	0x50000100
 8003c88:	50000500 	.word	0x50000500
 8003c8c:	50000400 	.word	0x50000400
 8003c90:	50000300 	.word	0x50000300
 8003c94:	50000700 	.word	0x50000700

08003c98 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b0b6      	sub	sp, #216	@ 0xd8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d102      	bne.n	8003cf8 <HAL_ADC_ConfigChannel+0x24>
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	f000 bc13 	b.w	800451e <HAL_ADC_ConfigChannel+0x84a>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7ff fab1 	bl	800326c <LL_ADC_REG_IsConversionOngoing>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f040 83f3 	bne.w	80044f8 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6818      	ldr	r0, [r3, #0]
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	6859      	ldr	r1, [r3, #4]
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	461a      	mov	r2, r3
 8003d20:	f7ff f949 	bl	8002fb6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7ff fa9f 	bl	800326c <LL_ADC_REG_IsConversionOngoing>
 8003d2e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7ff faab 	bl	8003292 <LL_ADC_INJ_IsConversionOngoing>
 8003d3c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d40:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f040 81d9 	bne.w	80040fc <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003d4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	f040 81d4 	bne.w	80040fc <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d5c:	d10f      	bne.n	8003d7e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6818      	ldr	r0, [r3, #0]
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2200      	movs	r2, #0
 8003d68:	4619      	mov	r1, r3
 8003d6a:	f7ff f963 	bl	8003034 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7ff f8f7 	bl	8002f6a <LL_ADC_SetSamplingTimeCommonConfig>
 8003d7c:	e00e      	b.n	8003d9c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6818      	ldr	r0, [r3, #0]
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	6819      	ldr	r1, [r3, #0]
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	f7ff f952 	bl	8003034 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2100      	movs	r1, #0
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7ff f8e7 	bl	8002f6a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	695a      	ldr	r2, [r3, #20]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	08db      	lsrs	r3, r3, #3
 8003da8:	f003 0303 	and.w	r3, r3, #3
 8003dac:	005b      	lsls	r3, r3, #1
 8003dae:	fa02 f303 	lsl.w	r3, r2, r3
 8003db2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	d022      	beq.n	8003e04 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6818      	ldr	r0, [r3, #0]
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	6919      	ldr	r1, [r3, #16]
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003dce:	f7ff f841 	bl	8002e54 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6818      	ldr	r0, [r3, #0]
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	6919      	ldr	r1, [r3, #16]
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	699b      	ldr	r3, [r3, #24]
 8003dde:	461a      	mov	r2, r3
 8003de0:	f7ff f88d 	bl	8002efe <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6818      	ldr	r0, [r3, #0]
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d102      	bne.n	8003dfa <HAL_ADC_ConfigChannel+0x126>
 8003df4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003df8:	e000      	b.n	8003dfc <HAL_ADC_ConfigChannel+0x128>
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	f7ff f899 	bl	8002f34 <LL_ADC_SetOffsetSaturation>
 8003e02:	e17b      	b.n	80040fc <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2100      	movs	r1, #0
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7ff f846 	bl	8002e9c <LL_ADC_GetOffsetChannel>
 8003e10:	4603      	mov	r3, r0
 8003e12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10a      	bne.n	8003e30 <HAL_ADC_ConfigChannel+0x15c>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2100      	movs	r1, #0
 8003e20:	4618      	mov	r0, r3
 8003e22:	f7ff f83b 	bl	8002e9c <LL_ADC_GetOffsetChannel>
 8003e26:	4603      	mov	r3, r0
 8003e28:	0e9b      	lsrs	r3, r3, #26
 8003e2a:	f003 021f 	and.w	r2, r3, #31
 8003e2e:	e01e      	b.n	8003e6e <HAL_ADC_ConfigChannel+0x19a>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2100      	movs	r1, #0
 8003e36:	4618      	mov	r0, r3
 8003e38:	f7ff f830 	bl	8002e9c <LL_ADC_GetOffsetChannel>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e42:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003e46:	fa93 f3a3 	rbit	r3, r3
 8003e4a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003e4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e52:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003e56:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003e5e:	2320      	movs	r3, #32
 8003e60:	e004      	b.n	8003e6c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003e62:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003e66:	fab3 f383 	clz	r3, r3
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d105      	bne.n	8003e86 <HAL_ADC_ConfigChannel+0x1b2>
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	0e9b      	lsrs	r3, r3, #26
 8003e80:	f003 031f 	and.w	r3, r3, #31
 8003e84:	e018      	b.n	8003eb8 <HAL_ADC_ConfigChannel+0x1e4>
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e8e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003e92:	fa93 f3a3 	rbit	r3, r3
 8003e96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003e9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003ea2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d101      	bne.n	8003eae <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003eaa:	2320      	movs	r3, #32
 8003eac:	e004      	b.n	8003eb8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003eae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003eb2:	fab3 f383 	clz	r3, r3
 8003eb6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d106      	bne.n	8003eca <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7fe ffff 	bl	8002ec8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2101      	movs	r1, #1
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f7fe ffe3 	bl	8002e9c <LL_ADC_GetOffsetChannel>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d10a      	bne.n	8003ef6 <HAL_ADC_ConfigChannel+0x222>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2101      	movs	r1, #1
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7fe ffd8 	bl	8002e9c <LL_ADC_GetOffsetChannel>
 8003eec:	4603      	mov	r3, r0
 8003eee:	0e9b      	lsrs	r3, r3, #26
 8003ef0:	f003 021f 	and.w	r2, r3, #31
 8003ef4:	e01e      	b.n	8003f34 <HAL_ADC_ConfigChannel+0x260>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2101      	movs	r1, #1
 8003efc:	4618      	mov	r0, r3
 8003efe:	f7fe ffcd 	bl	8002e9c <LL_ADC_GetOffsetChannel>
 8003f02:	4603      	mov	r3, r0
 8003f04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f08:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f0c:	fa93 f3a3 	rbit	r3, r3
 8003f10:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003f14:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003f1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d101      	bne.n	8003f28 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003f24:	2320      	movs	r3, #32
 8003f26:	e004      	b.n	8003f32 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003f28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f2c:	fab3 f383 	clz	r3, r3
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d105      	bne.n	8003f4c <HAL_ADC_ConfigChannel+0x278>
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	0e9b      	lsrs	r3, r3, #26
 8003f46:	f003 031f 	and.w	r3, r3, #31
 8003f4a:	e018      	b.n	8003f7e <HAL_ADC_ConfigChannel+0x2aa>
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f54:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f58:	fa93 f3a3 	rbit	r3, r3
 8003f5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003f60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f64:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003f68:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d101      	bne.n	8003f74 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003f70:	2320      	movs	r3, #32
 8003f72:	e004      	b.n	8003f7e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003f74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f78:	fab3 f383 	clz	r3, r3
 8003f7c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d106      	bne.n	8003f90 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2200      	movs	r2, #0
 8003f88:	2101      	movs	r1, #1
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f7fe ff9c 	bl	8002ec8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2102      	movs	r1, #2
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7fe ff80 	bl	8002e9c <LL_ADC_GetOffsetChannel>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d10a      	bne.n	8003fbc <HAL_ADC_ConfigChannel+0x2e8>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2102      	movs	r1, #2
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7fe ff75 	bl	8002e9c <LL_ADC_GetOffsetChannel>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	0e9b      	lsrs	r3, r3, #26
 8003fb6:	f003 021f 	and.w	r2, r3, #31
 8003fba:	e01e      	b.n	8003ffa <HAL_ADC_ConfigChannel+0x326>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2102      	movs	r1, #2
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7fe ff6a 	bl	8002e9c <LL_ADC_GetOffsetChannel>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fd2:	fa93 f3a3 	rbit	r3, r3
 8003fd6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003fda:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003fde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003fe2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003fea:	2320      	movs	r3, #32
 8003fec:	e004      	b.n	8003ff8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003fee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003ff2:	fab3 f383 	clz	r3, r3
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004002:	2b00      	cmp	r3, #0
 8004004:	d105      	bne.n	8004012 <HAL_ADC_ConfigChannel+0x33e>
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	0e9b      	lsrs	r3, r3, #26
 800400c:	f003 031f 	and.w	r3, r3, #31
 8004010:	e016      	b.n	8004040 <HAL_ADC_ConfigChannel+0x36c>
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800401a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800401e:	fa93 f3a3 	rbit	r3, r3
 8004022:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004024:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004026:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800402a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004032:	2320      	movs	r3, #32
 8004034:	e004      	b.n	8004040 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004036:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800403a:	fab3 f383 	clz	r3, r3
 800403e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004040:	429a      	cmp	r2, r3
 8004042:	d106      	bne.n	8004052 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2200      	movs	r2, #0
 800404a:	2102      	movs	r1, #2
 800404c:	4618      	mov	r0, r3
 800404e:	f7fe ff3b 	bl	8002ec8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2103      	movs	r1, #3
 8004058:	4618      	mov	r0, r3
 800405a:	f7fe ff1f 	bl	8002e9c <LL_ADC_GetOffsetChannel>
 800405e:	4603      	mov	r3, r0
 8004060:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004064:	2b00      	cmp	r3, #0
 8004066:	d10a      	bne.n	800407e <HAL_ADC_ConfigChannel+0x3aa>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2103      	movs	r1, #3
 800406e:	4618      	mov	r0, r3
 8004070:	f7fe ff14 	bl	8002e9c <LL_ADC_GetOffsetChannel>
 8004074:	4603      	mov	r3, r0
 8004076:	0e9b      	lsrs	r3, r3, #26
 8004078:	f003 021f 	and.w	r2, r3, #31
 800407c:	e017      	b.n	80040ae <HAL_ADC_ConfigChannel+0x3da>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2103      	movs	r1, #3
 8004084:	4618      	mov	r0, r3
 8004086:	f7fe ff09 	bl	8002e9c <LL_ADC_GetOffsetChannel>
 800408a:	4603      	mov	r3, r0
 800408c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800408e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004090:	fa93 f3a3 	rbit	r3, r3
 8004094:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004096:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004098:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800409a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80040a0:	2320      	movs	r3, #32
 80040a2:	e003      	b.n	80040ac <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80040a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040a6:	fab3 f383 	clz	r3, r3
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d105      	bne.n	80040c6 <HAL_ADC_ConfigChannel+0x3f2>
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	0e9b      	lsrs	r3, r3, #26
 80040c0:	f003 031f 	and.w	r3, r3, #31
 80040c4:	e011      	b.n	80040ea <HAL_ADC_ConfigChannel+0x416>
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80040ce:	fa93 f3a3 	rbit	r3, r3
 80040d2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80040d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80040d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80040de:	2320      	movs	r3, #32
 80040e0:	e003      	b.n	80040ea <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80040e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040e4:	fab3 f383 	clz	r3, r3
 80040e8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d106      	bne.n	80040fc <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2200      	movs	r2, #0
 80040f4:	2103      	movs	r1, #3
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7fe fee6 	bl	8002ec8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4618      	mov	r0, r3
 8004102:	f7ff f879 	bl	80031f8 <LL_ADC_IsEnabled>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	f040 813d 	bne.w	8004388 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6818      	ldr	r0, [r3, #0]
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	6819      	ldr	r1, [r3, #0]
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	461a      	mov	r2, r3
 800411c:	f7fe ffb6 	bl	800308c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	4aa2      	ldr	r2, [pc, #648]	@ (80043b0 <HAL_ADC_ConfigChannel+0x6dc>)
 8004126:	4293      	cmp	r3, r2
 8004128:	f040 812e 	bne.w	8004388 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004138:	2b00      	cmp	r3, #0
 800413a:	d10b      	bne.n	8004154 <HAL_ADC_ConfigChannel+0x480>
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	0e9b      	lsrs	r3, r3, #26
 8004142:	3301      	adds	r3, #1
 8004144:	f003 031f 	and.w	r3, r3, #31
 8004148:	2b09      	cmp	r3, #9
 800414a:	bf94      	ite	ls
 800414c:	2301      	movls	r3, #1
 800414e:	2300      	movhi	r3, #0
 8004150:	b2db      	uxtb	r3, r3
 8004152:	e019      	b.n	8004188 <HAL_ADC_ConfigChannel+0x4b4>
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800415c:	fa93 f3a3 	rbit	r3, r3
 8004160:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004162:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004164:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004166:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004168:	2b00      	cmp	r3, #0
 800416a:	d101      	bne.n	8004170 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800416c:	2320      	movs	r3, #32
 800416e:	e003      	b.n	8004178 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004170:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004172:	fab3 f383 	clz	r3, r3
 8004176:	b2db      	uxtb	r3, r3
 8004178:	3301      	adds	r3, #1
 800417a:	f003 031f 	and.w	r3, r3, #31
 800417e:	2b09      	cmp	r3, #9
 8004180:	bf94      	ite	ls
 8004182:	2301      	movls	r3, #1
 8004184:	2300      	movhi	r3, #0
 8004186:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004188:	2b00      	cmp	r3, #0
 800418a:	d079      	beq.n	8004280 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004194:	2b00      	cmp	r3, #0
 8004196:	d107      	bne.n	80041a8 <HAL_ADC_ConfigChannel+0x4d4>
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	0e9b      	lsrs	r3, r3, #26
 800419e:	3301      	adds	r3, #1
 80041a0:	069b      	lsls	r3, r3, #26
 80041a2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041a6:	e015      	b.n	80041d4 <HAL_ADC_ConfigChannel+0x500>
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041b0:	fa93 f3a3 	rbit	r3, r3
 80041b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80041b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041b8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80041ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d101      	bne.n	80041c4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80041c0:	2320      	movs	r3, #32
 80041c2:	e003      	b.n	80041cc <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80041c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041c6:	fab3 f383 	clz	r3, r3
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	3301      	adds	r3, #1
 80041ce:	069b      	lsls	r3, r3, #26
 80041d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d109      	bne.n	80041f4 <HAL_ADC_ConfigChannel+0x520>
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	0e9b      	lsrs	r3, r3, #26
 80041e6:	3301      	adds	r3, #1
 80041e8:	f003 031f 	and.w	r3, r3, #31
 80041ec:	2101      	movs	r1, #1
 80041ee:	fa01 f303 	lsl.w	r3, r1, r3
 80041f2:	e017      	b.n	8004224 <HAL_ADC_ConfigChannel+0x550>
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041fc:	fa93 f3a3 	rbit	r3, r3
 8004200:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004202:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004204:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004206:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004208:	2b00      	cmp	r3, #0
 800420a:	d101      	bne.n	8004210 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800420c:	2320      	movs	r3, #32
 800420e:	e003      	b.n	8004218 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004210:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004212:	fab3 f383 	clz	r3, r3
 8004216:	b2db      	uxtb	r3, r3
 8004218:	3301      	adds	r3, #1
 800421a:	f003 031f 	and.w	r3, r3, #31
 800421e:	2101      	movs	r1, #1
 8004220:	fa01 f303 	lsl.w	r3, r1, r3
 8004224:	ea42 0103 	orr.w	r1, r2, r3
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004230:	2b00      	cmp	r3, #0
 8004232:	d10a      	bne.n	800424a <HAL_ADC_ConfigChannel+0x576>
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	0e9b      	lsrs	r3, r3, #26
 800423a:	3301      	adds	r3, #1
 800423c:	f003 021f 	and.w	r2, r3, #31
 8004240:	4613      	mov	r3, r2
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	4413      	add	r3, r2
 8004246:	051b      	lsls	r3, r3, #20
 8004248:	e018      	b.n	800427c <HAL_ADC_ConfigChannel+0x5a8>
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004252:	fa93 f3a3 	rbit	r3, r3
 8004256:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800425a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800425c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8004262:	2320      	movs	r3, #32
 8004264:	e003      	b.n	800426e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8004266:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004268:	fab3 f383 	clz	r3, r3
 800426c:	b2db      	uxtb	r3, r3
 800426e:	3301      	adds	r3, #1
 8004270:	f003 021f 	and.w	r2, r3, #31
 8004274:	4613      	mov	r3, r2
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	4413      	add	r3, r2
 800427a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800427c:	430b      	orrs	r3, r1
 800427e:	e07e      	b.n	800437e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004288:	2b00      	cmp	r3, #0
 800428a:	d107      	bne.n	800429c <HAL_ADC_ConfigChannel+0x5c8>
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	0e9b      	lsrs	r3, r3, #26
 8004292:	3301      	adds	r3, #1
 8004294:	069b      	lsls	r3, r3, #26
 8004296:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800429a:	e015      	b.n	80042c8 <HAL_ADC_ConfigChannel+0x5f4>
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042a4:	fa93 f3a3 	rbit	r3, r3
 80042a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80042aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ac:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80042ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d101      	bne.n	80042b8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80042b4:	2320      	movs	r3, #32
 80042b6:	e003      	b.n	80042c0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80042b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042ba:	fab3 f383 	clz	r3, r3
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	3301      	adds	r3, #1
 80042c2:	069b      	lsls	r3, r3, #26
 80042c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d109      	bne.n	80042e8 <HAL_ADC_ConfigChannel+0x614>
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	0e9b      	lsrs	r3, r3, #26
 80042da:	3301      	adds	r3, #1
 80042dc:	f003 031f 	and.w	r3, r3, #31
 80042e0:	2101      	movs	r1, #1
 80042e2:	fa01 f303 	lsl.w	r3, r1, r3
 80042e6:	e017      	b.n	8004318 <HAL_ADC_ConfigChannel+0x644>
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ee:	6a3b      	ldr	r3, [r7, #32]
 80042f0:	fa93 f3a3 	rbit	r3, r3
 80042f4:	61fb      	str	r3, [r7, #28]
  return result;
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80042fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004300:	2320      	movs	r3, #32
 8004302:	e003      	b.n	800430c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004306:	fab3 f383 	clz	r3, r3
 800430a:	b2db      	uxtb	r3, r3
 800430c:	3301      	adds	r3, #1
 800430e:	f003 031f 	and.w	r3, r3, #31
 8004312:	2101      	movs	r1, #1
 8004314:	fa01 f303 	lsl.w	r3, r1, r3
 8004318:	ea42 0103 	orr.w	r1, r2, r3
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004324:	2b00      	cmp	r3, #0
 8004326:	d10d      	bne.n	8004344 <HAL_ADC_ConfigChannel+0x670>
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	0e9b      	lsrs	r3, r3, #26
 800432e:	3301      	adds	r3, #1
 8004330:	f003 021f 	and.w	r2, r3, #31
 8004334:	4613      	mov	r3, r2
 8004336:	005b      	lsls	r3, r3, #1
 8004338:	4413      	add	r3, r2
 800433a:	3b1e      	subs	r3, #30
 800433c:	051b      	lsls	r3, r3, #20
 800433e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004342:	e01b      	b.n	800437c <HAL_ADC_ConfigChannel+0x6a8>
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	fa93 f3a3 	rbit	r3, r3
 8004350:	613b      	str	r3, [r7, #16]
  return result;
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d101      	bne.n	8004360 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800435c:	2320      	movs	r3, #32
 800435e:	e003      	b.n	8004368 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	fab3 f383 	clz	r3, r3
 8004366:	b2db      	uxtb	r3, r3
 8004368:	3301      	adds	r3, #1
 800436a:	f003 021f 	and.w	r2, r3, #31
 800436e:	4613      	mov	r3, r2
 8004370:	005b      	lsls	r3, r3, #1
 8004372:	4413      	add	r3, r2
 8004374:	3b1e      	subs	r3, #30
 8004376:	051b      	lsls	r3, r3, #20
 8004378:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800437c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004382:	4619      	mov	r1, r3
 8004384:	f7fe fe56 	bl	8003034 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	4b09      	ldr	r3, [pc, #36]	@ (80043b4 <HAL_ADC_ConfigChannel+0x6e0>)
 800438e:	4013      	ands	r3, r2
 8004390:	2b00      	cmp	r3, #0
 8004392:	f000 80be 	beq.w	8004512 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800439e:	d004      	beq.n	80043aa <HAL_ADC_ConfigChannel+0x6d6>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a04      	ldr	r2, [pc, #16]	@ (80043b8 <HAL_ADC_ConfigChannel+0x6e4>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d10a      	bne.n	80043c0 <HAL_ADC_ConfigChannel+0x6ec>
 80043aa:	4b04      	ldr	r3, [pc, #16]	@ (80043bc <HAL_ADC_ConfigChannel+0x6e8>)
 80043ac:	e009      	b.n	80043c2 <HAL_ADC_ConfigChannel+0x6ee>
 80043ae:	bf00      	nop
 80043b0:	407f0000 	.word	0x407f0000
 80043b4:	80080000 	.word	0x80080000
 80043b8:	50000100 	.word	0x50000100
 80043bc:	50000300 	.word	0x50000300
 80043c0:	4b59      	ldr	r3, [pc, #356]	@ (8004528 <HAL_ADC_ConfigChannel+0x854>)
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7fe fd38 	bl	8002e38 <LL_ADC_GetCommonPathInternalCh>
 80043c8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a56      	ldr	r2, [pc, #344]	@ (800452c <HAL_ADC_ConfigChannel+0x858>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d004      	beq.n	80043e0 <HAL_ADC_ConfigChannel+0x70c>
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a55      	ldr	r2, [pc, #340]	@ (8004530 <HAL_ADC_ConfigChannel+0x85c>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d13a      	bne.n	8004456 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80043e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80043e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d134      	bne.n	8004456 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043f4:	d005      	beq.n	8004402 <HAL_ADC_ConfigChannel+0x72e>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a4e      	ldr	r2, [pc, #312]	@ (8004534 <HAL_ADC_ConfigChannel+0x860>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	f040 8085 	bne.w	800450c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800440a:	d004      	beq.n	8004416 <HAL_ADC_ConfigChannel+0x742>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a49      	ldr	r2, [pc, #292]	@ (8004538 <HAL_ADC_ConfigChannel+0x864>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d101      	bne.n	800441a <HAL_ADC_ConfigChannel+0x746>
 8004416:	4a49      	ldr	r2, [pc, #292]	@ (800453c <HAL_ADC_ConfigChannel+0x868>)
 8004418:	e000      	b.n	800441c <HAL_ADC_ConfigChannel+0x748>
 800441a:	4a43      	ldr	r2, [pc, #268]	@ (8004528 <HAL_ADC_ConfigChannel+0x854>)
 800441c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004420:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004424:	4619      	mov	r1, r3
 8004426:	4610      	mov	r0, r2
 8004428:	f7fe fcf3 	bl	8002e12 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800442c:	4b44      	ldr	r3, [pc, #272]	@ (8004540 <HAL_ADC_ConfigChannel+0x86c>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	099b      	lsrs	r3, r3, #6
 8004432:	4a44      	ldr	r2, [pc, #272]	@ (8004544 <HAL_ADC_ConfigChannel+0x870>)
 8004434:	fba2 2303 	umull	r2, r3, r2, r3
 8004438:	099b      	lsrs	r3, r3, #6
 800443a:	1c5a      	adds	r2, r3, #1
 800443c:	4613      	mov	r3, r2
 800443e:	005b      	lsls	r3, r3, #1
 8004440:	4413      	add	r3, r2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004446:	e002      	b.n	800444e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	3b01      	subs	r3, #1
 800444c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1f9      	bne.n	8004448 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004454:	e05a      	b.n	800450c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a3b      	ldr	r2, [pc, #236]	@ (8004548 <HAL_ADC_ConfigChannel+0x874>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d125      	bne.n	80044ac <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004460:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004464:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d11f      	bne.n	80044ac <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a31      	ldr	r2, [pc, #196]	@ (8004538 <HAL_ADC_ConfigChannel+0x864>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d104      	bne.n	8004480 <HAL_ADC_ConfigChannel+0x7ac>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a34      	ldr	r2, [pc, #208]	@ (800454c <HAL_ADC_ConfigChannel+0x878>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d047      	beq.n	8004510 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004488:	d004      	beq.n	8004494 <HAL_ADC_ConfigChannel+0x7c0>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a2a      	ldr	r2, [pc, #168]	@ (8004538 <HAL_ADC_ConfigChannel+0x864>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d101      	bne.n	8004498 <HAL_ADC_ConfigChannel+0x7c4>
 8004494:	4a29      	ldr	r2, [pc, #164]	@ (800453c <HAL_ADC_ConfigChannel+0x868>)
 8004496:	e000      	b.n	800449a <HAL_ADC_ConfigChannel+0x7c6>
 8004498:	4a23      	ldr	r2, [pc, #140]	@ (8004528 <HAL_ADC_ConfigChannel+0x854>)
 800449a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800449e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044a2:	4619      	mov	r1, r3
 80044a4:	4610      	mov	r0, r2
 80044a6:	f7fe fcb4 	bl	8002e12 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044aa:	e031      	b.n	8004510 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a27      	ldr	r2, [pc, #156]	@ (8004550 <HAL_ADC_ConfigChannel+0x87c>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d12d      	bne.n	8004512 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80044b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80044ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d127      	bne.n	8004512 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a1c      	ldr	r2, [pc, #112]	@ (8004538 <HAL_ADC_ConfigChannel+0x864>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d022      	beq.n	8004512 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044d4:	d004      	beq.n	80044e0 <HAL_ADC_ConfigChannel+0x80c>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a17      	ldr	r2, [pc, #92]	@ (8004538 <HAL_ADC_ConfigChannel+0x864>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d101      	bne.n	80044e4 <HAL_ADC_ConfigChannel+0x810>
 80044e0:	4a16      	ldr	r2, [pc, #88]	@ (800453c <HAL_ADC_ConfigChannel+0x868>)
 80044e2:	e000      	b.n	80044e6 <HAL_ADC_ConfigChannel+0x812>
 80044e4:	4a10      	ldr	r2, [pc, #64]	@ (8004528 <HAL_ADC_ConfigChannel+0x854>)
 80044e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80044ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80044ee:	4619      	mov	r1, r3
 80044f0:	4610      	mov	r0, r2
 80044f2:	f7fe fc8e 	bl	8002e12 <LL_ADC_SetCommonPathInternalCh>
 80044f6:	e00c      	b.n	8004512 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044fc:	f043 0220 	orr.w	r2, r3, #32
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800450a:	e002      	b.n	8004512 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800450c:	bf00      	nop
 800450e:	e000      	b.n	8004512 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004510:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800451a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800451e:	4618      	mov	r0, r3
 8004520:	37d8      	adds	r7, #216	@ 0xd8
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	50000700 	.word	0x50000700
 800452c:	c3210000 	.word	0xc3210000
 8004530:	90c00010 	.word	0x90c00010
 8004534:	50000600 	.word	0x50000600
 8004538:	50000100 	.word	0x50000100
 800453c:	50000300 	.word	0x50000300
 8004540:	20000000 	.word	0x20000000
 8004544:	053e2d63 	.word	0x053e2d63
 8004548:	c7520000 	.word	0xc7520000
 800454c:	50000500 	.word	0x50000500
 8004550:	cb840000 	.word	0xcb840000

08004554 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800455c:	2300      	movs	r3, #0
 800455e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4618      	mov	r0, r3
 8004566:	f7fe fe47 	bl	80031f8 <LL_ADC_IsEnabled>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d176      	bne.n	800465e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	689a      	ldr	r2, [r3, #8]
 8004576:	4b3c      	ldr	r3, [pc, #240]	@ (8004668 <ADC_Enable+0x114>)
 8004578:	4013      	ands	r3, r2
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00d      	beq.n	800459a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004582:	f043 0210 	orr.w	r2, r3, #16
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800458e:	f043 0201 	orr.w	r2, r3, #1
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e062      	b.n	8004660 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4618      	mov	r0, r3
 80045a0:	f7fe fe02 	bl	80031a8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045ac:	d004      	beq.n	80045b8 <ADC_Enable+0x64>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a2e      	ldr	r2, [pc, #184]	@ (800466c <ADC_Enable+0x118>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d101      	bne.n	80045bc <ADC_Enable+0x68>
 80045b8:	4b2d      	ldr	r3, [pc, #180]	@ (8004670 <ADC_Enable+0x11c>)
 80045ba:	e000      	b.n	80045be <ADC_Enable+0x6a>
 80045bc:	4b2d      	ldr	r3, [pc, #180]	@ (8004674 <ADC_Enable+0x120>)
 80045be:	4618      	mov	r0, r3
 80045c0:	f7fe fc3a 	bl	8002e38 <LL_ADC_GetCommonPathInternalCh>
 80045c4:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80045c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d013      	beq.n	80045f6 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80045ce:	4b2a      	ldr	r3, [pc, #168]	@ (8004678 <ADC_Enable+0x124>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	099b      	lsrs	r3, r3, #6
 80045d4:	4a29      	ldr	r2, [pc, #164]	@ (800467c <ADC_Enable+0x128>)
 80045d6:	fba2 2303 	umull	r2, r3, r2, r3
 80045da:	099b      	lsrs	r3, r3, #6
 80045dc:	1c5a      	adds	r2, r3, #1
 80045de:	4613      	mov	r3, r2
 80045e0:	005b      	lsls	r3, r3, #1
 80045e2:	4413      	add	r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80045e8:	e002      	b.n	80045f0 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	3b01      	subs	r3, #1
 80045ee:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1f9      	bne.n	80045ea <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80045f6:	f7fe fbed 	bl	8002dd4 <HAL_GetTick>
 80045fa:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045fc:	e028      	b.n	8004650 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4618      	mov	r0, r3
 8004604:	f7fe fdf8 	bl	80031f8 <LL_ADC_IsEnabled>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d104      	bne.n	8004618 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4618      	mov	r0, r3
 8004614:	f7fe fdc8 	bl	80031a8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004618:	f7fe fbdc 	bl	8002dd4 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d914      	bls.n	8004650 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	2b01      	cmp	r3, #1
 8004632:	d00d      	beq.n	8004650 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004638:	f043 0210 	orr.w	r2, r3, #16
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004644:	f043 0201 	orr.w	r2, r3, #1
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e007      	b.n	8004660 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 0301 	and.w	r3, r3, #1
 800465a:	2b01      	cmp	r3, #1
 800465c:	d1cf      	bne.n	80045fe <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3710      	adds	r7, #16
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	8000003f 	.word	0x8000003f
 800466c:	50000100 	.word	0x50000100
 8004670:	50000300 	.word	0x50000300
 8004674:	50000700 	.word	0x50000700
 8004678:	20000000 	.word	0x20000000
 800467c:	053e2d63 	.word	0x053e2d63

08004680 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4618      	mov	r0, r3
 800468e:	f7fe fdc6 	bl	800321e <LL_ADC_IsDisableOngoing>
 8004692:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	f7fe fdad 	bl	80031f8 <LL_ADC_IsEnabled>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d047      	beq.n	8004734 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d144      	bne.n	8004734 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	f003 030d 	and.w	r3, r3, #13
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d10c      	bne.n	80046d2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4618      	mov	r0, r3
 80046be:	f7fe fd87 	bl	80031d0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2203      	movs	r2, #3
 80046c8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80046ca:	f7fe fb83 	bl	8002dd4 <HAL_GetTick>
 80046ce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80046d0:	e029      	b.n	8004726 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046d6:	f043 0210 	orr.w	r2, r3, #16
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046e2:	f043 0201 	orr.w	r2, r3, #1
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e023      	b.n	8004736 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80046ee:	f7fe fb71 	bl	8002dd4 <HAL_GetTick>
 80046f2:	4602      	mov	r2, r0
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d914      	bls.n	8004726 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00d      	beq.n	8004726 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800470e:	f043 0210 	orr.w	r2, r3, #16
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800471a:	f043 0201 	orr.w	r2, r3, #1
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e007      	b.n	8004736 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f003 0301 	and.w	r3, r3, #1
 8004730:	2b00      	cmp	r3, #0
 8004732:	d1dc      	bne.n	80046ee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3710      	adds	r7, #16
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b084      	sub	sp, #16
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800474a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004750:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004754:	2b00      	cmp	r3, #0
 8004756:	d14b      	bne.n	80047f0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800475c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 0308 	and.w	r3, r3, #8
 800476e:	2b00      	cmp	r3, #0
 8004770:	d021      	beq.n	80047b6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4618      	mov	r0, r3
 8004778:	f7fe fc0a 	bl	8002f90 <LL_ADC_REG_IsTriggerSourceSWStart>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d032      	beq.n	80047e8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d12b      	bne.n	80047e8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004794:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d11f      	bne.n	80047e8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047ac:	f043 0201 	orr.w	r2, r3, #1
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80047b4:	e018      	b.n	80047e8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	f003 0302 	and.w	r3, r3, #2
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d111      	bne.n	80047e8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d105      	bne.n	80047e8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047e0:	f043 0201 	orr.w	r2, r3, #1
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f7fd f981 	bl	8001af0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80047ee:	e00e      	b.n	800480e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047f4:	f003 0310 	and.w	r3, r3, #16
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d003      	beq.n	8004804 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80047fc:	68f8      	ldr	r0, [r7, #12]
 80047fe:	f7ff fa5f 	bl	8003cc0 <HAL_ADC_ErrorCallback>
}
 8004802:	e004      	b.n	800480e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	4798      	blx	r3
}
 800480e:	bf00      	nop
 8004810:	3710      	adds	r7, #16
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}

08004816 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004816:	b580      	push	{r7, lr}
 8004818:	b084      	sub	sp, #16
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004822:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004824:	68f8      	ldr	r0, [r7, #12]
 8004826:	f7ff fa37 	bl	8003c98 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800482a:	bf00      	nop
 800482c:	3710      	adds	r7, #16
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}

08004832 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004832:	b580      	push	{r7, lr}
 8004834:	b084      	sub	sp, #16
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800483e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004844:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004850:	f043 0204 	orr.w	r2, r3, #4
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f7ff fa31 	bl	8003cc0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800485e:	bf00      	nop
 8004860:	3710      	adds	r7, #16
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <LL_ADC_IsEnabled>:
{
 8004866:	b480      	push	{r7}
 8004868:	b083      	sub	sp, #12
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	2b01      	cmp	r3, #1
 8004878:	d101      	bne.n	800487e <LL_ADC_IsEnabled+0x18>
 800487a:	2301      	movs	r3, #1
 800487c:	e000      	b.n	8004880 <LL_ADC_IsEnabled+0x1a>
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	370c      	adds	r7, #12
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <LL_ADC_StartCalibration>:
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800489e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80048a2:	683a      	ldr	r2, [r7, #0]
 80048a4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80048a8:	4313      	orrs	r3, r2
 80048aa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	609a      	str	r2, [r3, #8]
}
 80048b2:	bf00      	nop
 80048b4:	370c      	adds	r7, #12
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr

080048be <LL_ADC_IsCalibrationOnGoing>:
{
 80048be:	b480      	push	{r7}
 80048c0:	b083      	sub	sp, #12
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80048ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80048d2:	d101      	bne.n	80048d8 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80048d4:	2301      	movs	r3, #1
 80048d6:	e000      	b.n	80048da <LL_ADC_IsCalibrationOnGoing+0x1c>
 80048d8:	2300      	movs	r3, #0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	370c      	adds	r7, #12
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr

080048e6 <LL_ADC_REG_IsConversionOngoing>:
{
 80048e6:	b480      	push	{r7}
 80048e8:	b083      	sub	sp, #12
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f003 0304 	and.w	r3, r3, #4
 80048f6:	2b04      	cmp	r3, #4
 80048f8:	d101      	bne.n	80048fe <LL_ADC_REG_IsConversionOngoing+0x18>
 80048fa:	2301      	movs	r3, #1
 80048fc:	e000      	b.n	8004900 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80048fe:	2300      	movs	r3, #0
}
 8004900:	4618      	mov	r0, r3
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004916:	2300      	movs	r3, #0
 8004918:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004920:	2b01      	cmp	r3, #1
 8004922:	d101      	bne.n	8004928 <HAL_ADCEx_Calibration_Start+0x1c>
 8004924:	2302      	movs	r3, #2
 8004926:	e04d      	b.n	80049c4 <HAL_ADCEx_Calibration_Start+0xb8>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f7ff fea5 	bl	8004680 <ADC_Disable>
 8004936:	4603      	mov	r3, r0
 8004938:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800493a:	7bfb      	ldrb	r3, [r7, #15]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d136      	bne.n	80049ae <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004944:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004948:	f023 0302 	bic.w	r3, r3, #2
 800494c:	f043 0202 	orr.w	r2, r3, #2
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6839      	ldr	r1, [r7, #0]
 800495a:	4618      	mov	r0, r3
 800495c:	f7ff ff96 	bl	800488c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004960:	e014      	b.n	800498c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	3301      	adds	r3, #1
 8004966:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	4a18      	ldr	r2, [pc, #96]	@ (80049cc <HAL_ADCEx_Calibration_Start+0xc0>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d90d      	bls.n	800498c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004974:	f023 0312 	bic.w	r3, r3, #18
 8004978:	f043 0210 	orr.w	r2, r3, #16
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e01b      	b.n	80049c4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4618      	mov	r0, r3
 8004992:	f7ff ff94 	bl	80048be <LL_ADC_IsCalibrationOnGoing>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d1e2      	bne.n	8004962 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049a0:	f023 0303 	bic.w	r3, r3, #3
 80049a4:	f043 0201 	orr.w	r2, r3, #1
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80049ac:	e005      	b.n	80049ba <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049b2:	f043 0210 	orr.w	r2, r3, #16
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80049c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3710      	adds	r7, #16
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	0004de01 	.word	0x0004de01

080049d0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80049ec:	bf00      	nop
 80049ee:	370c      	adds	r7, #12
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004a00:	bf00      	nop
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr

08004a0c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004a14:	bf00      	nop
 8004a16:	370c      	adds	r7, #12
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr

08004a20 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004a34:	b590      	push	{r4, r7, lr}
 8004a36:	b0a1      	sub	sp, #132	@ 0x84
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d101      	bne.n	8004a52 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004a4e:	2302      	movs	r3, #2
 8004a50:	e0e7      	b.n	8004c22 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2201      	movs	r2, #1
 8004a56:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004a5e:	2300      	movs	r3, #0
 8004a60:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a6a:	d102      	bne.n	8004a72 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004a6c:	4b6f      	ldr	r3, [pc, #444]	@ (8004c2c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a6e:	60bb      	str	r3, [r7, #8]
 8004a70:	e009      	b.n	8004a86 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a6e      	ldr	r2, [pc, #440]	@ (8004c30 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d102      	bne.n	8004a82 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004a7c:	4b6d      	ldr	r3, [pc, #436]	@ (8004c34 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004a7e:	60bb      	str	r3, [r7, #8]
 8004a80:	e001      	b.n	8004a86 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004a82:	2300      	movs	r3, #0
 8004a84:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d10b      	bne.n	8004aa4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a90:	f043 0220 	orr.w	r2, r3, #32
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e0be      	b.n	8004c22 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f7ff ff1d 	bl	80048e6 <LL_ADC_REG_IsConversionOngoing>
 8004aac:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f7ff ff17 	bl	80048e6 <LL_ADC_REG_IsConversionOngoing>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	f040 80a0 	bne.w	8004c00 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004ac0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	f040 809c 	bne.w	8004c00 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ad0:	d004      	beq.n	8004adc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a55      	ldr	r2, [pc, #340]	@ (8004c2c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d101      	bne.n	8004ae0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004adc:	4b56      	ldr	r3, [pc, #344]	@ (8004c38 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004ade:	e000      	b.n	8004ae2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004ae0:	4b56      	ldr	r3, [pc, #344]	@ (8004c3c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004ae2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d04b      	beq.n	8004b84 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004aec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	6859      	ldr	r1, [r3, #4]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004afe:	035b      	lsls	r3, r3, #13
 8004b00:	430b      	orrs	r3, r1
 8004b02:	431a      	orrs	r2, r3
 8004b04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b06:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b10:	d004      	beq.n	8004b1c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a45      	ldr	r2, [pc, #276]	@ (8004c2c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d10f      	bne.n	8004b3c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004b1c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004b20:	f7ff fea1 	bl	8004866 <LL_ADC_IsEnabled>
 8004b24:	4604      	mov	r4, r0
 8004b26:	4841      	ldr	r0, [pc, #260]	@ (8004c2c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004b28:	f7ff fe9d 	bl	8004866 <LL_ADC_IsEnabled>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	4323      	orrs	r3, r4
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	bf0c      	ite	eq
 8004b34:	2301      	moveq	r3, #1
 8004b36:	2300      	movne	r3, #0
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	e012      	b.n	8004b62 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004b3c:	483c      	ldr	r0, [pc, #240]	@ (8004c30 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004b3e:	f7ff fe92 	bl	8004866 <LL_ADC_IsEnabled>
 8004b42:	4604      	mov	r4, r0
 8004b44:	483b      	ldr	r0, [pc, #236]	@ (8004c34 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004b46:	f7ff fe8e 	bl	8004866 <LL_ADC_IsEnabled>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	431c      	orrs	r4, r3
 8004b4e:	483c      	ldr	r0, [pc, #240]	@ (8004c40 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004b50:	f7ff fe89 	bl	8004866 <LL_ADC_IsEnabled>
 8004b54:	4603      	mov	r3, r0
 8004b56:	4323      	orrs	r3, r4
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	bf0c      	ite	eq
 8004b5c:	2301      	moveq	r3, #1
 8004b5e:	2300      	movne	r3, #0
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d056      	beq.n	8004c14 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004b66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004b6e:	f023 030f 	bic.w	r3, r3, #15
 8004b72:	683a      	ldr	r2, [r7, #0]
 8004b74:	6811      	ldr	r1, [r2, #0]
 8004b76:	683a      	ldr	r2, [r7, #0]
 8004b78:	6892      	ldr	r2, [r2, #8]
 8004b7a:	430a      	orrs	r2, r1
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b80:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004b82:	e047      	b.n	8004c14 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004b84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b8e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b98:	d004      	beq.n	8004ba4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a23      	ldr	r2, [pc, #140]	@ (8004c2c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d10f      	bne.n	8004bc4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004ba4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004ba8:	f7ff fe5d 	bl	8004866 <LL_ADC_IsEnabled>
 8004bac:	4604      	mov	r4, r0
 8004bae:	481f      	ldr	r0, [pc, #124]	@ (8004c2c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004bb0:	f7ff fe59 	bl	8004866 <LL_ADC_IsEnabled>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	4323      	orrs	r3, r4
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	bf0c      	ite	eq
 8004bbc:	2301      	moveq	r3, #1
 8004bbe:	2300      	movne	r3, #0
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	e012      	b.n	8004bea <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004bc4:	481a      	ldr	r0, [pc, #104]	@ (8004c30 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004bc6:	f7ff fe4e 	bl	8004866 <LL_ADC_IsEnabled>
 8004bca:	4604      	mov	r4, r0
 8004bcc:	4819      	ldr	r0, [pc, #100]	@ (8004c34 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004bce:	f7ff fe4a 	bl	8004866 <LL_ADC_IsEnabled>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	431c      	orrs	r4, r3
 8004bd6:	481a      	ldr	r0, [pc, #104]	@ (8004c40 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004bd8:	f7ff fe45 	bl	8004866 <LL_ADC_IsEnabled>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	4323      	orrs	r3, r4
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	bf0c      	ite	eq
 8004be4:	2301      	moveq	r3, #1
 8004be6:	2300      	movne	r3, #0
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d012      	beq.n	8004c14 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004bee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004bf6:	f023 030f 	bic.w	r3, r3, #15
 8004bfa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004bfc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004bfe:	e009      	b.n	8004c14 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c04:	f043 0220 	orr.w	r2, r3, #32
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004c12:	e000      	b.n	8004c16 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004c14:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004c1e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3784      	adds	r7, #132	@ 0x84
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd90      	pop	{r4, r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	50000100 	.word	0x50000100
 8004c30:	50000400 	.word	0x50000400
 8004c34:	50000500 	.word	0x50000500
 8004c38:	50000300 	.word	0x50000300
 8004c3c:	50000700 	.word	0x50000700
 8004c40:	50000600 	.word	0x50000600

08004c44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b085      	sub	sp, #20
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f003 0307 	and.w	r3, r3, #7
 8004c52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c54:	4b0c      	ldr	r3, [pc, #48]	@ (8004c88 <__NVIC_SetPriorityGrouping+0x44>)
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c5a:	68ba      	ldr	r2, [r7, #8]
 8004c5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004c60:	4013      	ands	r3, r2
 8004c62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004c70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c76:	4a04      	ldr	r2, [pc, #16]	@ (8004c88 <__NVIC_SetPriorityGrouping+0x44>)
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	60d3      	str	r3, [r2, #12]
}
 8004c7c:	bf00      	nop
 8004c7e:	3714      	adds	r7, #20
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr
 8004c88:	e000ed00 	.word	0xe000ed00

08004c8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c90:	4b04      	ldr	r3, [pc, #16]	@ (8004ca4 <__NVIC_GetPriorityGrouping+0x18>)
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	0a1b      	lsrs	r3, r3, #8
 8004c96:	f003 0307 	and.w	r3, r3, #7
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr
 8004ca4:	e000ed00 	.word	0xe000ed00

08004ca8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	4603      	mov	r3, r0
 8004cb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	db0b      	blt.n	8004cd2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cba:	79fb      	ldrb	r3, [r7, #7]
 8004cbc:	f003 021f 	and.w	r2, r3, #31
 8004cc0:	4907      	ldr	r1, [pc, #28]	@ (8004ce0 <__NVIC_EnableIRQ+0x38>)
 8004cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cc6:	095b      	lsrs	r3, r3, #5
 8004cc8:	2001      	movs	r0, #1
 8004cca:	fa00 f202 	lsl.w	r2, r0, r2
 8004cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004cd2:	bf00      	nop
 8004cd4:	370c      	adds	r7, #12
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	e000e100 	.word	0xe000e100

08004ce4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	4603      	mov	r3, r0
 8004cec:	6039      	str	r1, [r7, #0]
 8004cee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	db0a      	blt.n	8004d0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	b2da      	uxtb	r2, r3
 8004cfc:	490c      	ldr	r1, [pc, #48]	@ (8004d30 <__NVIC_SetPriority+0x4c>)
 8004cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d02:	0112      	lsls	r2, r2, #4
 8004d04:	b2d2      	uxtb	r2, r2
 8004d06:	440b      	add	r3, r1
 8004d08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d0c:	e00a      	b.n	8004d24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	b2da      	uxtb	r2, r3
 8004d12:	4908      	ldr	r1, [pc, #32]	@ (8004d34 <__NVIC_SetPriority+0x50>)
 8004d14:	79fb      	ldrb	r3, [r7, #7]
 8004d16:	f003 030f 	and.w	r3, r3, #15
 8004d1a:	3b04      	subs	r3, #4
 8004d1c:	0112      	lsls	r2, r2, #4
 8004d1e:	b2d2      	uxtb	r2, r2
 8004d20:	440b      	add	r3, r1
 8004d22:	761a      	strb	r2, [r3, #24]
}
 8004d24:	bf00      	nop
 8004d26:	370c      	adds	r7, #12
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr
 8004d30:	e000e100 	.word	0xe000e100
 8004d34:	e000ed00 	.word	0xe000ed00

08004d38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b089      	sub	sp, #36	@ 0x24
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f003 0307 	and.w	r3, r3, #7
 8004d4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	f1c3 0307 	rsb	r3, r3, #7
 8004d52:	2b04      	cmp	r3, #4
 8004d54:	bf28      	it	cs
 8004d56:	2304      	movcs	r3, #4
 8004d58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d5a:	69fb      	ldr	r3, [r7, #28]
 8004d5c:	3304      	adds	r3, #4
 8004d5e:	2b06      	cmp	r3, #6
 8004d60:	d902      	bls.n	8004d68 <NVIC_EncodePriority+0x30>
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	3b03      	subs	r3, #3
 8004d66:	e000      	b.n	8004d6a <NVIC_EncodePriority+0x32>
 8004d68:	2300      	movs	r3, #0
 8004d6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	fa02 f303 	lsl.w	r3, r2, r3
 8004d76:	43da      	mvns	r2, r3
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	401a      	ands	r2, r3
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d80:	f04f 31ff 	mov.w	r1, #4294967295
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	fa01 f303 	lsl.w	r3, r1, r3
 8004d8a:	43d9      	mvns	r1, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d90:	4313      	orrs	r3, r2
         );
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3724      	adds	r7, #36	@ 0x24
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr

08004d9e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d9e:	b580      	push	{r7, lr}
 8004da0:	b082      	sub	sp, #8
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f7ff ff4c 	bl	8004c44 <__NVIC_SetPriorityGrouping>
}
 8004dac:	bf00      	nop
 8004dae:	3708      	adds	r7, #8
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b086      	sub	sp, #24
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	4603      	mov	r3, r0
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
 8004dc0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004dc2:	f7ff ff63 	bl	8004c8c <__NVIC_GetPriorityGrouping>
 8004dc6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	68b9      	ldr	r1, [r7, #8]
 8004dcc:	6978      	ldr	r0, [r7, #20]
 8004dce:	f7ff ffb3 	bl	8004d38 <NVIC_EncodePriority>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dd8:	4611      	mov	r1, r2
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7ff ff82 	bl	8004ce4 <__NVIC_SetPriority>
}
 8004de0:	bf00      	nop
 8004de2:	3718      	adds	r7, #24
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	4603      	mov	r3, r0
 8004df0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7ff ff56 	bl	8004ca8 <__NVIC_EnableIRQ>
}
 8004dfc:	bf00      	nop
 8004dfe:	3708      	adds	r7, #8
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d101      	bne.n	8004e16 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e08d      	b.n	8004f32 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	4b47      	ldr	r3, [pc, #284]	@ (8004f3c <HAL_DMA_Init+0x138>)
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d80f      	bhi.n	8004e42 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	461a      	mov	r2, r3
 8004e28:	4b45      	ldr	r3, [pc, #276]	@ (8004f40 <HAL_DMA_Init+0x13c>)
 8004e2a:	4413      	add	r3, r2
 8004e2c:	4a45      	ldr	r2, [pc, #276]	@ (8004f44 <HAL_DMA_Init+0x140>)
 8004e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e32:	091b      	lsrs	r3, r3, #4
 8004e34:	009a      	lsls	r2, r3, #2
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a42      	ldr	r2, [pc, #264]	@ (8004f48 <HAL_DMA_Init+0x144>)
 8004e3e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004e40:	e00e      	b.n	8004e60 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	461a      	mov	r2, r3
 8004e48:	4b40      	ldr	r3, [pc, #256]	@ (8004f4c <HAL_DMA_Init+0x148>)
 8004e4a:	4413      	add	r3, r2
 8004e4c:	4a3d      	ldr	r2, [pc, #244]	@ (8004f44 <HAL_DMA_Init+0x140>)
 8004e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e52:	091b      	lsrs	r3, r3, #4
 8004e54:	009a      	lsls	r2, r3, #2
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a3c      	ldr	r2, [pc, #240]	@ (8004f50 <HAL_DMA_Init+0x14c>)
 8004e5e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2202      	movs	r2, #2
 8004e64:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004e76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e7a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004e84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	699b      	ldr	r3, [r3, #24]
 8004e96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 fa76 	bl	80053a4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ec0:	d102      	bne.n	8004ec8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685a      	ldr	r2, [r3, #4]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ed0:	b2d2      	uxtb	r2, r2
 8004ed2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004edc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d010      	beq.n	8004f08 <HAL_DMA_Init+0x104>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	2b04      	cmp	r3, #4
 8004eec:	d80c      	bhi.n	8004f08 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 fa96 	bl	8005420 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef8:	2200      	movs	r2, #0
 8004efa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004f04:	605a      	str	r2, [r3, #4]
 8004f06:	e008      	b.n	8004f1a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3710      	adds	r7, #16
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	40020407 	.word	0x40020407
 8004f40:	bffdfff8 	.word	0xbffdfff8
 8004f44:	cccccccd 	.word	0xcccccccd
 8004f48:	40020000 	.word	0x40020000
 8004f4c:	bffdfbf8 	.word	0xbffdfbf8
 8004f50:	40020400 	.word	0x40020400

08004f54 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b086      	sub	sp, #24
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	607a      	str	r2, [r7, #4]
 8004f60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f62:	2300      	movs	r3, #0
 8004f64:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d101      	bne.n	8004f74 <HAL_DMA_Start_IT+0x20>
 8004f70:	2302      	movs	r3, #2
 8004f72:	e066      	b.n	8005042 <HAL_DMA_Start_IT+0xee>
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d155      	bne.n	8005034 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2202      	movs	r2, #2
 8004f8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f022 0201 	bic.w	r2, r2, #1
 8004fa4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	68b9      	ldr	r1, [r7, #8]
 8004fac:	68f8      	ldr	r0, [r7, #12]
 8004fae:	f000 f9bb 	bl	8005328 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d008      	beq.n	8004fcc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f042 020e 	orr.w	r2, r2, #14
 8004fc8:	601a      	str	r2, [r3, #0]
 8004fca:	e00f      	b.n	8004fec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 0204 	bic.w	r2, r2, #4
 8004fda:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f042 020a 	orr.w	r2, r2, #10
 8004fea:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d007      	beq.n	800500a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005004:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005008:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800500e:	2b00      	cmp	r3, #0
 8005010:	d007      	beq.n	8005022 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800501c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005020:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f042 0201 	orr.w	r2, r2, #1
 8005030:	601a      	str	r2, [r3, #0]
 8005032:	e005      	b.n	8005040 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800503c:	2302      	movs	r3, #2
 800503e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005040:	7dfb      	ldrb	r3, [r7, #23]
}
 8005042:	4618      	mov	r0, r3
 8005044:	3718      	adds	r7, #24
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}

0800504a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800504a:	b480      	push	{r7}
 800504c:	b085      	sub	sp, #20
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005052:	2300      	movs	r3, #0
 8005054:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800505c:	b2db      	uxtb	r3, r3
 800505e:	2b02      	cmp	r3, #2
 8005060:	d005      	beq.n	800506e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2204      	movs	r2, #4
 8005066:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	73fb      	strb	r3, [r7, #15]
 800506c:	e037      	b.n	80050de <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f022 020e 	bic.w	r2, r2, #14
 800507c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005088:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800508c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f022 0201 	bic.w	r2, r2, #1
 800509c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050a2:	f003 021f 	and.w	r2, r3, #31
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050aa:	2101      	movs	r1, #1
 80050ac:	fa01 f202 	lsl.w	r2, r1, r2
 80050b0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80050ba:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00c      	beq.n	80050de <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80050d2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80050dc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2201      	movs	r2, #1
 80050e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80050ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3714      	adds	r7, #20
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005104:	2300      	movs	r3, #0
 8005106:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800510e:	b2db      	uxtb	r3, r3
 8005110:	2b02      	cmp	r3, #2
 8005112:	d00d      	beq.n	8005130 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2204      	movs	r2, #4
 8005118:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2201      	movs	r2, #1
 800511e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	73fb      	strb	r3, [r7, #15]
 800512e:	e047      	b.n	80051c0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f022 020e 	bic.w	r2, r2, #14
 800513e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f022 0201 	bic.w	r2, r2, #1
 800514e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800515a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800515e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005164:	f003 021f 	and.w	r2, r3, #31
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800516c:	2101      	movs	r1, #1
 800516e:	fa01 f202 	lsl.w	r2, r1, r2
 8005172:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800517c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00c      	beq.n	80051a0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005190:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005194:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800519e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d003      	beq.n	80051c0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	4798      	blx	r3
    }
  }
  return status;
 80051c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b084      	sub	sp, #16
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051e6:	f003 031f 	and.w	r3, r3, #31
 80051ea:	2204      	movs	r2, #4
 80051ec:	409a      	lsls	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	4013      	ands	r3, r2
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d026      	beq.n	8005244 <HAL_DMA_IRQHandler+0x7a>
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	f003 0304 	and.w	r3, r3, #4
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d021      	beq.n	8005244 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0320 	and.w	r3, r3, #32
 800520a:	2b00      	cmp	r3, #0
 800520c:	d107      	bne.n	800521e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f022 0204 	bic.w	r2, r2, #4
 800521c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005222:	f003 021f 	and.w	r2, r3, #31
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522a:	2104      	movs	r1, #4
 800522c:	fa01 f202 	lsl.w	r2, r1, r2
 8005230:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005236:	2b00      	cmp	r3, #0
 8005238:	d071      	beq.n	800531e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005242:	e06c      	b.n	800531e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005248:	f003 031f 	and.w	r3, r3, #31
 800524c:	2202      	movs	r2, #2
 800524e:	409a      	lsls	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	4013      	ands	r3, r2
 8005254:	2b00      	cmp	r3, #0
 8005256:	d02e      	beq.n	80052b6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d029      	beq.n	80052b6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0320 	and.w	r3, r3, #32
 800526c:	2b00      	cmp	r3, #0
 800526e:	d10b      	bne.n	8005288 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f022 020a 	bic.w	r2, r2, #10
 800527e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800528c:	f003 021f 	and.w	r2, r3, #31
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005294:	2102      	movs	r1, #2
 8005296:	fa01 f202 	lsl.w	r2, r1, r2
 800529a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d038      	beq.n	800531e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80052b4:	e033      	b.n	800531e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ba:	f003 031f 	and.w	r3, r3, #31
 80052be:	2208      	movs	r2, #8
 80052c0:	409a      	lsls	r2, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	4013      	ands	r3, r2
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d02a      	beq.n	8005320 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	f003 0308 	and.w	r3, r3, #8
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d025      	beq.n	8005320 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f022 020e 	bic.w	r2, r2, #14
 80052e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052e8:	f003 021f 	and.w	r2, r3, #31
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f0:	2101      	movs	r1, #1
 80052f2:	fa01 f202 	lsl.w	r2, r1, r2
 80052f6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005312:	2b00      	cmp	r3, #0
 8005314:	d004      	beq.n	8005320 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800531e:	bf00      	nop
 8005320:	bf00      	nop
}
 8005322:	3710      	adds	r7, #16
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005328:	b480      	push	{r7}
 800532a:	b085      	sub	sp, #20
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	607a      	str	r2, [r7, #4]
 8005334:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800533a:	68fa      	ldr	r2, [r7, #12]
 800533c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800533e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005344:	2b00      	cmp	r3, #0
 8005346:	d004      	beq.n	8005352 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005350:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005356:	f003 021f 	and.w	r2, r3, #31
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800535e:	2101      	movs	r1, #1
 8005360:	fa01 f202 	lsl.w	r2, r1, r2
 8005364:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	683a      	ldr	r2, [r7, #0]
 800536c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	2b10      	cmp	r3, #16
 8005374:	d108      	bne.n	8005388 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68ba      	ldr	r2, [r7, #8]
 8005384:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005386:	e007      	b.n	8005398 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68ba      	ldr	r2, [r7, #8]
 800538e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	60da      	str	r2, [r3, #12]
}
 8005398:	bf00      	nop
 800539a:	3714      	adds	r7, #20
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b087      	sub	sp, #28
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	461a      	mov	r2, r3
 80053b2:	4b16      	ldr	r3, [pc, #88]	@ (800540c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d802      	bhi.n	80053be <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80053b8:	4b15      	ldr	r3, [pc, #84]	@ (8005410 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80053ba:	617b      	str	r3, [r7, #20]
 80053bc:	e001      	b.n	80053c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80053be:	4b15      	ldr	r3, [pc, #84]	@ (8005414 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80053c0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	3b08      	subs	r3, #8
 80053ce:	4a12      	ldr	r2, [pc, #72]	@ (8005418 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80053d0:	fba2 2303 	umull	r2, r3, r2, r3
 80053d4:	091b      	lsrs	r3, r3, #4
 80053d6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053dc:	089b      	lsrs	r3, r3, #2
 80053de:	009a      	lsls	r2, r3, #2
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	4413      	add	r3, r2
 80053e4:	461a      	mov	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a0b      	ldr	r2, [pc, #44]	@ (800541c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80053ee:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f003 031f 	and.w	r3, r3, #31
 80053f6:	2201      	movs	r2, #1
 80053f8:	409a      	lsls	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80053fe:	bf00      	nop
 8005400:	371c      	adds	r7, #28
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	40020407 	.word	0x40020407
 8005410:	40020800 	.word	0x40020800
 8005414:	40020820 	.word	0x40020820
 8005418:	cccccccd 	.word	0xcccccccd
 800541c:	40020880 	.word	0x40020880

08005420 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	b2db      	uxtb	r3, r3
 800542e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005430:	68fa      	ldr	r2, [r7, #12]
 8005432:	4b0b      	ldr	r3, [pc, #44]	@ (8005460 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005434:	4413      	add	r3, r2
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	461a      	mov	r2, r3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a08      	ldr	r2, [pc, #32]	@ (8005464 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005442:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	3b01      	subs	r3, #1
 8005448:	f003 031f 	and.w	r3, r3, #31
 800544c:	2201      	movs	r2, #1
 800544e:	409a      	lsls	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005454:	bf00      	nop
 8005456:	3714      	adds	r7, #20
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr
 8005460:	1000823f 	.word	0x1000823f
 8005464:	40020940 	.word	0x40020940

08005468 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005468:	b480      	push	{r7}
 800546a:	b087      	sub	sp, #28
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005472:	2300      	movs	r3, #0
 8005474:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005476:	e15a      	b.n	800572e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	2101      	movs	r1, #1
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	fa01 f303 	lsl.w	r3, r1, r3
 8005484:	4013      	ands	r3, r2
 8005486:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2b00      	cmp	r3, #0
 800548c:	f000 814c 	beq.w	8005728 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	f003 0303 	and.w	r3, r3, #3
 8005498:	2b01      	cmp	r3, #1
 800549a:	d005      	beq.n	80054a8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80054a4:	2b02      	cmp	r3, #2
 80054a6:	d130      	bne.n	800550a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	2203      	movs	r2, #3
 80054b4:	fa02 f303 	lsl.w	r3, r2, r3
 80054b8:	43db      	mvns	r3, r3
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	4013      	ands	r3, r2
 80054be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	68da      	ldr	r2, [r3, #12]
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	005b      	lsls	r3, r3, #1
 80054c8:	fa02 f303 	lsl.w	r3, r2, r3
 80054cc:	693a      	ldr	r2, [r7, #16]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	693a      	ldr	r2, [r7, #16]
 80054d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80054de:	2201      	movs	r2, #1
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	fa02 f303 	lsl.w	r3, r2, r3
 80054e6:	43db      	mvns	r3, r3
 80054e8:	693a      	ldr	r2, [r7, #16]
 80054ea:	4013      	ands	r3, r2
 80054ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	091b      	lsrs	r3, r3, #4
 80054f4:	f003 0201 	and.w	r2, r3, #1
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	fa02 f303 	lsl.w	r3, r2, r3
 80054fe:	693a      	ldr	r2, [r7, #16]
 8005500:	4313      	orrs	r3, r2
 8005502:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f003 0303 	and.w	r3, r3, #3
 8005512:	2b03      	cmp	r3, #3
 8005514:	d017      	beq.n	8005546 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	005b      	lsls	r3, r3, #1
 8005520:	2203      	movs	r2, #3
 8005522:	fa02 f303 	lsl.w	r3, r2, r3
 8005526:	43db      	mvns	r3, r3
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	4013      	ands	r3, r2
 800552c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	689a      	ldr	r2, [r3, #8]
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	005b      	lsls	r3, r3, #1
 8005536:	fa02 f303 	lsl.w	r3, r2, r3
 800553a:	693a      	ldr	r2, [r7, #16]
 800553c:	4313      	orrs	r3, r2
 800553e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	693a      	ldr	r2, [r7, #16]
 8005544:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	f003 0303 	and.w	r3, r3, #3
 800554e:	2b02      	cmp	r3, #2
 8005550:	d123      	bne.n	800559a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	08da      	lsrs	r2, r3, #3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	3208      	adds	r2, #8
 800555a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800555e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	f003 0307 	and.w	r3, r3, #7
 8005566:	009b      	lsls	r3, r3, #2
 8005568:	220f      	movs	r2, #15
 800556a:	fa02 f303 	lsl.w	r3, r2, r3
 800556e:	43db      	mvns	r3, r3
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	4013      	ands	r3, r2
 8005574:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	691a      	ldr	r2, [r3, #16]
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	f003 0307 	and.w	r3, r3, #7
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	fa02 f303 	lsl.w	r3, r2, r3
 8005586:	693a      	ldr	r2, [r7, #16]
 8005588:	4313      	orrs	r3, r2
 800558a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	08da      	lsrs	r2, r3, #3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	3208      	adds	r2, #8
 8005594:	6939      	ldr	r1, [r7, #16]
 8005596:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	005b      	lsls	r3, r3, #1
 80055a4:	2203      	movs	r2, #3
 80055a6:	fa02 f303 	lsl.w	r3, r2, r3
 80055aa:	43db      	mvns	r3, r3
 80055ac:	693a      	ldr	r2, [r7, #16]
 80055ae:	4013      	ands	r3, r2
 80055b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f003 0203 	and.w	r2, r3, #3
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	005b      	lsls	r3, r3, #1
 80055be:	fa02 f303 	lsl.w	r3, r2, r3
 80055c2:	693a      	ldr	r2, [r7, #16]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	693a      	ldr	r2, [r7, #16]
 80055cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	f000 80a6 	beq.w	8005728 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055dc:	4b5b      	ldr	r3, [pc, #364]	@ (800574c <HAL_GPIO_Init+0x2e4>)
 80055de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055e0:	4a5a      	ldr	r2, [pc, #360]	@ (800574c <HAL_GPIO_Init+0x2e4>)
 80055e2:	f043 0301 	orr.w	r3, r3, #1
 80055e6:	6613      	str	r3, [r2, #96]	@ 0x60
 80055e8:	4b58      	ldr	r3, [pc, #352]	@ (800574c <HAL_GPIO_Init+0x2e4>)
 80055ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055ec:	f003 0301 	and.w	r3, r3, #1
 80055f0:	60bb      	str	r3, [r7, #8]
 80055f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80055f4:	4a56      	ldr	r2, [pc, #344]	@ (8005750 <HAL_GPIO_Init+0x2e8>)
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	089b      	lsrs	r3, r3, #2
 80055fa:	3302      	adds	r3, #2
 80055fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005600:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	f003 0303 	and.w	r3, r3, #3
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	220f      	movs	r2, #15
 800560c:	fa02 f303 	lsl.w	r3, r2, r3
 8005610:	43db      	mvns	r3, r3
 8005612:	693a      	ldr	r2, [r7, #16]
 8005614:	4013      	ands	r3, r2
 8005616:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800561e:	d01f      	beq.n	8005660 <HAL_GPIO_Init+0x1f8>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	4a4c      	ldr	r2, [pc, #304]	@ (8005754 <HAL_GPIO_Init+0x2ec>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d019      	beq.n	800565c <HAL_GPIO_Init+0x1f4>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a4b      	ldr	r2, [pc, #300]	@ (8005758 <HAL_GPIO_Init+0x2f0>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d013      	beq.n	8005658 <HAL_GPIO_Init+0x1f0>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a4a      	ldr	r2, [pc, #296]	@ (800575c <HAL_GPIO_Init+0x2f4>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d00d      	beq.n	8005654 <HAL_GPIO_Init+0x1ec>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a49      	ldr	r2, [pc, #292]	@ (8005760 <HAL_GPIO_Init+0x2f8>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d007      	beq.n	8005650 <HAL_GPIO_Init+0x1e8>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a48      	ldr	r2, [pc, #288]	@ (8005764 <HAL_GPIO_Init+0x2fc>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d101      	bne.n	800564c <HAL_GPIO_Init+0x1e4>
 8005648:	2305      	movs	r3, #5
 800564a:	e00a      	b.n	8005662 <HAL_GPIO_Init+0x1fa>
 800564c:	2306      	movs	r3, #6
 800564e:	e008      	b.n	8005662 <HAL_GPIO_Init+0x1fa>
 8005650:	2304      	movs	r3, #4
 8005652:	e006      	b.n	8005662 <HAL_GPIO_Init+0x1fa>
 8005654:	2303      	movs	r3, #3
 8005656:	e004      	b.n	8005662 <HAL_GPIO_Init+0x1fa>
 8005658:	2302      	movs	r3, #2
 800565a:	e002      	b.n	8005662 <HAL_GPIO_Init+0x1fa>
 800565c:	2301      	movs	r3, #1
 800565e:	e000      	b.n	8005662 <HAL_GPIO_Init+0x1fa>
 8005660:	2300      	movs	r3, #0
 8005662:	697a      	ldr	r2, [r7, #20]
 8005664:	f002 0203 	and.w	r2, r2, #3
 8005668:	0092      	lsls	r2, r2, #2
 800566a:	4093      	lsls	r3, r2
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	4313      	orrs	r3, r2
 8005670:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005672:	4937      	ldr	r1, [pc, #220]	@ (8005750 <HAL_GPIO_Init+0x2e8>)
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	089b      	lsrs	r3, r3, #2
 8005678:	3302      	adds	r3, #2
 800567a:	693a      	ldr	r2, [r7, #16]
 800567c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005680:	4b39      	ldr	r3, [pc, #228]	@ (8005768 <HAL_GPIO_Init+0x300>)
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	43db      	mvns	r3, r3
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	4013      	ands	r3, r2
 800568e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005698:	2b00      	cmp	r3, #0
 800569a:	d003      	beq.n	80056a4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80056a4:	4a30      	ldr	r2, [pc, #192]	@ (8005768 <HAL_GPIO_Init+0x300>)
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80056aa:	4b2f      	ldr	r3, [pc, #188]	@ (8005768 <HAL_GPIO_Init+0x300>)
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	43db      	mvns	r3, r3
 80056b4:	693a      	ldr	r2, [r7, #16]
 80056b6:	4013      	ands	r3, r2
 80056b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d003      	beq.n	80056ce <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80056c6:	693a      	ldr	r2, [r7, #16]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80056ce:	4a26      	ldr	r2, [pc, #152]	@ (8005768 <HAL_GPIO_Init+0x300>)
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80056d4:	4b24      	ldr	r3, [pc, #144]	@ (8005768 <HAL_GPIO_Init+0x300>)
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	43db      	mvns	r3, r3
 80056de:	693a      	ldr	r2, [r7, #16]
 80056e0:	4013      	ands	r3, r2
 80056e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d003      	beq.n	80056f8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80056f0:	693a      	ldr	r2, [r7, #16]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80056f8:	4a1b      	ldr	r2, [pc, #108]	@ (8005768 <HAL_GPIO_Init+0x300>)
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80056fe:	4b1a      	ldr	r3, [pc, #104]	@ (8005768 <HAL_GPIO_Init+0x300>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	43db      	mvns	r3, r3
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	4013      	ands	r3, r2
 800570c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800571a:	693a      	ldr	r2, [r7, #16]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	4313      	orrs	r3, r2
 8005720:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005722:	4a11      	ldr	r2, [pc, #68]	@ (8005768 <HAL_GPIO_Init+0x300>)
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	3301      	adds	r3, #1
 800572c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	fa22 f303 	lsr.w	r3, r2, r3
 8005738:	2b00      	cmp	r3, #0
 800573a:	f47f ae9d 	bne.w	8005478 <HAL_GPIO_Init+0x10>
  }
}
 800573e:	bf00      	nop
 8005740:	bf00      	nop
 8005742:	371c      	adds	r7, #28
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr
 800574c:	40021000 	.word	0x40021000
 8005750:	40010000 	.word	0x40010000
 8005754:	48000400 	.word	0x48000400
 8005758:	48000800 	.word	0x48000800
 800575c:	48000c00 	.word	0x48000c00
 8005760:	48001000 	.word	0x48001000
 8005764:	48001400 	.word	0x48001400
 8005768:	40010400 	.word	0x40010400

0800576c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	460b      	mov	r3, r1
 8005776:	807b      	strh	r3, [r7, #2]
 8005778:	4613      	mov	r3, r2
 800577a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800577c:	787b      	ldrb	r3, [r7, #1]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d003      	beq.n	800578a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005782:	887a      	ldrh	r2, [r7, #2]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005788:	e002      	b.n	8005790 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800578a:	887a      	ldrh	r2, [r7, #2]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800579c:	b480      	push	{r7}
 800579e:	b085      	sub	sp, #20
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	460b      	mov	r3, r1
 80057a6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	695b      	ldr	r3, [r3, #20]
 80057ac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80057ae:	887a      	ldrh	r2, [r7, #2]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	4013      	ands	r3, r2
 80057b4:	041a      	lsls	r2, r3, #16
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	43d9      	mvns	r1, r3
 80057ba:	887b      	ldrh	r3, [r7, #2]
 80057bc:	400b      	ands	r3, r1
 80057be:	431a      	orrs	r2, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	619a      	str	r2, [r3, #24]
}
 80057c4:	bf00      	nop
 80057c6:	3714      	adds	r7, #20
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b082      	sub	sp, #8
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	4603      	mov	r3, r0
 80057d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80057da:	4b08      	ldr	r3, [pc, #32]	@ (80057fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057dc:	695a      	ldr	r2, [r3, #20]
 80057de:	88fb      	ldrh	r3, [r7, #6]
 80057e0:	4013      	ands	r3, r2
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d006      	beq.n	80057f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80057e6:	4a05      	ldr	r2, [pc, #20]	@ (80057fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057e8:	88fb      	ldrh	r3, [r7, #6]
 80057ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80057ec:	88fb      	ldrh	r3, [r7, #6]
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 f806 	bl	8005800 <HAL_GPIO_EXTI_Callback>
  }
}
 80057f4:	bf00      	nop
 80057f6:	3708      	adds	r7, #8
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	40010400 	.word	0x40010400

08005800 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	4603      	mov	r3, r0
 8005808:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800580a:	bf00      	nop
 800580c:	370c      	adds	r7, #12
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr
	...

08005818 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005818:	b480      	push	{r7}
 800581a:	b085      	sub	sp, #20
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d141      	bne.n	80058aa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005826:	4b4b      	ldr	r3, [pc, #300]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800582e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005832:	d131      	bne.n	8005898 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005834:	4b47      	ldr	r3, [pc, #284]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005836:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800583a:	4a46      	ldr	r2, [pc, #280]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800583c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005840:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005844:	4b43      	ldr	r3, [pc, #268]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800584c:	4a41      	ldr	r2, [pc, #260]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800584e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005852:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005854:	4b40      	ldr	r3, [pc, #256]	@ (8005958 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2232      	movs	r2, #50	@ 0x32
 800585a:	fb02 f303 	mul.w	r3, r2, r3
 800585e:	4a3f      	ldr	r2, [pc, #252]	@ (800595c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005860:	fba2 2303 	umull	r2, r3, r2, r3
 8005864:	0c9b      	lsrs	r3, r3, #18
 8005866:	3301      	adds	r3, #1
 8005868:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800586a:	e002      	b.n	8005872 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	3b01      	subs	r3, #1
 8005870:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005872:	4b38      	ldr	r3, [pc, #224]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800587a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800587e:	d102      	bne.n	8005886 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1f2      	bne.n	800586c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005886:	4b33      	ldr	r3, [pc, #204]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005888:	695b      	ldr	r3, [r3, #20]
 800588a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800588e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005892:	d158      	bne.n	8005946 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e057      	b.n	8005948 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005898:	4b2e      	ldr	r3, [pc, #184]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800589a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800589e:	4a2d      	ldr	r2, [pc, #180]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80058a8:	e04d      	b.n	8005946 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058b0:	d141      	bne.n	8005936 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80058b2:	4b28      	ldr	r3, [pc, #160]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80058ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058be:	d131      	bne.n	8005924 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80058c0:	4b24      	ldr	r3, [pc, #144]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058c6:	4a23      	ldr	r2, [pc, #140]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80058d0:	4b20      	ldr	r3, [pc, #128]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80058d8:	4a1e      	ldr	r2, [pc, #120]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80058de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80058e0:	4b1d      	ldr	r3, [pc, #116]	@ (8005958 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2232      	movs	r2, #50	@ 0x32
 80058e6:	fb02 f303 	mul.w	r3, r2, r3
 80058ea:	4a1c      	ldr	r2, [pc, #112]	@ (800595c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80058ec:	fba2 2303 	umull	r2, r3, r2, r3
 80058f0:	0c9b      	lsrs	r3, r3, #18
 80058f2:	3301      	adds	r3, #1
 80058f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80058f6:	e002      	b.n	80058fe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	3b01      	subs	r3, #1
 80058fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80058fe:	4b15      	ldr	r3, [pc, #84]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005900:	695b      	ldr	r3, [r3, #20]
 8005902:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005906:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800590a:	d102      	bne.n	8005912 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1f2      	bne.n	80058f8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005912:	4b10      	ldr	r3, [pc, #64]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005914:	695b      	ldr	r3, [r3, #20]
 8005916:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800591a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800591e:	d112      	bne.n	8005946 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005920:	2303      	movs	r3, #3
 8005922:	e011      	b.n	8005948 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005924:	4b0b      	ldr	r3, [pc, #44]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005926:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800592a:	4a0a      	ldr	r2, [pc, #40]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800592c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005930:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005934:	e007      	b.n	8005946 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005936:	4b07      	ldr	r3, [pc, #28]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800593e:	4a05      	ldr	r2, [pc, #20]	@ (8005954 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005940:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005944:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	3714      	adds	r7, #20
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr
 8005954:	40007000 	.word	0x40007000
 8005958:	20000000 	.word	0x20000000
 800595c:	431bde83 	.word	0x431bde83

08005960 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005960:	b480      	push	{r7}
 8005962:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005964:	4b05      	ldr	r3, [pc, #20]	@ (800597c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	4a04      	ldr	r2, [pc, #16]	@ (800597c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800596a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800596e:	6093      	str	r3, [r2, #8]
}
 8005970:	bf00      	nop
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
 800597a:	bf00      	nop
 800597c:	40007000 	.word	0x40007000

08005980 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b088      	sub	sp, #32
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d101      	bne.n	8005992 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e2fe      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b00      	cmp	r3, #0
 800599c:	d075      	beq.n	8005a8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800599e:	4b97      	ldr	r3, [pc, #604]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	f003 030c 	and.w	r3, r3, #12
 80059a6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059a8:	4b94      	ldr	r3, [pc, #592]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	f003 0303 	and.w	r3, r3, #3
 80059b0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	2b0c      	cmp	r3, #12
 80059b6:	d102      	bne.n	80059be <HAL_RCC_OscConfig+0x3e>
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	2b03      	cmp	r3, #3
 80059bc:	d002      	beq.n	80059c4 <HAL_RCC_OscConfig+0x44>
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	2b08      	cmp	r3, #8
 80059c2:	d10b      	bne.n	80059dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059c4:	4b8d      	ldr	r3, [pc, #564]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d05b      	beq.n	8005a88 <HAL_RCC_OscConfig+0x108>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d157      	bne.n	8005a88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e2d9      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059e4:	d106      	bne.n	80059f4 <HAL_RCC_OscConfig+0x74>
 80059e6:	4b85      	ldr	r3, [pc, #532]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a84      	ldr	r2, [pc, #528]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 80059ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059f0:	6013      	str	r3, [r2, #0]
 80059f2:	e01d      	b.n	8005a30 <HAL_RCC_OscConfig+0xb0>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80059fc:	d10c      	bne.n	8005a18 <HAL_RCC_OscConfig+0x98>
 80059fe:	4b7f      	ldr	r3, [pc, #508]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a7e      	ldr	r2, [pc, #504]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005a04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a08:	6013      	str	r3, [r2, #0]
 8005a0a:	4b7c      	ldr	r3, [pc, #496]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a7b      	ldr	r2, [pc, #492]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005a10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a14:	6013      	str	r3, [r2, #0]
 8005a16:	e00b      	b.n	8005a30 <HAL_RCC_OscConfig+0xb0>
 8005a18:	4b78      	ldr	r3, [pc, #480]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a77      	ldr	r2, [pc, #476]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005a1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a22:	6013      	str	r3, [r2, #0]
 8005a24:	4b75      	ldr	r3, [pc, #468]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a74      	ldr	r2, [pc, #464]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005a2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d013      	beq.n	8005a60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a38:	f7fd f9cc 	bl	8002dd4 <HAL_GetTick>
 8005a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a3e:	e008      	b.n	8005a52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a40:	f7fd f9c8 	bl	8002dd4 <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	2b64      	cmp	r3, #100	@ 0x64
 8005a4c:	d901      	bls.n	8005a52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e29e      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a52:	4b6a      	ldr	r3, [pc, #424]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d0f0      	beq.n	8005a40 <HAL_RCC_OscConfig+0xc0>
 8005a5e:	e014      	b.n	8005a8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a60:	f7fd f9b8 	bl	8002dd4 <HAL_GetTick>
 8005a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a66:	e008      	b.n	8005a7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a68:	f7fd f9b4 	bl	8002dd4 <HAL_GetTick>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	2b64      	cmp	r3, #100	@ 0x64
 8005a74:	d901      	bls.n	8005a7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a76:	2303      	movs	r3, #3
 8005a78:	e28a      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a7a:	4b60      	ldr	r3, [pc, #384]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d1f0      	bne.n	8005a68 <HAL_RCC_OscConfig+0xe8>
 8005a86:	e000      	b.n	8005a8a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f003 0302 	and.w	r3, r3, #2
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d075      	beq.n	8005b82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a96:	4b59      	ldr	r3, [pc, #356]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	f003 030c 	and.w	r3, r3, #12
 8005a9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005aa0:	4b56      	ldr	r3, [pc, #344]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	f003 0303 	and.w	r3, r3, #3
 8005aa8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005aaa:	69bb      	ldr	r3, [r7, #24]
 8005aac:	2b0c      	cmp	r3, #12
 8005aae:	d102      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x136>
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	2b02      	cmp	r3, #2
 8005ab4:	d002      	beq.n	8005abc <HAL_RCC_OscConfig+0x13c>
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	2b04      	cmp	r3, #4
 8005aba:	d11f      	bne.n	8005afc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005abc:	4b4f      	ldr	r3, [pc, #316]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d005      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x154>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d101      	bne.n	8005ad4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e25d      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ad4:	4b49      	ldr	r3, [pc, #292]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	061b      	lsls	r3, r3, #24
 8005ae2:	4946      	ldr	r1, [pc, #280]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005ae8:	4b45      	ldr	r3, [pc, #276]	@ (8005c00 <HAL_RCC_OscConfig+0x280>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4618      	mov	r0, r3
 8005aee:	f7fc f84b 	bl	8001b88 <HAL_InitTick>
 8005af2:	4603      	mov	r3, r0
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d043      	beq.n	8005b80 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e249      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d023      	beq.n	8005b4c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b04:	4b3d      	ldr	r3, [pc, #244]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a3c      	ldr	r2, [pc, #240]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005b0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b10:	f7fd f960 	bl	8002dd4 <HAL_GetTick>
 8005b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b16:	e008      	b.n	8005b2a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b18:	f7fd f95c 	bl	8002dd4 <HAL_GetTick>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	d901      	bls.n	8005b2a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005b26:	2303      	movs	r3, #3
 8005b28:	e232      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b2a:	4b34      	ldr	r3, [pc, #208]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d0f0      	beq.n	8005b18 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b36:	4b31      	ldr	r3, [pc, #196]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	061b      	lsls	r3, r3, #24
 8005b44:	492d      	ldr	r1, [pc, #180]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	604b      	str	r3, [r1, #4]
 8005b4a:	e01a      	b.n	8005b82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a2a      	ldr	r2, [pc, #168]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005b52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b58:	f7fd f93c 	bl	8002dd4 <HAL_GetTick>
 8005b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b5e:	e008      	b.n	8005b72 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b60:	f7fd f938 	bl	8002dd4 <HAL_GetTick>
 8005b64:	4602      	mov	r2, r0
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	2b02      	cmp	r3, #2
 8005b6c:	d901      	bls.n	8005b72 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e20e      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b72:	4b22      	ldr	r3, [pc, #136]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1f0      	bne.n	8005b60 <HAL_RCC_OscConfig+0x1e0>
 8005b7e:	e000      	b.n	8005b82 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0308 	and.w	r3, r3, #8
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d041      	beq.n	8005c12 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d01c      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b96:	4b19      	ldr	r3, [pc, #100]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005b98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b9c:	4a17      	ldr	r2, [pc, #92]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005b9e:	f043 0301 	orr.w	r3, r3, #1
 8005ba2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ba6:	f7fd f915 	bl	8002dd4 <HAL_GetTick>
 8005baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005bac:	e008      	b.n	8005bc0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bae:	f7fd f911 	bl	8002dd4 <HAL_GetTick>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	1ad3      	subs	r3, r2, r3
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d901      	bls.n	8005bc0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e1e7      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005bc0:	4b0e      	ldr	r3, [pc, #56]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005bc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bc6:	f003 0302 	and.w	r3, r3, #2
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d0ef      	beq.n	8005bae <HAL_RCC_OscConfig+0x22e>
 8005bce:	e020      	b.n	8005c12 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bd6:	4a09      	ldr	r2, [pc, #36]	@ (8005bfc <HAL_RCC_OscConfig+0x27c>)
 8005bd8:	f023 0301 	bic.w	r3, r3, #1
 8005bdc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005be0:	f7fd f8f8 	bl	8002dd4 <HAL_GetTick>
 8005be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005be6:	e00d      	b.n	8005c04 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005be8:	f7fd f8f4 	bl	8002dd4 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d906      	bls.n	8005c04 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e1ca      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
 8005bfa:	bf00      	nop
 8005bfc:	40021000 	.word	0x40021000
 8005c00:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c04:	4b8c      	ldr	r3, [pc, #560]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c0a:	f003 0302 	and.w	r3, r3, #2
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d1ea      	bne.n	8005be8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 0304 	and.w	r3, r3, #4
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	f000 80a6 	beq.w	8005d6c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c20:	2300      	movs	r3, #0
 8005c22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005c24:	4b84      	ldr	r3, [pc, #528]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d101      	bne.n	8005c34 <HAL_RCC_OscConfig+0x2b4>
 8005c30:	2301      	movs	r3, #1
 8005c32:	e000      	b.n	8005c36 <HAL_RCC_OscConfig+0x2b6>
 8005c34:	2300      	movs	r3, #0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00d      	beq.n	8005c56 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c3a:	4b7f      	ldr	r3, [pc, #508]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c3e:	4a7e      	ldr	r2, [pc, #504]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005c40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c44:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c46:	4b7c      	ldr	r3, [pc, #496]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c4e:	60fb      	str	r3, [r7, #12]
 8005c50:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005c52:	2301      	movs	r3, #1
 8005c54:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c56:	4b79      	ldr	r3, [pc, #484]	@ (8005e3c <HAL_RCC_OscConfig+0x4bc>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d118      	bne.n	8005c94 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c62:	4b76      	ldr	r3, [pc, #472]	@ (8005e3c <HAL_RCC_OscConfig+0x4bc>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a75      	ldr	r2, [pc, #468]	@ (8005e3c <HAL_RCC_OscConfig+0x4bc>)
 8005c68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c6e:	f7fd f8b1 	bl	8002dd4 <HAL_GetTick>
 8005c72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c74:	e008      	b.n	8005c88 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c76:	f7fd f8ad 	bl	8002dd4 <HAL_GetTick>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	1ad3      	subs	r3, r2, r3
 8005c80:	2b02      	cmp	r3, #2
 8005c82:	d901      	bls.n	8005c88 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005c84:	2303      	movs	r3, #3
 8005c86:	e183      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c88:	4b6c      	ldr	r3, [pc, #432]	@ (8005e3c <HAL_RCC_OscConfig+0x4bc>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d0f0      	beq.n	8005c76 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d108      	bne.n	8005cae <HAL_RCC_OscConfig+0x32e>
 8005c9c:	4b66      	ldr	r3, [pc, #408]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ca2:	4a65      	ldr	r2, [pc, #404]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005ca4:	f043 0301 	orr.w	r3, r3, #1
 8005ca8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005cac:	e024      	b.n	8005cf8 <HAL_RCC_OscConfig+0x378>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	2b05      	cmp	r3, #5
 8005cb4:	d110      	bne.n	8005cd8 <HAL_RCC_OscConfig+0x358>
 8005cb6:	4b60      	ldr	r3, [pc, #384]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cbc:	4a5e      	ldr	r2, [pc, #376]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005cbe:	f043 0304 	orr.w	r3, r3, #4
 8005cc2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005cc6:	4b5c      	ldr	r3, [pc, #368]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ccc:	4a5a      	ldr	r2, [pc, #360]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005cce:	f043 0301 	orr.w	r3, r3, #1
 8005cd2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005cd6:	e00f      	b.n	8005cf8 <HAL_RCC_OscConfig+0x378>
 8005cd8:	4b57      	ldr	r3, [pc, #348]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cde:	4a56      	ldr	r2, [pc, #344]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005ce0:	f023 0301 	bic.w	r3, r3, #1
 8005ce4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ce8:	4b53      	ldr	r3, [pc, #332]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cee:	4a52      	ldr	r2, [pc, #328]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005cf0:	f023 0304 	bic.w	r3, r3, #4
 8005cf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d016      	beq.n	8005d2e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d00:	f7fd f868 	bl	8002dd4 <HAL_GetTick>
 8005d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d06:	e00a      	b.n	8005d1e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d08:	f7fd f864 	bl	8002dd4 <HAL_GetTick>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d901      	bls.n	8005d1e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	e138      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d1e:	4b46      	ldr	r3, [pc, #280]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d24:	f003 0302 	and.w	r3, r3, #2
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d0ed      	beq.n	8005d08 <HAL_RCC_OscConfig+0x388>
 8005d2c:	e015      	b.n	8005d5a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d2e:	f7fd f851 	bl	8002dd4 <HAL_GetTick>
 8005d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d34:	e00a      	b.n	8005d4c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d36:	f7fd f84d 	bl	8002dd4 <HAL_GetTick>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	1ad3      	subs	r3, r2, r3
 8005d40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d901      	bls.n	8005d4c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e121      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d4c:	4b3a      	ldr	r3, [pc, #232]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d52:	f003 0302 	and.w	r3, r3, #2
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1ed      	bne.n	8005d36 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d5a:	7ffb      	ldrb	r3, [r7, #31]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d105      	bne.n	8005d6c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d60:	4b35      	ldr	r3, [pc, #212]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d64:	4a34      	ldr	r2, [pc, #208]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005d66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d6a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0320 	and.w	r3, r3, #32
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d03c      	beq.n	8005df2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	699b      	ldr	r3, [r3, #24]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d01c      	beq.n	8005dba <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005d80:	4b2d      	ldr	r3, [pc, #180]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005d82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005d86:	4a2c      	ldr	r2, [pc, #176]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005d88:	f043 0301 	orr.w	r3, r3, #1
 8005d8c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d90:	f7fd f820 	bl	8002dd4 <HAL_GetTick>
 8005d94:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005d96:	e008      	b.n	8005daa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d98:	f7fd f81c 	bl	8002dd4 <HAL_GetTick>
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	2b02      	cmp	r3, #2
 8005da4:	d901      	bls.n	8005daa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	e0f2      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005daa:	4b23      	ldr	r3, [pc, #140]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005dac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005db0:	f003 0302 	and.w	r3, r3, #2
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d0ef      	beq.n	8005d98 <HAL_RCC_OscConfig+0x418>
 8005db8:	e01b      	b.n	8005df2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005dba:	4b1f      	ldr	r3, [pc, #124]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005dbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005dc2:	f023 0301 	bic.w	r3, r3, #1
 8005dc6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dca:	f7fd f803 	bl	8002dd4 <HAL_GetTick>
 8005dce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005dd0:	e008      	b.n	8005de4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005dd2:	f7fc ffff 	bl	8002dd4 <HAL_GetTick>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	1ad3      	subs	r3, r2, r3
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d901      	bls.n	8005de4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005de0:	2303      	movs	r3, #3
 8005de2:	e0d5      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005de4:	4b14      	ldr	r3, [pc, #80]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005de6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d1ef      	bne.n	8005dd2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	69db      	ldr	r3, [r3, #28]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	f000 80c9 	beq.w	8005f8e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f003 030c 	and.w	r3, r3, #12
 8005e04:	2b0c      	cmp	r3, #12
 8005e06:	f000 8083 	beq.w	8005f10 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	69db      	ldr	r3, [r3, #28]
 8005e0e:	2b02      	cmp	r3, #2
 8005e10:	d15e      	bne.n	8005ed0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e12:	4b09      	ldr	r3, [pc, #36]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a08      	ldr	r2, [pc, #32]	@ (8005e38 <HAL_RCC_OscConfig+0x4b8>)
 8005e18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e1e:	f7fc ffd9 	bl	8002dd4 <HAL_GetTick>
 8005e22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e24:	e00c      	b.n	8005e40 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e26:	f7fc ffd5 	bl	8002dd4 <HAL_GetTick>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d905      	bls.n	8005e40 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	e0ab      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
 8005e38:	40021000 	.word	0x40021000
 8005e3c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e40:	4b55      	ldr	r3, [pc, #340]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d1ec      	bne.n	8005e26 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e4c:	4b52      	ldr	r3, [pc, #328]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005e4e:	68da      	ldr	r2, [r3, #12]
 8005e50:	4b52      	ldr	r3, [pc, #328]	@ (8005f9c <HAL_RCC_OscConfig+0x61c>)
 8005e52:	4013      	ands	r3, r2
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	6a11      	ldr	r1, [r2, #32]
 8005e58:	687a      	ldr	r2, [r7, #4]
 8005e5a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e5c:	3a01      	subs	r2, #1
 8005e5e:	0112      	lsls	r2, r2, #4
 8005e60:	4311      	orrs	r1, r2
 8005e62:	687a      	ldr	r2, [r7, #4]
 8005e64:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005e66:	0212      	lsls	r2, r2, #8
 8005e68:	4311      	orrs	r1, r2
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005e6e:	0852      	lsrs	r2, r2, #1
 8005e70:	3a01      	subs	r2, #1
 8005e72:	0552      	lsls	r2, r2, #21
 8005e74:	4311      	orrs	r1, r2
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005e7a:	0852      	lsrs	r2, r2, #1
 8005e7c:	3a01      	subs	r2, #1
 8005e7e:	0652      	lsls	r2, r2, #25
 8005e80:	4311      	orrs	r1, r2
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005e86:	06d2      	lsls	r2, r2, #27
 8005e88:	430a      	orrs	r2, r1
 8005e8a:	4943      	ldr	r1, [pc, #268]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e90:	4b41      	ldr	r3, [pc, #260]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a40      	ldr	r2, [pc, #256]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005e96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e9a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005e9c:	4b3e      	ldr	r3, [pc, #248]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	4a3d      	ldr	r2, [pc, #244]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005ea2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ea6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ea8:	f7fc ff94 	bl	8002dd4 <HAL_GetTick>
 8005eac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005eae:	e008      	b.n	8005ec2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eb0:	f7fc ff90 	bl	8002dd4 <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	2b02      	cmp	r3, #2
 8005ebc:	d901      	bls.n	8005ec2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e066      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ec2:	4b35      	ldr	r3, [pc, #212]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d0f0      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x530>
 8005ece:	e05e      	b.n	8005f8e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ed0:	4b31      	ldr	r3, [pc, #196]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a30      	ldr	r2, [pc, #192]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005ed6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005eda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005edc:	f7fc ff7a 	bl	8002dd4 <HAL_GetTick>
 8005ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ee2:	e008      	b.n	8005ef6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ee4:	f7fc ff76 	bl	8002dd4 <HAL_GetTick>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	2b02      	cmp	r3, #2
 8005ef0:	d901      	bls.n	8005ef6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	e04c      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ef6:	4b28      	ldr	r3, [pc, #160]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d1f0      	bne.n	8005ee4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005f02:	4b25      	ldr	r3, [pc, #148]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005f04:	68da      	ldr	r2, [r3, #12]
 8005f06:	4924      	ldr	r1, [pc, #144]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005f08:	4b25      	ldr	r3, [pc, #148]	@ (8005fa0 <HAL_RCC_OscConfig+0x620>)
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	60cb      	str	r3, [r1, #12]
 8005f0e:	e03e      	b.n	8005f8e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	69db      	ldr	r3, [r3, #28]
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d101      	bne.n	8005f1c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e039      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005f1c:	4b1e      	ldr	r3, [pc, #120]	@ (8005f98 <HAL_RCC_OscConfig+0x618>)
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	f003 0203 	and.w	r2, r3, #3
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6a1b      	ldr	r3, [r3, #32]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d12c      	bne.n	8005f8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d123      	bne.n	8005f8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f4c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d11b      	bne.n	8005f8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f5c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d113      	bne.n	8005f8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f6c:	085b      	lsrs	r3, r3, #1
 8005f6e:	3b01      	subs	r3, #1
 8005f70:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d109      	bne.n	8005f8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f80:	085b      	lsrs	r3, r3, #1
 8005f82:	3b01      	subs	r3, #1
 8005f84:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d001      	beq.n	8005f8e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e000      	b.n	8005f90 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3720      	adds	r7, #32
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	40021000 	.word	0x40021000
 8005f9c:	019f800c 	.word	0x019f800c
 8005fa0:	feeefffc 	.word	0xfeeefffc

08005fa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b086      	sub	sp, #24
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d101      	bne.n	8005fbc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e11e      	b.n	80061fa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005fbc:	4b91      	ldr	r3, [pc, #580]	@ (8006204 <HAL_RCC_ClockConfig+0x260>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 030f 	and.w	r3, r3, #15
 8005fc4:	683a      	ldr	r2, [r7, #0]
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d910      	bls.n	8005fec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fca:	4b8e      	ldr	r3, [pc, #568]	@ (8006204 <HAL_RCC_ClockConfig+0x260>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f023 020f 	bic.w	r2, r3, #15
 8005fd2:	498c      	ldr	r1, [pc, #560]	@ (8006204 <HAL_RCC_ClockConfig+0x260>)
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fda:	4b8a      	ldr	r3, [pc, #552]	@ (8006204 <HAL_RCC_ClockConfig+0x260>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 030f 	and.w	r3, r3, #15
 8005fe2:	683a      	ldr	r2, [r7, #0]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d001      	beq.n	8005fec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e106      	b.n	80061fa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0301 	and.w	r3, r3, #1
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d073      	beq.n	80060e0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	2b03      	cmp	r3, #3
 8005ffe:	d129      	bne.n	8006054 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006000:	4b81      	ldr	r3, [pc, #516]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006008:	2b00      	cmp	r3, #0
 800600a:	d101      	bne.n	8006010 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800600c:	2301      	movs	r3, #1
 800600e:	e0f4      	b.n	80061fa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006010:	f000 f9d0 	bl	80063b4 <RCC_GetSysClockFreqFromPLLSource>
 8006014:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	4a7c      	ldr	r2, [pc, #496]	@ (800620c <HAL_RCC_ClockConfig+0x268>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d93f      	bls.n	800609e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800601e:	4b7a      	ldr	r3, [pc, #488]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d009      	beq.n	800603e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006032:	2b00      	cmp	r3, #0
 8006034:	d033      	beq.n	800609e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800603a:	2b00      	cmp	r3, #0
 800603c:	d12f      	bne.n	800609e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800603e:	4b72      	ldr	r3, [pc, #456]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006046:	4a70      	ldr	r2, [pc, #448]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 8006048:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800604c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800604e:	2380      	movs	r3, #128	@ 0x80
 8006050:	617b      	str	r3, [r7, #20]
 8006052:	e024      	b.n	800609e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	2b02      	cmp	r3, #2
 800605a:	d107      	bne.n	800606c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800605c:	4b6a      	ldr	r3, [pc, #424]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006064:	2b00      	cmp	r3, #0
 8006066:	d109      	bne.n	800607c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006068:	2301      	movs	r3, #1
 800606a:	e0c6      	b.n	80061fa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800606c:	4b66      	ldr	r3, [pc, #408]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006074:	2b00      	cmp	r3, #0
 8006076:	d101      	bne.n	800607c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	e0be      	b.n	80061fa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800607c:	f000 f8ce 	bl	800621c <HAL_RCC_GetSysClockFreq>
 8006080:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	4a61      	ldr	r2, [pc, #388]	@ (800620c <HAL_RCC_ClockConfig+0x268>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d909      	bls.n	800609e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800608a:	4b5f      	ldr	r3, [pc, #380]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006092:	4a5d      	ldr	r2, [pc, #372]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 8006094:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006098:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800609a:	2380      	movs	r3, #128	@ 0x80
 800609c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800609e:	4b5a      	ldr	r3, [pc, #360]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	f023 0203 	bic.w	r2, r3, #3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	4957      	ldr	r1, [pc, #348]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 80060ac:	4313      	orrs	r3, r2
 80060ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060b0:	f7fc fe90 	bl	8002dd4 <HAL_GetTick>
 80060b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060b6:	e00a      	b.n	80060ce <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060b8:	f7fc fe8c 	bl	8002dd4 <HAL_GetTick>
 80060bc:	4602      	mov	r2, r0
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d901      	bls.n	80060ce <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80060ca:	2303      	movs	r3, #3
 80060cc:	e095      	b.n	80061fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060ce:	4b4e      	ldr	r3, [pc, #312]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	f003 020c 	and.w	r2, r3, #12
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	009b      	lsls	r3, r3, #2
 80060dc:	429a      	cmp	r2, r3
 80060de:	d1eb      	bne.n	80060b8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f003 0302 	and.w	r3, r3, #2
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d023      	beq.n	8006134 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f003 0304 	and.w	r3, r3, #4
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d005      	beq.n	8006104 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80060f8:	4b43      	ldr	r3, [pc, #268]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	4a42      	ldr	r2, [pc, #264]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 80060fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006102:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0308 	and.w	r3, r3, #8
 800610c:	2b00      	cmp	r3, #0
 800610e:	d007      	beq.n	8006120 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006110:	4b3d      	ldr	r3, [pc, #244]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006118:	4a3b      	ldr	r2, [pc, #236]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 800611a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800611e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006120:	4b39      	ldr	r3, [pc, #228]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	4936      	ldr	r1, [pc, #216]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 800612e:	4313      	orrs	r3, r2
 8006130:	608b      	str	r3, [r1, #8]
 8006132:	e008      	b.n	8006146 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	2b80      	cmp	r3, #128	@ 0x80
 8006138:	d105      	bne.n	8006146 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800613a:	4b33      	ldr	r3, [pc, #204]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	4a32      	ldr	r2, [pc, #200]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 8006140:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006144:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006146:	4b2f      	ldr	r3, [pc, #188]	@ (8006204 <HAL_RCC_ClockConfig+0x260>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 030f 	and.w	r3, r3, #15
 800614e:	683a      	ldr	r2, [r7, #0]
 8006150:	429a      	cmp	r2, r3
 8006152:	d21d      	bcs.n	8006190 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006154:	4b2b      	ldr	r3, [pc, #172]	@ (8006204 <HAL_RCC_ClockConfig+0x260>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f023 020f 	bic.w	r2, r3, #15
 800615c:	4929      	ldr	r1, [pc, #164]	@ (8006204 <HAL_RCC_ClockConfig+0x260>)
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	4313      	orrs	r3, r2
 8006162:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006164:	f7fc fe36 	bl	8002dd4 <HAL_GetTick>
 8006168:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800616a:	e00a      	b.n	8006182 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800616c:	f7fc fe32 	bl	8002dd4 <HAL_GetTick>
 8006170:	4602      	mov	r2, r0
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	1ad3      	subs	r3, r2, r3
 8006176:	f241 3288 	movw	r2, #5000	@ 0x1388
 800617a:	4293      	cmp	r3, r2
 800617c:	d901      	bls.n	8006182 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800617e:	2303      	movs	r3, #3
 8006180:	e03b      	b.n	80061fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006182:	4b20      	ldr	r3, [pc, #128]	@ (8006204 <HAL_RCC_ClockConfig+0x260>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 030f 	and.w	r3, r3, #15
 800618a:	683a      	ldr	r2, [r7, #0]
 800618c:	429a      	cmp	r2, r3
 800618e:	d1ed      	bne.n	800616c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f003 0304 	and.w	r3, r3, #4
 8006198:	2b00      	cmp	r3, #0
 800619a:	d008      	beq.n	80061ae <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800619c:	4b1a      	ldr	r3, [pc, #104]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	4917      	ldr	r1, [pc, #92]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 80061aa:	4313      	orrs	r3, r2
 80061ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 0308 	and.w	r3, r3, #8
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d009      	beq.n	80061ce <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80061ba:	4b13      	ldr	r3, [pc, #76]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	00db      	lsls	r3, r3, #3
 80061c8:	490f      	ldr	r1, [pc, #60]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 80061ca:	4313      	orrs	r3, r2
 80061cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80061ce:	f000 f825 	bl	800621c <HAL_RCC_GetSysClockFreq>
 80061d2:	4602      	mov	r2, r0
 80061d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006208 <HAL_RCC_ClockConfig+0x264>)
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	091b      	lsrs	r3, r3, #4
 80061da:	f003 030f 	and.w	r3, r3, #15
 80061de:	490c      	ldr	r1, [pc, #48]	@ (8006210 <HAL_RCC_ClockConfig+0x26c>)
 80061e0:	5ccb      	ldrb	r3, [r1, r3]
 80061e2:	f003 031f 	and.w	r3, r3, #31
 80061e6:	fa22 f303 	lsr.w	r3, r2, r3
 80061ea:	4a0a      	ldr	r2, [pc, #40]	@ (8006214 <HAL_RCC_ClockConfig+0x270>)
 80061ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80061ee:	4b0a      	ldr	r3, [pc, #40]	@ (8006218 <HAL_RCC_ClockConfig+0x274>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4618      	mov	r0, r3
 80061f4:	f7fb fcc8 	bl	8001b88 <HAL_InitTick>
 80061f8:	4603      	mov	r3, r0
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3718      	adds	r7, #24
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop
 8006204:	40022000 	.word	0x40022000
 8006208:	40021000 	.word	0x40021000
 800620c:	04c4b400 	.word	0x04c4b400
 8006210:	0800daf0 	.word	0x0800daf0
 8006214:	20000000 	.word	0x20000000
 8006218:	20000004 	.word	0x20000004

0800621c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800621c:	b480      	push	{r7}
 800621e:	b087      	sub	sp, #28
 8006220:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006222:	4b2c      	ldr	r3, [pc, #176]	@ (80062d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	f003 030c 	and.w	r3, r3, #12
 800622a:	2b04      	cmp	r3, #4
 800622c:	d102      	bne.n	8006234 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800622e:	4b2a      	ldr	r3, [pc, #168]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006230:	613b      	str	r3, [r7, #16]
 8006232:	e047      	b.n	80062c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006234:	4b27      	ldr	r3, [pc, #156]	@ (80062d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	f003 030c 	and.w	r3, r3, #12
 800623c:	2b08      	cmp	r3, #8
 800623e:	d102      	bne.n	8006246 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006240:	4b26      	ldr	r3, [pc, #152]	@ (80062dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8006242:	613b      	str	r3, [r7, #16]
 8006244:	e03e      	b.n	80062c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006246:	4b23      	ldr	r3, [pc, #140]	@ (80062d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	f003 030c 	and.w	r3, r3, #12
 800624e:	2b0c      	cmp	r3, #12
 8006250:	d136      	bne.n	80062c0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006252:	4b20      	ldr	r3, [pc, #128]	@ (80062d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006254:	68db      	ldr	r3, [r3, #12]
 8006256:	f003 0303 	and.w	r3, r3, #3
 800625a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800625c:	4b1d      	ldr	r3, [pc, #116]	@ (80062d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800625e:	68db      	ldr	r3, [r3, #12]
 8006260:	091b      	lsrs	r3, r3, #4
 8006262:	f003 030f 	and.w	r3, r3, #15
 8006266:	3301      	adds	r3, #1
 8006268:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2b03      	cmp	r3, #3
 800626e:	d10c      	bne.n	800628a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006270:	4a1a      	ldr	r2, [pc, #104]	@ (80062dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	fbb2 f3f3 	udiv	r3, r2, r3
 8006278:	4a16      	ldr	r2, [pc, #88]	@ (80062d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800627a:	68d2      	ldr	r2, [r2, #12]
 800627c:	0a12      	lsrs	r2, r2, #8
 800627e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006282:	fb02 f303 	mul.w	r3, r2, r3
 8006286:	617b      	str	r3, [r7, #20]
      break;
 8006288:	e00c      	b.n	80062a4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800628a:	4a13      	ldr	r2, [pc, #76]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006292:	4a10      	ldr	r2, [pc, #64]	@ (80062d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006294:	68d2      	ldr	r2, [r2, #12]
 8006296:	0a12      	lsrs	r2, r2, #8
 8006298:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800629c:	fb02 f303 	mul.w	r3, r2, r3
 80062a0:	617b      	str	r3, [r7, #20]
      break;
 80062a2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80062a4:	4b0b      	ldr	r3, [pc, #44]	@ (80062d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	0e5b      	lsrs	r3, r3, #25
 80062aa:	f003 0303 	and.w	r3, r3, #3
 80062ae:	3301      	adds	r3, #1
 80062b0:	005b      	lsls	r3, r3, #1
 80062b2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80062b4:	697a      	ldr	r2, [r7, #20]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80062bc:	613b      	str	r3, [r7, #16]
 80062be:	e001      	b.n	80062c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80062c0:	2300      	movs	r3, #0
 80062c2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80062c4:	693b      	ldr	r3, [r7, #16]
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	371c      	adds	r7, #28
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	40021000 	.word	0x40021000
 80062d8:	00f42400 	.word	0x00f42400
 80062dc:	016e3600 	.word	0x016e3600

080062e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062e0:	b480      	push	{r7}
 80062e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062e4:	4b03      	ldr	r3, [pc, #12]	@ (80062f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80062e6:	681b      	ldr	r3, [r3, #0]
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	20000000 	.word	0x20000000

080062f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80062fc:	f7ff fff0 	bl	80062e0 <HAL_RCC_GetHCLKFreq>
 8006300:	4602      	mov	r2, r0
 8006302:	4b06      	ldr	r3, [pc, #24]	@ (800631c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	0a1b      	lsrs	r3, r3, #8
 8006308:	f003 0307 	and.w	r3, r3, #7
 800630c:	4904      	ldr	r1, [pc, #16]	@ (8006320 <HAL_RCC_GetPCLK1Freq+0x28>)
 800630e:	5ccb      	ldrb	r3, [r1, r3]
 8006310:	f003 031f 	and.w	r3, r3, #31
 8006314:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006318:	4618      	mov	r0, r3
 800631a:	bd80      	pop	{r7, pc}
 800631c:	40021000 	.word	0x40021000
 8006320:	0800db00 	.word	0x0800db00

08006324 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006328:	f7ff ffda 	bl	80062e0 <HAL_RCC_GetHCLKFreq>
 800632c:	4602      	mov	r2, r0
 800632e:	4b06      	ldr	r3, [pc, #24]	@ (8006348 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	0adb      	lsrs	r3, r3, #11
 8006334:	f003 0307 	and.w	r3, r3, #7
 8006338:	4904      	ldr	r1, [pc, #16]	@ (800634c <HAL_RCC_GetPCLK2Freq+0x28>)
 800633a:	5ccb      	ldrb	r3, [r1, r3]
 800633c:	f003 031f 	and.w	r3, r3, #31
 8006340:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006344:	4618      	mov	r0, r3
 8006346:	bd80      	pop	{r7, pc}
 8006348:	40021000 	.word	0x40021000
 800634c:	0800db00 	.word	0x0800db00

08006350 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006350:	b480      	push	{r7}
 8006352:	b083      	sub	sp, #12
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	220f      	movs	r2, #15
 800635e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006360:	4b12      	ldr	r3, [pc, #72]	@ (80063ac <HAL_RCC_GetClockConfig+0x5c>)
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	f003 0203 	and.w	r2, r3, #3
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800636c:	4b0f      	ldr	r3, [pc, #60]	@ (80063ac <HAL_RCC_GetClockConfig+0x5c>)
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006378:	4b0c      	ldr	r3, [pc, #48]	@ (80063ac <HAL_RCC_GetClockConfig+0x5c>)
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006384:	4b09      	ldr	r3, [pc, #36]	@ (80063ac <HAL_RCC_GetClockConfig+0x5c>)
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	08db      	lsrs	r3, r3, #3
 800638a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006392:	4b07      	ldr	r3, [pc, #28]	@ (80063b0 <HAL_RCC_GetClockConfig+0x60>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 020f 	and.w	r2, r3, #15
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	601a      	str	r2, [r3, #0]
}
 800639e:	bf00      	nop
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	40021000 	.word	0x40021000
 80063b0:	40022000 	.word	0x40022000

080063b4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b087      	sub	sp, #28
 80063b8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80063ba:	4b1e      	ldr	r3, [pc, #120]	@ (8006434 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	f003 0303 	and.w	r3, r3, #3
 80063c2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80063c4:	4b1b      	ldr	r3, [pc, #108]	@ (8006434 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80063c6:	68db      	ldr	r3, [r3, #12]
 80063c8:	091b      	lsrs	r3, r3, #4
 80063ca:	f003 030f 	and.w	r3, r3, #15
 80063ce:	3301      	adds	r3, #1
 80063d0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	2b03      	cmp	r3, #3
 80063d6:	d10c      	bne.n	80063f2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80063d8:	4a17      	ldr	r2, [pc, #92]	@ (8006438 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80063e0:	4a14      	ldr	r2, [pc, #80]	@ (8006434 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80063e2:	68d2      	ldr	r2, [r2, #12]
 80063e4:	0a12      	lsrs	r2, r2, #8
 80063e6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80063ea:	fb02 f303 	mul.w	r3, r2, r3
 80063ee:	617b      	str	r3, [r7, #20]
    break;
 80063f0:	e00c      	b.n	800640c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80063f2:	4a12      	ldr	r2, [pc, #72]	@ (800643c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80063fa:	4a0e      	ldr	r2, [pc, #56]	@ (8006434 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80063fc:	68d2      	ldr	r2, [r2, #12]
 80063fe:	0a12      	lsrs	r2, r2, #8
 8006400:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006404:	fb02 f303 	mul.w	r3, r2, r3
 8006408:	617b      	str	r3, [r7, #20]
    break;
 800640a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800640c:	4b09      	ldr	r3, [pc, #36]	@ (8006434 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	0e5b      	lsrs	r3, r3, #25
 8006412:	f003 0303 	and.w	r3, r3, #3
 8006416:	3301      	adds	r3, #1
 8006418:	005b      	lsls	r3, r3, #1
 800641a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800641c:	697a      	ldr	r2, [r7, #20]
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	fbb2 f3f3 	udiv	r3, r2, r3
 8006424:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006426:	687b      	ldr	r3, [r7, #4]
}
 8006428:	4618      	mov	r0, r3
 800642a:	371c      	adds	r7, #28
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr
 8006434:	40021000 	.word	0x40021000
 8006438:	016e3600 	.word	0x016e3600
 800643c:	00f42400 	.word	0x00f42400

08006440 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b086      	sub	sp, #24
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006448:	2300      	movs	r3, #0
 800644a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800644c:	2300      	movs	r3, #0
 800644e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006458:	2b00      	cmp	r3, #0
 800645a:	f000 8098 	beq.w	800658e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800645e:	2300      	movs	r3, #0
 8006460:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006462:	4b43      	ldr	r3, [pc, #268]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006466:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800646a:	2b00      	cmp	r3, #0
 800646c:	d10d      	bne.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800646e:	4b40      	ldr	r3, [pc, #256]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006472:	4a3f      	ldr	r2, [pc, #252]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006474:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006478:	6593      	str	r3, [r2, #88]	@ 0x58
 800647a:	4b3d      	ldr	r3, [pc, #244]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800647c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800647e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006482:	60bb      	str	r3, [r7, #8]
 8006484:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006486:	2301      	movs	r3, #1
 8006488:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800648a:	4b3a      	ldr	r3, [pc, #232]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a39      	ldr	r2, [pc, #228]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006490:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006494:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006496:	f7fc fc9d 	bl	8002dd4 <HAL_GetTick>
 800649a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800649c:	e009      	b.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800649e:	f7fc fc99 	bl	8002dd4 <HAL_GetTick>
 80064a2:	4602      	mov	r2, r0
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	d902      	bls.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	74fb      	strb	r3, [r7, #19]
        break;
 80064b0:	e005      	b.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80064b2:	4b30      	ldr	r3, [pc, #192]	@ (8006574 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d0ef      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80064be:	7cfb      	ldrb	r3, [r7, #19]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d159      	bne.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80064c4:	4b2a      	ldr	r3, [pc, #168]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064ce:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d01e      	beq.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064da:	697a      	ldr	r2, [r7, #20]
 80064dc:	429a      	cmp	r2, r3
 80064de:	d019      	beq.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80064e0:	4b23      	ldr	r3, [pc, #140]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064ea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80064ec:	4b20      	ldr	r3, [pc, #128]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064f2:	4a1f      	ldr	r2, [pc, #124]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80064fc:	4b1c      	ldr	r3, [pc, #112]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006502:	4a1b      	ldr	r2, [pc, #108]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006504:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006508:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800650c:	4a18      	ldr	r2, [pc, #96]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	f003 0301 	and.w	r3, r3, #1
 800651a:	2b00      	cmp	r3, #0
 800651c:	d016      	beq.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800651e:	f7fc fc59 	bl	8002dd4 <HAL_GetTick>
 8006522:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006524:	e00b      	b.n	800653e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006526:	f7fc fc55 	bl	8002dd4 <HAL_GetTick>
 800652a:	4602      	mov	r2, r0
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	1ad3      	subs	r3, r2, r3
 8006530:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006534:	4293      	cmp	r3, r2
 8006536:	d902      	bls.n	800653e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006538:	2303      	movs	r3, #3
 800653a:	74fb      	strb	r3, [r7, #19]
            break;
 800653c:	e006      	b.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800653e:	4b0c      	ldr	r3, [pc, #48]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006540:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006544:	f003 0302 	and.w	r3, r3, #2
 8006548:	2b00      	cmp	r3, #0
 800654a:	d0ec      	beq.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800654c:	7cfb      	ldrb	r3, [r7, #19]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d10b      	bne.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006552:	4b07      	ldr	r3, [pc, #28]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006558:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006560:	4903      	ldr	r1, [pc, #12]	@ (8006570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006562:	4313      	orrs	r3, r2
 8006564:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006568:	e008      	b.n	800657c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800656a:	7cfb      	ldrb	r3, [r7, #19]
 800656c:	74bb      	strb	r3, [r7, #18]
 800656e:	e005      	b.n	800657c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006570:	40021000 	.word	0x40021000
 8006574:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006578:	7cfb      	ldrb	r3, [r7, #19]
 800657a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800657c:	7c7b      	ldrb	r3, [r7, #17]
 800657e:	2b01      	cmp	r3, #1
 8006580:	d105      	bne.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006582:	4ba7      	ldr	r3, [pc, #668]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006586:	4aa6      	ldr	r2, [pc, #664]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006588:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800658c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f003 0301 	and.w	r3, r3, #1
 8006596:	2b00      	cmp	r3, #0
 8006598:	d00a      	beq.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800659a:	4ba1      	ldr	r3, [pc, #644]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800659c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065a0:	f023 0203 	bic.w	r2, r3, #3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	499d      	ldr	r1, [pc, #628]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065aa:	4313      	orrs	r3, r2
 80065ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 0302 	and.w	r3, r3, #2
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d00a      	beq.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80065bc:	4b98      	ldr	r3, [pc, #608]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065c2:	f023 020c 	bic.w	r2, r3, #12
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	4995      	ldr	r1, [pc, #596]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065cc:	4313      	orrs	r3, r2
 80065ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 0304 	and.w	r3, r3, #4
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d00a      	beq.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80065de:	4b90      	ldr	r3, [pc, #576]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065e4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	68db      	ldr	r3, [r3, #12]
 80065ec:	498c      	ldr	r1, [pc, #560]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065ee:	4313      	orrs	r3, r2
 80065f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 0308 	and.w	r3, r3, #8
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d00a      	beq.n	8006616 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006600:	4b87      	ldr	r3, [pc, #540]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006606:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	4984      	ldr	r1, [pc, #528]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006610:	4313      	orrs	r3, r2
 8006612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 0310 	and.w	r3, r3, #16
 800661e:	2b00      	cmp	r3, #0
 8006620:	d00a      	beq.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006622:	4b7f      	ldr	r3, [pc, #508]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006624:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006628:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	695b      	ldr	r3, [r3, #20]
 8006630:	497b      	ldr	r1, [pc, #492]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006632:	4313      	orrs	r3, r2
 8006634:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 0320 	and.w	r3, r3, #32
 8006640:	2b00      	cmp	r3, #0
 8006642:	d00a      	beq.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006644:	4b76      	ldr	r3, [pc, #472]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800664a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	699b      	ldr	r3, [r3, #24]
 8006652:	4973      	ldr	r1, [pc, #460]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006654:	4313      	orrs	r3, r2
 8006656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006662:	2b00      	cmp	r3, #0
 8006664:	d00a      	beq.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006666:	4b6e      	ldr	r3, [pc, #440]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800666c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	69db      	ldr	r3, [r3, #28]
 8006674:	496a      	ldr	r1, [pc, #424]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006676:	4313      	orrs	r3, r2
 8006678:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006684:	2b00      	cmp	r3, #0
 8006686:	d00a      	beq.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006688:	4b65      	ldr	r3, [pc, #404]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800668a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800668e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a1b      	ldr	r3, [r3, #32]
 8006696:	4962      	ldr	r1, [pc, #392]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006698:	4313      	orrs	r3, r2
 800669a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d00a      	beq.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80066aa:	4b5d      	ldr	r3, [pc, #372]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b8:	4959      	ldr	r1, [pc, #356]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066ba:	4313      	orrs	r3, r2
 80066bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d00a      	beq.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80066cc:	4b54      	ldr	r3, [pc, #336]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80066d2:	f023 0203 	bic.w	r2, r3, #3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066da:	4951      	ldr	r1, [pc, #324]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066dc:	4313      	orrs	r3, r2
 80066de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d00a      	beq.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80066ee:	4b4c      	ldr	r3, [pc, #304]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066f4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fc:	4948      	ldr	r1, [pc, #288]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800670c:	2b00      	cmp	r3, #0
 800670e:	d015      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006710:	4b43      	ldr	r3, [pc, #268]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006716:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800671e:	4940      	ldr	r1, [pc, #256]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006720:	4313      	orrs	r3, r2
 8006722:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800672a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800672e:	d105      	bne.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006730:	4b3b      	ldr	r3, [pc, #236]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006732:	68db      	ldr	r3, [r3, #12]
 8006734:	4a3a      	ldr	r2, [pc, #232]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006736:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800673a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006744:	2b00      	cmp	r3, #0
 8006746:	d015      	beq.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006748:	4b35      	ldr	r3, [pc, #212]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800674a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800674e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006756:	4932      	ldr	r1, [pc, #200]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006758:	4313      	orrs	r3, r2
 800675a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006762:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006766:	d105      	bne.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006768:	4b2d      	ldr	r3, [pc, #180]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	4a2c      	ldr	r2, [pc, #176]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800676e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006772:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800677c:	2b00      	cmp	r3, #0
 800677e:	d015      	beq.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006780:	4b27      	ldr	r3, [pc, #156]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006786:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800678e:	4924      	ldr	r1, [pc, #144]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006790:	4313      	orrs	r3, r2
 8006792:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800679a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800679e:	d105      	bne.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067a0:	4b1f      	ldr	r3, [pc, #124]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	4a1e      	ldr	r2, [pc, #120]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067aa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d015      	beq.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80067b8:	4b19      	ldr	r3, [pc, #100]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067c6:	4916      	ldr	r1, [pc, #88]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067c8:	4313      	orrs	r3, r2
 80067ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067d6:	d105      	bne.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067d8:	4b11      	ldr	r3, [pc, #68]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	4a10      	ldr	r2, [pc, #64]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067e2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d019      	beq.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80067f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067fe:	4908      	ldr	r1, [pc, #32]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006800:	4313      	orrs	r3, r2
 8006802:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800680a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800680e:	d109      	bne.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006810:	4b03      	ldr	r3, [pc, #12]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	4a02      	ldr	r2, [pc, #8]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006816:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800681a:	60d3      	str	r3, [r2, #12]
 800681c:	e002      	b.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800681e:	bf00      	nop
 8006820:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800682c:	2b00      	cmp	r3, #0
 800682e:	d015      	beq.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006830:	4b29      	ldr	r3, [pc, #164]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006836:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800683e:	4926      	ldr	r1, [pc, #152]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006840:	4313      	orrs	r3, r2
 8006842:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800684a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800684e:	d105      	bne.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006850:	4b21      	ldr	r3, [pc, #132]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006852:	68db      	ldr	r3, [r3, #12]
 8006854:	4a20      	ldr	r2, [pc, #128]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006856:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800685a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006864:	2b00      	cmp	r3, #0
 8006866:	d015      	beq.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006868:	4b1b      	ldr	r3, [pc, #108]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800686a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800686e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006876:	4918      	ldr	r1, [pc, #96]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006878:	4313      	orrs	r3, r2
 800687a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006882:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006886:	d105      	bne.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006888:	4b13      	ldr	r3, [pc, #76]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	4a12      	ldr	r2, [pc, #72]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800688e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006892:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800689c:	2b00      	cmp	r3, #0
 800689e:	d015      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80068a0:	4b0d      	ldr	r3, [pc, #52]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80068a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068ae:	490a      	ldr	r1, [pc, #40]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80068b0:	4313      	orrs	r3, r2
 80068b2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80068be:	d105      	bne.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80068c0:	4b05      	ldr	r3, [pc, #20]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80068c2:	68db      	ldr	r3, [r3, #12]
 80068c4:	4a04      	ldr	r2, [pc, #16]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80068c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80068ca:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80068cc:	7cbb      	ldrb	r3, [r7, #18]
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3718      	adds	r7, #24
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop
 80068d8:	40021000 	.word	0x40021000

080068dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b082      	sub	sp, #8
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d101      	bne.n	80068ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e049      	b.n	8006982 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d106      	bne.n	8006908 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f7fb fc70 	bl	80021e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2202      	movs	r2, #2
 800690c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	3304      	adds	r3, #4
 8006918:	4619      	mov	r1, r3
 800691a:	4610      	mov	r0, r2
 800691c:	f000 fed0 	bl	80076c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2201      	movs	r2, #1
 8006924:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2201      	movs	r2, #1
 8006934:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2201      	movs	r2, #1
 800694c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2201      	movs	r2, #1
 8006954:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2201      	movs	r2, #1
 800695c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2201      	movs	r2, #1
 8006974:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	3708      	adds	r7, #8
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
	...

0800698c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800698c:	b480      	push	{r7}
 800698e:	b085      	sub	sp, #20
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800699a:	b2db      	uxtb	r3, r3
 800699c:	2b01      	cmp	r3, #1
 800699e:	d001      	beq.n	80069a4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	e04c      	b.n	8006a3e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2202      	movs	r2, #2
 80069a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a26      	ldr	r2, [pc, #152]	@ (8006a4c <HAL_TIM_Base_Start+0xc0>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d022      	beq.n	80069fc <HAL_TIM_Base_Start+0x70>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069be:	d01d      	beq.n	80069fc <HAL_TIM_Base_Start+0x70>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a22      	ldr	r2, [pc, #136]	@ (8006a50 <HAL_TIM_Base_Start+0xc4>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d018      	beq.n	80069fc <HAL_TIM_Base_Start+0x70>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a21      	ldr	r2, [pc, #132]	@ (8006a54 <HAL_TIM_Base_Start+0xc8>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d013      	beq.n	80069fc <HAL_TIM_Base_Start+0x70>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a1f      	ldr	r2, [pc, #124]	@ (8006a58 <HAL_TIM_Base_Start+0xcc>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d00e      	beq.n	80069fc <HAL_TIM_Base_Start+0x70>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a1e      	ldr	r2, [pc, #120]	@ (8006a5c <HAL_TIM_Base_Start+0xd0>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d009      	beq.n	80069fc <HAL_TIM_Base_Start+0x70>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a1c      	ldr	r2, [pc, #112]	@ (8006a60 <HAL_TIM_Base_Start+0xd4>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d004      	beq.n	80069fc <HAL_TIM_Base_Start+0x70>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a1b      	ldr	r2, [pc, #108]	@ (8006a64 <HAL_TIM_Base_Start+0xd8>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d115      	bne.n	8006a28 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	689a      	ldr	r2, [r3, #8]
 8006a02:	4b19      	ldr	r3, [pc, #100]	@ (8006a68 <HAL_TIM_Base_Start+0xdc>)
 8006a04:	4013      	ands	r3, r2
 8006a06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2b06      	cmp	r3, #6
 8006a0c:	d015      	beq.n	8006a3a <HAL_TIM_Base_Start+0xae>
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a14:	d011      	beq.n	8006a3a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f042 0201 	orr.w	r2, r2, #1
 8006a24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a26:	e008      	b.n	8006a3a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f042 0201 	orr.w	r2, r2, #1
 8006a36:	601a      	str	r2, [r3, #0]
 8006a38:	e000      	b.n	8006a3c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a3a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a3c:	2300      	movs	r3, #0
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3714      	adds	r7, #20
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	40012c00 	.word	0x40012c00
 8006a50:	40000400 	.word	0x40000400
 8006a54:	40000800 	.word	0x40000800
 8006a58:	40000c00 	.word	0x40000c00
 8006a5c:	40013400 	.word	0x40013400
 8006a60:	40014000 	.word	0x40014000
 8006a64:	40015000 	.word	0x40015000
 8006a68:	00010007 	.word	0x00010007

08006a6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b085      	sub	sp, #20
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d001      	beq.n	8006a84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	e054      	b.n	8006b2e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2202      	movs	r2, #2
 8006a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68da      	ldr	r2, [r3, #12]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f042 0201 	orr.w	r2, r2, #1
 8006a9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a26      	ldr	r2, [pc, #152]	@ (8006b3c <HAL_TIM_Base_Start_IT+0xd0>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d022      	beq.n	8006aec <HAL_TIM_Base_Start_IT+0x80>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aae:	d01d      	beq.n	8006aec <HAL_TIM_Base_Start_IT+0x80>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a22      	ldr	r2, [pc, #136]	@ (8006b40 <HAL_TIM_Base_Start_IT+0xd4>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d018      	beq.n	8006aec <HAL_TIM_Base_Start_IT+0x80>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a21      	ldr	r2, [pc, #132]	@ (8006b44 <HAL_TIM_Base_Start_IT+0xd8>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d013      	beq.n	8006aec <HAL_TIM_Base_Start_IT+0x80>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a1f      	ldr	r2, [pc, #124]	@ (8006b48 <HAL_TIM_Base_Start_IT+0xdc>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d00e      	beq.n	8006aec <HAL_TIM_Base_Start_IT+0x80>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a1e      	ldr	r2, [pc, #120]	@ (8006b4c <HAL_TIM_Base_Start_IT+0xe0>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d009      	beq.n	8006aec <HAL_TIM_Base_Start_IT+0x80>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a1c      	ldr	r2, [pc, #112]	@ (8006b50 <HAL_TIM_Base_Start_IT+0xe4>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d004      	beq.n	8006aec <HAL_TIM_Base_Start_IT+0x80>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a1b      	ldr	r2, [pc, #108]	@ (8006b54 <HAL_TIM_Base_Start_IT+0xe8>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d115      	bne.n	8006b18 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	689a      	ldr	r2, [r3, #8]
 8006af2:	4b19      	ldr	r3, [pc, #100]	@ (8006b58 <HAL_TIM_Base_Start_IT+0xec>)
 8006af4:	4013      	ands	r3, r2
 8006af6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2b06      	cmp	r3, #6
 8006afc:	d015      	beq.n	8006b2a <HAL_TIM_Base_Start_IT+0xbe>
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b04:	d011      	beq.n	8006b2a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f042 0201 	orr.w	r2, r2, #1
 8006b14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b16:	e008      	b.n	8006b2a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f042 0201 	orr.w	r2, r2, #1
 8006b26:	601a      	str	r2, [r3, #0]
 8006b28:	e000      	b.n	8006b2c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b2a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006b2c:	2300      	movs	r3, #0
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3714      	adds	r7, #20
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr
 8006b3a:	bf00      	nop
 8006b3c:	40012c00 	.word	0x40012c00
 8006b40:	40000400 	.word	0x40000400
 8006b44:	40000800 	.word	0x40000800
 8006b48:	40000c00 	.word	0x40000c00
 8006b4c:	40013400 	.word	0x40013400
 8006b50:	40014000 	.word	0x40014000
 8006b54:	40015000 	.word	0x40015000
 8006b58:	00010007 	.word	0x00010007

08006b5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b082      	sub	sp, #8
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d101      	bne.n	8006b6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e049      	b.n	8006c02 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d106      	bne.n	8006b88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f000 f841 	bl	8006c0a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2202      	movs	r2, #2
 8006b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	3304      	adds	r3, #4
 8006b98:	4619      	mov	r1, r3
 8006b9a:	4610      	mov	r0, r2
 8006b9c:	f000 fd90 	bl	80076c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2201      	movs	r2, #1
 8006be4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c00:	2300      	movs	r3, #0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3708      	adds	r7, #8
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}

08006c0a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006c0a:	b480      	push	{r7}
 8006c0c:	b083      	sub	sp, #12
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006c12:	bf00      	nop
 8006c14:	370c      	adds	r7, #12
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr
	...

08006c20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d109      	bne.n	8006c44 <HAL_TIM_PWM_Start+0x24>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	bf14      	ite	ne
 8006c3c:	2301      	movne	r3, #1
 8006c3e:	2300      	moveq	r3, #0
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	e03c      	b.n	8006cbe <HAL_TIM_PWM_Start+0x9e>
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	2b04      	cmp	r3, #4
 8006c48:	d109      	bne.n	8006c5e <HAL_TIM_PWM_Start+0x3e>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	bf14      	ite	ne
 8006c56:	2301      	movne	r3, #1
 8006c58:	2300      	moveq	r3, #0
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	e02f      	b.n	8006cbe <HAL_TIM_PWM_Start+0x9e>
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	2b08      	cmp	r3, #8
 8006c62:	d109      	bne.n	8006c78 <HAL_TIM_PWM_Start+0x58>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006c6a:	b2db      	uxtb	r3, r3
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	bf14      	ite	ne
 8006c70:	2301      	movne	r3, #1
 8006c72:	2300      	moveq	r3, #0
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	e022      	b.n	8006cbe <HAL_TIM_PWM_Start+0x9e>
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	2b0c      	cmp	r3, #12
 8006c7c:	d109      	bne.n	8006c92 <HAL_TIM_PWM_Start+0x72>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	bf14      	ite	ne
 8006c8a:	2301      	movne	r3, #1
 8006c8c:	2300      	moveq	r3, #0
 8006c8e:	b2db      	uxtb	r3, r3
 8006c90:	e015      	b.n	8006cbe <HAL_TIM_PWM_Start+0x9e>
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	2b10      	cmp	r3, #16
 8006c96:	d109      	bne.n	8006cac <HAL_TIM_PWM_Start+0x8c>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	bf14      	ite	ne
 8006ca4:	2301      	movne	r3, #1
 8006ca6:	2300      	moveq	r3, #0
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	e008      	b.n	8006cbe <HAL_TIM_PWM_Start+0x9e>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006cb2:	b2db      	uxtb	r3, r3
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	bf14      	ite	ne
 8006cb8:	2301      	movne	r3, #1
 8006cba:	2300      	moveq	r3, #0
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d001      	beq.n	8006cc6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e0a6      	b.n	8006e14 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d104      	bne.n	8006cd6 <HAL_TIM_PWM_Start+0xb6>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2202      	movs	r2, #2
 8006cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006cd4:	e023      	b.n	8006d1e <HAL_TIM_PWM_Start+0xfe>
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	2b04      	cmp	r3, #4
 8006cda:	d104      	bne.n	8006ce6 <HAL_TIM_PWM_Start+0xc6>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2202      	movs	r2, #2
 8006ce0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ce4:	e01b      	b.n	8006d1e <HAL_TIM_PWM_Start+0xfe>
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	2b08      	cmp	r3, #8
 8006cea:	d104      	bne.n	8006cf6 <HAL_TIM_PWM_Start+0xd6>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2202      	movs	r2, #2
 8006cf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006cf4:	e013      	b.n	8006d1e <HAL_TIM_PWM_Start+0xfe>
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	2b0c      	cmp	r3, #12
 8006cfa:	d104      	bne.n	8006d06 <HAL_TIM_PWM_Start+0xe6>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2202      	movs	r2, #2
 8006d00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006d04:	e00b      	b.n	8006d1e <HAL_TIM_PWM_Start+0xfe>
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	2b10      	cmp	r3, #16
 8006d0a:	d104      	bne.n	8006d16 <HAL_TIM_PWM_Start+0xf6>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2202      	movs	r2, #2
 8006d10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d14:	e003      	b.n	8006d1e <HAL_TIM_PWM_Start+0xfe>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2202      	movs	r2, #2
 8006d1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	2201      	movs	r2, #1
 8006d24:	6839      	ldr	r1, [r7, #0]
 8006d26:	4618      	mov	r0, r3
 8006d28:	f001 f9b8 	bl	800809c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a3a      	ldr	r2, [pc, #232]	@ (8006e1c <HAL_TIM_PWM_Start+0x1fc>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d018      	beq.n	8006d68 <HAL_TIM_PWM_Start+0x148>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a39      	ldr	r2, [pc, #228]	@ (8006e20 <HAL_TIM_PWM_Start+0x200>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d013      	beq.n	8006d68 <HAL_TIM_PWM_Start+0x148>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a37      	ldr	r2, [pc, #220]	@ (8006e24 <HAL_TIM_PWM_Start+0x204>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d00e      	beq.n	8006d68 <HAL_TIM_PWM_Start+0x148>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a36      	ldr	r2, [pc, #216]	@ (8006e28 <HAL_TIM_PWM_Start+0x208>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d009      	beq.n	8006d68 <HAL_TIM_PWM_Start+0x148>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a34      	ldr	r2, [pc, #208]	@ (8006e2c <HAL_TIM_PWM_Start+0x20c>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d004      	beq.n	8006d68 <HAL_TIM_PWM_Start+0x148>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4a33      	ldr	r2, [pc, #204]	@ (8006e30 <HAL_TIM_PWM_Start+0x210>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d101      	bne.n	8006d6c <HAL_TIM_PWM_Start+0x14c>
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e000      	b.n	8006d6e <HAL_TIM_PWM_Start+0x14e>
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d007      	beq.n	8006d82 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006d80:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a25      	ldr	r2, [pc, #148]	@ (8006e1c <HAL_TIM_PWM_Start+0x1fc>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d022      	beq.n	8006dd2 <HAL_TIM_PWM_Start+0x1b2>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d94:	d01d      	beq.n	8006dd2 <HAL_TIM_PWM_Start+0x1b2>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a26      	ldr	r2, [pc, #152]	@ (8006e34 <HAL_TIM_PWM_Start+0x214>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d018      	beq.n	8006dd2 <HAL_TIM_PWM_Start+0x1b2>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a24      	ldr	r2, [pc, #144]	@ (8006e38 <HAL_TIM_PWM_Start+0x218>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d013      	beq.n	8006dd2 <HAL_TIM_PWM_Start+0x1b2>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a23      	ldr	r2, [pc, #140]	@ (8006e3c <HAL_TIM_PWM_Start+0x21c>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d00e      	beq.n	8006dd2 <HAL_TIM_PWM_Start+0x1b2>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a19      	ldr	r2, [pc, #100]	@ (8006e20 <HAL_TIM_PWM_Start+0x200>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d009      	beq.n	8006dd2 <HAL_TIM_PWM_Start+0x1b2>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a18      	ldr	r2, [pc, #96]	@ (8006e24 <HAL_TIM_PWM_Start+0x204>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d004      	beq.n	8006dd2 <HAL_TIM_PWM_Start+0x1b2>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a18      	ldr	r2, [pc, #96]	@ (8006e30 <HAL_TIM_PWM_Start+0x210>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d115      	bne.n	8006dfe <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	689a      	ldr	r2, [r3, #8]
 8006dd8:	4b19      	ldr	r3, [pc, #100]	@ (8006e40 <HAL_TIM_PWM_Start+0x220>)
 8006dda:	4013      	ands	r3, r2
 8006ddc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2b06      	cmp	r3, #6
 8006de2:	d015      	beq.n	8006e10 <HAL_TIM_PWM_Start+0x1f0>
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dea:	d011      	beq.n	8006e10 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f042 0201 	orr.w	r2, r2, #1
 8006dfa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dfc:	e008      	b.n	8006e10 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	681a      	ldr	r2, [r3, #0]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f042 0201 	orr.w	r2, r2, #1
 8006e0c:	601a      	str	r2, [r3, #0]
 8006e0e:	e000      	b.n	8006e12 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e10:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3710      	adds	r7, #16
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}
 8006e1c:	40012c00 	.word	0x40012c00
 8006e20:	40013400 	.word	0x40013400
 8006e24:	40014000 	.word	0x40014000
 8006e28:	40014400 	.word	0x40014400
 8006e2c:	40014800 	.word	0x40014800
 8006e30:	40015000 	.word	0x40015000
 8006e34:	40000400 	.word	0x40000400
 8006e38:	40000800 	.word	0x40000800
 8006e3c:	40000c00 	.word	0x40000c00
 8006e40:	00010007 	.word	0x00010007

08006e44 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b082      	sub	sp, #8
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	2200      	movs	r2, #0
 8006e54:	6839      	ldr	r1, [r7, #0]
 8006e56:	4618      	mov	r0, r3
 8006e58:	f001 f920 	bl	800809c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a40      	ldr	r2, [pc, #256]	@ (8006f64 <HAL_TIM_PWM_Stop+0x120>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d018      	beq.n	8006e98 <HAL_TIM_PWM_Stop+0x54>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a3f      	ldr	r2, [pc, #252]	@ (8006f68 <HAL_TIM_PWM_Stop+0x124>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d013      	beq.n	8006e98 <HAL_TIM_PWM_Stop+0x54>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a3d      	ldr	r2, [pc, #244]	@ (8006f6c <HAL_TIM_PWM_Stop+0x128>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d00e      	beq.n	8006e98 <HAL_TIM_PWM_Stop+0x54>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a3c      	ldr	r2, [pc, #240]	@ (8006f70 <HAL_TIM_PWM_Stop+0x12c>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d009      	beq.n	8006e98 <HAL_TIM_PWM_Stop+0x54>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a3a      	ldr	r2, [pc, #232]	@ (8006f74 <HAL_TIM_PWM_Stop+0x130>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d004      	beq.n	8006e98 <HAL_TIM_PWM_Stop+0x54>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a39      	ldr	r2, [pc, #228]	@ (8006f78 <HAL_TIM_PWM_Stop+0x134>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d101      	bne.n	8006e9c <HAL_TIM_PWM_Stop+0x58>
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e000      	b.n	8006e9e <HAL_TIM_PWM_Stop+0x5a>
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d017      	beq.n	8006ed2 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	6a1a      	ldr	r2, [r3, #32]
 8006ea8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006eac:	4013      	ands	r3, r2
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d10f      	bne.n	8006ed2 <HAL_TIM_PWM_Stop+0x8e>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	6a1a      	ldr	r2, [r3, #32]
 8006eb8:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006ebc:	4013      	ands	r3, r2
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d107      	bne.n	8006ed2 <HAL_TIM_PWM_Stop+0x8e>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006ed0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	6a1a      	ldr	r2, [r3, #32]
 8006ed8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006edc:	4013      	ands	r3, r2
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d10f      	bne.n	8006f02 <HAL_TIM_PWM_Stop+0xbe>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	6a1a      	ldr	r2, [r3, #32]
 8006ee8:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006eec:	4013      	ands	r3, r2
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d107      	bne.n	8006f02 <HAL_TIM_PWM_Stop+0xbe>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f022 0201 	bic.w	r2, r2, #1
 8006f00:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d104      	bne.n	8006f12 <HAL_TIM_PWM_Stop+0xce>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f10:	e023      	b.n	8006f5a <HAL_TIM_PWM_Stop+0x116>
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	2b04      	cmp	r3, #4
 8006f16:	d104      	bne.n	8006f22 <HAL_TIM_PWM_Stop+0xde>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f20:	e01b      	b.n	8006f5a <HAL_TIM_PWM_Stop+0x116>
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	2b08      	cmp	r3, #8
 8006f26:	d104      	bne.n	8006f32 <HAL_TIM_PWM_Stop+0xee>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f30:	e013      	b.n	8006f5a <HAL_TIM_PWM_Stop+0x116>
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	2b0c      	cmp	r3, #12
 8006f36:	d104      	bne.n	8006f42 <HAL_TIM_PWM_Stop+0xfe>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006f40:	e00b      	b.n	8006f5a <HAL_TIM_PWM_Stop+0x116>
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	2b10      	cmp	r3, #16
 8006f46:	d104      	bne.n	8006f52 <HAL_TIM_PWM_Stop+0x10e>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f50:	e003      	b.n	8006f5a <HAL_TIM_PWM_Stop+0x116>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2201      	movs	r2, #1
 8006f56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8006f5a:	2300      	movs	r3, #0
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3708      	adds	r7, #8
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	40012c00 	.word	0x40012c00
 8006f68:	40013400 	.word	0x40013400
 8006f6c:	40014000 	.word	0x40014000
 8006f70:	40014400 	.word	0x40014400
 8006f74:	40014800 	.word	0x40014800
 8006f78:	40015000 	.word	0x40015000

08006f7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	691b      	ldr	r3, [r3, #16]
 8006f92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	f003 0302 	and.w	r3, r3, #2
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d020      	beq.n	8006fe0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f003 0302 	and.w	r3, r3, #2
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d01b      	beq.n	8006fe0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f06f 0202 	mvn.w	r2, #2
 8006fb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	699b      	ldr	r3, [r3, #24]
 8006fbe:	f003 0303 	and.w	r3, r3, #3
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d003      	beq.n	8006fce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 fb5c 	bl	8007684 <HAL_TIM_IC_CaptureCallback>
 8006fcc:	e005      	b.n	8006fda <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 fb4e 	bl	8007670 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 fb5f 	bl	8007698 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f003 0304 	and.w	r3, r3, #4
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d020      	beq.n	800702c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f003 0304 	and.w	r3, r3, #4
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d01b      	beq.n	800702c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f06f 0204 	mvn.w	r2, #4
 8006ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2202      	movs	r2, #2
 8007002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	699b      	ldr	r3, [r3, #24]
 800700a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800700e:	2b00      	cmp	r3, #0
 8007010:	d003      	beq.n	800701a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 fb36 	bl	8007684 <HAL_TIM_IC_CaptureCallback>
 8007018:	e005      	b.n	8007026 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 fb28 	bl	8007670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 fb39 	bl	8007698 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	f003 0308 	and.w	r3, r3, #8
 8007032:	2b00      	cmp	r3, #0
 8007034:	d020      	beq.n	8007078 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f003 0308 	and.w	r3, r3, #8
 800703c:	2b00      	cmp	r3, #0
 800703e:	d01b      	beq.n	8007078 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f06f 0208 	mvn.w	r2, #8
 8007048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2204      	movs	r2, #4
 800704e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	69db      	ldr	r3, [r3, #28]
 8007056:	f003 0303 	and.w	r3, r3, #3
 800705a:	2b00      	cmp	r3, #0
 800705c:	d003      	beq.n	8007066 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 fb10 	bl	8007684 <HAL_TIM_IC_CaptureCallback>
 8007064:	e005      	b.n	8007072 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f000 fb02 	bl	8007670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 fb13 	bl	8007698 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	f003 0310 	and.w	r3, r3, #16
 800707e:	2b00      	cmp	r3, #0
 8007080:	d020      	beq.n	80070c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f003 0310 	and.w	r3, r3, #16
 8007088:	2b00      	cmp	r3, #0
 800708a:	d01b      	beq.n	80070c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f06f 0210 	mvn.w	r2, #16
 8007094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2208      	movs	r2, #8
 800709a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	69db      	ldr	r3, [r3, #28]
 80070a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d003      	beq.n	80070b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 faea 	bl	8007684 <HAL_TIM_IC_CaptureCallback>
 80070b0:	e005      	b.n	80070be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f000 fadc 	bl	8007670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 faed 	bl	8007698 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2200      	movs	r2, #0
 80070c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	f003 0301 	and.w	r3, r3, #1
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00c      	beq.n	80070e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f003 0301 	and.w	r3, r3, #1
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d007      	beq.n	80070e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f06f 0201 	mvn.w	r2, #1
 80070e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f7fa fd14 	bl	8001b10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d104      	bne.n	80070fc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d00c      	beq.n	8007116 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007102:	2b00      	cmp	r3, #0
 8007104:	d007      	beq.n	8007116 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800710e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f001 faeb 	bl	80086ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800711c:	2b00      	cmp	r3, #0
 800711e:	d00c      	beq.n	800713a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007126:	2b00      	cmp	r3, #0
 8007128:	d007      	beq.n	800713a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007132:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f001 fae3 	bl	8008700 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007140:	2b00      	cmp	r3, #0
 8007142:	d00c      	beq.n	800715e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800714a:	2b00      	cmp	r3, #0
 800714c:	d007      	beq.n	800715e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007156:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 faa7 	bl	80076ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	f003 0320 	and.w	r3, r3, #32
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00c      	beq.n	8007182 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f003 0320 	and.w	r3, r3, #32
 800716e:	2b00      	cmp	r3, #0
 8007170:	d007      	beq.n	8007182 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f06f 0220 	mvn.w	r2, #32
 800717a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f001 faab 	bl	80086d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007188:	2b00      	cmp	r3, #0
 800718a:	d00c      	beq.n	80071a6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007192:	2b00      	cmp	r3, #0
 8007194:	d007      	beq.n	80071a6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800719e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f001 fab7 	bl	8008714 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d00c      	beq.n	80071ca <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d007      	beq.n	80071ca <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80071c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f001 faaf 	bl	8008728 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d00c      	beq.n	80071ee <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d007      	beq.n	80071ee <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80071e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f001 faa7 	bl	800873c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d00c      	beq.n	8007212 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d007      	beq.n	8007212 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800720a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f001 fa9f 	bl	8008750 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007212:	bf00      	nop
 8007214:	3710      	adds	r7, #16
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
	...

0800721c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b086      	sub	sp, #24
 8007220:	af00      	add	r7, sp, #0
 8007222:	60f8      	str	r0, [r7, #12]
 8007224:	60b9      	str	r1, [r7, #8]
 8007226:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007228:	2300      	movs	r3, #0
 800722a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007232:	2b01      	cmp	r3, #1
 8007234:	d101      	bne.n	800723a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007236:	2302      	movs	r3, #2
 8007238:	e0ff      	b.n	800743a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2201      	movs	r2, #1
 800723e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2b14      	cmp	r3, #20
 8007246:	f200 80f0 	bhi.w	800742a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800724a:	a201      	add	r2, pc, #4	@ (adr r2, 8007250 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800724c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007250:	080072a5 	.word	0x080072a5
 8007254:	0800742b 	.word	0x0800742b
 8007258:	0800742b 	.word	0x0800742b
 800725c:	0800742b 	.word	0x0800742b
 8007260:	080072e5 	.word	0x080072e5
 8007264:	0800742b 	.word	0x0800742b
 8007268:	0800742b 	.word	0x0800742b
 800726c:	0800742b 	.word	0x0800742b
 8007270:	08007327 	.word	0x08007327
 8007274:	0800742b 	.word	0x0800742b
 8007278:	0800742b 	.word	0x0800742b
 800727c:	0800742b 	.word	0x0800742b
 8007280:	08007367 	.word	0x08007367
 8007284:	0800742b 	.word	0x0800742b
 8007288:	0800742b 	.word	0x0800742b
 800728c:	0800742b 	.word	0x0800742b
 8007290:	080073a9 	.word	0x080073a9
 8007294:	0800742b 	.word	0x0800742b
 8007298:	0800742b 	.word	0x0800742b
 800729c:	0800742b 	.word	0x0800742b
 80072a0:	080073e9 	.word	0x080073e9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	68b9      	ldr	r1, [r7, #8]
 80072aa:	4618      	mov	r0, r3
 80072ac:	f000 fabc 	bl	8007828 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	699a      	ldr	r2, [r3, #24]
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f042 0208 	orr.w	r2, r2, #8
 80072be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	699a      	ldr	r2, [r3, #24]
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f022 0204 	bic.w	r2, r2, #4
 80072ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	6999      	ldr	r1, [r3, #24]
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	691a      	ldr	r2, [r3, #16]
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	430a      	orrs	r2, r1
 80072e0:	619a      	str	r2, [r3, #24]
      break;
 80072e2:	e0a5      	b.n	8007430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	68b9      	ldr	r1, [r7, #8]
 80072ea:	4618      	mov	r0, r3
 80072ec:	f000 fb36 	bl	800795c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	699a      	ldr	r2, [r3, #24]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80072fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	699a      	ldr	r2, [r3, #24]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800730e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	6999      	ldr	r1, [r3, #24]
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	691b      	ldr	r3, [r3, #16]
 800731a:	021a      	lsls	r2, r3, #8
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	430a      	orrs	r2, r1
 8007322:	619a      	str	r2, [r3, #24]
      break;
 8007324:	e084      	b.n	8007430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	68b9      	ldr	r1, [r7, #8]
 800732c:	4618      	mov	r0, r3
 800732e:	f000 fba9 	bl	8007a84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	69da      	ldr	r2, [r3, #28]
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f042 0208 	orr.w	r2, r2, #8
 8007340:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	69da      	ldr	r2, [r3, #28]
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f022 0204 	bic.w	r2, r2, #4
 8007350:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	69d9      	ldr	r1, [r3, #28]
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	691a      	ldr	r2, [r3, #16]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	430a      	orrs	r2, r1
 8007362:	61da      	str	r2, [r3, #28]
      break;
 8007364:	e064      	b.n	8007430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	68b9      	ldr	r1, [r7, #8]
 800736c:	4618      	mov	r0, r3
 800736e:	f000 fc1b 	bl	8007ba8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	69da      	ldr	r2, [r3, #28]
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007380:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	69da      	ldr	r2, [r3, #28]
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007390:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	69d9      	ldr	r1, [r3, #28]
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	691b      	ldr	r3, [r3, #16]
 800739c:	021a      	lsls	r2, r3, #8
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	430a      	orrs	r2, r1
 80073a4:	61da      	str	r2, [r3, #28]
      break;
 80073a6:	e043      	b.n	8007430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	68b9      	ldr	r1, [r7, #8]
 80073ae:	4618      	mov	r0, r3
 80073b0:	f000 fc8e 	bl	8007cd0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f042 0208 	orr.w	r2, r2, #8
 80073c2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f022 0204 	bic.w	r2, r2, #4
 80073d2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	691a      	ldr	r2, [r3, #16]
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	430a      	orrs	r2, r1
 80073e4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80073e6:	e023      	b.n	8007430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	68b9      	ldr	r1, [r7, #8]
 80073ee:	4618      	mov	r0, r3
 80073f0:	f000 fcd8 	bl	8007da4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007402:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007412:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	021a      	lsls	r2, r3, #8
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	430a      	orrs	r2, r1
 8007426:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007428:	e002      	b.n	8007430 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	75fb      	strb	r3, [r7, #23]
      break;
 800742e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007438:	7dfb      	ldrb	r3, [r7, #23]
}
 800743a:	4618      	mov	r0, r3
 800743c:	3718      	adds	r7, #24
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop

08007444 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800744e:	2300      	movs	r3, #0
 8007450:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007458:	2b01      	cmp	r3, #1
 800745a:	d101      	bne.n	8007460 <HAL_TIM_ConfigClockSource+0x1c>
 800745c:	2302      	movs	r3, #2
 800745e:	e0f6      	b.n	800764e <HAL_TIM_ConfigClockSource+0x20a>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2201      	movs	r2, #1
 8007464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2202      	movs	r2, #2
 800746c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800747e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007482:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800748a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68ba      	ldr	r2, [r7, #8]
 8007492:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a6f      	ldr	r2, [pc, #444]	@ (8007658 <HAL_TIM_ConfigClockSource+0x214>)
 800749a:	4293      	cmp	r3, r2
 800749c:	f000 80c1 	beq.w	8007622 <HAL_TIM_ConfigClockSource+0x1de>
 80074a0:	4a6d      	ldr	r2, [pc, #436]	@ (8007658 <HAL_TIM_ConfigClockSource+0x214>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	f200 80c6 	bhi.w	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 80074a8:	4a6c      	ldr	r2, [pc, #432]	@ (800765c <HAL_TIM_ConfigClockSource+0x218>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	f000 80b9 	beq.w	8007622 <HAL_TIM_ConfigClockSource+0x1de>
 80074b0:	4a6a      	ldr	r2, [pc, #424]	@ (800765c <HAL_TIM_ConfigClockSource+0x218>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	f200 80be 	bhi.w	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 80074b8:	4a69      	ldr	r2, [pc, #420]	@ (8007660 <HAL_TIM_ConfigClockSource+0x21c>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	f000 80b1 	beq.w	8007622 <HAL_TIM_ConfigClockSource+0x1de>
 80074c0:	4a67      	ldr	r2, [pc, #412]	@ (8007660 <HAL_TIM_ConfigClockSource+0x21c>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	f200 80b6 	bhi.w	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 80074c8:	4a66      	ldr	r2, [pc, #408]	@ (8007664 <HAL_TIM_ConfigClockSource+0x220>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	f000 80a9 	beq.w	8007622 <HAL_TIM_ConfigClockSource+0x1de>
 80074d0:	4a64      	ldr	r2, [pc, #400]	@ (8007664 <HAL_TIM_ConfigClockSource+0x220>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	f200 80ae 	bhi.w	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 80074d8:	4a63      	ldr	r2, [pc, #396]	@ (8007668 <HAL_TIM_ConfigClockSource+0x224>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	f000 80a1 	beq.w	8007622 <HAL_TIM_ConfigClockSource+0x1de>
 80074e0:	4a61      	ldr	r2, [pc, #388]	@ (8007668 <HAL_TIM_ConfigClockSource+0x224>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	f200 80a6 	bhi.w	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 80074e8:	4a60      	ldr	r2, [pc, #384]	@ (800766c <HAL_TIM_ConfigClockSource+0x228>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	f000 8099 	beq.w	8007622 <HAL_TIM_ConfigClockSource+0x1de>
 80074f0:	4a5e      	ldr	r2, [pc, #376]	@ (800766c <HAL_TIM_ConfigClockSource+0x228>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	f200 809e 	bhi.w	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 80074f8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80074fc:	f000 8091 	beq.w	8007622 <HAL_TIM_ConfigClockSource+0x1de>
 8007500:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007504:	f200 8096 	bhi.w	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 8007508:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800750c:	f000 8089 	beq.w	8007622 <HAL_TIM_ConfigClockSource+0x1de>
 8007510:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007514:	f200 808e 	bhi.w	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 8007518:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800751c:	d03e      	beq.n	800759c <HAL_TIM_ConfigClockSource+0x158>
 800751e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007522:	f200 8087 	bhi.w	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 8007526:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800752a:	f000 8086 	beq.w	800763a <HAL_TIM_ConfigClockSource+0x1f6>
 800752e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007532:	d87f      	bhi.n	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 8007534:	2b70      	cmp	r3, #112	@ 0x70
 8007536:	d01a      	beq.n	800756e <HAL_TIM_ConfigClockSource+0x12a>
 8007538:	2b70      	cmp	r3, #112	@ 0x70
 800753a:	d87b      	bhi.n	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 800753c:	2b60      	cmp	r3, #96	@ 0x60
 800753e:	d050      	beq.n	80075e2 <HAL_TIM_ConfigClockSource+0x19e>
 8007540:	2b60      	cmp	r3, #96	@ 0x60
 8007542:	d877      	bhi.n	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 8007544:	2b50      	cmp	r3, #80	@ 0x50
 8007546:	d03c      	beq.n	80075c2 <HAL_TIM_ConfigClockSource+0x17e>
 8007548:	2b50      	cmp	r3, #80	@ 0x50
 800754a:	d873      	bhi.n	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 800754c:	2b40      	cmp	r3, #64	@ 0x40
 800754e:	d058      	beq.n	8007602 <HAL_TIM_ConfigClockSource+0x1be>
 8007550:	2b40      	cmp	r3, #64	@ 0x40
 8007552:	d86f      	bhi.n	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 8007554:	2b30      	cmp	r3, #48	@ 0x30
 8007556:	d064      	beq.n	8007622 <HAL_TIM_ConfigClockSource+0x1de>
 8007558:	2b30      	cmp	r3, #48	@ 0x30
 800755a:	d86b      	bhi.n	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 800755c:	2b20      	cmp	r3, #32
 800755e:	d060      	beq.n	8007622 <HAL_TIM_ConfigClockSource+0x1de>
 8007560:	2b20      	cmp	r3, #32
 8007562:	d867      	bhi.n	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
 8007564:	2b00      	cmp	r3, #0
 8007566:	d05c      	beq.n	8007622 <HAL_TIM_ConfigClockSource+0x1de>
 8007568:	2b10      	cmp	r3, #16
 800756a:	d05a      	beq.n	8007622 <HAL_TIM_ConfigClockSource+0x1de>
 800756c:	e062      	b.n	8007634 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800757e:	f000 fd6d 	bl	800805c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007590:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	68ba      	ldr	r2, [r7, #8]
 8007598:	609a      	str	r2, [r3, #8]
      break;
 800759a:	e04f      	b.n	800763c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80075ac:	f000 fd56 	bl	800805c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	689a      	ldr	r2, [r3, #8]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80075be:	609a      	str	r2, [r3, #8]
      break;
 80075c0:	e03c      	b.n	800763c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075ce:	461a      	mov	r2, r3
 80075d0:	f000 fcc8 	bl	8007f64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2150      	movs	r1, #80	@ 0x50
 80075da:	4618      	mov	r0, r3
 80075dc:	f000 fd21 	bl	8008022 <TIM_ITRx_SetConfig>
      break;
 80075e0:	e02c      	b.n	800763c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80075ee:	461a      	mov	r2, r3
 80075f0:	f000 fce7 	bl	8007fc2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	2160      	movs	r1, #96	@ 0x60
 80075fa:	4618      	mov	r0, r3
 80075fc:	f000 fd11 	bl	8008022 <TIM_ITRx_SetConfig>
      break;
 8007600:	e01c      	b.n	800763c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800760e:	461a      	mov	r2, r3
 8007610:	f000 fca8 	bl	8007f64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	2140      	movs	r1, #64	@ 0x40
 800761a:	4618      	mov	r0, r3
 800761c:	f000 fd01 	bl	8008022 <TIM_ITRx_SetConfig>
      break;
 8007620:	e00c      	b.n	800763c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4619      	mov	r1, r3
 800762c:	4610      	mov	r0, r2
 800762e:	f000 fcf8 	bl	8008022 <TIM_ITRx_SetConfig>
      break;
 8007632:	e003      	b.n	800763c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8007634:	2301      	movs	r3, #1
 8007636:	73fb      	strb	r3, [r7, #15]
      break;
 8007638:	e000      	b.n	800763c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800763a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2201      	movs	r2, #1
 8007640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2200      	movs	r2, #0
 8007648:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800764c:	7bfb      	ldrb	r3, [r7, #15]
}
 800764e:	4618      	mov	r0, r3
 8007650:	3710      	adds	r7, #16
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	00100070 	.word	0x00100070
 800765c:	00100060 	.word	0x00100060
 8007660:	00100050 	.word	0x00100050
 8007664:	00100040 	.word	0x00100040
 8007668:	00100030 	.word	0x00100030
 800766c:	00100020 	.word	0x00100020

08007670 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007670:	b480      	push	{r7}
 8007672:	b083      	sub	sp, #12
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007678:	bf00      	nop
 800767a:	370c      	adds	r7, #12
 800767c:	46bd      	mov	sp, r7
 800767e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007682:	4770      	bx	lr

08007684 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007684:	b480      	push	{r7}
 8007686:	b083      	sub	sp, #12
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800768c:	bf00      	nop
 800768e:	370c      	adds	r7, #12
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr

08007698 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076a0:	bf00      	nop
 80076a2:	370c      	adds	r7, #12
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076b4:	bf00      	nop
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr

080076c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b085      	sub	sp, #20
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	4a4c      	ldr	r2, [pc, #304]	@ (8007804 <TIM_Base_SetConfig+0x144>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d017      	beq.n	8007708 <TIM_Base_SetConfig+0x48>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076de:	d013      	beq.n	8007708 <TIM_Base_SetConfig+0x48>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	4a49      	ldr	r2, [pc, #292]	@ (8007808 <TIM_Base_SetConfig+0x148>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d00f      	beq.n	8007708 <TIM_Base_SetConfig+0x48>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	4a48      	ldr	r2, [pc, #288]	@ (800780c <TIM_Base_SetConfig+0x14c>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d00b      	beq.n	8007708 <TIM_Base_SetConfig+0x48>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	4a47      	ldr	r2, [pc, #284]	@ (8007810 <TIM_Base_SetConfig+0x150>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d007      	beq.n	8007708 <TIM_Base_SetConfig+0x48>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	4a46      	ldr	r2, [pc, #280]	@ (8007814 <TIM_Base_SetConfig+0x154>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d003      	beq.n	8007708 <TIM_Base_SetConfig+0x48>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	4a45      	ldr	r2, [pc, #276]	@ (8007818 <TIM_Base_SetConfig+0x158>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d108      	bne.n	800771a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800770e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	68fa      	ldr	r2, [r7, #12]
 8007716:	4313      	orrs	r3, r2
 8007718:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a39      	ldr	r2, [pc, #228]	@ (8007804 <TIM_Base_SetConfig+0x144>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d023      	beq.n	800776a <TIM_Base_SetConfig+0xaa>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007728:	d01f      	beq.n	800776a <TIM_Base_SetConfig+0xaa>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a36      	ldr	r2, [pc, #216]	@ (8007808 <TIM_Base_SetConfig+0x148>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d01b      	beq.n	800776a <TIM_Base_SetConfig+0xaa>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4a35      	ldr	r2, [pc, #212]	@ (800780c <TIM_Base_SetConfig+0x14c>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d017      	beq.n	800776a <TIM_Base_SetConfig+0xaa>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a34      	ldr	r2, [pc, #208]	@ (8007810 <TIM_Base_SetConfig+0x150>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d013      	beq.n	800776a <TIM_Base_SetConfig+0xaa>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a33      	ldr	r2, [pc, #204]	@ (8007814 <TIM_Base_SetConfig+0x154>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d00f      	beq.n	800776a <TIM_Base_SetConfig+0xaa>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a33      	ldr	r2, [pc, #204]	@ (800781c <TIM_Base_SetConfig+0x15c>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d00b      	beq.n	800776a <TIM_Base_SetConfig+0xaa>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4a32      	ldr	r2, [pc, #200]	@ (8007820 <TIM_Base_SetConfig+0x160>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d007      	beq.n	800776a <TIM_Base_SetConfig+0xaa>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	4a31      	ldr	r2, [pc, #196]	@ (8007824 <TIM_Base_SetConfig+0x164>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d003      	beq.n	800776a <TIM_Base_SetConfig+0xaa>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4a2c      	ldr	r2, [pc, #176]	@ (8007818 <TIM_Base_SetConfig+0x158>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d108      	bne.n	800777c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007770:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	68db      	ldr	r3, [r3, #12]
 8007776:	68fa      	ldr	r2, [r7, #12]
 8007778:	4313      	orrs	r3, r2
 800777a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	695b      	ldr	r3, [r3, #20]
 8007786:	4313      	orrs	r3, r2
 8007788:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	68fa      	ldr	r2, [r7, #12]
 800778e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	689a      	ldr	r2, [r3, #8]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	681a      	ldr	r2, [r3, #0]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	4a18      	ldr	r2, [pc, #96]	@ (8007804 <TIM_Base_SetConfig+0x144>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d013      	beq.n	80077d0 <TIM_Base_SetConfig+0x110>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	4a1a      	ldr	r2, [pc, #104]	@ (8007814 <TIM_Base_SetConfig+0x154>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d00f      	beq.n	80077d0 <TIM_Base_SetConfig+0x110>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	4a1a      	ldr	r2, [pc, #104]	@ (800781c <TIM_Base_SetConfig+0x15c>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d00b      	beq.n	80077d0 <TIM_Base_SetConfig+0x110>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	4a19      	ldr	r2, [pc, #100]	@ (8007820 <TIM_Base_SetConfig+0x160>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d007      	beq.n	80077d0 <TIM_Base_SetConfig+0x110>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	4a18      	ldr	r2, [pc, #96]	@ (8007824 <TIM_Base_SetConfig+0x164>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d003      	beq.n	80077d0 <TIM_Base_SetConfig+0x110>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	4a13      	ldr	r2, [pc, #76]	@ (8007818 <TIM_Base_SetConfig+0x158>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d103      	bne.n	80077d8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	691a      	ldr	r2, [r3, #16]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2201      	movs	r2, #1
 80077dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	691b      	ldr	r3, [r3, #16]
 80077e2:	f003 0301 	and.w	r3, r3, #1
 80077e6:	2b01      	cmp	r3, #1
 80077e8:	d105      	bne.n	80077f6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	691b      	ldr	r3, [r3, #16]
 80077ee:	f023 0201 	bic.w	r2, r3, #1
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	611a      	str	r2, [r3, #16]
  }
}
 80077f6:	bf00      	nop
 80077f8:	3714      	adds	r7, #20
 80077fa:	46bd      	mov	sp, r7
 80077fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007800:	4770      	bx	lr
 8007802:	bf00      	nop
 8007804:	40012c00 	.word	0x40012c00
 8007808:	40000400 	.word	0x40000400
 800780c:	40000800 	.word	0x40000800
 8007810:	40000c00 	.word	0x40000c00
 8007814:	40013400 	.word	0x40013400
 8007818:	40015000 	.word	0x40015000
 800781c:	40014000 	.word	0x40014000
 8007820:	40014400 	.word	0x40014400
 8007824:	40014800 	.word	0x40014800

08007828 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007828:	b480      	push	{r7}
 800782a:	b087      	sub	sp, #28
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6a1b      	ldr	r3, [r3, #32]
 8007836:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6a1b      	ldr	r3, [r3, #32]
 800783c:	f023 0201 	bic.w	r2, r3, #1
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	699b      	ldr	r3, [r3, #24]
 800784e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800785a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f023 0303 	bic.w	r3, r3, #3
 8007862:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	68fa      	ldr	r2, [r7, #12]
 800786a:	4313      	orrs	r3, r2
 800786c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	f023 0302 	bic.w	r3, r3, #2
 8007874:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	697a      	ldr	r2, [r7, #20]
 800787c:	4313      	orrs	r3, r2
 800787e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a30      	ldr	r2, [pc, #192]	@ (8007944 <TIM_OC1_SetConfig+0x11c>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d013      	beq.n	80078b0 <TIM_OC1_SetConfig+0x88>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	4a2f      	ldr	r2, [pc, #188]	@ (8007948 <TIM_OC1_SetConfig+0x120>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d00f      	beq.n	80078b0 <TIM_OC1_SetConfig+0x88>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	4a2e      	ldr	r2, [pc, #184]	@ (800794c <TIM_OC1_SetConfig+0x124>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d00b      	beq.n	80078b0 <TIM_OC1_SetConfig+0x88>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	4a2d      	ldr	r2, [pc, #180]	@ (8007950 <TIM_OC1_SetConfig+0x128>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d007      	beq.n	80078b0 <TIM_OC1_SetConfig+0x88>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a2c      	ldr	r2, [pc, #176]	@ (8007954 <TIM_OC1_SetConfig+0x12c>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d003      	beq.n	80078b0 <TIM_OC1_SetConfig+0x88>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a2b      	ldr	r2, [pc, #172]	@ (8007958 <TIM_OC1_SetConfig+0x130>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d10c      	bne.n	80078ca <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	f023 0308 	bic.w	r3, r3, #8
 80078b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	68db      	ldr	r3, [r3, #12]
 80078bc:	697a      	ldr	r2, [r7, #20]
 80078be:	4313      	orrs	r3, r2
 80078c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	f023 0304 	bic.w	r3, r3, #4
 80078c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	4a1d      	ldr	r2, [pc, #116]	@ (8007944 <TIM_OC1_SetConfig+0x11c>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d013      	beq.n	80078fa <TIM_OC1_SetConfig+0xd2>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a1c      	ldr	r2, [pc, #112]	@ (8007948 <TIM_OC1_SetConfig+0x120>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d00f      	beq.n	80078fa <TIM_OC1_SetConfig+0xd2>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a1b      	ldr	r2, [pc, #108]	@ (800794c <TIM_OC1_SetConfig+0x124>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d00b      	beq.n	80078fa <TIM_OC1_SetConfig+0xd2>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a1a      	ldr	r2, [pc, #104]	@ (8007950 <TIM_OC1_SetConfig+0x128>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d007      	beq.n	80078fa <TIM_OC1_SetConfig+0xd2>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	4a19      	ldr	r2, [pc, #100]	@ (8007954 <TIM_OC1_SetConfig+0x12c>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d003      	beq.n	80078fa <TIM_OC1_SetConfig+0xd2>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a18      	ldr	r2, [pc, #96]	@ (8007958 <TIM_OC1_SetConfig+0x130>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d111      	bne.n	800791e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007900:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007908:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	695b      	ldr	r3, [r3, #20]
 800790e:	693a      	ldr	r2, [r7, #16]
 8007910:	4313      	orrs	r3, r2
 8007912:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	699b      	ldr	r3, [r3, #24]
 8007918:	693a      	ldr	r2, [r7, #16]
 800791a:	4313      	orrs	r3, r2
 800791c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	693a      	ldr	r2, [r7, #16]
 8007922:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	68fa      	ldr	r2, [r7, #12]
 8007928:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	685a      	ldr	r2, [r3, #4]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	697a      	ldr	r2, [r7, #20]
 8007936:	621a      	str	r2, [r3, #32]
}
 8007938:	bf00      	nop
 800793a:	371c      	adds	r7, #28
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr
 8007944:	40012c00 	.word	0x40012c00
 8007948:	40013400 	.word	0x40013400
 800794c:	40014000 	.word	0x40014000
 8007950:	40014400 	.word	0x40014400
 8007954:	40014800 	.word	0x40014800
 8007958:	40015000 	.word	0x40015000

0800795c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800795c:	b480      	push	{r7}
 800795e:	b087      	sub	sp, #28
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6a1b      	ldr	r3, [r3, #32]
 800796a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a1b      	ldr	r3, [r3, #32]
 8007970:	f023 0210 	bic.w	r2, r3, #16
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	699b      	ldr	r3, [r3, #24]
 8007982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800798a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800798e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007996:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	021b      	lsls	r3, r3, #8
 800799e:	68fa      	ldr	r2, [r7, #12]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	f023 0320 	bic.w	r3, r3, #32
 80079aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	011b      	lsls	r3, r3, #4
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	4a2c      	ldr	r2, [pc, #176]	@ (8007a6c <TIM_OC2_SetConfig+0x110>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d007      	beq.n	80079d0 <TIM_OC2_SetConfig+0x74>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	4a2b      	ldr	r2, [pc, #172]	@ (8007a70 <TIM_OC2_SetConfig+0x114>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d003      	beq.n	80079d0 <TIM_OC2_SetConfig+0x74>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	4a2a      	ldr	r2, [pc, #168]	@ (8007a74 <TIM_OC2_SetConfig+0x118>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d10d      	bne.n	80079ec <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	011b      	lsls	r3, r3, #4
 80079de:	697a      	ldr	r2, [r7, #20]
 80079e0:	4313      	orrs	r3, r2
 80079e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	4a1f      	ldr	r2, [pc, #124]	@ (8007a6c <TIM_OC2_SetConfig+0x110>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d013      	beq.n	8007a1c <TIM_OC2_SetConfig+0xc0>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	4a1e      	ldr	r2, [pc, #120]	@ (8007a70 <TIM_OC2_SetConfig+0x114>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d00f      	beq.n	8007a1c <TIM_OC2_SetConfig+0xc0>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	4a1e      	ldr	r2, [pc, #120]	@ (8007a78 <TIM_OC2_SetConfig+0x11c>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d00b      	beq.n	8007a1c <TIM_OC2_SetConfig+0xc0>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	4a1d      	ldr	r2, [pc, #116]	@ (8007a7c <TIM_OC2_SetConfig+0x120>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d007      	beq.n	8007a1c <TIM_OC2_SetConfig+0xc0>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	4a1c      	ldr	r2, [pc, #112]	@ (8007a80 <TIM_OC2_SetConfig+0x124>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d003      	beq.n	8007a1c <TIM_OC2_SetConfig+0xc0>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	4a17      	ldr	r2, [pc, #92]	@ (8007a74 <TIM_OC2_SetConfig+0x118>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d113      	bne.n	8007a44 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	695b      	ldr	r3, [r3, #20]
 8007a30:	009b      	lsls	r3, r3, #2
 8007a32:	693a      	ldr	r2, [r7, #16]
 8007a34:	4313      	orrs	r3, r2
 8007a36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	699b      	ldr	r3, [r3, #24]
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	693a      	ldr	r2, [r7, #16]
 8007a40:	4313      	orrs	r3, r2
 8007a42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	693a      	ldr	r2, [r7, #16]
 8007a48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	68fa      	ldr	r2, [r7, #12]
 8007a4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	685a      	ldr	r2, [r3, #4]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	697a      	ldr	r2, [r7, #20]
 8007a5c:	621a      	str	r2, [r3, #32]
}
 8007a5e:	bf00      	nop
 8007a60:	371c      	adds	r7, #28
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr
 8007a6a:	bf00      	nop
 8007a6c:	40012c00 	.word	0x40012c00
 8007a70:	40013400 	.word	0x40013400
 8007a74:	40015000 	.word	0x40015000
 8007a78:	40014000 	.word	0x40014000
 8007a7c:	40014400 	.word	0x40014400
 8007a80:	40014800 	.word	0x40014800

08007a84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b087      	sub	sp, #28
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a1b      	ldr	r3, [r3, #32]
 8007a92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6a1b      	ldr	r3, [r3, #32]
 8007a98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	69db      	ldr	r3, [r3, #28]
 8007aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f023 0303 	bic.w	r3, r3, #3
 8007abe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	68fa      	ldr	r2, [r7, #12]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007ad0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	021b      	lsls	r3, r3, #8
 8007ad8:	697a      	ldr	r2, [r7, #20]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4a2b      	ldr	r2, [pc, #172]	@ (8007b90 <TIM_OC3_SetConfig+0x10c>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d007      	beq.n	8007af6 <TIM_OC3_SetConfig+0x72>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	4a2a      	ldr	r2, [pc, #168]	@ (8007b94 <TIM_OC3_SetConfig+0x110>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d003      	beq.n	8007af6 <TIM_OC3_SetConfig+0x72>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	4a29      	ldr	r2, [pc, #164]	@ (8007b98 <TIM_OC3_SetConfig+0x114>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d10d      	bne.n	8007b12 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007afc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	68db      	ldr	r3, [r3, #12]
 8007b02:	021b      	lsls	r3, r3, #8
 8007b04:	697a      	ldr	r2, [r7, #20]
 8007b06:	4313      	orrs	r3, r2
 8007b08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	4a1e      	ldr	r2, [pc, #120]	@ (8007b90 <TIM_OC3_SetConfig+0x10c>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d013      	beq.n	8007b42 <TIM_OC3_SetConfig+0xbe>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	4a1d      	ldr	r2, [pc, #116]	@ (8007b94 <TIM_OC3_SetConfig+0x110>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d00f      	beq.n	8007b42 <TIM_OC3_SetConfig+0xbe>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a1d      	ldr	r2, [pc, #116]	@ (8007b9c <TIM_OC3_SetConfig+0x118>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d00b      	beq.n	8007b42 <TIM_OC3_SetConfig+0xbe>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a1c      	ldr	r2, [pc, #112]	@ (8007ba0 <TIM_OC3_SetConfig+0x11c>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d007      	beq.n	8007b42 <TIM_OC3_SetConfig+0xbe>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a1b      	ldr	r2, [pc, #108]	@ (8007ba4 <TIM_OC3_SetConfig+0x120>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d003      	beq.n	8007b42 <TIM_OC3_SetConfig+0xbe>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a16      	ldr	r2, [pc, #88]	@ (8007b98 <TIM_OC3_SetConfig+0x114>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d113      	bne.n	8007b6a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007b50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	695b      	ldr	r3, [r3, #20]
 8007b56:	011b      	lsls	r3, r3, #4
 8007b58:	693a      	ldr	r2, [r7, #16]
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	699b      	ldr	r3, [r3, #24]
 8007b62:	011b      	lsls	r3, r3, #4
 8007b64:	693a      	ldr	r2, [r7, #16]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	693a      	ldr	r2, [r7, #16]
 8007b6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	68fa      	ldr	r2, [r7, #12]
 8007b74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	685a      	ldr	r2, [r3, #4]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	697a      	ldr	r2, [r7, #20]
 8007b82:	621a      	str	r2, [r3, #32]
}
 8007b84:	bf00      	nop
 8007b86:	371c      	adds	r7, #28
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr
 8007b90:	40012c00 	.word	0x40012c00
 8007b94:	40013400 	.word	0x40013400
 8007b98:	40015000 	.word	0x40015000
 8007b9c:	40014000 	.word	0x40014000
 8007ba0:	40014400 	.word	0x40014400
 8007ba4:	40014800 	.word	0x40014800

08007ba8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b087      	sub	sp, #28
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6a1b      	ldr	r3, [r3, #32]
 8007bb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6a1b      	ldr	r3, [r3, #32]
 8007bbc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	69db      	ldr	r3, [r3, #28]
 8007bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007bd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007be2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	021b      	lsls	r3, r3, #8
 8007bea:	68fa      	ldr	r2, [r7, #12]
 8007bec:	4313      	orrs	r3, r2
 8007bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007bf6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	031b      	lsls	r3, r3, #12
 8007bfe:	697a      	ldr	r2, [r7, #20]
 8007c00:	4313      	orrs	r3, r2
 8007c02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	4a2c      	ldr	r2, [pc, #176]	@ (8007cb8 <TIM_OC4_SetConfig+0x110>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d007      	beq.n	8007c1c <TIM_OC4_SetConfig+0x74>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	4a2b      	ldr	r2, [pc, #172]	@ (8007cbc <TIM_OC4_SetConfig+0x114>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d003      	beq.n	8007c1c <TIM_OC4_SetConfig+0x74>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	4a2a      	ldr	r2, [pc, #168]	@ (8007cc0 <TIM_OC4_SetConfig+0x118>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d10d      	bne.n	8007c38 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007c22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	68db      	ldr	r3, [r3, #12]
 8007c28:	031b      	lsls	r3, r3, #12
 8007c2a:	697a      	ldr	r2, [r7, #20]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a1f      	ldr	r2, [pc, #124]	@ (8007cb8 <TIM_OC4_SetConfig+0x110>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d013      	beq.n	8007c68 <TIM_OC4_SetConfig+0xc0>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	4a1e      	ldr	r2, [pc, #120]	@ (8007cbc <TIM_OC4_SetConfig+0x114>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d00f      	beq.n	8007c68 <TIM_OC4_SetConfig+0xc0>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8007cc4 <TIM_OC4_SetConfig+0x11c>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d00b      	beq.n	8007c68 <TIM_OC4_SetConfig+0xc0>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a1d      	ldr	r2, [pc, #116]	@ (8007cc8 <TIM_OC4_SetConfig+0x120>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d007      	beq.n	8007c68 <TIM_OC4_SetConfig+0xc0>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a1c      	ldr	r2, [pc, #112]	@ (8007ccc <TIM_OC4_SetConfig+0x124>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d003      	beq.n	8007c68 <TIM_OC4_SetConfig+0xc0>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	4a17      	ldr	r2, [pc, #92]	@ (8007cc0 <TIM_OC4_SetConfig+0x118>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d113      	bne.n	8007c90 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c6e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007c76:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	695b      	ldr	r3, [r3, #20]
 8007c7c:	019b      	lsls	r3, r3, #6
 8007c7e:	693a      	ldr	r2, [r7, #16]
 8007c80:	4313      	orrs	r3, r2
 8007c82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	699b      	ldr	r3, [r3, #24]
 8007c88:	019b      	lsls	r3, r3, #6
 8007c8a:	693a      	ldr	r2, [r7, #16]
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	693a      	ldr	r2, [r7, #16]
 8007c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	685a      	ldr	r2, [r3, #4]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	697a      	ldr	r2, [r7, #20]
 8007ca8:	621a      	str	r2, [r3, #32]
}
 8007caa:	bf00      	nop
 8007cac:	371c      	adds	r7, #28
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	40012c00 	.word	0x40012c00
 8007cbc:	40013400 	.word	0x40013400
 8007cc0:	40015000 	.word	0x40015000
 8007cc4:	40014000 	.word	0x40014000
 8007cc8:	40014400 	.word	0x40014400
 8007ccc:	40014800 	.word	0x40014800

08007cd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b087      	sub	sp, #28
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
 8007cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6a1b      	ldr	r3, [r3, #32]
 8007cde:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6a1b      	ldr	r3, [r3, #32]
 8007ce4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	685b      	ldr	r3, [r3, #4]
 8007cf0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007cfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	68fa      	ldr	r2, [r7, #12]
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007d14:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	041b      	lsls	r3, r3, #16
 8007d1c:	693a      	ldr	r2, [r7, #16]
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	4a19      	ldr	r2, [pc, #100]	@ (8007d8c <TIM_OC5_SetConfig+0xbc>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d013      	beq.n	8007d52 <TIM_OC5_SetConfig+0x82>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	4a18      	ldr	r2, [pc, #96]	@ (8007d90 <TIM_OC5_SetConfig+0xc0>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d00f      	beq.n	8007d52 <TIM_OC5_SetConfig+0x82>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	4a17      	ldr	r2, [pc, #92]	@ (8007d94 <TIM_OC5_SetConfig+0xc4>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d00b      	beq.n	8007d52 <TIM_OC5_SetConfig+0x82>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	4a16      	ldr	r2, [pc, #88]	@ (8007d98 <TIM_OC5_SetConfig+0xc8>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d007      	beq.n	8007d52 <TIM_OC5_SetConfig+0x82>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	4a15      	ldr	r2, [pc, #84]	@ (8007d9c <TIM_OC5_SetConfig+0xcc>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d003      	beq.n	8007d52 <TIM_OC5_SetConfig+0x82>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	4a14      	ldr	r2, [pc, #80]	@ (8007da0 <TIM_OC5_SetConfig+0xd0>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d109      	bne.n	8007d66 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d58:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	695b      	ldr	r3, [r3, #20]
 8007d5e:	021b      	lsls	r3, r3, #8
 8007d60:	697a      	ldr	r2, [r7, #20]
 8007d62:	4313      	orrs	r3, r2
 8007d64:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	697a      	ldr	r2, [r7, #20]
 8007d6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	68fa      	ldr	r2, [r7, #12]
 8007d70:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	685a      	ldr	r2, [r3, #4]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	693a      	ldr	r2, [r7, #16]
 8007d7e:	621a      	str	r2, [r3, #32]
}
 8007d80:	bf00      	nop
 8007d82:	371c      	adds	r7, #28
 8007d84:	46bd      	mov	sp, r7
 8007d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8a:	4770      	bx	lr
 8007d8c:	40012c00 	.word	0x40012c00
 8007d90:	40013400 	.word	0x40013400
 8007d94:	40014000 	.word	0x40014000
 8007d98:	40014400 	.word	0x40014400
 8007d9c:	40014800 	.word	0x40014800
 8007da0:	40015000 	.word	0x40015000

08007da4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b087      	sub	sp, #28
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6a1b      	ldr	r3, [r3, #32]
 8007db2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6a1b      	ldr	r3, [r3, #32]
 8007db8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007dd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007dd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	021b      	lsls	r3, r3, #8
 8007dde:	68fa      	ldr	r2, [r7, #12]
 8007de0:	4313      	orrs	r3, r2
 8007de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007dea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	051b      	lsls	r3, r3, #20
 8007df2:	693a      	ldr	r2, [r7, #16]
 8007df4:	4313      	orrs	r3, r2
 8007df6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a1a      	ldr	r2, [pc, #104]	@ (8007e64 <TIM_OC6_SetConfig+0xc0>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d013      	beq.n	8007e28 <TIM_OC6_SetConfig+0x84>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	4a19      	ldr	r2, [pc, #100]	@ (8007e68 <TIM_OC6_SetConfig+0xc4>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d00f      	beq.n	8007e28 <TIM_OC6_SetConfig+0x84>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	4a18      	ldr	r2, [pc, #96]	@ (8007e6c <TIM_OC6_SetConfig+0xc8>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d00b      	beq.n	8007e28 <TIM_OC6_SetConfig+0x84>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	4a17      	ldr	r2, [pc, #92]	@ (8007e70 <TIM_OC6_SetConfig+0xcc>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d007      	beq.n	8007e28 <TIM_OC6_SetConfig+0x84>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	4a16      	ldr	r2, [pc, #88]	@ (8007e74 <TIM_OC6_SetConfig+0xd0>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d003      	beq.n	8007e28 <TIM_OC6_SetConfig+0x84>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	4a15      	ldr	r2, [pc, #84]	@ (8007e78 <TIM_OC6_SetConfig+0xd4>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d109      	bne.n	8007e3c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e2e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	695b      	ldr	r3, [r3, #20]
 8007e34:	029b      	lsls	r3, r3, #10
 8007e36:	697a      	ldr	r2, [r7, #20]
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	697a      	ldr	r2, [r7, #20]
 8007e40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	68fa      	ldr	r2, [r7, #12]
 8007e46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	685a      	ldr	r2, [r3, #4]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	693a      	ldr	r2, [r7, #16]
 8007e54:	621a      	str	r2, [r3, #32]
}
 8007e56:	bf00      	nop
 8007e58:	371c      	adds	r7, #28
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop
 8007e64:	40012c00 	.word	0x40012c00
 8007e68:	40013400 	.word	0x40013400
 8007e6c:	40014000 	.word	0x40014000
 8007e70:	40014400 	.word	0x40014400
 8007e74:	40014800 	.word	0x40014800
 8007e78:	40015000 	.word	0x40015000

08007e7c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b087      	sub	sp, #28
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	60f8      	str	r0, [r7, #12]
 8007e84:	60b9      	str	r1, [r7, #8]
 8007e86:	607a      	str	r2, [r7, #4]
 8007e88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6a1b      	ldr	r3, [r3, #32]
 8007e8e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6a1b      	ldr	r3, [r3, #32]
 8007e94:	f023 0201 	bic.w	r2, r3, #1
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	699b      	ldr	r3, [r3, #24]
 8007ea0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	4a28      	ldr	r2, [pc, #160]	@ (8007f48 <TIM_TI1_SetConfig+0xcc>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d01b      	beq.n	8007ee2 <TIM_TI1_SetConfig+0x66>
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007eb0:	d017      	beq.n	8007ee2 <TIM_TI1_SetConfig+0x66>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	4a25      	ldr	r2, [pc, #148]	@ (8007f4c <TIM_TI1_SetConfig+0xd0>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d013      	beq.n	8007ee2 <TIM_TI1_SetConfig+0x66>
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	4a24      	ldr	r2, [pc, #144]	@ (8007f50 <TIM_TI1_SetConfig+0xd4>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d00f      	beq.n	8007ee2 <TIM_TI1_SetConfig+0x66>
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	4a23      	ldr	r2, [pc, #140]	@ (8007f54 <TIM_TI1_SetConfig+0xd8>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d00b      	beq.n	8007ee2 <TIM_TI1_SetConfig+0x66>
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	4a22      	ldr	r2, [pc, #136]	@ (8007f58 <TIM_TI1_SetConfig+0xdc>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d007      	beq.n	8007ee2 <TIM_TI1_SetConfig+0x66>
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	4a21      	ldr	r2, [pc, #132]	@ (8007f5c <TIM_TI1_SetConfig+0xe0>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d003      	beq.n	8007ee2 <TIM_TI1_SetConfig+0x66>
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	4a20      	ldr	r2, [pc, #128]	@ (8007f60 <TIM_TI1_SetConfig+0xe4>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d101      	bne.n	8007ee6 <TIM_TI1_SetConfig+0x6a>
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	e000      	b.n	8007ee8 <TIM_TI1_SetConfig+0x6c>
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d008      	beq.n	8007efe <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	f023 0303 	bic.w	r3, r3, #3
 8007ef2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007ef4:	697a      	ldr	r2, [r7, #20]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	617b      	str	r3, [r7, #20]
 8007efc:	e003      	b.n	8007f06 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	f043 0301 	orr.w	r3, r3, #1
 8007f04:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	011b      	lsls	r3, r3, #4
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	697a      	ldr	r2, [r7, #20]
 8007f16:	4313      	orrs	r3, r2
 8007f18:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	f023 030a 	bic.w	r3, r3, #10
 8007f20:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	f003 030a 	and.w	r3, r3, #10
 8007f28:	693a      	ldr	r2, [r7, #16]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	697a      	ldr	r2, [r7, #20]
 8007f32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	693a      	ldr	r2, [r7, #16]
 8007f38:	621a      	str	r2, [r3, #32]
}
 8007f3a:	bf00      	nop
 8007f3c:	371c      	adds	r7, #28
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr
 8007f46:	bf00      	nop
 8007f48:	40012c00 	.word	0x40012c00
 8007f4c:	40000400 	.word	0x40000400
 8007f50:	40000800 	.word	0x40000800
 8007f54:	40000c00 	.word	0x40000c00
 8007f58:	40013400 	.word	0x40013400
 8007f5c:	40014000 	.word	0x40014000
 8007f60:	40015000 	.word	0x40015000

08007f64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b087      	sub	sp, #28
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6a1b      	ldr	r3, [r3, #32]
 8007f74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	6a1b      	ldr	r3, [r3, #32]
 8007f7a:	f023 0201 	bic.w	r2, r3, #1
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	699b      	ldr	r3, [r3, #24]
 8007f86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	011b      	lsls	r3, r3, #4
 8007f94:	693a      	ldr	r2, [r7, #16]
 8007f96:	4313      	orrs	r3, r2
 8007f98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	f023 030a 	bic.w	r3, r3, #10
 8007fa0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007fa2:	697a      	ldr	r2, [r7, #20]
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	693a      	ldr	r2, [r7, #16]
 8007fae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	697a      	ldr	r2, [r7, #20]
 8007fb4:	621a      	str	r2, [r3, #32]
}
 8007fb6:	bf00      	nop
 8007fb8:	371c      	adds	r7, #28
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc0:	4770      	bx	lr

08007fc2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fc2:	b480      	push	{r7}
 8007fc4:	b087      	sub	sp, #28
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	60f8      	str	r0, [r7, #12]
 8007fca:	60b9      	str	r1, [r7, #8]
 8007fcc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	6a1b      	ldr	r3, [r3, #32]
 8007fd2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	6a1b      	ldr	r3, [r3, #32]
 8007fd8:	f023 0210 	bic.w	r2, r3, #16
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	699b      	ldr	r3, [r3, #24]
 8007fe4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007fec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	031b      	lsls	r3, r3, #12
 8007ff2:	693a      	ldr	r2, [r7, #16]
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007ffe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	011b      	lsls	r3, r3, #4
 8008004:	697a      	ldr	r2, [r7, #20]
 8008006:	4313      	orrs	r3, r2
 8008008:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	693a      	ldr	r2, [r7, #16]
 800800e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	621a      	str	r2, [r3, #32]
}
 8008016:	bf00      	nop
 8008018:	371c      	adds	r7, #28
 800801a:	46bd      	mov	sp, r7
 800801c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008020:	4770      	bx	lr

08008022 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008022:	b480      	push	{r7}
 8008024:	b085      	sub	sp, #20
 8008026:	af00      	add	r7, sp, #0
 8008028:	6078      	str	r0, [r7, #4]
 800802a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008038:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800803c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800803e:	683a      	ldr	r2, [r7, #0]
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	4313      	orrs	r3, r2
 8008044:	f043 0307 	orr.w	r3, r3, #7
 8008048:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	68fa      	ldr	r2, [r7, #12]
 800804e:	609a      	str	r2, [r3, #8]
}
 8008050:	bf00      	nop
 8008052:	3714      	adds	r7, #20
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr

0800805c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800805c:	b480      	push	{r7}
 800805e:	b087      	sub	sp, #28
 8008060:	af00      	add	r7, sp, #0
 8008062:	60f8      	str	r0, [r7, #12]
 8008064:	60b9      	str	r1, [r7, #8]
 8008066:	607a      	str	r2, [r7, #4]
 8008068:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008076:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	021a      	lsls	r2, r3, #8
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	431a      	orrs	r2, r3
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	4313      	orrs	r3, r2
 8008084:	697a      	ldr	r2, [r7, #20]
 8008086:	4313      	orrs	r3, r2
 8008088:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	697a      	ldr	r2, [r7, #20]
 800808e:	609a      	str	r2, [r3, #8]
}
 8008090:	bf00      	nop
 8008092:	371c      	adds	r7, #28
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800809c:	b480      	push	{r7}
 800809e:	b087      	sub	sp, #28
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	f003 031f 	and.w	r3, r3, #31
 80080ae:	2201      	movs	r2, #1
 80080b0:	fa02 f303 	lsl.w	r3, r2, r3
 80080b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	6a1a      	ldr	r2, [r3, #32]
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	43db      	mvns	r3, r3
 80080be:	401a      	ands	r2, r3
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6a1a      	ldr	r2, [r3, #32]
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	f003 031f 	and.w	r3, r3, #31
 80080ce:	6879      	ldr	r1, [r7, #4]
 80080d0:	fa01 f303 	lsl.w	r3, r1, r3
 80080d4:	431a      	orrs	r2, r3
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	621a      	str	r2, [r3, #32]
}
 80080da:	bf00      	nop
 80080dc:	371c      	adds	r7, #28
 80080de:	46bd      	mov	sp, r7
 80080e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e4:	4770      	bx	lr

080080e6 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 80080e6:	b580      	push	{r7, lr}
 80080e8:	b08a      	sub	sp, #40	@ 0x28
 80080ea:	af00      	add	r7, sp, #0
 80080ec:	6078      	str	r0, [r7, #4]
 80080ee:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e0a0      	b.n	800823c <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008100:	b2db      	uxtb	r3, r3
 8008102:	2b00      	cmp	r3, #0
 8008104:	d106      	bne.n	8008114 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f7fa f89e 	bl	8002250 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2202      	movs	r2, #2
 8008118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681a      	ldr	r2, [r3, #0]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	3304      	adds	r3, #4
 8008124:	4619      	mov	r1, r3
 8008126:	4610      	mov	r0, r2
 8008128:	f7ff faca 	bl	80076c0 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6818      	ldr	r0, [r3, #0]
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	6819      	ldr	r1, [r3, #0]
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	689b      	ldr	r3, [r3, #8]
 8008138:	2203      	movs	r2, #3
 800813a:	f7ff fe9f 	bl	8007e7c <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	699a      	ldr	r2, [r3, #24]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f022 020c 	bic.w	r2, r2, #12
 800814c:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	6999      	ldr	r1, [r3, #24]
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	685a      	ldr	r2, [r3, #4]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	430a      	orrs	r2, r1
 800815e:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	685a      	ldr	r2, [r3, #4]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800816e:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	687a      	ldr	r2, [r7, #4]
 8008178:	6812      	ldr	r2, [r2, #0]
 800817a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800817e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008182:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	689a      	ldr	r2, [r3, #8]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008192:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	689b      	ldr	r3, [r3, #8]
 800819a:	687a      	ldr	r2, [r7, #4]
 800819c:	6812      	ldr	r2, [r2, #0]
 800819e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80081a2:	f023 0307 	bic.w	r3, r3, #7
 80081a6:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	689a      	ldr	r2, [r3, #8]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f042 0204 	orr.w	r2, r2, #4
 80081b6:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 80081b8:	2300      	movs	r3, #0
 80081ba:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 80081bc:	2300      	movs	r3, #0
 80081be:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80081c0:	2370      	movs	r3, #112	@ 0x70
 80081c2:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80081c4:	2300      	movs	r3, #0
 80081c6:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80081c8:	2300      	movs	r3, #0
 80081ca:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80081cc:	2300      	movs	r3, #0
 80081ce:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	68db      	ldr	r3, [r3, #12]
 80081d4:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f107 020c 	add.w	r2, r7, #12
 80081de:	4611      	mov	r1, r2
 80081e0:	4618      	mov	r0, r3
 80081e2:	f7ff fbbb 	bl	800795c <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	687a      	ldr	r2, [r7, #4]
 80081ee:	6812      	ldr	r2, [r2, #0]
 80081f0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80081f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081f8:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	685a      	ldr	r2, [r3, #4]
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8008208:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2201      	movs	r2, #1
 800820e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2201      	movs	r2, #1
 8008216:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2201      	movs	r2, #1
 800821e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2201      	movs	r2, #1
 8008226:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2201      	movs	r2, #1
 800822e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800823a:	2300      	movs	r3, #0
}
 800823c:	4618      	mov	r0, r3
 800823e:	3728      	adds	r7, #40	@ 0x28
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b084      	sub	sp, #16
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d109      	bne.n	8008268 <HAL_TIMEx_PWMN_Start+0x24>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800825a:	b2db      	uxtb	r3, r3
 800825c:	2b01      	cmp	r3, #1
 800825e:	bf14      	ite	ne
 8008260:	2301      	movne	r3, #1
 8008262:	2300      	moveq	r3, #0
 8008264:	b2db      	uxtb	r3, r3
 8008266:	e022      	b.n	80082ae <HAL_TIMEx_PWMN_Start+0x6a>
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	2b04      	cmp	r3, #4
 800826c:	d109      	bne.n	8008282 <HAL_TIMEx_PWMN_Start+0x3e>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008274:	b2db      	uxtb	r3, r3
 8008276:	2b01      	cmp	r3, #1
 8008278:	bf14      	ite	ne
 800827a:	2301      	movne	r3, #1
 800827c:	2300      	moveq	r3, #0
 800827e:	b2db      	uxtb	r3, r3
 8008280:	e015      	b.n	80082ae <HAL_TIMEx_PWMN_Start+0x6a>
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	2b08      	cmp	r3, #8
 8008286:	d109      	bne.n	800829c <HAL_TIMEx_PWMN_Start+0x58>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800828e:	b2db      	uxtb	r3, r3
 8008290:	2b01      	cmp	r3, #1
 8008292:	bf14      	ite	ne
 8008294:	2301      	movne	r3, #1
 8008296:	2300      	moveq	r3, #0
 8008298:	b2db      	uxtb	r3, r3
 800829a:	e008      	b.n	80082ae <HAL_TIMEx_PWMN_Start+0x6a>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80082a2:	b2db      	uxtb	r3, r3
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	bf14      	ite	ne
 80082a8:	2301      	movne	r3, #1
 80082aa:	2300      	moveq	r3, #0
 80082ac:	b2db      	uxtb	r3, r3
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d001      	beq.n	80082b6 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80082b2:	2301      	movs	r3, #1
 80082b4:	e073      	b.n	800839e <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d104      	bne.n	80082c6 <HAL_TIMEx_PWMN_Start+0x82>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2202      	movs	r2, #2
 80082c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80082c4:	e013      	b.n	80082ee <HAL_TIMEx_PWMN_Start+0xaa>
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	2b04      	cmp	r3, #4
 80082ca:	d104      	bne.n	80082d6 <HAL_TIMEx_PWMN_Start+0x92>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2202      	movs	r2, #2
 80082d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082d4:	e00b      	b.n	80082ee <HAL_TIMEx_PWMN_Start+0xaa>
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	2b08      	cmp	r3, #8
 80082da:	d104      	bne.n	80082e6 <HAL_TIMEx_PWMN_Start+0xa2>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2202      	movs	r2, #2
 80082e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80082e4:	e003      	b.n	80082ee <HAL_TIMEx_PWMN_Start+0xaa>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2202      	movs	r2, #2
 80082ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	2204      	movs	r2, #4
 80082f4:	6839      	ldr	r1, [r7, #0]
 80082f6:	4618      	mov	r0, r3
 80082f8:	f000 fa34 	bl	8008764 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800830a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a25      	ldr	r2, [pc, #148]	@ (80083a8 <HAL_TIMEx_PWMN_Start+0x164>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d022      	beq.n	800835c <HAL_TIMEx_PWMN_Start+0x118>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800831e:	d01d      	beq.n	800835c <HAL_TIMEx_PWMN_Start+0x118>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a21      	ldr	r2, [pc, #132]	@ (80083ac <HAL_TIMEx_PWMN_Start+0x168>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d018      	beq.n	800835c <HAL_TIMEx_PWMN_Start+0x118>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a20      	ldr	r2, [pc, #128]	@ (80083b0 <HAL_TIMEx_PWMN_Start+0x16c>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d013      	beq.n	800835c <HAL_TIMEx_PWMN_Start+0x118>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a1e      	ldr	r2, [pc, #120]	@ (80083b4 <HAL_TIMEx_PWMN_Start+0x170>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d00e      	beq.n	800835c <HAL_TIMEx_PWMN_Start+0x118>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a1d      	ldr	r2, [pc, #116]	@ (80083b8 <HAL_TIMEx_PWMN_Start+0x174>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d009      	beq.n	800835c <HAL_TIMEx_PWMN_Start+0x118>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a1b      	ldr	r2, [pc, #108]	@ (80083bc <HAL_TIMEx_PWMN_Start+0x178>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d004      	beq.n	800835c <HAL_TIMEx_PWMN_Start+0x118>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a1a      	ldr	r2, [pc, #104]	@ (80083c0 <HAL_TIMEx_PWMN_Start+0x17c>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d115      	bne.n	8008388 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	689a      	ldr	r2, [r3, #8]
 8008362:	4b18      	ldr	r3, [pc, #96]	@ (80083c4 <HAL_TIMEx_PWMN_Start+0x180>)
 8008364:	4013      	ands	r3, r2
 8008366:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2b06      	cmp	r3, #6
 800836c:	d015      	beq.n	800839a <HAL_TIMEx_PWMN_Start+0x156>
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008374:	d011      	beq.n	800839a <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	681a      	ldr	r2, [r3, #0]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f042 0201 	orr.w	r2, r2, #1
 8008384:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008386:	e008      	b.n	800839a <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	681a      	ldr	r2, [r3, #0]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f042 0201 	orr.w	r2, r2, #1
 8008396:	601a      	str	r2, [r3, #0]
 8008398:	e000      	b.n	800839c <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800839a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800839c:	2300      	movs	r3, #0
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3710      	adds	r7, #16
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	40012c00 	.word	0x40012c00
 80083ac:	40000400 	.word	0x40000400
 80083b0:	40000800 	.word	0x40000800
 80083b4:	40000c00 	.word	0x40000c00
 80083b8:	40013400 	.word	0x40013400
 80083bc:	40014000 	.word	0x40014000
 80083c0:	40015000 	.word	0x40015000
 80083c4:	00010007 	.word	0x00010007

080083c8 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b082      	sub	sp, #8
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	2200      	movs	r2, #0
 80083d8:	6839      	ldr	r1, [r7, #0]
 80083da:	4618      	mov	r0, r3
 80083dc:	f000 f9c2 	bl	8008764 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	6a1a      	ldr	r2, [r3, #32]
 80083e6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80083ea:	4013      	ands	r3, r2
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d10f      	bne.n	8008410 <HAL_TIMEx_PWMN_Stop+0x48>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	6a1a      	ldr	r2, [r3, #32]
 80083f6:	f244 4344 	movw	r3, #17476	@ 0x4444
 80083fa:	4013      	ands	r3, r2
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d107      	bne.n	8008410 <HAL_TIMEx_PWMN_Stop+0x48>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800840e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	6a1a      	ldr	r2, [r3, #32]
 8008416:	f241 1311 	movw	r3, #4369	@ 0x1111
 800841a:	4013      	ands	r3, r2
 800841c:	2b00      	cmp	r3, #0
 800841e:	d10f      	bne.n	8008440 <HAL_TIMEx_PWMN_Stop+0x78>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	6a1a      	ldr	r2, [r3, #32]
 8008426:	f244 4344 	movw	r3, #17476	@ 0x4444
 800842a:	4013      	ands	r3, r2
 800842c:	2b00      	cmp	r3, #0
 800842e:	d107      	bne.n	8008440 <HAL_TIMEx_PWMN_Stop+0x78>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681a      	ldr	r2, [r3, #0]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f022 0201 	bic.w	r2, r2, #1
 800843e:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d104      	bne.n	8008450 <HAL_TIMEx_PWMN_Stop+0x88>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2201      	movs	r2, #1
 800844a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800844e:	e013      	b.n	8008478 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	2b04      	cmp	r3, #4
 8008454:	d104      	bne.n	8008460 <HAL_TIMEx_PWMN_Stop+0x98>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2201      	movs	r2, #1
 800845a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800845e:	e00b      	b.n	8008478 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	2b08      	cmp	r3, #8
 8008464:	d104      	bne.n	8008470 <HAL_TIMEx_PWMN_Stop+0xa8>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2201      	movs	r2, #1
 800846a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800846e:	e003      	b.n	8008478 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2201      	movs	r2, #1
 8008474:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8008478:	2300      	movs	r3, #0
}
 800847a:	4618      	mov	r0, r3
 800847c:	3708      	adds	r7, #8
 800847e:	46bd      	mov	sp, r7
 8008480:	bd80      	pop	{r7, pc}
	...

08008484 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008484:	b480      	push	{r7}
 8008486:	b085      	sub	sp, #20
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
 800848c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008494:	2b01      	cmp	r3, #1
 8008496:	d101      	bne.n	800849c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008498:	2302      	movs	r3, #2
 800849a:	e074      	b.n	8008586 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2201      	movs	r2, #1
 80084a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2202      	movs	r2, #2
 80084a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	685b      	ldr	r3, [r3, #4]
 80084b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	689b      	ldr	r3, [r3, #8]
 80084ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a34      	ldr	r2, [pc, #208]	@ (8008594 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d009      	beq.n	80084da <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a33      	ldr	r2, [pc, #204]	@ (8008598 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d004      	beq.n	80084da <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a31      	ldr	r2, [pc, #196]	@ (800859c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d108      	bne.n	80084ec <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80084e0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	68fa      	ldr	r2, [r7, #12]
 80084e8:	4313      	orrs	r3, r2
 80084ea:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80084f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	68fa      	ldr	r2, [r7, #12]
 80084fe:	4313      	orrs	r3, r2
 8008500:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	68fa      	ldr	r2, [r7, #12]
 8008508:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a21      	ldr	r2, [pc, #132]	@ (8008594 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d022      	beq.n	800855a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800851c:	d01d      	beq.n	800855a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a1f      	ldr	r2, [pc, #124]	@ (80085a0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d018      	beq.n	800855a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a1d      	ldr	r2, [pc, #116]	@ (80085a4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d013      	beq.n	800855a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a1c      	ldr	r2, [pc, #112]	@ (80085a8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d00e      	beq.n	800855a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a15      	ldr	r2, [pc, #84]	@ (8008598 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d009      	beq.n	800855a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a18      	ldr	r2, [pc, #96]	@ (80085ac <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d004      	beq.n	800855a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a11      	ldr	r2, [pc, #68]	@ (800859c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d10c      	bne.n	8008574 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008560:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	68ba      	ldr	r2, [r7, #8]
 8008568:	4313      	orrs	r3, r2
 800856a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	68ba      	ldr	r2, [r7, #8]
 8008572:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2200      	movs	r2, #0
 8008580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3714      	adds	r7, #20
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr
 8008592:	bf00      	nop
 8008594:	40012c00 	.word	0x40012c00
 8008598:	40013400 	.word	0x40013400
 800859c:	40015000 	.word	0x40015000
 80085a0:	40000400 	.word	0x40000400
 80085a4:	40000800 	.word	0x40000800
 80085a8:	40000c00 	.word	0x40000c00
 80085ac:	40014000 	.word	0x40014000

080085b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80085b0:	b480      	push	{r7}
 80085b2:	b085      	sub	sp, #20
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80085ba:	2300      	movs	r3, #0
 80085bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d101      	bne.n	80085cc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80085c8:	2302      	movs	r3, #2
 80085ca:	e078      	b.n	80086be <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2201      	movs	r2, #1
 80085d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	68db      	ldr	r3, [r3, #12]
 80085de:	4313      	orrs	r3, r2
 80085e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	689b      	ldr	r3, [r3, #8]
 80085ec:	4313      	orrs	r3, r2
 80085ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	4313      	orrs	r3, r2
 80085fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4313      	orrs	r3, r2
 800860a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	691b      	ldr	r3, [r3, #16]
 8008616:	4313      	orrs	r3, r2
 8008618:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	695b      	ldr	r3, [r3, #20]
 8008624:	4313      	orrs	r3, r2
 8008626:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008632:	4313      	orrs	r3, r2
 8008634:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	699b      	ldr	r3, [r3, #24]
 8008640:	041b      	lsls	r3, r3, #16
 8008642:	4313      	orrs	r3, r2
 8008644:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	69db      	ldr	r3, [r3, #28]
 8008650:	4313      	orrs	r3, r2
 8008652:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4a1c      	ldr	r2, [pc, #112]	@ (80086cc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d009      	beq.n	8008672 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a1b      	ldr	r2, [pc, #108]	@ (80086d0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d004      	beq.n	8008672 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a19      	ldr	r2, [pc, #100]	@ (80086d4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d11c      	bne.n	80086ac <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800867c:	051b      	lsls	r3, r3, #20
 800867e:	4313      	orrs	r3, r2
 8008680:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	6a1b      	ldr	r3, [r3, #32]
 800868c:	4313      	orrs	r3, r2
 800868e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800869a:	4313      	orrs	r3, r2
 800869c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086a8:	4313      	orrs	r3, r2
 80086aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	68fa      	ldr	r2, [r7, #12]
 80086b2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80086bc:	2300      	movs	r3, #0
}
 80086be:	4618      	mov	r0, r3
 80086c0:	3714      	adds	r7, #20
 80086c2:	46bd      	mov	sp, r7
 80086c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c8:	4770      	bx	lr
 80086ca:	bf00      	nop
 80086cc:	40012c00 	.word	0x40012c00
 80086d0:	40013400 	.word	0x40013400
 80086d4:	40015000 	.word	0x40015000

080086d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80086d8:	b480      	push	{r7}
 80086da:	b083      	sub	sp, #12
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80086e0:	bf00      	nop
 80086e2:	370c      	adds	r7, #12
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr

080086ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b083      	sub	sp, #12
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80086f4:	bf00      	nop
 80086f6:	370c      	adds	r7, #12
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008700:	b480      	push	{r7}
 8008702:	b083      	sub	sp, #12
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008708:	bf00      	nop
 800870a:	370c      	adds	r7, #12
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr

08008714 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800871c:	bf00      	nop
 800871e:	370c      	adds	r7, #12
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr

08008728 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008728:	b480      	push	{r7}
 800872a:	b083      	sub	sp, #12
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008730:	bf00      	nop
 8008732:	370c      	adds	r7, #12
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr

0800873c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800873c:	b480      	push	{r7}
 800873e:	b083      	sub	sp, #12
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008744:	bf00      	nop
 8008746:	370c      	adds	r7, #12
 8008748:	46bd      	mov	sp, r7
 800874a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874e:	4770      	bx	lr

08008750 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008750:	b480      	push	{r7}
 8008752:	b083      	sub	sp, #12
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008758:	bf00      	nop
 800875a:	370c      	adds	r7, #12
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr

08008764 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008764:	b480      	push	{r7}
 8008766:	b087      	sub	sp, #28
 8008768:	af00      	add	r7, sp, #0
 800876a:	60f8      	str	r0, [r7, #12]
 800876c:	60b9      	str	r1, [r7, #8]
 800876e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	f003 030f 	and.w	r3, r3, #15
 8008776:	2204      	movs	r2, #4
 8008778:	fa02 f303 	lsl.w	r3, r2, r3
 800877c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	6a1a      	ldr	r2, [r3, #32]
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	43db      	mvns	r3, r3
 8008786:	401a      	ands	r2, r3
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	6a1a      	ldr	r2, [r3, #32]
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	f003 030f 	and.w	r3, r3, #15
 8008796:	6879      	ldr	r1, [r7, #4]
 8008798:	fa01 f303 	lsl.w	r3, r1, r3
 800879c:	431a      	orrs	r2, r3
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	621a      	str	r2, [r3, #32]
}
 80087a2:	bf00      	nop
 80087a4:	371c      	adds	r7, #28
 80087a6:	46bd      	mov	sp, r7
 80087a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ac:	4770      	bx	lr

080087ae <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80087ae:	b580      	push	{r7, lr}
 80087b0:	b082      	sub	sp, #8
 80087b2:	af00      	add	r7, sp, #0
 80087b4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d101      	bne.n	80087c0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
 80087be:	e042      	b.n	8008846 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d106      	bne.n	80087d8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2200      	movs	r2, #0
 80087ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f7f9 fe9e 	bl	8002514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2224      	movs	r2, #36	@ 0x24
 80087dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	681a      	ldr	r2, [r3, #0]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f022 0201 	bic.w	r2, r2, #1
 80087ee:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d002      	beq.n	80087fe <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f000 ff61 	bl	80096c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 fc62 	bl	80090c8 <UART_SetConfig>
 8008804:	4603      	mov	r3, r0
 8008806:	2b01      	cmp	r3, #1
 8008808:	d101      	bne.n	800880e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800880a:	2301      	movs	r3, #1
 800880c:	e01b      	b.n	8008846 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	685a      	ldr	r2, [r3, #4]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800881c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	689a      	ldr	r2, [r3, #8]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800882c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	681a      	ldr	r2, [r3, #0]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f042 0201 	orr.w	r2, r2, #1
 800883c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 ffe0 	bl	8009804 <UART_CheckIdleState>
 8008844:	4603      	mov	r3, r0
}
 8008846:	4618      	mov	r0, r3
 8008848:	3708      	adds	r7, #8
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}

0800884e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800884e:	b580      	push	{r7, lr}
 8008850:	b08a      	sub	sp, #40	@ 0x28
 8008852:	af02      	add	r7, sp, #8
 8008854:	60f8      	str	r0, [r7, #12]
 8008856:	60b9      	str	r1, [r7, #8]
 8008858:	603b      	str	r3, [r7, #0]
 800885a:	4613      	mov	r3, r2
 800885c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008864:	2b20      	cmp	r3, #32
 8008866:	d17b      	bne.n	8008960 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d002      	beq.n	8008874 <HAL_UART_Transmit+0x26>
 800886e:	88fb      	ldrh	r3, [r7, #6]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d101      	bne.n	8008878 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008874:	2301      	movs	r3, #1
 8008876:	e074      	b.n	8008962 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	2200      	movs	r2, #0
 800887c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	2221      	movs	r2, #33	@ 0x21
 8008884:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008888:	f7fa faa4 	bl	8002dd4 <HAL_GetTick>
 800888c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	88fa      	ldrh	r2, [r7, #6]
 8008892:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	88fa      	ldrh	r2, [r7, #6]
 800889a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	689b      	ldr	r3, [r3, #8]
 80088a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088a6:	d108      	bne.n	80088ba <HAL_UART_Transmit+0x6c>
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	691b      	ldr	r3, [r3, #16]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d104      	bne.n	80088ba <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80088b0:	2300      	movs	r3, #0
 80088b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	61bb      	str	r3, [r7, #24]
 80088b8:	e003      	b.n	80088c2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80088be:	2300      	movs	r3, #0
 80088c0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80088c2:	e030      	b.n	8008926 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	9300      	str	r3, [sp, #0]
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	2200      	movs	r2, #0
 80088cc:	2180      	movs	r1, #128	@ 0x80
 80088ce:	68f8      	ldr	r0, [r7, #12]
 80088d0:	f001 f842 	bl	8009958 <UART_WaitOnFlagUntilTimeout>
 80088d4:	4603      	mov	r3, r0
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d005      	beq.n	80088e6 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2220      	movs	r2, #32
 80088de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80088e2:	2303      	movs	r3, #3
 80088e4:	e03d      	b.n	8008962 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80088e6:	69fb      	ldr	r3, [r7, #28]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d10b      	bne.n	8008904 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80088ec:	69bb      	ldr	r3, [r7, #24]
 80088ee:	881b      	ldrh	r3, [r3, #0]
 80088f0:	461a      	mov	r2, r3
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80088fa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80088fc:	69bb      	ldr	r3, [r7, #24]
 80088fe:	3302      	adds	r3, #2
 8008900:	61bb      	str	r3, [r7, #24]
 8008902:	e007      	b.n	8008914 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008904:	69fb      	ldr	r3, [r7, #28]
 8008906:	781a      	ldrb	r2, [r3, #0]
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	3301      	adds	r3, #1
 8008912:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800891a:	b29b      	uxth	r3, r3
 800891c:	3b01      	subs	r3, #1
 800891e:	b29a      	uxth	r2, r3
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800892c:	b29b      	uxth	r3, r3
 800892e:	2b00      	cmp	r3, #0
 8008930:	d1c8      	bne.n	80088c4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	9300      	str	r3, [sp, #0]
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	2200      	movs	r2, #0
 800893a:	2140      	movs	r1, #64	@ 0x40
 800893c:	68f8      	ldr	r0, [r7, #12]
 800893e:	f001 f80b 	bl	8009958 <UART_WaitOnFlagUntilTimeout>
 8008942:	4603      	mov	r3, r0
 8008944:	2b00      	cmp	r3, #0
 8008946:	d005      	beq.n	8008954 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2220      	movs	r2, #32
 800894c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008950:	2303      	movs	r3, #3
 8008952:	e006      	b.n	8008962 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	2220      	movs	r2, #32
 8008958:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800895c:	2300      	movs	r3, #0
 800895e:	e000      	b.n	8008962 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008960:	2302      	movs	r3, #2
  }
}
 8008962:	4618      	mov	r0, r3
 8008964:	3720      	adds	r7, #32
 8008966:	46bd      	mov	sp, r7
 8008968:	bd80      	pop	{r7, pc}
	...

0800896c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b08a      	sub	sp, #40	@ 0x28
 8008970:	af00      	add	r7, sp, #0
 8008972:	60f8      	str	r0, [r7, #12]
 8008974:	60b9      	str	r1, [r7, #8]
 8008976:	4613      	mov	r3, r2
 8008978:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008980:	2b20      	cmp	r3, #32
 8008982:	d137      	bne.n	80089f4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d002      	beq.n	8008990 <HAL_UART_Receive_IT+0x24>
 800898a:	88fb      	ldrh	r3, [r7, #6]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d101      	bne.n	8008994 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008990:	2301      	movs	r3, #1
 8008992:	e030      	b.n	80089f6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2200      	movs	r2, #0
 8008998:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a18      	ldr	r2, [pc, #96]	@ (8008a00 <HAL_UART_Receive_IT+0x94>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d01f      	beq.n	80089e4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d018      	beq.n	80089e4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	e853 3f00 	ldrex	r3, [r3]
 80089be:	613b      	str	r3, [r7, #16]
   return(result);
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80089c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	461a      	mov	r2, r3
 80089ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d0:	623b      	str	r3, [r7, #32]
 80089d2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d4:	69f9      	ldr	r1, [r7, #28]
 80089d6:	6a3a      	ldr	r2, [r7, #32]
 80089d8:	e841 2300 	strex	r3, r2, [r1]
 80089dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80089de:	69bb      	ldr	r3, [r7, #24]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d1e6      	bne.n	80089b2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80089e4:	88fb      	ldrh	r3, [r7, #6]
 80089e6:	461a      	mov	r2, r3
 80089e8:	68b9      	ldr	r1, [r7, #8]
 80089ea:	68f8      	ldr	r0, [r7, #12]
 80089ec:	f001 f822 	bl	8009a34 <UART_Start_Receive_IT>
 80089f0:	4603      	mov	r3, r0
 80089f2:	e000      	b.n	80089f6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80089f4:	2302      	movs	r3, #2
  }
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3728      	adds	r7, #40	@ 0x28
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
 80089fe:	bf00      	nop
 8008a00:	40008000 	.word	0x40008000

08008a04 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b0ba      	sub	sp, #232	@ 0xe8
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	69db      	ldr	r3, [r3, #28]
 8008a12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	689b      	ldr	r3, [r3, #8]
 8008a26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008a2a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008a2e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008a32:	4013      	ands	r3, r2
 8008a34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008a38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d11b      	bne.n	8008a78 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a44:	f003 0320 	and.w	r3, r3, #32
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d015      	beq.n	8008a78 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a50:	f003 0320 	and.w	r3, r3, #32
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d105      	bne.n	8008a64 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008a58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d009      	beq.n	8008a78 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	f000 8300 	beq.w	800906e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	4798      	blx	r3
      }
      return;
 8008a76:	e2fa      	b.n	800906e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008a78:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	f000 8123 	beq.w	8008cc8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008a82:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008a86:	4b8d      	ldr	r3, [pc, #564]	@ (8008cbc <HAL_UART_IRQHandler+0x2b8>)
 8008a88:	4013      	ands	r3, r2
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d106      	bne.n	8008a9c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008a8e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008a92:	4b8b      	ldr	r3, [pc, #556]	@ (8008cc0 <HAL_UART_IRQHandler+0x2bc>)
 8008a94:	4013      	ands	r3, r2
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	f000 8116 	beq.w	8008cc8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008a9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aa0:	f003 0301 	and.w	r3, r3, #1
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d011      	beq.n	8008acc <HAL_UART_IRQHandler+0xc8>
 8008aa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d00b      	beq.n	8008acc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	2201      	movs	r2, #1
 8008aba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ac2:	f043 0201 	orr.w	r2, r3, #1
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008acc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ad0:	f003 0302 	and.w	r3, r3, #2
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d011      	beq.n	8008afc <HAL_UART_IRQHandler+0xf8>
 8008ad8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008adc:	f003 0301 	and.w	r3, r3, #1
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d00b      	beq.n	8008afc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	2202      	movs	r2, #2
 8008aea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008af2:	f043 0204 	orr.w	r2, r3, #4
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008afc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b00:	f003 0304 	and.w	r3, r3, #4
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d011      	beq.n	8008b2c <HAL_UART_IRQHandler+0x128>
 8008b08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b0c:	f003 0301 	and.w	r3, r3, #1
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d00b      	beq.n	8008b2c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	2204      	movs	r2, #4
 8008b1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b22:	f043 0202 	orr.w	r2, r3, #2
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008b2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b30:	f003 0308 	and.w	r3, r3, #8
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d017      	beq.n	8008b68 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008b38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b3c:	f003 0320 	and.w	r3, r3, #32
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d105      	bne.n	8008b50 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008b44:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008b48:	4b5c      	ldr	r3, [pc, #368]	@ (8008cbc <HAL_UART_IRQHandler+0x2b8>)
 8008b4a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d00b      	beq.n	8008b68 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	2208      	movs	r2, #8
 8008b56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b5e:	f043 0208 	orr.w	r2, r3, #8
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008b68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d012      	beq.n	8008b9a <HAL_UART_IRQHandler+0x196>
 8008b74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b78:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d00c      	beq.n	8008b9a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b90:	f043 0220 	orr.w	r2, r3, #32
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	f000 8266 	beq.w	8009072 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008ba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008baa:	f003 0320 	and.w	r3, r3, #32
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d013      	beq.n	8008bda <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008bb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bb6:	f003 0320 	and.w	r3, r3, #32
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d105      	bne.n	8008bca <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008bbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d007      	beq.n	8008bda <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d003      	beq.n	8008bda <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008be0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	689b      	ldr	r3, [r3, #8]
 8008bea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bee:	2b40      	cmp	r3, #64	@ 0x40
 8008bf0:	d005      	beq.n	8008bfe <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008bf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008bf6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d054      	beq.n	8008ca8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f001 f83a 	bl	8009c78 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	689b      	ldr	r3, [r3, #8]
 8008c0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c0e:	2b40      	cmp	r3, #64	@ 0x40
 8008c10:	d146      	bne.n	8008ca0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	3308      	adds	r3, #8
 8008c18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c20:	e853 3f00 	ldrex	r3, [r3]
 8008c24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008c28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	3308      	adds	r3, #8
 8008c3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008c3e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008c42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c46:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008c4a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008c4e:	e841 2300 	strex	r3, r2, [r1]
 8008c52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008c56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d1d9      	bne.n	8008c12 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d017      	beq.n	8008c98 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c6e:	4a15      	ldr	r2, [pc, #84]	@ (8008cc4 <HAL_UART_IRQHandler+0x2c0>)
 8008c70:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f7fc fa3f 	bl	80050fc <HAL_DMA_Abort_IT>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d019      	beq.n	8008cb8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c8c:	687a      	ldr	r2, [r7, #4]
 8008c8e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008c92:	4610      	mov	r0, r2
 8008c94:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c96:	e00f      	b.n	8008cb8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	f000 f9ff 	bl	800909c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c9e:	e00b      	b.n	8008cb8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f000 f9fb 	bl	800909c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ca6:	e007      	b.n	8008cb8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 f9f7 	bl	800909c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008cb6:	e1dc      	b.n	8009072 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cb8:	bf00      	nop
    return;
 8008cba:	e1da      	b.n	8009072 <HAL_UART_IRQHandler+0x66e>
 8008cbc:	10000001 	.word	0x10000001
 8008cc0:	04000120 	.word	0x04000120
 8008cc4:	08009d45 	.word	0x08009d45

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	f040 8170 	bne.w	8008fb2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cd6:	f003 0310 	and.w	r3, r3, #16
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	f000 8169 	beq.w	8008fb2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008ce0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ce4:	f003 0310 	and.w	r3, r3, #16
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	f000 8162 	beq.w	8008fb2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	2210      	movs	r2, #16
 8008cf4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d00:	2b40      	cmp	r3, #64	@ 0x40
 8008d02:	f040 80d8 	bne.w	8008eb6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008d14:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	f000 80af 	beq.w	8008e7c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008d24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d28:	429a      	cmp	r2, r3
 8008d2a:	f080 80a7 	bcs.w	8008e7c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f003 0320 	and.w	r3, r3, #32
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	f040 8087 	bne.w	8008e5a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d58:	e853 3f00 	ldrex	r3, [r3]
 8008d5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008d60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	461a      	mov	r2, r3
 8008d72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008d76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008d7a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008d82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008d86:	e841 2300 	strex	r3, r2, [r1]
 8008d8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008d8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d1da      	bne.n	8008d4c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	3308      	adds	r3, #8
 8008d9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008da0:	e853 3f00 	ldrex	r3, [r3]
 8008da4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008da6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008da8:	f023 0301 	bic.w	r3, r3, #1
 8008dac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	3308      	adds	r3, #8
 8008db6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008dba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008dbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008dc2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008dc6:	e841 2300 	strex	r3, r2, [r1]
 8008dca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008dcc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d1e1      	bne.n	8008d96 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	3308      	adds	r3, #8
 8008dd8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008ddc:	e853 3f00 	ldrex	r3, [r3]
 8008de0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008de2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008de4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008de8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	3308      	adds	r3, #8
 8008df2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008df6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008df8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dfa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008dfc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008dfe:	e841 2300 	strex	r3, r2, [r1]
 8008e02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008e04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d1e3      	bne.n	8008dd2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2220      	movs	r2, #32
 8008e0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e20:	e853 3f00 	ldrex	r3, [r3]
 8008e24:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e28:	f023 0310 	bic.w	r3, r3, #16
 8008e2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	461a      	mov	r2, r3
 8008e36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008e3c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e42:	e841 2300 	strex	r3, r2, [r1]
 8008e46:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d1e4      	bne.n	8008e18 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e54:	4618      	mov	r0, r3
 8008e56:	f7fc f8f8 	bl	800504a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2202      	movs	r2, #2
 8008e5e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e6c:	b29b      	uxth	r3, r3
 8008e6e:	1ad3      	subs	r3, r2, r3
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	4619      	mov	r1, r3
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 f91b 	bl	80090b0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008e7a:	e0fc      	b.n	8009076 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e86:	429a      	cmp	r2, r3
 8008e88:	f040 80f5 	bne.w	8009076 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f003 0320 	and.w	r3, r3, #32
 8008e9a:	2b20      	cmp	r3, #32
 8008e9c:	f040 80eb 	bne.w	8009076 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2202      	movs	r2, #2
 8008ea4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008eac:	4619      	mov	r1, r3
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 f8fe 	bl	80090b0 <HAL_UARTEx_RxEventCallback>
      return;
 8008eb4:	e0df      	b.n	8009076 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	1ad3      	subs	r3, r2, r3
 8008ec6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ed0:	b29b      	uxth	r3, r3
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	f000 80d1 	beq.w	800907a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008ed8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	f000 80cc 	beq.w	800907a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eea:	e853 3f00 	ldrex	r3, [r3]
 8008eee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ef2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ef6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	461a      	mov	r2, r3
 8008f00:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008f04:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f06:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f0c:	e841 2300 	strex	r3, r2, [r1]
 8008f10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d1e4      	bne.n	8008ee2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	3308      	adds	r3, #8
 8008f1e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f22:	e853 3f00 	ldrex	r3, [r3]
 8008f26:	623b      	str	r3, [r7, #32]
   return(result);
 8008f28:	6a3b      	ldr	r3, [r7, #32]
 8008f2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f2e:	f023 0301 	bic.w	r3, r3, #1
 8008f32:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	3308      	adds	r3, #8
 8008f3c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008f40:	633a      	str	r2, [r7, #48]	@ 0x30
 8008f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f44:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f48:	e841 2300 	strex	r3, r2, [r1]
 8008f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d1e1      	bne.n	8008f18 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2220      	movs	r2, #32
 8008f58:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	e853 3f00 	ldrex	r3, [r3]
 8008f74:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	f023 0310 	bic.w	r3, r3, #16
 8008f7c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	461a      	mov	r2, r3
 8008f86:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008f8a:	61fb      	str	r3, [r7, #28]
 8008f8c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f8e:	69b9      	ldr	r1, [r7, #24]
 8008f90:	69fa      	ldr	r2, [r7, #28]
 8008f92:	e841 2300 	strex	r3, r2, [r1]
 8008f96:	617b      	str	r3, [r7, #20]
   return(result);
 8008f98:	697b      	ldr	r3, [r7, #20]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d1e4      	bne.n	8008f68 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2202      	movs	r2, #2
 8008fa2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008fa4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008fa8:	4619      	mov	r1, r3
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f000 f880 	bl	80090b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008fb0:	e063      	b.n	800907a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008fb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fb6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d00e      	beq.n	8008fdc <HAL_UART_IRQHandler+0x5d8>
 8008fbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008fc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d008      	beq.n	8008fdc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008fd2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f001 fc13 	bl	800a800 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008fda:	e051      	b.n	8009080 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008fdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fe0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d014      	beq.n	8009012 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008fe8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d105      	bne.n	8009000 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008ff4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ff8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d008      	beq.n	8009012 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009004:	2b00      	cmp	r3, #0
 8009006:	d03a      	beq.n	800907e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	4798      	blx	r3
    }
    return;
 8009010:	e035      	b.n	800907e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009016:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800901a:	2b00      	cmp	r3, #0
 800901c:	d009      	beq.n	8009032 <HAL_UART_IRQHandler+0x62e>
 800901e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009022:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009026:	2b00      	cmp	r3, #0
 8009028:	d003      	beq.n	8009032 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 fe9c 	bl	8009d68 <UART_EndTransmit_IT>
    return;
 8009030:	e026      	b.n	8009080 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009036:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800903a:	2b00      	cmp	r3, #0
 800903c:	d009      	beq.n	8009052 <HAL_UART_IRQHandler+0x64e>
 800903e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009042:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009046:	2b00      	cmp	r3, #0
 8009048:	d003      	beq.n	8009052 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f001 fbec 	bl	800a828 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009050:	e016      	b.n	8009080 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009052:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009056:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800905a:	2b00      	cmp	r3, #0
 800905c:	d010      	beq.n	8009080 <HAL_UART_IRQHandler+0x67c>
 800905e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009062:	2b00      	cmp	r3, #0
 8009064:	da0c      	bge.n	8009080 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f001 fbd4 	bl	800a814 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800906c:	e008      	b.n	8009080 <HAL_UART_IRQHandler+0x67c>
      return;
 800906e:	bf00      	nop
 8009070:	e006      	b.n	8009080 <HAL_UART_IRQHandler+0x67c>
    return;
 8009072:	bf00      	nop
 8009074:	e004      	b.n	8009080 <HAL_UART_IRQHandler+0x67c>
      return;
 8009076:	bf00      	nop
 8009078:	e002      	b.n	8009080 <HAL_UART_IRQHandler+0x67c>
      return;
 800907a:	bf00      	nop
 800907c:	e000      	b.n	8009080 <HAL_UART_IRQHandler+0x67c>
    return;
 800907e:	bf00      	nop
  }
}
 8009080:	37e8      	adds	r7, #232	@ 0xe8
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}
 8009086:	bf00      	nop

08009088 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009088:	b480      	push	{r7}
 800908a:	b083      	sub	sp, #12
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009090:	bf00      	nop
 8009092:	370c      	adds	r7, #12
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr

0800909c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800909c:	b480      	push	{r7}
 800909e:	b083      	sub	sp, #12
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80090a4:	bf00      	nop
 80090a6:	370c      	adds	r7, #12
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr

080090b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b083      	sub	sp, #12
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
 80090b8:	460b      	mov	r3, r1
 80090ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80090bc:	bf00      	nop
 80090be:	370c      	adds	r7, #12
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80090c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80090cc:	b08c      	sub	sp, #48	@ 0x30
 80090ce:	af00      	add	r7, sp, #0
 80090d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80090d2:	2300      	movs	r3, #0
 80090d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80090d8:	697b      	ldr	r3, [r7, #20]
 80090da:	689a      	ldr	r2, [r3, #8]
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	691b      	ldr	r3, [r3, #16]
 80090e0:	431a      	orrs	r2, r3
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	695b      	ldr	r3, [r3, #20]
 80090e6:	431a      	orrs	r2, r3
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	69db      	ldr	r3, [r3, #28]
 80090ec:	4313      	orrs	r3, r2
 80090ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	681a      	ldr	r2, [r3, #0]
 80090f6:	4baa      	ldr	r3, [pc, #680]	@ (80093a0 <UART_SetConfig+0x2d8>)
 80090f8:	4013      	ands	r3, r2
 80090fa:	697a      	ldr	r2, [r7, #20]
 80090fc:	6812      	ldr	r2, [r2, #0]
 80090fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009100:	430b      	orrs	r3, r1
 8009102:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	685b      	ldr	r3, [r3, #4]
 800910a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	68da      	ldr	r2, [r3, #12]
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	430a      	orrs	r2, r1
 8009118:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	699b      	ldr	r3, [r3, #24]
 800911e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a9f      	ldr	r2, [pc, #636]	@ (80093a4 <UART_SetConfig+0x2dc>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d004      	beq.n	8009134 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	6a1b      	ldr	r3, [r3, #32]
 800912e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009130:	4313      	orrs	r3, r2
 8009132:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	689b      	ldr	r3, [r3, #8]
 800913a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800913e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009142:	697a      	ldr	r2, [r7, #20]
 8009144:	6812      	ldr	r2, [r2, #0]
 8009146:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009148:	430b      	orrs	r3, r1
 800914a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009152:	f023 010f 	bic.w	r1, r3, #15
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800915a:	697b      	ldr	r3, [r7, #20]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	430a      	orrs	r2, r1
 8009160:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	4a90      	ldr	r2, [pc, #576]	@ (80093a8 <UART_SetConfig+0x2e0>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d125      	bne.n	80091b8 <UART_SetConfig+0xf0>
 800916c:	4b8f      	ldr	r3, [pc, #572]	@ (80093ac <UART_SetConfig+0x2e4>)
 800916e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009172:	f003 0303 	and.w	r3, r3, #3
 8009176:	2b03      	cmp	r3, #3
 8009178:	d81a      	bhi.n	80091b0 <UART_SetConfig+0xe8>
 800917a:	a201      	add	r2, pc, #4	@ (adr r2, 8009180 <UART_SetConfig+0xb8>)
 800917c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009180:	08009191 	.word	0x08009191
 8009184:	080091a1 	.word	0x080091a1
 8009188:	08009199 	.word	0x08009199
 800918c:	080091a9 	.word	0x080091a9
 8009190:	2301      	movs	r3, #1
 8009192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009196:	e116      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009198:	2302      	movs	r3, #2
 800919a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800919e:	e112      	b.n	80093c6 <UART_SetConfig+0x2fe>
 80091a0:	2304      	movs	r3, #4
 80091a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091a6:	e10e      	b.n	80093c6 <UART_SetConfig+0x2fe>
 80091a8:	2308      	movs	r3, #8
 80091aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091ae:	e10a      	b.n	80093c6 <UART_SetConfig+0x2fe>
 80091b0:	2310      	movs	r3, #16
 80091b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091b6:	e106      	b.n	80093c6 <UART_SetConfig+0x2fe>
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4a7c      	ldr	r2, [pc, #496]	@ (80093b0 <UART_SetConfig+0x2e8>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d138      	bne.n	8009234 <UART_SetConfig+0x16c>
 80091c2:	4b7a      	ldr	r3, [pc, #488]	@ (80093ac <UART_SetConfig+0x2e4>)
 80091c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091c8:	f003 030c 	and.w	r3, r3, #12
 80091cc:	2b0c      	cmp	r3, #12
 80091ce:	d82d      	bhi.n	800922c <UART_SetConfig+0x164>
 80091d0:	a201      	add	r2, pc, #4	@ (adr r2, 80091d8 <UART_SetConfig+0x110>)
 80091d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091d6:	bf00      	nop
 80091d8:	0800920d 	.word	0x0800920d
 80091dc:	0800922d 	.word	0x0800922d
 80091e0:	0800922d 	.word	0x0800922d
 80091e4:	0800922d 	.word	0x0800922d
 80091e8:	0800921d 	.word	0x0800921d
 80091ec:	0800922d 	.word	0x0800922d
 80091f0:	0800922d 	.word	0x0800922d
 80091f4:	0800922d 	.word	0x0800922d
 80091f8:	08009215 	.word	0x08009215
 80091fc:	0800922d 	.word	0x0800922d
 8009200:	0800922d 	.word	0x0800922d
 8009204:	0800922d 	.word	0x0800922d
 8009208:	08009225 	.word	0x08009225
 800920c:	2300      	movs	r3, #0
 800920e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009212:	e0d8      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009214:	2302      	movs	r3, #2
 8009216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800921a:	e0d4      	b.n	80093c6 <UART_SetConfig+0x2fe>
 800921c:	2304      	movs	r3, #4
 800921e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009222:	e0d0      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009224:	2308      	movs	r3, #8
 8009226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800922a:	e0cc      	b.n	80093c6 <UART_SetConfig+0x2fe>
 800922c:	2310      	movs	r3, #16
 800922e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009232:	e0c8      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	4a5e      	ldr	r2, [pc, #376]	@ (80093b4 <UART_SetConfig+0x2ec>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d125      	bne.n	800928a <UART_SetConfig+0x1c2>
 800923e:	4b5b      	ldr	r3, [pc, #364]	@ (80093ac <UART_SetConfig+0x2e4>)
 8009240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009244:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009248:	2b30      	cmp	r3, #48	@ 0x30
 800924a:	d016      	beq.n	800927a <UART_SetConfig+0x1b2>
 800924c:	2b30      	cmp	r3, #48	@ 0x30
 800924e:	d818      	bhi.n	8009282 <UART_SetConfig+0x1ba>
 8009250:	2b20      	cmp	r3, #32
 8009252:	d00a      	beq.n	800926a <UART_SetConfig+0x1a2>
 8009254:	2b20      	cmp	r3, #32
 8009256:	d814      	bhi.n	8009282 <UART_SetConfig+0x1ba>
 8009258:	2b00      	cmp	r3, #0
 800925a:	d002      	beq.n	8009262 <UART_SetConfig+0x19a>
 800925c:	2b10      	cmp	r3, #16
 800925e:	d008      	beq.n	8009272 <UART_SetConfig+0x1aa>
 8009260:	e00f      	b.n	8009282 <UART_SetConfig+0x1ba>
 8009262:	2300      	movs	r3, #0
 8009264:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009268:	e0ad      	b.n	80093c6 <UART_SetConfig+0x2fe>
 800926a:	2302      	movs	r3, #2
 800926c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009270:	e0a9      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009272:	2304      	movs	r3, #4
 8009274:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009278:	e0a5      	b.n	80093c6 <UART_SetConfig+0x2fe>
 800927a:	2308      	movs	r3, #8
 800927c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009280:	e0a1      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009282:	2310      	movs	r3, #16
 8009284:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009288:	e09d      	b.n	80093c6 <UART_SetConfig+0x2fe>
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	4a4a      	ldr	r2, [pc, #296]	@ (80093b8 <UART_SetConfig+0x2f0>)
 8009290:	4293      	cmp	r3, r2
 8009292:	d125      	bne.n	80092e0 <UART_SetConfig+0x218>
 8009294:	4b45      	ldr	r3, [pc, #276]	@ (80093ac <UART_SetConfig+0x2e4>)
 8009296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800929a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800929e:	2bc0      	cmp	r3, #192	@ 0xc0
 80092a0:	d016      	beq.n	80092d0 <UART_SetConfig+0x208>
 80092a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80092a4:	d818      	bhi.n	80092d8 <UART_SetConfig+0x210>
 80092a6:	2b80      	cmp	r3, #128	@ 0x80
 80092a8:	d00a      	beq.n	80092c0 <UART_SetConfig+0x1f8>
 80092aa:	2b80      	cmp	r3, #128	@ 0x80
 80092ac:	d814      	bhi.n	80092d8 <UART_SetConfig+0x210>
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d002      	beq.n	80092b8 <UART_SetConfig+0x1f0>
 80092b2:	2b40      	cmp	r3, #64	@ 0x40
 80092b4:	d008      	beq.n	80092c8 <UART_SetConfig+0x200>
 80092b6:	e00f      	b.n	80092d8 <UART_SetConfig+0x210>
 80092b8:	2300      	movs	r3, #0
 80092ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092be:	e082      	b.n	80093c6 <UART_SetConfig+0x2fe>
 80092c0:	2302      	movs	r3, #2
 80092c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092c6:	e07e      	b.n	80093c6 <UART_SetConfig+0x2fe>
 80092c8:	2304      	movs	r3, #4
 80092ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092ce:	e07a      	b.n	80093c6 <UART_SetConfig+0x2fe>
 80092d0:	2308      	movs	r3, #8
 80092d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092d6:	e076      	b.n	80093c6 <UART_SetConfig+0x2fe>
 80092d8:	2310      	movs	r3, #16
 80092da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092de:	e072      	b.n	80093c6 <UART_SetConfig+0x2fe>
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	4a35      	ldr	r2, [pc, #212]	@ (80093bc <UART_SetConfig+0x2f4>)
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d12a      	bne.n	8009340 <UART_SetConfig+0x278>
 80092ea:	4b30      	ldr	r3, [pc, #192]	@ (80093ac <UART_SetConfig+0x2e4>)
 80092ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80092f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80092f8:	d01a      	beq.n	8009330 <UART_SetConfig+0x268>
 80092fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80092fe:	d81b      	bhi.n	8009338 <UART_SetConfig+0x270>
 8009300:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009304:	d00c      	beq.n	8009320 <UART_SetConfig+0x258>
 8009306:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800930a:	d815      	bhi.n	8009338 <UART_SetConfig+0x270>
 800930c:	2b00      	cmp	r3, #0
 800930e:	d003      	beq.n	8009318 <UART_SetConfig+0x250>
 8009310:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009314:	d008      	beq.n	8009328 <UART_SetConfig+0x260>
 8009316:	e00f      	b.n	8009338 <UART_SetConfig+0x270>
 8009318:	2300      	movs	r3, #0
 800931a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800931e:	e052      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009320:	2302      	movs	r3, #2
 8009322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009326:	e04e      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009328:	2304      	movs	r3, #4
 800932a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800932e:	e04a      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009330:	2308      	movs	r3, #8
 8009332:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009336:	e046      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009338:	2310      	movs	r3, #16
 800933a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800933e:	e042      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a17      	ldr	r2, [pc, #92]	@ (80093a4 <UART_SetConfig+0x2dc>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d13a      	bne.n	80093c0 <UART_SetConfig+0x2f8>
 800934a:	4b18      	ldr	r3, [pc, #96]	@ (80093ac <UART_SetConfig+0x2e4>)
 800934c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009350:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009354:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009358:	d01a      	beq.n	8009390 <UART_SetConfig+0x2c8>
 800935a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800935e:	d81b      	bhi.n	8009398 <UART_SetConfig+0x2d0>
 8009360:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009364:	d00c      	beq.n	8009380 <UART_SetConfig+0x2b8>
 8009366:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800936a:	d815      	bhi.n	8009398 <UART_SetConfig+0x2d0>
 800936c:	2b00      	cmp	r3, #0
 800936e:	d003      	beq.n	8009378 <UART_SetConfig+0x2b0>
 8009370:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009374:	d008      	beq.n	8009388 <UART_SetConfig+0x2c0>
 8009376:	e00f      	b.n	8009398 <UART_SetConfig+0x2d0>
 8009378:	2300      	movs	r3, #0
 800937a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800937e:	e022      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009380:	2302      	movs	r3, #2
 8009382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009386:	e01e      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009388:	2304      	movs	r3, #4
 800938a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800938e:	e01a      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009390:	2308      	movs	r3, #8
 8009392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009396:	e016      	b.n	80093c6 <UART_SetConfig+0x2fe>
 8009398:	2310      	movs	r3, #16
 800939a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800939e:	e012      	b.n	80093c6 <UART_SetConfig+0x2fe>
 80093a0:	cfff69f3 	.word	0xcfff69f3
 80093a4:	40008000 	.word	0x40008000
 80093a8:	40013800 	.word	0x40013800
 80093ac:	40021000 	.word	0x40021000
 80093b0:	40004400 	.word	0x40004400
 80093b4:	40004800 	.word	0x40004800
 80093b8:	40004c00 	.word	0x40004c00
 80093bc:	40005000 	.word	0x40005000
 80093c0:	2310      	movs	r3, #16
 80093c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4aae      	ldr	r2, [pc, #696]	@ (8009684 <UART_SetConfig+0x5bc>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	f040 8097 	bne.w	8009500 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80093d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80093d6:	2b08      	cmp	r3, #8
 80093d8:	d823      	bhi.n	8009422 <UART_SetConfig+0x35a>
 80093da:	a201      	add	r2, pc, #4	@ (adr r2, 80093e0 <UART_SetConfig+0x318>)
 80093dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093e0:	08009405 	.word	0x08009405
 80093e4:	08009423 	.word	0x08009423
 80093e8:	0800940d 	.word	0x0800940d
 80093ec:	08009423 	.word	0x08009423
 80093f0:	08009413 	.word	0x08009413
 80093f4:	08009423 	.word	0x08009423
 80093f8:	08009423 	.word	0x08009423
 80093fc:	08009423 	.word	0x08009423
 8009400:	0800941b 	.word	0x0800941b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009404:	f7fc ff78 	bl	80062f8 <HAL_RCC_GetPCLK1Freq>
 8009408:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800940a:	e010      	b.n	800942e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800940c:	4b9e      	ldr	r3, [pc, #632]	@ (8009688 <UART_SetConfig+0x5c0>)
 800940e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009410:	e00d      	b.n	800942e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009412:	f7fc ff03 	bl	800621c <HAL_RCC_GetSysClockFreq>
 8009416:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009418:	e009      	b.n	800942e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800941a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800941e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009420:	e005      	b.n	800942e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009422:	2300      	movs	r3, #0
 8009424:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009426:	2301      	movs	r3, #1
 8009428:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800942c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800942e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009430:	2b00      	cmp	r3, #0
 8009432:	f000 8130 	beq.w	8009696 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800943a:	4a94      	ldr	r2, [pc, #592]	@ (800968c <UART_SetConfig+0x5c4>)
 800943c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009440:	461a      	mov	r2, r3
 8009442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009444:	fbb3 f3f2 	udiv	r3, r3, r2
 8009448:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	685a      	ldr	r2, [r3, #4]
 800944e:	4613      	mov	r3, r2
 8009450:	005b      	lsls	r3, r3, #1
 8009452:	4413      	add	r3, r2
 8009454:	69ba      	ldr	r2, [r7, #24]
 8009456:	429a      	cmp	r2, r3
 8009458:	d305      	bcc.n	8009466 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009460:	69ba      	ldr	r2, [r7, #24]
 8009462:	429a      	cmp	r2, r3
 8009464:	d903      	bls.n	800946e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009466:	2301      	movs	r3, #1
 8009468:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800946c:	e113      	b.n	8009696 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800946e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009470:	2200      	movs	r2, #0
 8009472:	60bb      	str	r3, [r7, #8]
 8009474:	60fa      	str	r2, [r7, #12]
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800947a:	4a84      	ldr	r2, [pc, #528]	@ (800968c <UART_SetConfig+0x5c4>)
 800947c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009480:	b29b      	uxth	r3, r3
 8009482:	2200      	movs	r2, #0
 8009484:	603b      	str	r3, [r7, #0]
 8009486:	607a      	str	r2, [r7, #4]
 8009488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800948c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009490:	f7f7 fbc2 	bl	8000c18 <__aeabi_uldivmod>
 8009494:	4602      	mov	r2, r0
 8009496:	460b      	mov	r3, r1
 8009498:	4610      	mov	r0, r2
 800949a:	4619      	mov	r1, r3
 800949c:	f04f 0200 	mov.w	r2, #0
 80094a0:	f04f 0300 	mov.w	r3, #0
 80094a4:	020b      	lsls	r3, r1, #8
 80094a6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80094aa:	0202      	lsls	r2, r0, #8
 80094ac:	6979      	ldr	r1, [r7, #20]
 80094ae:	6849      	ldr	r1, [r1, #4]
 80094b0:	0849      	lsrs	r1, r1, #1
 80094b2:	2000      	movs	r0, #0
 80094b4:	460c      	mov	r4, r1
 80094b6:	4605      	mov	r5, r0
 80094b8:	eb12 0804 	adds.w	r8, r2, r4
 80094bc:	eb43 0905 	adc.w	r9, r3, r5
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	2200      	movs	r2, #0
 80094c6:	469a      	mov	sl, r3
 80094c8:	4693      	mov	fp, r2
 80094ca:	4652      	mov	r2, sl
 80094cc:	465b      	mov	r3, fp
 80094ce:	4640      	mov	r0, r8
 80094d0:	4649      	mov	r1, r9
 80094d2:	f7f7 fba1 	bl	8000c18 <__aeabi_uldivmod>
 80094d6:	4602      	mov	r2, r0
 80094d8:	460b      	mov	r3, r1
 80094da:	4613      	mov	r3, r2
 80094dc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80094de:	6a3b      	ldr	r3, [r7, #32]
 80094e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80094e4:	d308      	bcc.n	80094f8 <UART_SetConfig+0x430>
 80094e6:	6a3b      	ldr	r3, [r7, #32]
 80094e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80094ec:	d204      	bcs.n	80094f8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	6a3a      	ldr	r2, [r7, #32]
 80094f4:	60da      	str	r2, [r3, #12]
 80094f6:	e0ce      	b.n	8009696 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80094f8:	2301      	movs	r3, #1
 80094fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80094fe:	e0ca      	b.n	8009696 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009500:	697b      	ldr	r3, [r7, #20]
 8009502:	69db      	ldr	r3, [r3, #28]
 8009504:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009508:	d166      	bne.n	80095d8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800950a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800950e:	2b08      	cmp	r3, #8
 8009510:	d827      	bhi.n	8009562 <UART_SetConfig+0x49a>
 8009512:	a201      	add	r2, pc, #4	@ (adr r2, 8009518 <UART_SetConfig+0x450>)
 8009514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009518:	0800953d 	.word	0x0800953d
 800951c:	08009545 	.word	0x08009545
 8009520:	0800954d 	.word	0x0800954d
 8009524:	08009563 	.word	0x08009563
 8009528:	08009553 	.word	0x08009553
 800952c:	08009563 	.word	0x08009563
 8009530:	08009563 	.word	0x08009563
 8009534:	08009563 	.word	0x08009563
 8009538:	0800955b 	.word	0x0800955b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800953c:	f7fc fedc 	bl	80062f8 <HAL_RCC_GetPCLK1Freq>
 8009540:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009542:	e014      	b.n	800956e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009544:	f7fc feee 	bl	8006324 <HAL_RCC_GetPCLK2Freq>
 8009548:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800954a:	e010      	b.n	800956e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800954c:	4b4e      	ldr	r3, [pc, #312]	@ (8009688 <UART_SetConfig+0x5c0>)
 800954e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009550:	e00d      	b.n	800956e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009552:	f7fc fe63 	bl	800621c <HAL_RCC_GetSysClockFreq>
 8009556:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009558:	e009      	b.n	800956e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800955a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800955e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009560:	e005      	b.n	800956e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009562:	2300      	movs	r3, #0
 8009564:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009566:	2301      	movs	r3, #1
 8009568:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800956c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800956e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009570:	2b00      	cmp	r3, #0
 8009572:	f000 8090 	beq.w	8009696 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800957a:	4a44      	ldr	r2, [pc, #272]	@ (800968c <UART_SetConfig+0x5c4>)
 800957c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009580:	461a      	mov	r2, r3
 8009582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009584:	fbb3 f3f2 	udiv	r3, r3, r2
 8009588:	005a      	lsls	r2, r3, #1
 800958a:	697b      	ldr	r3, [r7, #20]
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	085b      	lsrs	r3, r3, #1
 8009590:	441a      	add	r2, r3
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	685b      	ldr	r3, [r3, #4]
 8009596:	fbb2 f3f3 	udiv	r3, r2, r3
 800959a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800959c:	6a3b      	ldr	r3, [r7, #32]
 800959e:	2b0f      	cmp	r3, #15
 80095a0:	d916      	bls.n	80095d0 <UART_SetConfig+0x508>
 80095a2:	6a3b      	ldr	r3, [r7, #32]
 80095a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095a8:	d212      	bcs.n	80095d0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80095aa:	6a3b      	ldr	r3, [r7, #32]
 80095ac:	b29b      	uxth	r3, r3
 80095ae:	f023 030f 	bic.w	r3, r3, #15
 80095b2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80095b4:	6a3b      	ldr	r3, [r7, #32]
 80095b6:	085b      	lsrs	r3, r3, #1
 80095b8:	b29b      	uxth	r3, r3
 80095ba:	f003 0307 	and.w	r3, r3, #7
 80095be:	b29a      	uxth	r2, r3
 80095c0:	8bfb      	ldrh	r3, [r7, #30]
 80095c2:	4313      	orrs	r3, r2
 80095c4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80095c6:	697b      	ldr	r3, [r7, #20]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	8bfa      	ldrh	r2, [r7, #30]
 80095cc:	60da      	str	r2, [r3, #12]
 80095ce:	e062      	b.n	8009696 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80095d0:	2301      	movs	r3, #1
 80095d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80095d6:	e05e      	b.n	8009696 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80095d8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80095dc:	2b08      	cmp	r3, #8
 80095de:	d828      	bhi.n	8009632 <UART_SetConfig+0x56a>
 80095e0:	a201      	add	r2, pc, #4	@ (adr r2, 80095e8 <UART_SetConfig+0x520>)
 80095e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095e6:	bf00      	nop
 80095e8:	0800960d 	.word	0x0800960d
 80095ec:	08009615 	.word	0x08009615
 80095f0:	0800961d 	.word	0x0800961d
 80095f4:	08009633 	.word	0x08009633
 80095f8:	08009623 	.word	0x08009623
 80095fc:	08009633 	.word	0x08009633
 8009600:	08009633 	.word	0x08009633
 8009604:	08009633 	.word	0x08009633
 8009608:	0800962b 	.word	0x0800962b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800960c:	f7fc fe74 	bl	80062f8 <HAL_RCC_GetPCLK1Freq>
 8009610:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009612:	e014      	b.n	800963e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009614:	f7fc fe86 	bl	8006324 <HAL_RCC_GetPCLK2Freq>
 8009618:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800961a:	e010      	b.n	800963e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800961c:	4b1a      	ldr	r3, [pc, #104]	@ (8009688 <UART_SetConfig+0x5c0>)
 800961e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009620:	e00d      	b.n	800963e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009622:	f7fc fdfb 	bl	800621c <HAL_RCC_GetSysClockFreq>
 8009626:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009628:	e009      	b.n	800963e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800962a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800962e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009630:	e005      	b.n	800963e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009632:	2300      	movs	r3, #0
 8009634:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009636:	2301      	movs	r3, #1
 8009638:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800963c:	bf00      	nop
    }

    if (pclk != 0U)
 800963e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009640:	2b00      	cmp	r3, #0
 8009642:	d028      	beq.n	8009696 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009648:	4a10      	ldr	r2, [pc, #64]	@ (800968c <UART_SetConfig+0x5c4>)
 800964a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800964e:	461a      	mov	r2, r3
 8009650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009652:	fbb3 f2f2 	udiv	r2, r3, r2
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	685b      	ldr	r3, [r3, #4]
 800965a:	085b      	lsrs	r3, r3, #1
 800965c:	441a      	add	r2, r3
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	685b      	ldr	r3, [r3, #4]
 8009662:	fbb2 f3f3 	udiv	r3, r2, r3
 8009666:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009668:	6a3b      	ldr	r3, [r7, #32]
 800966a:	2b0f      	cmp	r3, #15
 800966c:	d910      	bls.n	8009690 <UART_SetConfig+0x5c8>
 800966e:	6a3b      	ldr	r3, [r7, #32]
 8009670:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009674:	d20c      	bcs.n	8009690 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009676:	6a3b      	ldr	r3, [r7, #32]
 8009678:	b29a      	uxth	r2, r3
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	60da      	str	r2, [r3, #12]
 8009680:	e009      	b.n	8009696 <UART_SetConfig+0x5ce>
 8009682:	bf00      	nop
 8009684:	40008000 	.word	0x40008000
 8009688:	00f42400 	.word	0x00f42400
 800968c:	0800db08 	.word	0x0800db08
      }
      else
      {
        ret = HAL_ERROR;
 8009690:	2301      	movs	r3, #1
 8009692:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	2201      	movs	r2, #1
 800969a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	2201      	movs	r2, #1
 80096a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	2200      	movs	r2, #0
 80096aa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	2200      	movs	r2, #0
 80096b0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80096b2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3730      	adds	r7, #48	@ 0x30
 80096ba:	46bd      	mov	sp, r7
 80096bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080096c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096cc:	f003 0308 	and.w	r3, r3, #8
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d00a      	beq.n	80096ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	430a      	orrs	r2, r1
 80096e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096ee:	f003 0301 	and.w	r3, r3, #1
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d00a      	beq.n	800970c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	685b      	ldr	r3, [r3, #4]
 80096fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	430a      	orrs	r2, r1
 800970a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009710:	f003 0302 	and.w	r3, r3, #2
 8009714:	2b00      	cmp	r3, #0
 8009716:	d00a      	beq.n	800972e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	685b      	ldr	r3, [r3, #4]
 800971e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	430a      	orrs	r2, r1
 800972c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009732:	f003 0304 	and.w	r3, r3, #4
 8009736:	2b00      	cmp	r3, #0
 8009738:	d00a      	beq.n	8009750 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	685b      	ldr	r3, [r3, #4]
 8009740:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	430a      	orrs	r2, r1
 800974e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009754:	f003 0310 	and.w	r3, r3, #16
 8009758:	2b00      	cmp	r3, #0
 800975a:	d00a      	beq.n	8009772 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	689b      	ldr	r3, [r3, #8]
 8009762:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	430a      	orrs	r2, r1
 8009770:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009776:	f003 0320 	and.w	r3, r3, #32
 800977a:	2b00      	cmp	r3, #0
 800977c:	d00a      	beq.n	8009794 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	689b      	ldr	r3, [r3, #8]
 8009784:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	430a      	orrs	r2, r1
 8009792:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800979c:	2b00      	cmp	r3, #0
 800979e:	d01a      	beq.n	80097d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	430a      	orrs	r2, r1
 80097b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097be:	d10a      	bne.n	80097d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	430a      	orrs	r2, r1
 80097d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d00a      	beq.n	80097f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	685b      	ldr	r3, [r3, #4]
 80097e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	430a      	orrs	r2, r1
 80097f6:	605a      	str	r2, [r3, #4]
  }
}
 80097f8:	bf00      	nop
 80097fa:	370c      	adds	r7, #12
 80097fc:	46bd      	mov	sp, r7
 80097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009802:	4770      	bx	lr

08009804 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b098      	sub	sp, #96	@ 0x60
 8009808:	af02      	add	r7, sp, #8
 800980a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2200      	movs	r2, #0
 8009810:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009814:	f7f9 fade 	bl	8002dd4 <HAL_GetTick>
 8009818:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f003 0308 	and.w	r3, r3, #8
 8009824:	2b08      	cmp	r3, #8
 8009826:	d12f      	bne.n	8009888 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009828:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800982c:	9300      	str	r3, [sp, #0]
 800982e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009830:	2200      	movs	r2, #0
 8009832:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009836:	6878      	ldr	r0, [r7, #4]
 8009838:	f000 f88e 	bl	8009958 <UART_WaitOnFlagUntilTimeout>
 800983c:	4603      	mov	r3, r0
 800983e:	2b00      	cmp	r3, #0
 8009840:	d022      	beq.n	8009888 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800984a:	e853 3f00 	ldrex	r3, [r3]
 800984e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009852:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009856:	653b      	str	r3, [r7, #80]	@ 0x50
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	461a      	mov	r2, r3
 800985e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009860:	647b      	str	r3, [r7, #68]	@ 0x44
 8009862:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009864:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009866:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009868:	e841 2300 	strex	r3, r2, [r1]
 800986c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800986e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009870:	2b00      	cmp	r3, #0
 8009872:	d1e6      	bne.n	8009842 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2220      	movs	r2, #32
 8009878:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2200      	movs	r2, #0
 8009880:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009884:	2303      	movs	r3, #3
 8009886:	e063      	b.n	8009950 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	f003 0304 	and.w	r3, r3, #4
 8009892:	2b04      	cmp	r3, #4
 8009894:	d149      	bne.n	800992a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009896:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800989a:	9300      	str	r3, [sp, #0]
 800989c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800989e:	2200      	movs	r2, #0
 80098a0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f000 f857 	bl	8009958 <UART_WaitOnFlagUntilTimeout>
 80098aa:	4603      	mov	r3, r0
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d03c      	beq.n	800992a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b8:	e853 3f00 	ldrex	r3, [r3]
 80098bc:	623b      	str	r3, [r7, #32]
   return(result);
 80098be:	6a3b      	ldr	r3, [r7, #32]
 80098c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	461a      	mov	r2, r3
 80098cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80098d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098d6:	e841 2300 	strex	r3, r2, [r1]
 80098da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80098dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d1e6      	bne.n	80098b0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	3308      	adds	r3, #8
 80098e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	e853 3f00 	ldrex	r3, [r3]
 80098f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	f023 0301 	bic.w	r3, r3, #1
 80098f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	3308      	adds	r3, #8
 8009900:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009902:	61fa      	str	r2, [r7, #28]
 8009904:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009906:	69b9      	ldr	r1, [r7, #24]
 8009908:	69fa      	ldr	r2, [r7, #28]
 800990a:	e841 2300 	strex	r3, r2, [r1]
 800990e:	617b      	str	r3, [r7, #20]
   return(result);
 8009910:	697b      	ldr	r3, [r7, #20]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d1e5      	bne.n	80098e2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2220      	movs	r2, #32
 800991a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2200      	movs	r2, #0
 8009922:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009926:	2303      	movs	r3, #3
 8009928:	e012      	b.n	8009950 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2220      	movs	r2, #32
 800992e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2220      	movs	r2, #32
 8009936:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2200      	movs	r2, #0
 800993e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2200      	movs	r2, #0
 8009944:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2200      	movs	r2, #0
 800994a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800994e:	2300      	movs	r3, #0
}
 8009950:	4618      	mov	r0, r3
 8009952:	3758      	adds	r7, #88	@ 0x58
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}

08009958 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
 800995e:	60f8      	str	r0, [r7, #12]
 8009960:	60b9      	str	r1, [r7, #8]
 8009962:	603b      	str	r3, [r7, #0]
 8009964:	4613      	mov	r3, r2
 8009966:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009968:	e04f      	b.n	8009a0a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800996a:	69bb      	ldr	r3, [r7, #24]
 800996c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009970:	d04b      	beq.n	8009a0a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009972:	f7f9 fa2f 	bl	8002dd4 <HAL_GetTick>
 8009976:	4602      	mov	r2, r0
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	1ad3      	subs	r3, r2, r3
 800997c:	69ba      	ldr	r2, [r7, #24]
 800997e:	429a      	cmp	r2, r3
 8009980:	d302      	bcc.n	8009988 <UART_WaitOnFlagUntilTimeout+0x30>
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d101      	bne.n	800998c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009988:	2303      	movs	r3, #3
 800998a:	e04e      	b.n	8009a2a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f003 0304 	and.w	r3, r3, #4
 8009996:	2b00      	cmp	r3, #0
 8009998:	d037      	beq.n	8009a0a <UART_WaitOnFlagUntilTimeout+0xb2>
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	2b80      	cmp	r3, #128	@ 0x80
 800999e:	d034      	beq.n	8009a0a <UART_WaitOnFlagUntilTimeout+0xb2>
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	2b40      	cmp	r3, #64	@ 0x40
 80099a4:	d031      	beq.n	8009a0a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	69db      	ldr	r3, [r3, #28]
 80099ac:	f003 0308 	and.w	r3, r3, #8
 80099b0:	2b08      	cmp	r3, #8
 80099b2:	d110      	bne.n	80099d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	2208      	movs	r2, #8
 80099ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099bc:	68f8      	ldr	r0, [r7, #12]
 80099be:	f000 f95b 	bl	8009c78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	2208      	movs	r2, #8
 80099c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	2200      	movs	r2, #0
 80099ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80099d2:	2301      	movs	r3, #1
 80099d4:	e029      	b.n	8009a2a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	69db      	ldr	r3, [r3, #28]
 80099dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80099e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099e4:	d111      	bne.n	8009a0a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80099ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099f0:	68f8      	ldr	r0, [r7, #12]
 80099f2:	f000 f941 	bl	8009c78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2220      	movs	r2, #32
 80099fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	2200      	movs	r2, #0
 8009a02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009a06:	2303      	movs	r3, #3
 8009a08:	e00f      	b.n	8009a2a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	69da      	ldr	r2, [r3, #28]
 8009a10:	68bb      	ldr	r3, [r7, #8]
 8009a12:	4013      	ands	r3, r2
 8009a14:	68ba      	ldr	r2, [r7, #8]
 8009a16:	429a      	cmp	r2, r3
 8009a18:	bf0c      	ite	eq
 8009a1a:	2301      	moveq	r3, #1
 8009a1c:	2300      	movne	r3, #0
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	461a      	mov	r2, r3
 8009a22:	79fb      	ldrb	r3, [r7, #7]
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d0a0      	beq.n	800996a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a28:	2300      	movs	r3, #0
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	3710      	adds	r7, #16
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}
	...

08009a34 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a34:	b480      	push	{r7}
 8009a36:	b0a3      	sub	sp, #140	@ 0x8c
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	60f8      	str	r0, [r7, #12]
 8009a3c:	60b9      	str	r1, [r7, #8]
 8009a3e:	4613      	mov	r3, r2
 8009a40:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	68ba      	ldr	r2, [r7, #8]
 8009a46:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	88fa      	ldrh	r2, [r7, #6]
 8009a4c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	88fa      	ldrh	r2, [r7, #6]
 8009a54:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	689b      	ldr	r3, [r3, #8]
 8009a62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a66:	d10e      	bne.n	8009a86 <UART_Start_Receive_IT+0x52>
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	691b      	ldr	r3, [r3, #16]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d105      	bne.n	8009a7c <UART_Start_Receive_IT+0x48>
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009a76:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a7a:	e02d      	b.n	8009ad8 <UART_Start_Receive_IT+0xa4>
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	22ff      	movs	r2, #255	@ 0xff
 8009a80:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a84:	e028      	b.n	8009ad8 <UART_Start_Receive_IT+0xa4>
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	689b      	ldr	r3, [r3, #8]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d10d      	bne.n	8009aaa <UART_Start_Receive_IT+0x76>
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	691b      	ldr	r3, [r3, #16]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d104      	bne.n	8009aa0 <UART_Start_Receive_IT+0x6c>
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	22ff      	movs	r2, #255	@ 0xff
 8009a9a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a9e:	e01b      	b.n	8009ad8 <UART_Start_Receive_IT+0xa4>
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	227f      	movs	r2, #127	@ 0x7f
 8009aa4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009aa8:	e016      	b.n	8009ad8 <UART_Start_Receive_IT+0xa4>
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	689b      	ldr	r3, [r3, #8]
 8009aae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009ab2:	d10d      	bne.n	8009ad0 <UART_Start_Receive_IT+0x9c>
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	691b      	ldr	r3, [r3, #16]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d104      	bne.n	8009ac6 <UART_Start_Receive_IT+0x92>
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	227f      	movs	r2, #127	@ 0x7f
 8009ac0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009ac4:	e008      	b.n	8009ad8 <UART_Start_Receive_IT+0xa4>
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	223f      	movs	r2, #63	@ 0x3f
 8009aca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009ace:	e003      	b.n	8009ad8 <UART_Start_Receive_IT+0xa4>
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	2200      	movs	r2, #0
 8009adc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	2222      	movs	r2, #34	@ 0x22
 8009ae4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	3308      	adds	r3, #8
 8009aee:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009af2:	e853 3f00 	ldrex	r3, [r3]
 8009af6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009af8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009afa:	f043 0301 	orr.w	r3, r3, #1
 8009afe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	3308      	adds	r3, #8
 8009b08:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009b0c:	673a      	str	r2, [r7, #112]	@ 0x70
 8009b0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b10:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009b12:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009b14:	e841 2300 	strex	r3, r2, [r1]
 8009b18:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8009b1a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d1e3      	bne.n	8009ae8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009b24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b28:	d14f      	bne.n	8009bca <UART_Start_Receive_IT+0x196>
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009b30:	88fa      	ldrh	r2, [r7, #6]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d349      	bcc.n	8009bca <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	689b      	ldr	r3, [r3, #8]
 8009b3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b3e:	d107      	bne.n	8009b50 <UART_Start_Receive_IT+0x11c>
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	691b      	ldr	r3, [r3, #16]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d103      	bne.n	8009b50 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	4a47      	ldr	r2, [pc, #284]	@ (8009c68 <UART_Start_Receive_IT+0x234>)
 8009b4c:	675a      	str	r2, [r3, #116]	@ 0x74
 8009b4e:	e002      	b.n	8009b56 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	4a46      	ldr	r2, [pc, #280]	@ (8009c6c <UART_Start_Receive_IT+0x238>)
 8009b54:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	691b      	ldr	r3, [r3, #16]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d01a      	beq.n	8009b94 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b66:	e853 3f00 	ldrex	r3, [r3]
 8009b6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009b6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b72:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b82:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b84:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009b86:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009b88:	e841 2300 	strex	r3, r2, [r1]
 8009b8c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009b8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d1e4      	bne.n	8009b5e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	3308      	adds	r3, #8
 8009b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b9e:	e853 3f00 	ldrex	r3, [r3]
 8009ba2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ba6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009baa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	3308      	adds	r3, #8
 8009bb2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009bb4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009bb6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bb8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009bba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009bbc:	e841 2300 	strex	r3, r2, [r1]
 8009bc0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009bc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d1e5      	bne.n	8009b94 <UART_Start_Receive_IT+0x160>
 8009bc8:	e046      	b.n	8009c58 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	689b      	ldr	r3, [r3, #8]
 8009bce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bd2:	d107      	bne.n	8009be4 <UART_Start_Receive_IT+0x1b0>
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	691b      	ldr	r3, [r3, #16]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d103      	bne.n	8009be4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	4a24      	ldr	r2, [pc, #144]	@ (8009c70 <UART_Start_Receive_IT+0x23c>)
 8009be0:	675a      	str	r2, [r3, #116]	@ 0x74
 8009be2:	e002      	b.n	8009bea <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	4a23      	ldr	r2, [pc, #140]	@ (8009c74 <UART_Start_Receive_IT+0x240>)
 8009be8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	691b      	ldr	r3, [r3, #16]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d019      	beq.n	8009c26 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bfa:	e853 3f00 	ldrex	r3, [r3]
 8009bfe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c02:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009c06:	677b      	str	r3, [r7, #116]	@ 0x74
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	461a      	mov	r2, r3
 8009c0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c10:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c12:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c14:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009c16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c18:	e841 2300 	strex	r3, r2, [r1]
 8009c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009c1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d1e6      	bne.n	8009bf2 <UART_Start_Receive_IT+0x1be>
 8009c24:	e018      	b.n	8009c58 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	e853 3f00 	ldrex	r3, [r3]
 8009c32:	613b      	str	r3, [r7, #16]
   return(result);
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	f043 0320 	orr.w	r3, r3, #32
 8009c3a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	461a      	mov	r2, r3
 8009c42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c44:	623b      	str	r3, [r7, #32]
 8009c46:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c48:	69f9      	ldr	r1, [r7, #28]
 8009c4a:	6a3a      	ldr	r2, [r7, #32]
 8009c4c:	e841 2300 	strex	r3, r2, [r1]
 8009c50:	61bb      	str	r3, [r7, #24]
   return(result);
 8009c52:	69bb      	ldr	r3, [r7, #24]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d1e6      	bne.n	8009c26 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8009c58:	2300      	movs	r3, #0
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	378c      	adds	r7, #140	@ 0x8c
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c64:	4770      	bx	lr
 8009c66:	bf00      	nop
 8009c68:	0800a495 	.word	0x0800a495
 8009c6c:	0800a131 	.word	0x0800a131
 8009c70:	08009f79 	.word	0x08009f79
 8009c74:	08009dc1 	.word	0x08009dc1

08009c78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b095      	sub	sp, #84	@ 0x54
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c88:	e853 3f00 	ldrex	r3, [r3]
 8009c8c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	461a      	mov	r2, r3
 8009c9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ca0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009ca4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ca6:	e841 2300 	strex	r3, r2, [r1]
 8009caa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009cac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d1e6      	bne.n	8009c80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	3308      	adds	r3, #8
 8009cb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cba:	6a3b      	ldr	r3, [r7, #32]
 8009cbc:	e853 3f00 	ldrex	r3, [r3]
 8009cc0:	61fb      	str	r3, [r7, #28]
   return(result);
 8009cc2:	69fb      	ldr	r3, [r7, #28]
 8009cc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009cc8:	f023 0301 	bic.w	r3, r3, #1
 8009ccc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	3308      	adds	r3, #8
 8009cd4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009cd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cda:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009cdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009cde:	e841 2300 	strex	r3, r2, [r1]
 8009ce2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d1e3      	bne.n	8009cb2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cee:	2b01      	cmp	r3, #1
 8009cf0:	d118      	bne.n	8009d24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	e853 3f00 	ldrex	r3, [r3]
 8009cfe:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	f023 0310 	bic.w	r3, r3, #16
 8009d06:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	461a      	mov	r2, r3
 8009d0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d10:	61bb      	str	r3, [r7, #24]
 8009d12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d14:	6979      	ldr	r1, [r7, #20]
 8009d16:	69ba      	ldr	r2, [r7, #24]
 8009d18:	e841 2300 	strex	r3, r2, [r1]
 8009d1c:	613b      	str	r3, [r7, #16]
   return(result);
 8009d1e:	693b      	ldr	r3, [r7, #16]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d1e6      	bne.n	8009cf2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2220      	movs	r2, #32
 8009d28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2200      	movs	r2, #0
 8009d36:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009d38:	bf00      	nop
 8009d3a:	3754      	adds	r7, #84	@ 0x54
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d42:	4770      	bx	lr

08009d44 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	2200      	movs	r2, #0
 8009d56:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d5a:	68f8      	ldr	r0, [r7, #12]
 8009d5c:	f7ff f99e 	bl	800909c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d60:	bf00      	nop
 8009d62:	3710      	adds	r7, #16
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b088      	sub	sp, #32
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	e853 3f00 	ldrex	r3, [r3]
 8009d7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d84:	61fb      	str	r3, [r7, #28]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	69fb      	ldr	r3, [r7, #28]
 8009d8e:	61bb      	str	r3, [r7, #24]
 8009d90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d92:	6979      	ldr	r1, [r7, #20]
 8009d94:	69ba      	ldr	r2, [r7, #24]
 8009d96:	e841 2300 	strex	r3, r2, [r1]
 8009d9a:	613b      	str	r3, [r7, #16]
   return(result);
 8009d9c:	693b      	ldr	r3, [r7, #16]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d1e6      	bne.n	8009d70 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2220      	movs	r2, #32
 8009da6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2200      	movs	r2, #0
 8009dae:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f7ff f969 	bl	8009088 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009db6:	bf00      	nop
 8009db8:	3720      	adds	r7, #32
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}
	...

08009dc0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b09c      	sub	sp, #112	@ 0x70
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009dce:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009dd8:	2b22      	cmp	r3, #34	@ 0x22
 8009dda:	f040 80be 	bne.w	8009f5a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009de4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009de8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009dec:	b2d9      	uxtb	r1, r3
 8009dee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009df2:	b2da      	uxtb	r2, r3
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009df8:	400a      	ands	r2, r1
 8009dfa:	b2d2      	uxtb	r2, r2
 8009dfc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e02:	1c5a      	adds	r2, r3, #1
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e0e:	b29b      	uxth	r3, r3
 8009e10:	3b01      	subs	r3, #1
 8009e12:	b29a      	uxth	r2, r3
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e20:	b29b      	uxth	r3, r3
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	f040 80a1 	bne.w	8009f6a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e30:	e853 3f00 	ldrex	r3, [r3]
 8009e34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009e36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	461a      	mov	r2, r3
 8009e44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009e46:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e48:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009e4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e4e:	e841 2300 	strex	r3, r2, [r1]
 8009e52:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009e54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d1e6      	bne.n	8009e28 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	3308      	adds	r3, #8
 8009e60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e64:	e853 3f00 	ldrex	r3, [r3]
 8009e68:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e6c:	f023 0301 	bic.w	r3, r3, #1
 8009e70:	667b      	str	r3, [r7, #100]	@ 0x64
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	3308      	adds	r3, #8
 8009e78:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009e7a:	647a      	str	r2, [r7, #68]	@ 0x44
 8009e7c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e7e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e82:	e841 2300 	strex	r3, r2, [r1]
 8009e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d1e5      	bne.n	8009e5a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2220      	movs	r2, #32
 8009e92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	4a33      	ldr	r2, [pc, #204]	@ (8009f74 <UART_RxISR_8BIT+0x1b4>)
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d01f      	beq.n	8009eec <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d018      	beq.n	8009eec <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec2:	e853 3f00 	ldrex	r3, [r3]
 8009ec6:	623b      	str	r3, [r7, #32]
   return(result);
 8009ec8:	6a3b      	ldr	r3, [r7, #32]
 8009eca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009ece:	663b      	str	r3, [r7, #96]	@ 0x60
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	461a      	mov	r2, r3
 8009ed6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ed8:	633b      	str	r3, [r7, #48]	@ 0x30
 8009eda:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009edc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ede:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ee0:	e841 2300 	strex	r3, r2, [r1]
 8009ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d1e6      	bne.n	8009eba <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ef0:	2b01      	cmp	r3, #1
 8009ef2:	d12e      	bne.n	8009f52 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f00:	693b      	ldr	r3, [r7, #16]
 8009f02:	e853 3f00 	ldrex	r3, [r3]
 8009f06:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f023 0310 	bic.w	r3, r3, #16
 8009f0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	461a      	mov	r2, r3
 8009f16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009f18:	61fb      	str	r3, [r7, #28]
 8009f1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f1c:	69b9      	ldr	r1, [r7, #24]
 8009f1e:	69fa      	ldr	r2, [r7, #28]
 8009f20:	e841 2300 	strex	r3, r2, [r1]
 8009f24:	617b      	str	r3, [r7, #20]
   return(result);
 8009f26:	697b      	ldr	r3, [r7, #20]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d1e6      	bne.n	8009efa <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	69db      	ldr	r3, [r3, #28]
 8009f32:	f003 0310 	and.w	r3, r3, #16
 8009f36:	2b10      	cmp	r3, #16
 8009f38:	d103      	bne.n	8009f42 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	2210      	movs	r2, #16
 8009f40:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009f48:	4619      	mov	r1, r3
 8009f4a:	6878      	ldr	r0, [r7, #4]
 8009f4c:	f7ff f8b0 	bl	80090b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009f50:	e00b      	b.n	8009f6a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f7f7 fb78 	bl	8001648 <HAL_UART_RxCpltCallback>
}
 8009f58:	e007      	b.n	8009f6a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	699a      	ldr	r2, [r3, #24]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f042 0208 	orr.w	r2, r2, #8
 8009f68:	619a      	str	r2, [r3, #24]
}
 8009f6a:	bf00      	nop
 8009f6c:	3770      	adds	r7, #112	@ 0x70
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
 8009f72:	bf00      	nop
 8009f74:	40008000 	.word	0x40008000

08009f78 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b09c      	sub	sp, #112	@ 0x70
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009f86:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f90:	2b22      	cmp	r3, #34	@ 0x22
 8009f92:	f040 80be 	bne.w	800a112 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f9c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fa4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009fa6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009faa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009fae:	4013      	ands	r3, r2
 8009fb0:	b29a      	uxth	r2, r3
 8009fb2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009fb4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fba:	1c9a      	adds	r2, r3, #2
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009fc6:	b29b      	uxth	r3, r3
 8009fc8:	3b01      	subs	r3, #1
 8009fca:	b29a      	uxth	r2, r3
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009fd8:	b29b      	uxth	r3, r3
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	f040 80a1 	bne.w	800a122 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fe6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009fe8:	e853 3f00 	ldrex	r3, [r3]
 8009fec:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009fee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ff0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ff4:	667b      	str	r3, [r7, #100]	@ 0x64
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	461a      	mov	r2, r3
 8009ffc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ffe:	657b      	str	r3, [r7, #84]	@ 0x54
 800a000:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a002:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a004:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a006:	e841 2300 	strex	r3, r2, [r1]
 800a00a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a00c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d1e6      	bne.n	8009fe0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	3308      	adds	r3, #8
 800a018:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a01a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a01c:	e853 3f00 	ldrex	r3, [r3]
 800a020:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a024:	f023 0301 	bic.w	r3, r3, #1
 800a028:	663b      	str	r3, [r7, #96]	@ 0x60
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	3308      	adds	r3, #8
 800a030:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a032:	643a      	str	r2, [r7, #64]	@ 0x40
 800a034:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a036:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a038:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a03a:	e841 2300 	strex	r3, r2, [r1]
 800a03e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a042:	2b00      	cmp	r3, #0
 800a044:	d1e5      	bne.n	800a012 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2220      	movs	r2, #32
 800a04a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2200      	movs	r2, #0
 800a052:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2200      	movs	r2, #0
 800a058:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a33      	ldr	r2, [pc, #204]	@ (800a12c <UART_RxISR_16BIT+0x1b4>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d01f      	beq.n	800a0a4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d018      	beq.n	800a0a4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a078:	6a3b      	ldr	r3, [r7, #32]
 800a07a:	e853 3f00 	ldrex	r3, [r3]
 800a07e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a080:	69fb      	ldr	r3, [r7, #28]
 800a082:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a086:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	461a      	mov	r2, r3
 800a08e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a090:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a092:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a094:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a096:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a098:	e841 2300 	strex	r3, r2, [r1]
 800a09c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a09e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d1e6      	bne.n	800a072 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0a8:	2b01      	cmp	r3, #1
 800a0aa:	d12e      	bne.n	800a10a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	e853 3f00 	ldrex	r3, [r3]
 800a0be:	60bb      	str	r3, [r7, #8]
   return(result);
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	f023 0310 	bic.w	r3, r3, #16
 800a0c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	461a      	mov	r2, r3
 800a0ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a0d0:	61bb      	str	r3, [r7, #24]
 800a0d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0d4:	6979      	ldr	r1, [r7, #20]
 800a0d6:	69ba      	ldr	r2, [r7, #24]
 800a0d8:	e841 2300 	strex	r3, r2, [r1]
 800a0dc:	613b      	str	r3, [r7, #16]
   return(result);
 800a0de:	693b      	ldr	r3, [r7, #16]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d1e6      	bne.n	800a0b2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	69db      	ldr	r3, [r3, #28]
 800a0ea:	f003 0310 	and.w	r3, r3, #16
 800a0ee:	2b10      	cmp	r3, #16
 800a0f0:	d103      	bne.n	800a0fa <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	2210      	movs	r2, #16
 800a0f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a100:	4619      	mov	r1, r3
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f7fe ffd4 	bl	80090b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a108:	e00b      	b.n	800a122 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f7f7 fa9c 	bl	8001648 <HAL_UART_RxCpltCallback>
}
 800a110:	e007      	b.n	800a122 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	699a      	ldr	r2, [r3, #24]
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f042 0208 	orr.w	r2, r2, #8
 800a120:	619a      	str	r2, [r3, #24]
}
 800a122:	bf00      	nop
 800a124:	3770      	adds	r7, #112	@ 0x70
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}
 800a12a:	bf00      	nop
 800a12c:	40008000 	.word	0x40008000

0800a130 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b0ac      	sub	sp, #176	@ 0xb0
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a13e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	69db      	ldr	r3, [r3, #28]
 800a148:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	689b      	ldr	r3, [r3, #8]
 800a15c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a166:	2b22      	cmp	r3, #34	@ 0x22
 800a168:	f040 8183 	bne.w	800a472 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a172:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a176:	e126      	b.n	800a3c6 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a17e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a182:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800a186:	b2d9      	uxtb	r1, r3
 800a188:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800a18c:	b2da      	uxtb	r2, r3
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a192:	400a      	ands	r2, r1
 800a194:	b2d2      	uxtb	r2, r2
 800a196:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a19c:	1c5a      	adds	r2, r3, #1
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a1a8:	b29b      	uxth	r3, r3
 800a1aa:	3b01      	subs	r3, #1
 800a1ac:	b29a      	uxth	r2, r3
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	69db      	ldr	r3, [r3, #28]
 800a1ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a1be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1c2:	f003 0307 	and.w	r3, r3, #7
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d053      	beq.n	800a272 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a1ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1ce:	f003 0301 	and.w	r3, r3, #1
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d011      	beq.n	800a1fa <UART_RxISR_8BIT_FIFOEN+0xca>
 800a1d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a1da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d00b      	beq.n	800a1fa <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1f0:	f043 0201 	orr.w	r2, r3, #1
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a1fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1fe:	f003 0302 	and.w	r3, r3, #2
 800a202:	2b00      	cmp	r3, #0
 800a204:	d011      	beq.n	800a22a <UART_RxISR_8BIT_FIFOEN+0xfa>
 800a206:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a20a:	f003 0301 	and.w	r3, r3, #1
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d00b      	beq.n	800a22a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	2202      	movs	r2, #2
 800a218:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a220:	f043 0204 	orr.w	r2, r3, #4
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a22a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a22e:	f003 0304 	and.w	r3, r3, #4
 800a232:	2b00      	cmp	r3, #0
 800a234:	d011      	beq.n	800a25a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800a236:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a23a:	f003 0301 	and.w	r3, r3, #1
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d00b      	beq.n	800a25a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	2204      	movs	r2, #4
 800a248:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a250:	f043 0202 	orr.w	r2, r3, #2
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a260:	2b00      	cmp	r3, #0
 800a262:	d006      	beq.n	800a272 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f7fe ff19 	bl	800909c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2200      	movs	r2, #0
 800a26e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a278:	b29b      	uxth	r3, r3
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	f040 80a3 	bne.w	800a3c6 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a286:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a288:	e853 3f00 	ldrex	r3, [r3]
 800a28c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a28e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a290:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a294:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	461a      	mov	r2, r3
 800a29e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a2a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a2a4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2a6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a2a8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a2aa:	e841 2300 	strex	r3, r2, [r1]
 800a2ae:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a2b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d1e4      	bne.n	800a280 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	3308      	adds	r3, #8
 800a2bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a2c0:	e853 3f00 	ldrex	r3, [r3]
 800a2c4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a2c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a2c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a2cc:	f023 0301 	bic.w	r3, r3, #1
 800a2d0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	3308      	adds	r3, #8
 800a2da:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a2de:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a2e0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2e2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a2e4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a2e6:	e841 2300 	strex	r3, r2, [r1]
 800a2ea:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a2ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d1e1      	bne.n	800a2b6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	2220      	movs	r2, #32
 800a2f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2200      	movs	r2, #0
 800a304:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4a60      	ldr	r2, [pc, #384]	@ (800a48c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a30c:	4293      	cmp	r3, r2
 800a30e:	d021      	beq.n	800a354 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	685b      	ldr	r3, [r3, #4]
 800a316:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d01a      	beq.n	800a354 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a324:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a326:	e853 3f00 	ldrex	r3, [r3]
 800a32a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a32c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a32e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a332:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	461a      	mov	r2, r3
 800a33c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a340:	657b      	str	r3, [r7, #84]	@ 0x54
 800a342:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a344:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a346:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a348:	e841 2300 	strex	r3, r2, [r1]
 800a34c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a34e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a350:	2b00      	cmp	r3, #0
 800a352:	d1e4      	bne.n	800a31e <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a358:	2b01      	cmp	r3, #1
 800a35a:	d130      	bne.n	800a3be <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2200      	movs	r2, #0
 800a360:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a36a:	e853 3f00 	ldrex	r3, [r3]
 800a36e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a372:	f023 0310 	bic.w	r3, r3, #16
 800a376:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	461a      	mov	r2, r3
 800a380:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a384:	643b      	str	r3, [r7, #64]	@ 0x40
 800a386:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a388:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a38a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a38c:	e841 2300 	strex	r3, r2, [r1]
 800a390:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a394:	2b00      	cmp	r3, #0
 800a396:	d1e4      	bne.n	800a362 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	69db      	ldr	r3, [r3, #28]
 800a39e:	f003 0310 	and.w	r3, r3, #16
 800a3a2:	2b10      	cmp	r3, #16
 800a3a4:	d103      	bne.n	800a3ae <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	2210      	movs	r2, #16
 800a3ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a3b4:	4619      	mov	r1, r3
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f7fe fe7a 	bl	80090b0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a3bc:	e00e      	b.n	800a3dc <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f7f7 f942 	bl	8001648 <HAL_UART_RxCpltCallback>
        break;
 800a3c4:	e00a      	b.n	800a3dc <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a3c6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d006      	beq.n	800a3dc <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800a3ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3d2:	f003 0320 	and.w	r3, r3, #32
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	f47f aece 	bne.w	800a178 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a3e2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a3e6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d049      	beq.n	800a482 <UART_RxISR_8BIT_FIFOEN+0x352>
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a3f4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a3f8:	429a      	cmp	r2, r3
 800a3fa:	d242      	bcs.n	800a482 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	3308      	adds	r3, #8
 800a402:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a404:	6a3b      	ldr	r3, [r7, #32]
 800a406:	e853 3f00 	ldrex	r3, [r3]
 800a40a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a40c:	69fb      	ldr	r3, [r7, #28]
 800a40e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a412:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	3308      	adds	r3, #8
 800a41c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a420:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a422:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a424:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a426:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a428:	e841 2300 	strex	r3, r2, [r1]
 800a42c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a42e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a430:	2b00      	cmp	r3, #0
 800a432:	d1e3      	bne.n	800a3fc <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	4a16      	ldr	r2, [pc, #88]	@ (800a490 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800a438:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	e853 3f00 	ldrex	r3, [r3]
 800a446:	60bb      	str	r3, [r7, #8]
   return(result);
 800a448:	68bb      	ldr	r3, [r7, #8]
 800a44a:	f043 0320 	orr.w	r3, r3, #32
 800a44e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	461a      	mov	r2, r3
 800a458:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a45c:	61bb      	str	r3, [r7, #24]
 800a45e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a460:	6979      	ldr	r1, [r7, #20]
 800a462:	69ba      	ldr	r2, [r7, #24]
 800a464:	e841 2300 	strex	r3, r2, [r1]
 800a468:	613b      	str	r3, [r7, #16]
   return(result);
 800a46a:	693b      	ldr	r3, [r7, #16]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d1e4      	bne.n	800a43a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a470:	e007      	b.n	800a482 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	699a      	ldr	r2, [r3, #24]
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f042 0208 	orr.w	r2, r2, #8
 800a480:	619a      	str	r2, [r3, #24]
}
 800a482:	bf00      	nop
 800a484:	37b0      	adds	r7, #176	@ 0xb0
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}
 800a48a:	bf00      	nop
 800a48c:	40008000 	.word	0x40008000
 800a490:	08009dc1 	.word	0x08009dc1

0800a494 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b0ae      	sub	sp, #184	@ 0xb8
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a4a2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	69db      	ldr	r3, [r3, #28]
 800a4ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	689b      	ldr	r3, [r3, #8]
 800a4c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a4ca:	2b22      	cmp	r3, #34	@ 0x22
 800a4cc:	f040 8187 	bne.w	800a7de <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a4d6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a4da:	e12a      	b.n	800a732 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4e2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a4ee:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a4f2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a4f6:	4013      	ands	r3, r2
 800a4f8:	b29a      	uxth	r2, r3
 800a4fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a4fe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a504:	1c9a      	adds	r2, r3, #2
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a510:	b29b      	uxth	r3, r3
 800a512:	3b01      	subs	r3, #1
 800a514:	b29a      	uxth	r2, r3
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	69db      	ldr	r3, [r3, #28]
 800a522:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a526:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a52a:	f003 0307 	and.w	r3, r3, #7
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d053      	beq.n	800a5da <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a532:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a536:	f003 0301 	and.w	r3, r3, #1
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d011      	beq.n	800a562 <UART_RxISR_16BIT_FIFOEN+0xce>
 800a53e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a546:	2b00      	cmp	r3, #0
 800a548:	d00b      	beq.n	800a562 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	2201      	movs	r2, #1
 800a550:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a558:	f043 0201 	orr.w	r2, r3, #1
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a562:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a566:	f003 0302 	and.w	r3, r3, #2
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d011      	beq.n	800a592 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a56e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a572:	f003 0301 	and.w	r3, r3, #1
 800a576:	2b00      	cmp	r3, #0
 800a578:	d00b      	beq.n	800a592 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	2202      	movs	r2, #2
 800a580:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a588:	f043 0204 	orr.w	r2, r3, #4
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a592:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a596:	f003 0304 	and.w	r3, r3, #4
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d011      	beq.n	800a5c2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a59e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a5a2:	f003 0301 	and.w	r3, r3, #1
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d00b      	beq.n	800a5c2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	2204      	movs	r2, #4
 800a5b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5b8:	f043 0202 	orr.w	r2, r3, #2
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d006      	beq.n	800a5da <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f7fe fd65 	bl	800909c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a5e0:	b29b      	uxth	r3, r3
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	f040 80a5 	bne.w	800a732 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a5f0:	e853 3f00 	ldrex	r3, [r3]
 800a5f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a5f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a5f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a5fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	461a      	mov	r2, r3
 800a606:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a60a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a60e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a610:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a612:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a616:	e841 2300 	strex	r3, r2, [r1]
 800a61a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a61c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d1e2      	bne.n	800a5e8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	3308      	adds	r3, #8
 800a628:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a62a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a62c:	e853 3f00 	ldrex	r3, [r3]
 800a630:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a632:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a634:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a638:	f023 0301 	bic.w	r3, r3, #1
 800a63c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	3308      	adds	r3, #8
 800a646:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a64a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a64c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a64e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a650:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a652:	e841 2300 	strex	r3, r2, [r1]
 800a656:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a658:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d1e1      	bne.n	800a622 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2220      	movs	r2, #32
 800a662:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2200      	movs	r2, #0
 800a66a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2200      	movs	r2, #0
 800a670:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	4a60      	ldr	r2, [pc, #384]	@ (800a7f8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800a678:	4293      	cmp	r3, r2
 800a67a:	d021      	beq.n	800a6c0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	685b      	ldr	r3, [r3, #4]
 800a682:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a686:	2b00      	cmp	r3, #0
 800a688:	d01a      	beq.n	800a6c0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a690:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a692:	e853 3f00 	ldrex	r3, [r3]
 800a696:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a698:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a69a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a69e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	461a      	mov	r2, r3
 800a6a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a6ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a6ae:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6b0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a6b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a6b4:	e841 2300 	strex	r3, r2, [r1]
 800a6b8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a6ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d1e4      	bne.n	800a68a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a6c4:	2b01      	cmp	r3, #1
 800a6c6:	d130      	bne.n	800a72a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6d6:	e853 3f00 	ldrex	r3, [r3]
 800a6da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a6dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6de:	f023 0310 	bic.w	r3, r3, #16
 800a6e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	461a      	mov	r2, r3
 800a6ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a6f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a6f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a6f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a6f8:	e841 2300 	strex	r3, r2, [r1]
 800a6fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a6fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a700:	2b00      	cmp	r3, #0
 800a702:	d1e4      	bne.n	800a6ce <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	69db      	ldr	r3, [r3, #28]
 800a70a:	f003 0310 	and.w	r3, r3, #16
 800a70e:	2b10      	cmp	r3, #16
 800a710:	d103      	bne.n	800a71a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	2210      	movs	r2, #16
 800a718:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a720:	4619      	mov	r1, r3
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f7fe fcc4 	bl	80090b0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a728:	e00e      	b.n	800a748 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f7f6 ff8c 	bl	8001648 <HAL_UART_RxCpltCallback>
        break;
 800a730:	e00a      	b.n	800a748 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a732:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a736:	2b00      	cmp	r3, #0
 800a738:	d006      	beq.n	800a748 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800a73a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a73e:	f003 0320 	and.w	r3, r3, #32
 800a742:	2b00      	cmp	r3, #0
 800a744:	f47f aeca 	bne.w	800a4dc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a74e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a752:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a756:	2b00      	cmp	r3, #0
 800a758:	d049      	beq.n	800a7ee <UART_RxISR_16BIT_FIFOEN+0x35a>
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a760:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a764:	429a      	cmp	r2, r3
 800a766:	d242      	bcs.n	800a7ee <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	3308      	adds	r3, #8
 800a76e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a772:	e853 3f00 	ldrex	r3, [r3]
 800a776:	623b      	str	r3, [r7, #32]
   return(result);
 800a778:	6a3b      	ldr	r3, [r7, #32]
 800a77a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a77e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	3308      	adds	r3, #8
 800a788:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a78c:	633a      	str	r2, [r7, #48]	@ 0x30
 800a78e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a790:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a792:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a794:	e841 2300 	strex	r3, r2, [r1]
 800a798:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a79a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d1e3      	bne.n	800a768 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	4a16      	ldr	r2, [pc, #88]	@ (800a7fc <UART_RxISR_16BIT_FIFOEN+0x368>)
 800a7a4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	e853 3f00 	ldrex	r3, [r3]
 800a7b2:	60fb      	str	r3, [r7, #12]
   return(result);
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f043 0320 	orr.w	r3, r3, #32
 800a7ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a7c8:	61fb      	str	r3, [r7, #28]
 800a7ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7cc:	69b9      	ldr	r1, [r7, #24]
 800a7ce:	69fa      	ldr	r2, [r7, #28]
 800a7d0:	e841 2300 	strex	r3, r2, [r1]
 800a7d4:	617b      	str	r3, [r7, #20]
   return(result);
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d1e4      	bne.n	800a7a6 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a7dc:	e007      	b.n	800a7ee <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	699a      	ldr	r2, [r3, #24]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f042 0208 	orr.w	r2, r2, #8
 800a7ec:	619a      	str	r2, [r3, #24]
}
 800a7ee:	bf00      	nop
 800a7f0:	37b8      	adds	r7, #184	@ 0xb8
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bd80      	pop	{r7, pc}
 800a7f6:	bf00      	nop
 800a7f8:	40008000 	.word	0x40008000
 800a7fc:	08009f79 	.word	0x08009f79

0800a800 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a800:	b480      	push	{r7}
 800a802:	b083      	sub	sp, #12
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a808:	bf00      	nop
 800a80a:	370c      	adds	r7, #12
 800a80c:	46bd      	mov	sp, r7
 800a80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a812:	4770      	bx	lr

0800a814 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a814:	b480      	push	{r7}
 800a816:	b083      	sub	sp, #12
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a81c:	bf00      	nop
 800a81e:	370c      	adds	r7, #12
 800a820:	46bd      	mov	sp, r7
 800a822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a826:	4770      	bx	lr

0800a828 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a828:	b480      	push	{r7}
 800a82a:	b083      	sub	sp, #12
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a830:	bf00      	nop
 800a832:	370c      	adds	r7, #12
 800a834:	46bd      	mov	sp, r7
 800a836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83a:	4770      	bx	lr

0800a83c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a83c:	b480      	push	{r7}
 800a83e:	b085      	sub	sp, #20
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d101      	bne.n	800a852 <HAL_UARTEx_DisableFifoMode+0x16>
 800a84e:	2302      	movs	r3, #2
 800a850:	e027      	b.n	800a8a2 <HAL_UARTEx_DisableFifoMode+0x66>
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2201      	movs	r2, #1
 800a856:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2224      	movs	r2, #36	@ 0x24
 800a85e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	681a      	ldr	r2, [r3, #0]
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f022 0201 	bic.w	r2, r2, #1
 800a878:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a880:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	2200      	movs	r2, #0
 800a886:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	68fa      	ldr	r2, [r7, #12]
 800a88e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2220      	movs	r2, #32
 800a894:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	2200      	movs	r2, #0
 800a89c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a8a0:	2300      	movs	r3, #0
}
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	3714      	adds	r7, #20
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ac:	4770      	bx	lr

0800a8ae <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a8ae:	b580      	push	{r7, lr}
 800a8b0:	b084      	sub	sp, #16
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	6078      	str	r0, [r7, #4]
 800a8b6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a8be:	2b01      	cmp	r3, #1
 800a8c0:	d101      	bne.n	800a8c6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a8c2:	2302      	movs	r3, #2
 800a8c4:	e02d      	b.n	800a922 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	2201      	movs	r2, #1
 800a8ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2224      	movs	r2, #36	@ 0x24
 800a8d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	681a      	ldr	r2, [r3, #0]
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	f022 0201 	bic.w	r2, r2, #1
 800a8ec:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	689b      	ldr	r3, [r3, #8]
 800a8f4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	683a      	ldr	r2, [r7, #0]
 800a8fe:	430a      	orrs	r2, r1
 800a900:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f000 f850 	bl	800a9a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	68fa      	ldr	r2, [r7, #12]
 800a90e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2220      	movs	r2, #32
 800a914:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	2200      	movs	r2, #0
 800a91c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a920:	2300      	movs	r3, #0
}
 800a922:	4618      	mov	r0, r3
 800a924:	3710      	adds	r7, #16
 800a926:	46bd      	mov	sp, r7
 800a928:	bd80      	pop	{r7, pc}

0800a92a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a92a:	b580      	push	{r7, lr}
 800a92c:	b084      	sub	sp, #16
 800a92e:	af00      	add	r7, sp, #0
 800a930:	6078      	str	r0, [r7, #4]
 800a932:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a93a:	2b01      	cmp	r3, #1
 800a93c:	d101      	bne.n	800a942 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a93e:	2302      	movs	r3, #2
 800a940:	e02d      	b.n	800a99e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	2201      	movs	r2, #1
 800a946:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	2224      	movs	r2, #36	@ 0x24
 800a94e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	681a      	ldr	r2, [r3, #0]
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	f022 0201 	bic.w	r2, r2, #1
 800a968:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	689b      	ldr	r3, [r3, #8]
 800a970:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	683a      	ldr	r2, [r7, #0]
 800a97a:	430a      	orrs	r2, r1
 800a97c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f000 f812 	bl	800a9a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	68fa      	ldr	r2, [r7, #12]
 800a98a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2220      	movs	r2, #32
 800a990:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2200      	movs	r2, #0
 800a998:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a99c:	2300      	movs	r3, #0
}
 800a99e:	4618      	mov	r0, r3
 800a9a0:	3710      	adds	r7, #16
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	bd80      	pop	{r7, pc}
	...

0800a9a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b085      	sub	sp, #20
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d108      	bne.n	800a9ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2201      	movs	r2, #1
 800a9bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2201      	movs	r2, #1
 800a9c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a9c8:	e031      	b.n	800aa2e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a9ca:	2308      	movs	r3, #8
 800a9cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a9ce:	2308      	movs	r3, #8
 800a9d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	689b      	ldr	r3, [r3, #8]
 800a9d8:	0e5b      	lsrs	r3, r3, #25
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	f003 0307 	and.w	r3, r3, #7
 800a9e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	689b      	ldr	r3, [r3, #8]
 800a9e8:	0f5b      	lsrs	r3, r3, #29
 800a9ea:	b2db      	uxtb	r3, r3
 800a9ec:	f003 0307 	and.w	r3, r3, #7
 800a9f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9f2:	7bbb      	ldrb	r3, [r7, #14]
 800a9f4:	7b3a      	ldrb	r2, [r7, #12]
 800a9f6:	4911      	ldr	r1, [pc, #68]	@ (800aa3c <UARTEx_SetNbDataToProcess+0x94>)
 800a9f8:	5c8a      	ldrb	r2, [r1, r2]
 800a9fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a9fe:	7b3a      	ldrb	r2, [r7, #12]
 800aa00:	490f      	ldr	r1, [pc, #60]	@ (800aa40 <UARTEx_SetNbDataToProcess+0x98>)
 800aa02:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa04:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa08:	b29a      	uxth	r2, r3
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa10:	7bfb      	ldrb	r3, [r7, #15]
 800aa12:	7b7a      	ldrb	r2, [r7, #13]
 800aa14:	4909      	ldr	r1, [pc, #36]	@ (800aa3c <UARTEx_SetNbDataToProcess+0x94>)
 800aa16:	5c8a      	ldrb	r2, [r1, r2]
 800aa18:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aa1c:	7b7a      	ldrb	r2, [r7, #13]
 800aa1e:	4908      	ldr	r1, [pc, #32]	@ (800aa40 <UARTEx_SetNbDataToProcess+0x98>)
 800aa20:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa22:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa26:	b29a      	uxth	r2, r3
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800aa2e:	bf00      	nop
 800aa30:	3714      	adds	r7, #20
 800aa32:	46bd      	mov	sp, r7
 800aa34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa38:	4770      	bx	lr
 800aa3a:	bf00      	nop
 800aa3c:	0800db20 	.word	0x0800db20
 800aa40:	0800db28 	.word	0x0800db28

0800aa44 <atoi>:
 800aa44:	220a      	movs	r2, #10
 800aa46:	2100      	movs	r1, #0
 800aa48:	f000 b87a 	b.w	800ab40 <strtol>

0800aa4c <_strtol_l.isra.0>:
 800aa4c:	2b24      	cmp	r3, #36	@ 0x24
 800aa4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa52:	4686      	mov	lr, r0
 800aa54:	4690      	mov	r8, r2
 800aa56:	d801      	bhi.n	800aa5c <_strtol_l.isra.0+0x10>
 800aa58:	2b01      	cmp	r3, #1
 800aa5a:	d106      	bne.n	800aa6a <_strtol_l.isra.0+0x1e>
 800aa5c:	f000 fe5e 	bl	800b71c <__errno>
 800aa60:	2316      	movs	r3, #22
 800aa62:	6003      	str	r3, [r0, #0]
 800aa64:	2000      	movs	r0, #0
 800aa66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa6a:	4834      	ldr	r0, [pc, #208]	@ (800ab3c <_strtol_l.isra.0+0xf0>)
 800aa6c:	460d      	mov	r5, r1
 800aa6e:	462a      	mov	r2, r5
 800aa70:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aa74:	5d06      	ldrb	r6, [r0, r4]
 800aa76:	f016 0608 	ands.w	r6, r6, #8
 800aa7a:	d1f8      	bne.n	800aa6e <_strtol_l.isra.0+0x22>
 800aa7c:	2c2d      	cmp	r4, #45	@ 0x2d
 800aa7e:	d110      	bne.n	800aaa2 <_strtol_l.isra.0+0x56>
 800aa80:	782c      	ldrb	r4, [r5, #0]
 800aa82:	2601      	movs	r6, #1
 800aa84:	1c95      	adds	r5, r2, #2
 800aa86:	f033 0210 	bics.w	r2, r3, #16
 800aa8a:	d115      	bne.n	800aab8 <_strtol_l.isra.0+0x6c>
 800aa8c:	2c30      	cmp	r4, #48	@ 0x30
 800aa8e:	d10d      	bne.n	800aaac <_strtol_l.isra.0+0x60>
 800aa90:	782a      	ldrb	r2, [r5, #0]
 800aa92:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800aa96:	2a58      	cmp	r2, #88	@ 0x58
 800aa98:	d108      	bne.n	800aaac <_strtol_l.isra.0+0x60>
 800aa9a:	786c      	ldrb	r4, [r5, #1]
 800aa9c:	3502      	adds	r5, #2
 800aa9e:	2310      	movs	r3, #16
 800aaa0:	e00a      	b.n	800aab8 <_strtol_l.isra.0+0x6c>
 800aaa2:	2c2b      	cmp	r4, #43	@ 0x2b
 800aaa4:	bf04      	itt	eq
 800aaa6:	782c      	ldrbeq	r4, [r5, #0]
 800aaa8:	1c95      	addeq	r5, r2, #2
 800aaaa:	e7ec      	b.n	800aa86 <_strtol_l.isra.0+0x3a>
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d1f6      	bne.n	800aa9e <_strtol_l.isra.0+0x52>
 800aab0:	2c30      	cmp	r4, #48	@ 0x30
 800aab2:	bf14      	ite	ne
 800aab4:	230a      	movne	r3, #10
 800aab6:	2308      	moveq	r3, #8
 800aab8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800aabc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800aac0:	2200      	movs	r2, #0
 800aac2:	fbbc f9f3 	udiv	r9, ip, r3
 800aac6:	4610      	mov	r0, r2
 800aac8:	fb03 ca19 	mls	sl, r3, r9, ip
 800aacc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800aad0:	2f09      	cmp	r7, #9
 800aad2:	d80f      	bhi.n	800aaf4 <_strtol_l.isra.0+0xa8>
 800aad4:	463c      	mov	r4, r7
 800aad6:	42a3      	cmp	r3, r4
 800aad8:	dd1b      	ble.n	800ab12 <_strtol_l.isra.0+0xc6>
 800aada:	1c57      	adds	r7, r2, #1
 800aadc:	d007      	beq.n	800aaee <_strtol_l.isra.0+0xa2>
 800aade:	4581      	cmp	r9, r0
 800aae0:	d314      	bcc.n	800ab0c <_strtol_l.isra.0+0xc0>
 800aae2:	d101      	bne.n	800aae8 <_strtol_l.isra.0+0x9c>
 800aae4:	45a2      	cmp	sl, r4
 800aae6:	db11      	blt.n	800ab0c <_strtol_l.isra.0+0xc0>
 800aae8:	fb00 4003 	mla	r0, r0, r3, r4
 800aaec:	2201      	movs	r2, #1
 800aaee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aaf2:	e7eb      	b.n	800aacc <_strtol_l.isra.0+0x80>
 800aaf4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800aaf8:	2f19      	cmp	r7, #25
 800aafa:	d801      	bhi.n	800ab00 <_strtol_l.isra.0+0xb4>
 800aafc:	3c37      	subs	r4, #55	@ 0x37
 800aafe:	e7ea      	b.n	800aad6 <_strtol_l.isra.0+0x8a>
 800ab00:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ab04:	2f19      	cmp	r7, #25
 800ab06:	d804      	bhi.n	800ab12 <_strtol_l.isra.0+0xc6>
 800ab08:	3c57      	subs	r4, #87	@ 0x57
 800ab0a:	e7e4      	b.n	800aad6 <_strtol_l.isra.0+0x8a>
 800ab0c:	f04f 32ff 	mov.w	r2, #4294967295
 800ab10:	e7ed      	b.n	800aaee <_strtol_l.isra.0+0xa2>
 800ab12:	1c53      	adds	r3, r2, #1
 800ab14:	d108      	bne.n	800ab28 <_strtol_l.isra.0+0xdc>
 800ab16:	2322      	movs	r3, #34	@ 0x22
 800ab18:	f8ce 3000 	str.w	r3, [lr]
 800ab1c:	4660      	mov	r0, ip
 800ab1e:	f1b8 0f00 	cmp.w	r8, #0
 800ab22:	d0a0      	beq.n	800aa66 <_strtol_l.isra.0+0x1a>
 800ab24:	1e69      	subs	r1, r5, #1
 800ab26:	e006      	b.n	800ab36 <_strtol_l.isra.0+0xea>
 800ab28:	b106      	cbz	r6, 800ab2c <_strtol_l.isra.0+0xe0>
 800ab2a:	4240      	negs	r0, r0
 800ab2c:	f1b8 0f00 	cmp.w	r8, #0
 800ab30:	d099      	beq.n	800aa66 <_strtol_l.isra.0+0x1a>
 800ab32:	2a00      	cmp	r2, #0
 800ab34:	d1f6      	bne.n	800ab24 <_strtol_l.isra.0+0xd8>
 800ab36:	f8c8 1000 	str.w	r1, [r8]
 800ab3a:	e794      	b.n	800aa66 <_strtol_l.isra.0+0x1a>
 800ab3c:	0800db31 	.word	0x0800db31

0800ab40 <strtol>:
 800ab40:	4613      	mov	r3, r2
 800ab42:	460a      	mov	r2, r1
 800ab44:	4601      	mov	r1, r0
 800ab46:	4802      	ldr	r0, [pc, #8]	@ (800ab50 <strtol+0x10>)
 800ab48:	6800      	ldr	r0, [r0, #0]
 800ab4a:	f7ff bf7f 	b.w	800aa4c <_strtol_l.isra.0>
 800ab4e:	bf00      	nop
 800ab50:	20000018 	.word	0x20000018

0800ab54 <__cvt>:
 800ab54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab58:	ec57 6b10 	vmov	r6, r7, d0
 800ab5c:	2f00      	cmp	r7, #0
 800ab5e:	460c      	mov	r4, r1
 800ab60:	4619      	mov	r1, r3
 800ab62:	463b      	mov	r3, r7
 800ab64:	bfbb      	ittet	lt
 800ab66:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ab6a:	461f      	movlt	r7, r3
 800ab6c:	2300      	movge	r3, #0
 800ab6e:	232d      	movlt	r3, #45	@ 0x2d
 800ab70:	700b      	strb	r3, [r1, #0]
 800ab72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab74:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ab78:	4691      	mov	r9, r2
 800ab7a:	f023 0820 	bic.w	r8, r3, #32
 800ab7e:	bfbc      	itt	lt
 800ab80:	4632      	movlt	r2, r6
 800ab82:	4616      	movlt	r6, r2
 800ab84:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ab88:	d005      	beq.n	800ab96 <__cvt+0x42>
 800ab8a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ab8e:	d100      	bne.n	800ab92 <__cvt+0x3e>
 800ab90:	3401      	adds	r4, #1
 800ab92:	2102      	movs	r1, #2
 800ab94:	e000      	b.n	800ab98 <__cvt+0x44>
 800ab96:	2103      	movs	r1, #3
 800ab98:	ab03      	add	r3, sp, #12
 800ab9a:	9301      	str	r3, [sp, #4]
 800ab9c:	ab02      	add	r3, sp, #8
 800ab9e:	9300      	str	r3, [sp, #0]
 800aba0:	ec47 6b10 	vmov	d0, r6, r7
 800aba4:	4653      	mov	r3, sl
 800aba6:	4622      	mov	r2, r4
 800aba8:	f000 fe6e 	bl	800b888 <_dtoa_r>
 800abac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800abb0:	4605      	mov	r5, r0
 800abb2:	d119      	bne.n	800abe8 <__cvt+0x94>
 800abb4:	f019 0f01 	tst.w	r9, #1
 800abb8:	d00e      	beq.n	800abd8 <__cvt+0x84>
 800abba:	eb00 0904 	add.w	r9, r0, r4
 800abbe:	2200      	movs	r2, #0
 800abc0:	2300      	movs	r3, #0
 800abc2:	4630      	mov	r0, r6
 800abc4:	4639      	mov	r1, r7
 800abc6:	f7f5 ffb7 	bl	8000b38 <__aeabi_dcmpeq>
 800abca:	b108      	cbz	r0, 800abd0 <__cvt+0x7c>
 800abcc:	f8cd 900c 	str.w	r9, [sp, #12]
 800abd0:	2230      	movs	r2, #48	@ 0x30
 800abd2:	9b03      	ldr	r3, [sp, #12]
 800abd4:	454b      	cmp	r3, r9
 800abd6:	d31e      	bcc.n	800ac16 <__cvt+0xc2>
 800abd8:	9b03      	ldr	r3, [sp, #12]
 800abda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800abdc:	1b5b      	subs	r3, r3, r5
 800abde:	4628      	mov	r0, r5
 800abe0:	6013      	str	r3, [r2, #0]
 800abe2:	b004      	add	sp, #16
 800abe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abe8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800abec:	eb00 0904 	add.w	r9, r0, r4
 800abf0:	d1e5      	bne.n	800abbe <__cvt+0x6a>
 800abf2:	7803      	ldrb	r3, [r0, #0]
 800abf4:	2b30      	cmp	r3, #48	@ 0x30
 800abf6:	d10a      	bne.n	800ac0e <__cvt+0xba>
 800abf8:	2200      	movs	r2, #0
 800abfa:	2300      	movs	r3, #0
 800abfc:	4630      	mov	r0, r6
 800abfe:	4639      	mov	r1, r7
 800ac00:	f7f5 ff9a 	bl	8000b38 <__aeabi_dcmpeq>
 800ac04:	b918      	cbnz	r0, 800ac0e <__cvt+0xba>
 800ac06:	f1c4 0401 	rsb	r4, r4, #1
 800ac0a:	f8ca 4000 	str.w	r4, [sl]
 800ac0e:	f8da 3000 	ldr.w	r3, [sl]
 800ac12:	4499      	add	r9, r3
 800ac14:	e7d3      	b.n	800abbe <__cvt+0x6a>
 800ac16:	1c59      	adds	r1, r3, #1
 800ac18:	9103      	str	r1, [sp, #12]
 800ac1a:	701a      	strb	r2, [r3, #0]
 800ac1c:	e7d9      	b.n	800abd2 <__cvt+0x7e>

0800ac1e <__exponent>:
 800ac1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac20:	2900      	cmp	r1, #0
 800ac22:	bfba      	itte	lt
 800ac24:	4249      	neglt	r1, r1
 800ac26:	232d      	movlt	r3, #45	@ 0x2d
 800ac28:	232b      	movge	r3, #43	@ 0x2b
 800ac2a:	2909      	cmp	r1, #9
 800ac2c:	7002      	strb	r2, [r0, #0]
 800ac2e:	7043      	strb	r3, [r0, #1]
 800ac30:	dd29      	ble.n	800ac86 <__exponent+0x68>
 800ac32:	f10d 0307 	add.w	r3, sp, #7
 800ac36:	461d      	mov	r5, r3
 800ac38:	270a      	movs	r7, #10
 800ac3a:	461a      	mov	r2, r3
 800ac3c:	fbb1 f6f7 	udiv	r6, r1, r7
 800ac40:	fb07 1416 	mls	r4, r7, r6, r1
 800ac44:	3430      	adds	r4, #48	@ 0x30
 800ac46:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ac4a:	460c      	mov	r4, r1
 800ac4c:	2c63      	cmp	r4, #99	@ 0x63
 800ac4e:	f103 33ff 	add.w	r3, r3, #4294967295
 800ac52:	4631      	mov	r1, r6
 800ac54:	dcf1      	bgt.n	800ac3a <__exponent+0x1c>
 800ac56:	3130      	adds	r1, #48	@ 0x30
 800ac58:	1e94      	subs	r4, r2, #2
 800ac5a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ac5e:	1c41      	adds	r1, r0, #1
 800ac60:	4623      	mov	r3, r4
 800ac62:	42ab      	cmp	r3, r5
 800ac64:	d30a      	bcc.n	800ac7c <__exponent+0x5e>
 800ac66:	f10d 0309 	add.w	r3, sp, #9
 800ac6a:	1a9b      	subs	r3, r3, r2
 800ac6c:	42ac      	cmp	r4, r5
 800ac6e:	bf88      	it	hi
 800ac70:	2300      	movhi	r3, #0
 800ac72:	3302      	adds	r3, #2
 800ac74:	4403      	add	r3, r0
 800ac76:	1a18      	subs	r0, r3, r0
 800ac78:	b003      	add	sp, #12
 800ac7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac7c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ac80:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ac84:	e7ed      	b.n	800ac62 <__exponent+0x44>
 800ac86:	2330      	movs	r3, #48	@ 0x30
 800ac88:	3130      	adds	r1, #48	@ 0x30
 800ac8a:	7083      	strb	r3, [r0, #2]
 800ac8c:	70c1      	strb	r1, [r0, #3]
 800ac8e:	1d03      	adds	r3, r0, #4
 800ac90:	e7f1      	b.n	800ac76 <__exponent+0x58>
	...

0800ac94 <_printf_float>:
 800ac94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac98:	b08d      	sub	sp, #52	@ 0x34
 800ac9a:	460c      	mov	r4, r1
 800ac9c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800aca0:	4616      	mov	r6, r2
 800aca2:	461f      	mov	r7, r3
 800aca4:	4605      	mov	r5, r0
 800aca6:	f000 fcef 	bl	800b688 <_localeconv_r>
 800acaa:	6803      	ldr	r3, [r0, #0]
 800acac:	9304      	str	r3, [sp, #16]
 800acae:	4618      	mov	r0, r3
 800acb0:	f7f5 fb16 	bl	80002e0 <strlen>
 800acb4:	2300      	movs	r3, #0
 800acb6:	930a      	str	r3, [sp, #40]	@ 0x28
 800acb8:	f8d8 3000 	ldr.w	r3, [r8]
 800acbc:	9005      	str	r0, [sp, #20]
 800acbe:	3307      	adds	r3, #7
 800acc0:	f023 0307 	bic.w	r3, r3, #7
 800acc4:	f103 0208 	add.w	r2, r3, #8
 800acc8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800accc:	f8d4 b000 	ldr.w	fp, [r4]
 800acd0:	f8c8 2000 	str.w	r2, [r8]
 800acd4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800acd8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800acdc:	9307      	str	r3, [sp, #28]
 800acde:	f8cd 8018 	str.w	r8, [sp, #24]
 800ace2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ace6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800acea:	4b9c      	ldr	r3, [pc, #624]	@ (800af5c <_printf_float+0x2c8>)
 800acec:	f04f 32ff 	mov.w	r2, #4294967295
 800acf0:	f7f5 ff54 	bl	8000b9c <__aeabi_dcmpun>
 800acf4:	bb70      	cbnz	r0, 800ad54 <_printf_float+0xc0>
 800acf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800acfa:	4b98      	ldr	r3, [pc, #608]	@ (800af5c <_printf_float+0x2c8>)
 800acfc:	f04f 32ff 	mov.w	r2, #4294967295
 800ad00:	f7f5 ff2e 	bl	8000b60 <__aeabi_dcmple>
 800ad04:	bb30      	cbnz	r0, 800ad54 <_printf_float+0xc0>
 800ad06:	2200      	movs	r2, #0
 800ad08:	2300      	movs	r3, #0
 800ad0a:	4640      	mov	r0, r8
 800ad0c:	4649      	mov	r1, r9
 800ad0e:	f7f5 ff1d 	bl	8000b4c <__aeabi_dcmplt>
 800ad12:	b110      	cbz	r0, 800ad1a <_printf_float+0x86>
 800ad14:	232d      	movs	r3, #45	@ 0x2d
 800ad16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad1a:	4a91      	ldr	r2, [pc, #580]	@ (800af60 <_printf_float+0x2cc>)
 800ad1c:	4b91      	ldr	r3, [pc, #580]	@ (800af64 <_printf_float+0x2d0>)
 800ad1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ad22:	bf8c      	ite	hi
 800ad24:	4690      	movhi	r8, r2
 800ad26:	4698      	movls	r8, r3
 800ad28:	2303      	movs	r3, #3
 800ad2a:	6123      	str	r3, [r4, #16]
 800ad2c:	f02b 0304 	bic.w	r3, fp, #4
 800ad30:	6023      	str	r3, [r4, #0]
 800ad32:	f04f 0900 	mov.w	r9, #0
 800ad36:	9700      	str	r7, [sp, #0]
 800ad38:	4633      	mov	r3, r6
 800ad3a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ad3c:	4621      	mov	r1, r4
 800ad3e:	4628      	mov	r0, r5
 800ad40:	f000 f9d2 	bl	800b0e8 <_printf_common>
 800ad44:	3001      	adds	r0, #1
 800ad46:	f040 808d 	bne.w	800ae64 <_printf_float+0x1d0>
 800ad4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ad4e:	b00d      	add	sp, #52	@ 0x34
 800ad50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad54:	4642      	mov	r2, r8
 800ad56:	464b      	mov	r3, r9
 800ad58:	4640      	mov	r0, r8
 800ad5a:	4649      	mov	r1, r9
 800ad5c:	f7f5 ff1e 	bl	8000b9c <__aeabi_dcmpun>
 800ad60:	b140      	cbz	r0, 800ad74 <_printf_float+0xe0>
 800ad62:	464b      	mov	r3, r9
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	bfbc      	itt	lt
 800ad68:	232d      	movlt	r3, #45	@ 0x2d
 800ad6a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ad6e:	4a7e      	ldr	r2, [pc, #504]	@ (800af68 <_printf_float+0x2d4>)
 800ad70:	4b7e      	ldr	r3, [pc, #504]	@ (800af6c <_printf_float+0x2d8>)
 800ad72:	e7d4      	b.n	800ad1e <_printf_float+0x8a>
 800ad74:	6863      	ldr	r3, [r4, #4]
 800ad76:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ad7a:	9206      	str	r2, [sp, #24]
 800ad7c:	1c5a      	adds	r2, r3, #1
 800ad7e:	d13b      	bne.n	800adf8 <_printf_float+0x164>
 800ad80:	2306      	movs	r3, #6
 800ad82:	6063      	str	r3, [r4, #4]
 800ad84:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ad88:	2300      	movs	r3, #0
 800ad8a:	6022      	str	r2, [r4, #0]
 800ad8c:	9303      	str	r3, [sp, #12]
 800ad8e:	ab0a      	add	r3, sp, #40	@ 0x28
 800ad90:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ad94:	ab09      	add	r3, sp, #36	@ 0x24
 800ad96:	9300      	str	r3, [sp, #0]
 800ad98:	6861      	ldr	r1, [r4, #4]
 800ad9a:	ec49 8b10 	vmov	d0, r8, r9
 800ad9e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ada2:	4628      	mov	r0, r5
 800ada4:	f7ff fed6 	bl	800ab54 <__cvt>
 800ada8:	9b06      	ldr	r3, [sp, #24]
 800adaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800adac:	2b47      	cmp	r3, #71	@ 0x47
 800adae:	4680      	mov	r8, r0
 800adb0:	d129      	bne.n	800ae06 <_printf_float+0x172>
 800adb2:	1cc8      	adds	r0, r1, #3
 800adb4:	db02      	blt.n	800adbc <_printf_float+0x128>
 800adb6:	6863      	ldr	r3, [r4, #4]
 800adb8:	4299      	cmp	r1, r3
 800adba:	dd41      	ble.n	800ae40 <_printf_float+0x1ac>
 800adbc:	f1aa 0a02 	sub.w	sl, sl, #2
 800adc0:	fa5f fa8a 	uxtb.w	sl, sl
 800adc4:	3901      	subs	r1, #1
 800adc6:	4652      	mov	r2, sl
 800adc8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800adcc:	9109      	str	r1, [sp, #36]	@ 0x24
 800adce:	f7ff ff26 	bl	800ac1e <__exponent>
 800add2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800add4:	1813      	adds	r3, r2, r0
 800add6:	2a01      	cmp	r2, #1
 800add8:	4681      	mov	r9, r0
 800adda:	6123      	str	r3, [r4, #16]
 800addc:	dc02      	bgt.n	800ade4 <_printf_float+0x150>
 800adde:	6822      	ldr	r2, [r4, #0]
 800ade0:	07d2      	lsls	r2, r2, #31
 800ade2:	d501      	bpl.n	800ade8 <_printf_float+0x154>
 800ade4:	3301      	adds	r3, #1
 800ade6:	6123      	str	r3, [r4, #16]
 800ade8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800adec:	2b00      	cmp	r3, #0
 800adee:	d0a2      	beq.n	800ad36 <_printf_float+0xa2>
 800adf0:	232d      	movs	r3, #45	@ 0x2d
 800adf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800adf6:	e79e      	b.n	800ad36 <_printf_float+0xa2>
 800adf8:	9a06      	ldr	r2, [sp, #24]
 800adfa:	2a47      	cmp	r2, #71	@ 0x47
 800adfc:	d1c2      	bne.n	800ad84 <_printf_float+0xf0>
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d1c0      	bne.n	800ad84 <_printf_float+0xf0>
 800ae02:	2301      	movs	r3, #1
 800ae04:	e7bd      	b.n	800ad82 <_printf_float+0xee>
 800ae06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ae0a:	d9db      	bls.n	800adc4 <_printf_float+0x130>
 800ae0c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ae10:	d118      	bne.n	800ae44 <_printf_float+0x1b0>
 800ae12:	2900      	cmp	r1, #0
 800ae14:	6863      	ldr	r3, [r4, #4]
 800ae16:	dd0b      	ble.n	800ae30 <_printf_float+0x19c>
 800ae18:	6121      	str	r1, [r4, #16]
 800ae1a:	b913      	cbnz	r3, 800ae22 <_printf_float+0x18e>
 800ae1c:	6822      	ldr	r2, [r4, #0]
 800ae1e:	07d0      	lsls	r0, r2, #31
 800ae20:	d502      	bpl.n	800ae28 <_printf_float+0x194>
 800ae22:	3301      	adds	r3, #1
 800ae24:	440b      	add	r3, r1
 800ae26:	6123      	str	r3, [r4, #16]
 800ae28:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ae2a:	f04f 0900 	mov.w	r9, #0
 800ae2e:	e7db      	b.n	800ade8 <_printf_float+0x154>
 800ae30:	b913      	cbnz	r3, 800ae38 <_printf_float+0x1a4>
 800ae32:	6822      	ldr	r2, [r4, #0]
 800ae34:	07d2      	lsls	r2, r2, #31
 800ae36:	d501      	bpl.n	800ae3c <_printf_float+0x1a8>
 800ae38:	3302      	adds	r3, #2
 800ae3a:	e7f4      	b.n	800ae26 <_printf_float+0x192>
 800ae3c:	2301      	movs	r3, #1
 800ae3e:	e7f2      	b.n	800ae26 <_printf_float+0x192>
 800ae40:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ae44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae46:	4299      	cmp	r1, r3
 800ae48:	db05      	blt.n	800ae56 <_printf_float+0x1c2>
 800ae4a:	6823      	ldr	r3, [r4, #0]
 800ae4c:	6121      	str	r1, [r4, #16]
 800ae4e:	07d8      	lsls	r0, r3, #31
 800ae50:	d5ea      	bpl.n	800ae28 <_printf_float+0x194>
 800ae52:	1c4b      	adds	r3, r1, #1
 800ae54:	e7e7      	b.n	800ae26 <_printf_float+0x192>
 800ae56:	2900      	cmp	r1, #0
 800ae58:	bfd4      	ite	le
 800ae5a:	f1c1 0202 	rsble	r2, r1, #2
 800ae5e:	2201      	movgt	r2, #1
 800ae60:	4413      	add	r3, r2
 800ae62:	e7e0      	b.n	800ae26 <_printf_float+0x192>
 800ae64:	6823      	ldr	r3, [r4, #0]
 800ae66:	055a      	lsls	r2, r3, #21
 800ae68:	d407      	bmi.n	800ae7a <_printf_float+0x1e6>
 800ae6a:	6923      	ldr	r3, [r4, #16]
 800ae6c:	4642      	mov	r2, r8
 800ae6e:	4631      	mov	r1, r6
 800ae70:	4628      	mov	r0, r5
 800ae72:	47b8      	blx	r7
 800ae74:	3001      	adds	r0, #1
 800ae76:	d12b      	bne.n	800aed0 <_printf_float+0x23c>
 800ae78:	e767      	b.n	800ad4a <_printf_float+0xb6>
 800ae7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ae7e:	f240 80dd 	bls.w	800b03c <_printf_float+0x3a8>
 800ae82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ae86:	2200      	movs	r2, #0
 800ae88:	2300      	movs	r3, #0
 800ae8a:	f7f5 fe55 	bl	8000b38 <__aeabi_dcmpeq>
 800ae8e:	2800      	cmp	r0, #0
 800ae90:	d033      	beq.n	800aefa <_printf_float+0x266>
 800ae92:	4a37      	ldr	r2, [pc, #220]	@ (800af70 <_printf_float+0x2dc>)
 800ae94:	2301      	movs	r3, #1
 800ae96:	4631      	mov	r1, r6
 800ae98:	4628      	mov	r0, r5
 800ae9a:	47b8      	blx	r7
 800ae9c:	3001      	adds	r0, #1
 800ae9e:	f43f af54 	beq.w	800ad4a <_printf_float+0xb6>
 800aea2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800aea6:	4543      	cmp	r3, r8
 800aea8:	db02      	blt.n	800aeb0 <_printf_float+0x21c>
 800aeaa:	6823      	ldr	r3, [r4, #0]
 800aeac:	07d8      	lsls	r0, r3, #31
 800aeae:	d50f      	bpl.n	800aed0 <_printf_float+0x23c>
 800aeb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aeb4:	4631      	mov	r1, r6
 800aeb6:	4628      	mov	r0, r5
 800aeb8:	47b8      	blx	r7
 800aeba:	3001      	adds	r0, #1
 800aebc:	f43f af45 	beq.w	800ad4a <_printf_float+0xb6>
 800aec0:	f04f 0900 	mov.w	r9, #0
 800aec4:	f108 38ff 	add.w	r8, r8, #4294967295
 800aec8:	f104 0a1a 	add.w	sl, r4, #26
 800aecc:	45c8      	cmp	r8, r9
 800aece:	dc09      	bgt.n	800aee4 <_printf_float+0x250>
 800aed0:	6823      	ldr	r3, [r4, #0]
 800aed2:	079b      	lsls	r3, r3, #30
 800aed4:	f100 8103 	bmi.w	800b0de <_printf_float+0x44a>
 800aed8:	68e0      	ldr	r0, [r4, #12]
 800aeda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aedc:	4298      	cmp	r0, r3
 800aede:	bfb8      	it	lt
 800aee0:	4618      	movlt	r0, r3
 800aee2:	e734      	b.n	800ad4e <_printf_float+0xba>
 800aee4:	2301      	movs	r3, #1
 800aee6:	4652      	mov	r2, sl
 800aee8:	4631      	mov	r1, r6
 800aeea:	4628      	mov	r0, r5
 800aeec:	47b8      	blx	r7
 800aeee:	3001      	adds	r0, #1
 800aef0:	f43f af2b 	beq.w	800ad4a <_printf_float+0xb6>
 800aef4:	f109 0901 	add.w	r9, r9, #1
 800aef8:	e7e8      	b.n	800aecc <_printf_float+0x238>
 800aefa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	dc39      	bgt.n	800af74 <_printf_float+0x2e0>
 800af00:	4a1b      	ldr	r2, [pc, #108]	@ (800af70 <_printf_float+0x2dc>)
 800af02:	2301      	movs	r3, #1
 800af04:	4631      	mov	r1, r6
 800af06:	4628      	mov	r0, r5
 800af08:	47b8      	blx	r7
 800af0a:	3001      	adds	r0, #1
 800af0c:	f43f af1d 	beq.w	800ad4a <_printf_float+0xb6>
 800af10:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800af14:	ea59 0303 	orrs.w	r3, r9, r3
 800af18:	d102      	bne.n	800af20 <_printf_float+0x28c>
 800af1a:	6823      	ldr	r3, [r4, #0]
 800af1c:	07d9      	lsls	r1, r3, #31
 800af1e:	d5d7      	bpl.n	800aed0 <_printf_float+0x23c>
 800af20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af24:	4631      	mov	r1, r6
 800af26:	4628      	mov	r0, r5
 800af28:	47b8      	blx	r7
 800af2a:	3001      	adds	r0, #1
 800af2c:	f43f af0d 	beq.w	800ad4a <_printf_float+0xb6>
 800af30:	f04f 0a00 	mov.w	sl, #0
 800af34:	f104 0b1a 	add.w	fp, r4, #26
 800af38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af3a:	425b      	negs	r3, r3
 800af3c:	4553      	cmp	r3, sl
 800af3e:	dc01      	bgt.n	800af44 <_printf_float+0x2b0>
 800af40:	464b      	mov	r3, r9
 800af42:	e793      	b.n	800ae6c <_printf_float+0x1d8>
 800af44:	2301      	movs	r3, #1
 800af46:	465a      	mov	r2, fp
 800af48:	4631      	mov	r1, r6
 800af4a:	4628      	mov	r0, r5
 800af4c:	47b8      	blx	r7
 800af4e:	3001      	adds	r0, #1
 800af50:	f43f aefb 	beq.w	800ad4a <_printf_float+0xb6>
 800af54:	f10a 0a01 	add.w	sl, sl, #1
 800af58:	e7ee      	b.n	800af38 <_printf_float+0x2a4>
 800af5a:	bf00      	nop
 800af5c:	7fefffff 	.word	0x7fefffff
 800af60:	0800dc35 	.word	0x0800dc35
 800af64:	0800dc31 	.word	0x0800dc31
 800af68:	0800dc3d 	.word	0x0800dc3d
 800af6c:	0800dc39 	.word	0x0800dc39
 800af70:	0800dc41 	.word	0x0800dc41
 800af74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800af76:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800af7a:	4553      	cmp	r3, sl
 800af7c:	bfa8      	it	ge
 800af7e:	4653      	movge	r3, sl
 800af80:	2b00      	cmp	r3, #0
 800af82:	4699      	mov	r9, r3
 800af84:	dc36      	bgt.n	800aff4 <_printf_float+0x360>
 800af86:	f04f 0b00 	mov.w	fp, #0
 800af8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af8e:	f104 021a 	add.w	r2, r4, #26
 800af92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800af94:	9306      	str	r3, [sp, #24]
 800af96:	eba3 0309 	sub.w	r3, r3, r9
 800af9a:	455b      	cmp	r3, fp
 800af9c:	dc31      	bgt.n	800b002 <_printf_float+0x36e>
 800af9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afa0:	459a      	cmp	sl, r3
 800afa2:	dc3a      	bgt.n	800b01a <_printf_float+0x386>
 800afa4:	6823      	ldr	r3, [r4, #0]
 800afa6:	07da      	lsls	r2, r3, #31
 800afa8:	d437      	bmi.n	800b01a <_printf_float+0x386>
 800afaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afac:	ebaa 0903 	sub.w	r9, sl, r3
 800afb0:	9b06      	ldr	r3, [sp, #24]
 800afb2:	ebaa 0303 	sub.w	r3, sl, r3
 800afb6:	4599      	cmp	r9, r3
 800afb8:	bfa8      	it	ge
 800afba:	4699      	movge	r9, r3
 800afbc:	f1b9 0f00 	cmp.w	r9, #0
 800afc0:	dc33      	bgt.n	800b02a <_printf_float+0x396>
 800afc2:	f04f 0800 	mov.w	r8, #0
 800afc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800afca:	f104 0b1a 	add.w	fp, r4, #26
 800afce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afd0:	ebaa 0303 	sub.w	r3, sl, r3
 800afd4:	eba3 0309 	sub.w	r3, r3, r9
 800afd8:	4543      	cmp	r3, r8
 800afda:	f77f af79 	ble.w	800aed0 <_printf_float+0x23c>
 800afde:	2301      	movs	r3, #1
 800afe0:	465a      	mov	r2, fp
 800afe2:	4631      	mov	r1, r6
 800afe4:	4628      	mov	r0, r5
 800afe6:	47b8      	blx	r7
 800afe8:	3001      	adds	r0, #1
 800afea:	f43f aeae 	beq.w	800ad4a <_printf_float+0xb6>
 800afee:	f108 0801 	add.w	r8, r8, #1
 800aff2:	e7ec      	b.n	800afce <_printf_float+0x33a>
 800aff4:	4642      	mov	r2, r8
 800aff6:	4631      	mov	r1, r6
 800aff8:	4628      	mov	r0, r5
 800affa:	47b8      	blx	r7
 800affc:	3001      	adds	r0, #1
 800affe:	d1c2      	bne.n	800af86 <_printf_float+0x2f2>
 800b000:	e6a3      	b.n	800ad4a <_printf_float+0xb6>
 800b002:	2301      	movs	r3, #1
 800b004:	4631      	mov	r1, r6
 800b006:	4628      	mov	r0, r5
 800b008:	9206      	str	r2, [sp, #24]
 800b00a:	47b8      	blx	r7
 800b00c:	3001      	adds	r0, #1
 800b00e:	f43f ae9c 	beq.w	800ad4a <_printf_float+0xb6>
 800b012:	9a06      	ldr	r2, [sp, #24]
 800b014:	f10b 0b01 	add.w	fp, fp, #1
 800b018:	e7bb      	b.n	800af92 <_printf_float+0x2fe>
 800b01a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b01e:	4631      	mov	r1, r6
 800b020:	4628      	mov	r0, r5
 800b022:	47b8      	blx	r7
 800b024:	3001      	adds	r0, #1
 800b026:	d1c0      	bne.n	800afaa <_printf_float+0x316>
 800b028:	e68f      	b.n	800ad4a <_printf_float+0xb6>
 800b02a:	9a06      	ldr	r2, [sp, #24]
 800b02c:	464b      	mov	r3, r9
 800b02e:	4442      	add	r2, r8
 800b030:	4631      	mov	r1, r6
 800b032:	4628      	mov	r0, r5
 800b034:	47b8      	blx	r7
 800b036:	3001      	adds	r0, #1
 800b038:	d1c3      	bne.n	800afc2 <_printf_float+0x32e>
 800b03a:	e686      	b.n	800ad4a <_printf_float+0xb6>
 800b03c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b040:	f1ba 0f01 	cmp.w	sl, #1
 800b044:	dc01      	bgt.n	800b04a <_printf_float+0x3b6>
 800b046:	07db      	lsls	r3, r3, #31
 800b048:	d536      	bpl.n	800b0b8 <_printf_float+0x424>
 800b04a:	2301      	movs	r3, #1
 800b04c:	4642      	mov	r2, r8
 800b04e:	4631      	mov	r1, r6
 800b050:	4628      	mov	r0, r5
 800b052:	47b8      	blx	r7
 800b054:	3001      	adds	r0, #1
 800b056:	f43f ae78 	beq.w	800ad4a <_printf_float+0xb6>
 800b05a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b05e:	4631      	mov	r1, r6
 800b060:	4628      	mov	r0, r5
 800b062:	47b8      	blx	r7
 800b064:	3001      	adds	r0, #1
 800b066:	f43f ae70 	beq.w	800ad4a <_printf_float+0xb6>
 800b06a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b06e:	2200      	movs	r2, #0
 800b070:	2300      	movs	r3, #0
 800b072:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b076:	f7f5 fd5f 	bl	8000b38 <__aeabi_dcmpeq>
 800b07a:	b9c0      	cbnz	r0, 800b0ae <_printf_float+0x41a>
 800b07c:	4653      	mov	r3, sl
 800b07e:	f108 0201 	add.w	r2, r8, #1
 800b082:	4631      	mov	r1, r6
 800b084:	4628      	mov	r0, r5
 800b086:	47b8      	blx	r7
 800b088:	3001      	adds	r0, #1
 800b08a:	d10c      	bne.n	800b0a6 <_printf_float+0x412>
 800b08c:	e65d      	b.n	800ad4a <_printf_float+0xb6>
 800b08e:	2301      	movs	r3, #1
 800b090:	465a      	mov	r2, fp
 800b092:	4631      	mov	r1, r6
 800b094:	4628      	mov	r0, r5
 800b096:	47b8      	blx	r7
 800b098:	3001      	adds	r0, #1
 800b09a:	f43f ae56 	beq.w	800ad4a <_printf_float+0xb6>
 800b09e:	f108 0801 	add.w	r8, r8, #1
 800b0a2:	45d0      	cmp	r8, sl
 800b0a4:	dbf3      	blt.n	800b08e <_printf_float+0x3fa>
 800b0a6:	464b      	mov	r3, r9
 800b0a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b0ac:	e6df      	b.n	800ae6e <_printf_float+0x1da>
 800b0ae:	f04f 0800 	mov.w	r8, #0
 800b0b2:	f104 0b1a 	add.w	fp, r4, #26
 800b0b6:	e7f4      	b.n	800b0a2 <_printf_float+0x40e>
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	4642      	mov	r2, r8
 800b0bc:	e7e1      	b.n	800b082 <_printf_float+0x3ee>
 800b0be:	2301      	movs	r3, #1
 800b0c0:	464a      	mov	r2, r9
 800b0c2:	4631      	mov	r1, r6
 800b0c4:	4628      	mov	r0, r5
 800b0c6:	47b8      	blx	r7
 800b0c8:	3001      	adds	r0, #1
 800b0ca:	f43f ae3e 	beq.w	800ad4a <_printf_float+0xb6>
 800b0ce:	f108 0801 	add.w	r8, r8, #1
 800b0d2:	68e3      	ldr	r3, [r4, #12]
 800b0d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b0d6:	1a5b      	subs	r3, r3, r1
 800b0d8:	4543      	cmp	r3, r8
 800b0da:	dcf0      	bgt.n	800b0be <_printf_float+0x42a>
 800b0dc:	e6fc      	b.n	800aed8 <_printf_float+0x244>
 800b0de:	f04f 0800 	mov.w	r8, #0
 800b0e2:	f104 0919 	add.w	r9, r4, #25
 800b0e6:	e7f4      	b.n	800b0d2 <_printf_float+0x43e>

0800b0e8 <_printf_common>:
 800b0e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0ec:	4616      	mov	r6, r2
 800b0ee:	4698      	mov	r8, r3
 800b0f0:	688a      	ldr	r2, [r1, #8]
 800b0f2:	690b      	ldr	r3, [r1, #16]
 800b0f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b0f8:	4293      	cmp	r3, r2
 800b0fa:	bfb8      	it	lt
 800b0fc:	4613      	movlt	r3, r2
 800b0fe:	6033      	str	r3, [r6, #0]
 800b100:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b104:	4607      	mov	r7, r0
 800b106:	460c      	mov	r4, r1
 800b108:	b10a      	cbz	r2, 800b10e <_printf_common+0x26>
 800b10a:	3301      	adds	r3, #1
 800b10c:	6033      	str	r3, [r6, #0]
 800b10e:	6823      	ldr	r3, [r4, #0]
 800b110:	0699      	lsls	r1, r3, #26
 800b112:	bf42      	ittt	mi
 800b114:	6833      	ldrmi	r3, [r6, #0]
 800b116:	3302      	addmi	r3, #2
 800b118:	6033      	strmi	r3, [r6, #0]
 800b11a:	6825      	ldr	r5, [r4, #0]
 800b11c:	f015 0506 	ands.w	r5, r5, #6
 800b120:	d106      	bne.n	800b130 <_printf_common+0x48>
 800b122:	f104 0a19 	add.w	sl, r4, #25
 800b126:	68e3      	ldr	r3, [r4, #12]
 800b128:	6832      	ldr	r2, [r6, #0]
 800b12a:	1a9b      	subs	r3, r3, r2
 800b12c:	42ab      	cmp	r3, r5
 800b12e:	dc26      	bgt.n	800b17e <_printf_common+0x96>
 800b130:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b134:	6822      	ldr	r2, [r4, #0]
 800b136:	3b00      	subs	r3, #0
 800b138:	bf18      	it	ne
 800b13a:	2301      	movne	r3, #1
 800b13c:	0692      	lsls	r2, r2, #26
 800b13e:	d42b      	bmi.n	800b198 <_printf_common+0xb0>
 800b140:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b144:	4641      	mov	r1, r8
 800b146:	4638      	mov	r0, r7
 800b148:	47c8      	blx	r9
 800b14a:	3001      	adds	r0, #1
 800b14c:	d01e      	beq.n	800b18c <_printf_common+0xa4>
 800b14e:	6823      	ldr	r3, [r4, #0]
 800b150:	6922      	ldr	r2, [r4, #16]
 800b152:	f003 0306 	and.w	r3, r3, #6
 800b156:	2b04      	cmp	r3, #4
 800b158:	bf02      	ittt	eq
 800b15a:	68e5      	ldreq	r5, [r4, #12]
 800b15c:	6833      	ldreq	r3, [r6, #0]
 800b15e:	1aed      	subeq	r5, r5, r3
 800b160:	68a3      	ldr	r3, [r4, #8]
 800b162:	bf0c      	ite	eq
 800b164:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b168:	2500      	movne	r5, #0
 800b16a:	4293      	cmp	r3, r2
 800b16c:	bfc4      	itt	gt
 800b16e:	1a9b      	subgt	r3, r3, r2
 800b170:	18ed      	addgt	r5, r5, r3
 800b172:	2600      	movs	r6, #0
 800b174:	341a      	adds	r4, #26
 800b176:	42b5      	cmp	r5, r6
 800b178:	d11a      	bne.n	800b1b0 <_printf_common+0xc8>
 800b17a:	2000      	movs	r0, #0
 800b17c:	e008      	b.n	800b190 <_printf_common+0xa8>
 800b17e:	2301      	movs	r3, #1
 800b180:	4652      	mov	r2, sl
 800b182:	4641      	mov	r1, r8
 800b184:	4638      	mov	r0, r7
 800b186:	47c8      	blx	r9
 800b188:	3001      	adds	r0, #1
 800b18a:	d103      	bne.n	800b194 <_printf_common+0xac>
 800b18c:	f04f 30ff 	mov.w	r0, #4294967295
 800b190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b194:	3501      	adds	r5, #1
 800b196:	e7c6      	b.n	800b126 <_printf_common+0x3e>
 800b198:	18e1      	adds	r1, r4, r3
 800b19a:	1c5a      	adds	r2, r3, #1
 800b19c:	2030      	movs	r0, #48	@ 0x30
 800b19e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b1a2:	4422      	add	r2, r4
 800b1a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b1a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b1ac:	3302      	adds	r3, #2
 800b1ae:	e7c7      	b.n	800b140 <_printf_common+0x58>
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	4622      	mov	r2, r4
 800b1b4:	4641      	mov	r1, r8
 800b1b6:	4638      	mov	r0, r7
 800b1b8:	47c8      	blx	r9
 800b1ba:	3001      	adds	r0, #1
 800b1bc:	d0e6      	beq.n	800b18c <_printf_common+0xa4>
 800b1be:	3601      	adds	r6, #1
 800b1c0:	e7d9      	b.n	800b176 <_printf_common+0x8e>
	...

0800b1c4 <_printf_i>:
 800b1c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1c8:	7e0f      	ldrb	r7, [r1, #24]
 800b1ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b1cc:	2f78      	cmp	r7, #120	@ 0x78
 800b1ce:	4691      	mov	r9, r2
 800b1d0:	4680      	mov	r8, r0
 800b1d2:	460c      	mov	r4, r1
 800b1d4:	469a      	mov	sl, r3
 800b1d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b1da:	d807      	bhi.n	800b1ec <_printf_i+0x28>
 800b1dc:	2f62      	cmp	r7, #98	@ 0x62
 800b1de:	d80a      	bhi.n	800b1f6 <_printf_i+0x32>
 800b1e0:	2f00      	cmp	r7, #0
 800b1e2:	f000 80d1 	beq.w	800b388 <_printf_i+0x1c4>
 800b1e6:	2f58      	cmp	r7, #88	@ 0x58
 800b1e8:	f000 80b8 	beq.w	800b35c <_printf_i+0x198>
 800b1ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b1f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b1f4:	e03a      	b.n	800b26c <_printf_i+0xa8>
 800b1f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b1fa:	2b15      	cmp	r3, #21
 800b1fc:	d8f6      	bhi.n	800b1ec <_printf_i+0x28>
 800b1fe:	a101      	add	r1, pc, #4	@ (adr r1, 800b204 <_printf_i+0x40>)
 800b200:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b204:	0800b25d 	.word	0x0800b25d
 800b208:	0800b271 	.word	0x0800b271
 800b20c:	0800b1ed 	.word	0x0800b1ed
 800b210:	0800b1ed 	.word	0x0800b1ed
 800b214:	0800b1ed 	.word	0x0800b1ed
 800b218:	0800b1ed 	.word	0x0800b1ed
 800b21c:	0800b271 	.word	0x0800b271
 800b220:	0800b1ed 	.word	0x0800b1ed
 800b224:	0800b1ed 	.word	0x0800b1ed
 800b228:	0800b1ed 	.word	0x0800b1ed
 800b22c:	0800b1ed 	.word	0x0800b1ed
 800b230:	0800b36f 	.word	0x0800b36f
 800b234:	0800b29b 	.word	0x0800b29b
 800b238:	0800b329 	.word	0x0800b329
 800b23c:	0800b1ed 	.word	0x0800b1ed
 800b240:	0800b1ed 	.word	0x0800b1ed
 800b244:	0800b391 	.word	0x0800b391
 800b248:	0800b1ed 	.word	0x0800b1ed
 800b24c:	0800b29b 	.word	0x0800b29b
 800b250:	0800b1ed 	.word	0x0800b1ed
 800b254:	0800b1ed 	.word	0x0800b1ed
 800b258:	0800b331 	.word	0x0800b331
 800b25c:	6833      	ldr	r3, [r6, #0]
 800b25e:	1d1a      	adds	r2, r3, #4
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	6032      	str	r2, [r6, #0]
 800b264:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b268:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b26c:	2301      	movs	r3, #1
 800b26e:	e09c      	b.n	800b3aa <_printf_i+0x1e6>
 800b270:	6833      	ldr	r3, [r6, #0]
 800b272:	6820      	ldr	r0, [r4, #0]
 800b274:	1d19      	adds	r1, r3, #4
 800b276:	6031      	str	r1, [r6, #0]
 800b278:	0606      	lsls	r6, r0, #24
 800b27a:	d501      	bpl.n	800b280 <_printf_i+0xbc>
 800b27c:	681d      	ldr	r5, [r3, #0]
 800b27e:	e003      	b.n	800b288 <_printf_i+0xc4>
 800b280:	0645      	lsls	r5, r0, #25
 800b282:	d5fb      	bpl.n	800b27c <_printf_i+0xb8>
 800b284:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b288:	2d00      	cmp	r5, #0
 800b28a:	da03      	bge.n	800b294 <_printf_i+0xd0>
 800b28c:	232d      	movs	r3, #45	@ 0x2d
 800b28e:	426d      	negs	r5, r5
 800b290:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b294:	4858      	ldr	r0, [pc, #352]	@ (800b3f8 <_printf_i+0x234>)
 800b296:	230a      	movs	r3, #10
 800b298:	e011      	b.n	800b2be <_printf_i+0xfa>
 800b29a:	6821      	ldr	r1, [r4, #0]
 800b29c:	6833      	ldr	r3, [r6, #0]
 800b29e:	0608      	lsls	r0, r1, #24
 800b2a0:	f853 5b04 	ldr.w	r5, [r3], #4
 800b2a4:	d402      	bmi.n	800b2ac <_printf_i+0xe8>
 800b2a6:	0649      	lsls	r1, r1, #25
 800b2a8:	bf48      	it	mi
 800b2aa:	b2ad      	uxthmi	r5, r5
 800b2ac:	2f6f      	cmp	r7, #111	@ 0x6f
 800b2ae:	4852      	ldr	r0, [pc, #328]	@ (800b3f8 <_printf_i+0x234>)
 800b2b0:	6033      	str	r3, [r6, #0]
 800b2b2:	bf14      	ite	ne
 800b2b4:	230a      	movne	r3, #10
 800b2b6:	2308      	moveq	r3, #8
 800b2b8:	2100      	movs	r1, #0
 800b2ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b2be:	6866      	ldr	r6, [r4, #4]
 800b2c0:	60a6      	str	r6, [r4, #8]
 800b2c2:	2e00      	cmp	r6, #0
 800b2c4:	db05      	blt.n	800b2d2 <_printf_i+0x10e>
 800b2c6:	6821      	ldr	r1, [r4, #0]
 800b2c8:	432e      	orrs	r6, r5
 800b2ca:	f021 0104 	bic.w	r1, r1, #4
 800b2ce:	6021      	str	r1, [r4, #0]
 800b2d0:	d04b      	beq.n	800b36a <_printf_i+0x1a6>
 800b2d2:	4616      	mov	r6, r2
 800b2d4:	fbb5 f1f3 	udiv	r1, r5, r3
 800b2d8:	fb03 5711 	mls	r7, r3, r1, r5
 800b2dc:	5dc7      	ldrb	r7, [r0, r7]
 800b2de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b2e2:	462f      	mov	r7, r5
 800b2e4:	42bb      	cmp	r3, r7
 800b2e6:	460d      	mov	r5, r1
 800b2e8:	d9f4      	bls.n	800b2d4 <_printf_i+0x110>
 800b2ea:	2b08      	cmp	r3, #8
 800b2ec:	d10b      	bne.n	800b306 <_printf_i+0x142>
 800b2ee:	6823      	ldr	r3, [r4, #0]
 800b2f0:	07df      	lsls	r7, r3, #31
 800b2f2:	d508      	bpl.n	800b306 <_printf_i+0x142>
 800b2f4:	6923      	ldr	r3, [r4, #16]
 800b2f6:	6861      	ldr	r1, [r4, #4]
 800b2f8:	4299      	cmp	r1, r3
 800b2fa:	bfde      	ittt	le
 800b2fc:	2330      	movle	r3, #48	@ 0x30
 800b2fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b302:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b306:	1b92      	subs	r2, r2, r6
 800b308:	6122      	str	r2, [r4, #16]
 800b30a:	f8cd a000 	str.w	sl, [sp]
 800b30e:	464b      	mov	r3, r9
 800b310:	aa03      	add	r2, sp, #12
 800b312:	4621      	mov	r1, r4
 800b314:	4640      	mov	r0, r8
 800b316:	f7ff fee7 	bl	800b0e8 <_printf_common>
 800b31a:	3001      	adds	r0, #1
 800b31c:	d14a      	bne.n	800b3b4 <_printf_i+0x1f0>
 800b31e:	f04f 30ff 	mov.w	r0, #4294967295
 800b322:	b004      	add	sp, #16
 800b324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b328:	6823      	ldr	r3, [r4, #0]
 800b32a:	f043 0320 	orr.w	r3, r3, #32
 800b32e:	6023      	str	r3, [r4, #0]
 800b330:	4832      	ldr	r0, [pc, #200]	@ (800b3fc <_printf_i+0x238>)
 800b332:	2778      	movs	r7, #120	@ 0x78
 800b334:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b338:	6823      	ldr	r3, [r4, #0]
 800b33a:	6831      	ldr	r1, [r6, #0]
 800b33c:	061f      	lsls	r7, r3, #24
 800b33e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b342:	d402      	bmi.n	800b34a <_printf_i+0x186>
 800b344:	065f      	lsls	r7, r3, #25
 800b346:	bf48      	it	mi
 800b348:	b2ad      	uxthmi	r5, r5
 800b34a:	6031      	str	r1, [r6, #0]
 800b34c:	07d9      	lsls	r1, r3, #31
 800b34e:	bf44      	itt	mi
 800b350:	f043 0320 	orrmi.w	r3, r3, #32
 800b354:	6023      	strmi	r3, [r4, #0]
 800b356:	b11d      	cbz	r5, 800b360 <_printf_i+0x19c>
 800b358:	2310      	movs	r3, #16
 800b35a:	e7ad      	b.n	800b2b8 <_printf_i+0xf4>
 800b35c:	4826      	ldr	r0, [pc, #152]	@ (800b3f8 <_printf_i+0x234>)
 800b35e:	e7e9      	b.n	800b334 <_printf_i+0x170>
 800b360:	6823      	ldr	r3, [r4, #0]
 800b362:	f023 0320 	bic.w	r3, r3, #32
 800b366:	6023      	str	r3, [r4, #0]
 800b368:	e7f6      	b.n	800b358 <_printf_i+0x194>
 800b36a:	4616      	mov	r6, r2
 800b36c:	e7bd      	b.n	800b2ea <_printf_i+0x126>
 800b36e:	6833      	ldr	r3, [r6, #0]
 800b370:	6825      	ldr	r5, [r4, #0]
 800b372:	6961      	ldr	r1, [r4, #20]
 800b374:	1d18      	adds	r0, r3, #4
 800b376:	6030      	str	r0, [r6, #0]
 800b378:	062e      	lsls	r6, r5, #24
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	d501      	bpl.n	800b382 <_printf_i+0x1be>
 800b37e:	6019      	str	r1, [r3, #0]
 800b380:	e002      	b.n	800b388 <_printf_i+0x1c4>
 800b382:	0668      	lsls	r0, r5, #25
 800b384:	d5fb      	bpl.n	800b37e <_printf_i+0x1ba>
 800b386:	8019      	strh	r1, [r3, #0]
 800b388:	2300      	movs	r3, #0
 800b38a:	6123      	str	r3, [r4, #16]
 800b38c:	4616      	mov	r6, r2
 800b38e:	e7bc      	b.n	800b30a <_printf_i+0x146>
 800b390:	6833      	ldr	r3, [r6, #0]
 800b392:	1d1a      	adds	r2, r3, #4
 800b394:	6032      	str	r2, [r6, #0]
 800b396:	681e      	ldr	r6, [r3, #0]
 800b398:	6862      	ldr	r2, [r4, #4]
 800b39a:	2100      	movs	r1, #0
 800b39c:	4630      	mov	r0, r6
 800b39e:	f7f4 ff4f 	bl	8000240 <memchr>
 800b3a2:	b108      	cbz	r0, 800b3a8 <_printf_i+0x1e4>
 800b3a4:	1b80      	subs	r0, r0, r6
 800b3a6:	6060      	str	r0, [r4, #4]
 800b3a8:	6863      	ldr	r3, [r4, #4]
 800b3aa:	6123      	str	r3, [r4, #16]
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3b2:	e7aa      	b.n	800b30a <_printf_i+0x146>
 800b3b4:	6923      	ldr	r3, [r4, #16]
 800b3b6:	4632      	mov	r2, r6
 800b3b8:	4649      	mov	r1, r9
 800b3ba:	4640      	mov	r0, r8
 800b3bc:	47d0      	blx	sl
 800b3be:	3001      	adds	r0, #1
 800b3c0:	d0ad      	beq.n	800b31e <_printf_i+0x15a>
 800b3c2:	6823      	ldr	r3, [r4, #0]
 800b3c4:	079b      	lsls	r3, r3, #30
 800b3c6:	d413      	bmi.n	800b3f0 <_printf_i+0x22c>
 800b3c8:	68e0      	ldr	r0, [r4, #12]
 800b3ca:	9b03      	ldr	r3, [sp, #12]
 800b3cc:	4298      	cmp	r0, r3
 800b3ce:	bfb8      	it	lt
 800b3d0:	4618      	movlt	r0, r3
 800b3d2:	e7a6      	b.n	800b322 <_printf_i+0x15e>
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	4632      	mov	r2, r6
 800b3d8:	4649      	mov	r1, r9
 800b3da:	4640      	mov	r0, r8
 800b3dc:	47d0      	blx	sl
 800b3de:	3001      	adds	r0, #1
 800b3e0:	d09d      	beq.n	800b31e <_printf_i+0x15a>
 800b3e2:	3501      	adds	r5, #1
 800b3e4:	68e3      	ldr	r3, [r4, #12]
 800b3e6:	9903      	ldr	r1, [sp, #12]
 800b3e8:	1a5b      	subs	r3, r3, r1
 800b3ea:	42ab      	cmp	r3, r5
 800b3ec:	dcf2      	bgt.n	800b3d4 <_printf_i+0x210>
 800b3ee:	e7eb      	b.n	800b3c8 <_printf_i+0x204>
 800b3f0:	2500      	movs	r5, #0
 800b3f2:	f104 0619 	add.w	r6, r4, #25
 800b3f6:	e7f5      	b.n	800b3e4 <_printf_i+0x220>
 800b3f8:	0800dc43 	.word	0x0800dc43
 800b3fc:	0800dc54 	.word	0x0800dc54

0800b400 <std>:
 800b400:	2300      	movs	r3, #0
 800b402:	b510      	push	{r4, lr}
 800b404:	4604      	mov	r4, r0
 800b406:	e9c0 3300 	strd	r3, r3, [r0]
 800b40a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b40e:	6083      	str	r3, [r0, #8]
 800b410:	8181      	strh	r1, [r0, #12]
 800b412:	6643      	str	r3, [r0, #100]	@ 0x64
 800b414:	81c2      	strh	r2, [r0, #14]
 800b416:	6183      	str	r3, [r0, #24]
 800b418:	4619      	mov	r1, r3
 800b41a:	2208      	movs	r2, #8
 800b41c:	305c      	adds	r0, #92	@ 0x5c
 800b41e:	f000 f92a 	bl	800b676 <memset>
 800b422:	4b0d      	ldr	r3, [pc, #52]	@ (800b458 <std+0x58>)
 800b424:	6263      	str	r3, [r4, #36]	@ 0x24
 800b426:	4b0d      	ldr	r3, [pc, #52]	@ (800b45c <std+0x5c>)
 800b428:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b42a:	4b0d      	ldr	r3, [pc, #52]	@ (800b460 <std+0x60>)
 800b42c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b42e:	4b0d      	ldr	r3, [pc, #52]	@ (800b464 <std+0x64>)
 800b430:	6323      	str	r3, [r4, #48]	@ 0x30
 800b432:	4b0d      	ldr	r3, [pc, #52]	@ (800b468 <std+0x68>)
 800b434:	6224      	str	r4, [r4, #32]
 800b436:	429c      	cmp	r4, r3
 800b438:	d006      	beq.n	800b448 <std+0x48>
 800b43a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b43e:	4294      	cmp	r4, r2
 800b440:	d002      	beq.n	800b448 <std+0x48>
 800b442:	33d0      	adds	r3, #208	@ 0xd0
 800b444:	429c      	cmp	r4, r3
 800b446:	d105      	bne.n	800b454 <std+0x54>
 800b448:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b44c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b450:	f000 b98e 	b.w	800b770 <__retarget_lock_init_recursive>
 800b454:	bd10      	pop	{r4, pc}
 800b456:	bf00      	nop
 800b458:	0800b5f1 	.word	0x0800b5f1
 800b45c:	0800b613 	.word	0x0800b613
 800b460:	0800b64b 	.word	0x0800b64b
 800b464:	0800b66f 	.word	0x0800b66f
 800b468:	20000940 	.word	0x20000940

0800b46c <stdio_exit_handler>:
 800b46c:	4a02      	ldr	r2, [pc, #8]	@ (800b478 <stdio_exit_handler+0xc>)
 800b46e:	4903      	ldr	r1, [pc, #12]	@ (800b47c <stdio_exit_handler+0x10>)
 800b470:	4803      	ldr	r0, [pc, #12]	@ (800b480 <stdio_exit_handler+0x14>)
 800b472:	f000 b869 	b.w	800b548 <_fwalk_sglue>
 800b476:	bf00      	nop
 800b478:	2000000c 	.word	0x2000000c
 800b47c:	0800d0d5 	.word	0x0800d0d5
 800b480:	2000001c 	.word	0x2000001c

0800b484 <cleanup_stdio>:
 800b484:	6841      	ldr	r1, [r0, #4]
 800b486:	4b0c      	ldr	r3, [pc, #48]	@ (800b4b8 <cleanup_stdio+0x34>)
 800b488:	4299      	cmp	r1, r3
 800b48a:	b510      	push	{r4, lr}
 800b48c:	4604      	mov	r4, r0
 800b48e:	d001      	beq.n	800b494 <cleanup_stdio+0x10>
 800b490:	f001 fe20 	bl	800d0d4 <_fflush_r>
 800b494:	68a1      	ldr	r1, [r4, #8]
 800b496:	4b09      	ldr	r3, [pc, #36]	@ (800b4bc <cleanup_stdio+0x38>)
 800b498:	4299      	cmp	r1, r3
 800b49a:	d002      	beq.n	800b4a2 <cleanup_stdio+0x1e>
 800b49c:	4620      	mov	r0, r4
 800b49e:	f001 fe19 	bl	800d0d4 <_fflush_r>
 800b4a2:	68e1      	ldr	r1, [r4, #12]
 800b4a4:	4b06      	ldr	r3, [pc, #24]	@ (800b4c0 <cleanup_stdio+0x3c>)
 800b4a6:	4299      	cmp	r1, r3
 800b4a8:	d004      	beq.n	800b4b4 <cleanup_stdio+0x30>
 800b4aa:	4620      	mov	r0, r4
 800b4ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4b0:	f001 be10 	b.w	800d0d4 <_fflush_r>
 800b4b4:	bd10      	pop	{r4, pc}
 800b4b6:	bf00      	nop
 800b4b8:	20000940 	.word	0x20000940
 800b4bc:	200009a8 	.word	0x200009a8
 800b4c0:	20000a10 	.word	0x20000a10

0800b4c4 <global_stdio_init.part.0>:
 800b4c4:	b510      	push	{r4, lr}
 800b4c6:	4b0b      	ldr	r3, [pc, #44]	@ (800b4f4 <global_stdio_init.part.0+0x30>)
 800b4c8:	4c0b      	ldr	r4, [pc, #44]	@ (800b4f8 <global_stdio_init.part.0+0x34>)
 800b4ca:	4a0c      	ldr	r2, [pc, #48]	@ (800b4fc <global_stdio_init.part.0+0x38>)
 800b4cc:	601a      	str	r2, [r3, #0]
 800b4ce:	4620      	mov	r0, r4
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	2104      	movs	r1, #4
 800b4d4:	f7ff ff94 	bl	800b400 <std>
 800b4d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b4dc:	2201      	movs	r2, #1
 800b4de:	2109      	movs	r1, #9
 800b4e0:	f7ff ff8e 	bl	800b400 <std>
 800b4e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b4e8:	2202      	movs	r2, #2
 800b4ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4ee:	2112      	movs	r1, #18
 800b4f0:	f7ff bf86 	b.w	800b400 <std>
 800b4f4:	20000a78 	.word	0x20000a78
 800b4f8:	20000940 	.word	0x20000940
 800b4fc:	0800b46d 	.word	0x0800b46d

0800b500 <__sfp_lock_acquire>:
 800b500:	4801      	ldr	r0, [pc, #4]	@ (800b508 <__sfp_lock_acquire+0x8>)
 800b502:	f000 b936 	b.w	800b772 <__retarget_lock_acquire_recursive>
 800b506:	bf00      	nop
 800b508:	20000a81 	.word	0x20000a81

0800b50c <__sfp_lock_release>:
 800b50c:	4801      	ldr	r0, [pc, #4]	@ (800b514 <__sfp_lock_release+0x8>)
 800b50e:	f000 b931 	b.w	800b774 <__retarget_lock_release_recursive>
 800b512:	bf00      	nop
 800b514:	20000a81 	.word	0x20000a81

0800b518 <__sinit>:
 800b518:	b510      	push	{r4, lr}
 800b51a:	4604      	mov	r4, r0
 800b51c:	f7ff fff0 	bl	800b500 <__sfp_lock_acquire>
 800b520:	6a23      	ldr	r3, [r4, #32]
 800b522:	b11b      	cbz	r3, 800b52c <__sinit+0x14>
 800b524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b528:	f7ff bff0 	b.w	800b50c <__sfp_lock_release>
 800b52c:	4b04      	ldr	r3, [pc, #16]	@ (800b540 <__sinit+0x28>)
 800b52e:	6223      	str	r3, [r4, #32]
 800b530:	4b04      	ldr	r3, [pc, #16]	@ (800b544 <__sinit+0x2c>)
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d1f5      	bne.n	800b524 <__sinit+0xc>
 800b538:	f7ff ffc4 	bl	800b4c4 <global_stdio_init.part.0>
 800b53c:	e7f2      	b.n	800b524 <__sinit+0xc>
 800b53e:	bf00      	nop
 800b540:	0800b485 	.word	0x0800b485
 800b544:	20000a78 	.word	0x20000a78

0800b548 <_fwalk_sglue>:
 800b548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b54c:	4607      	mov	r7, r0
 800b54e:	4688      	mov	r8, r1
 800b550:	4614      	mov	r4, r2
 800b552:	2600      	movs	r6, #0
 800b554:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b558:	f1b9 0901 	subs.w	r9, r9, #1
 800b55c:	d505      	bpl.n	800b56a <_fwalk_sglue+0x22>
 800b55e:	6824      	ldr	r4, [r4, #0]
 800b560:	2c00      	cmp	r4, #0
 800b562:	d1f7      	bne.n	800b554 <_fwalk_sglue+0xc>
 800b564:	4630      	mov	r0, r6
 800b566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b56a:	89ab      	ldrh	r3, [r5, #12]
 800b56c:	2b01      	cmp	r3, #1
 800b56e:	d907      	bls.n	800b580 <_fwalk_sglue+0x38>
 800b570:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b574:	3301      	adds	r3, #1
 800b576:	d003      	beq.n	800b580 <_fwalk_sglue+0x38>
 800b578:	4629      	mov	r1, r5
 800b57a:	4638      	mov	r0, r7
 800b57c:	47c0      	blx	r8
 800b57e:	4306      	orrs	r6, r0
 800b580:	3568      	adds	r5, #104	@ 0x68
 800b582:	e7e9      	b.n	800b558 <_fwalk_sglue+0x10>

0800b584 <sniprintf>:
 800b584:	b40c      	push	{r2, r3}
 800b586:	b530      	push	{r4, r5, lr}
 800b588:	4b18      	ldr	r3, [pc, #96]	@ (800b5ec <sniprintf+0x68>)
 800b58a:	1e0c      	subs	r4, r1, #0
 800b58c:	681d      	ldr	r5, [r3, #0]
 800b58e:	b09d      	sub	sp, #116	@ 0x74
 800b590:	da08      	bge.n	800b5a4 <sniprintf+0x20>
 800b592:	238b      	movs	r3, #139	@ 0x8b
 800b594:	602b      	str	r3, [r5, #0]
 800b596:	f04f 30ff 	mov.w	r0, #4294967295
 800b59a:	b01d      	add	sp, #116	@ 0x74
 800b59c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b5a0:	b002      	add	sp, #8
 800b5a2:	4770      	bx	lr
 800b5a4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b5a8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b5ac:	f04f 0300 	mov.w	r3, #0
 800b5b0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b5b2:	bf14      	ite	ne
 800b5b4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b5b8:	4623      	moveq	r3, r4
 800b5ba:	9304      	str	r3, [sp, #16]
 800b5bc:	9307      	str	r3, [sp, #28]
 800b5be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b5c2:	9002      	str	r0, [sp, #8]
 800b5c4:	9006      	str	r0, [sp, #24]
 800b5c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b5ca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b5cc:	ab21      	add	r3, sp, #132	@ 0x84
 800b5ce:	a902      	add	r1, sp, #8
 800b5d0:	4628      	mov	r0, r5
 800b5d2:	9301      	str	r3, [sp, #4]
 800b5d4:	f001 fbfe 	bl	800cdd4 <_svfiprintf_r>
 800b5d8:	1c43      	adds	r3, r0, #1
 800b5da:	bfbc      	itt	lt
 800b5dc:	238b      	movlt	r3, #139	@ 0x8b
 800b5de:	602b      	strlt	r3, [r5, #0]
 800b5e0:	2c00      	cmp	r4, #0
 800b5e2:	d0da      	beq.n	800b59a <sniprintf+0x16>
 800b5e4:	9b02      	ldr	r3, [sp, #8]
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	701a      	strb	r2, [r3, #0]
 800b5ea:	e7d6      	b.n	800b59a <sniprintf+0x16>
 800b5ec:	20000018 	.word	0x20000018

0800b5f0 <__sread>:
 800b5f0:	b510      	push	{r4, lr}
 800b5f2:	460c      	mov	r4, r1
 800b5f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5f8:	f000 f86c 	bl	800b6d4 <_read_r>
 800b5fc:	2800      	cmp	r0, #0
 800b5fe:	bfab      	itete	ge
 800b600:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b602:	89a3      	ldrhlt	r3, [r4, #12]
 800b604:	181b      	addge	r3, r3, r0
 800b606:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b60a:	bfac      	ite	ge
 800b60c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b60e:	81a3      	strhlt	r3, [r4, #12]
 800b610:	bd10      	pop	{r4, pc}

0800b612 <__swrite>:
 800b612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b616:	461f      	mov	r7, r3
 800b618:	898b      	ldrh	r3, [r1, #12]
 800b61a:	05db      	lsls	r3, r3, #23
 800b61c:	4605      	mov	r5, r0
 800b61e:	460c      	mov	r4, r1
 800b620:	4616      	mov	r6, r2
 800b622:	d505      	bpl.n	800b630 <__swrite+0x1e>
 800b624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b628:	2302      	movs	r3, #2
 800b62a:	2200      	movs	r2, #0
 800b62c:	f000 f840 	bl	800b6b0 <_lseek_r>
 800b630:	89a3      	ldrh	r3, [r4, #12]
 800b632:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b636:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b63a:	81a3      	strh	r3, [r4, #12]
 800b63c:	4632      	mov	r2, r6
 800b63e:	463b      	mov	r3, r7
 800b640:	4628      	mov	r0, r5
 800b642:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b646:	f000 b857 	b.w	800b6f8 <_write_r>

0800b64a <__sseek>:
 800b64a:	b510      	push	{r4, lr}
 800b64c:	460c      	mov	r4, r1
 800b64e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b652:	f000 f82d 	bl	800b6b0 <_lseek_r>
 800b656:	1c43      	adds	r3, r0, #1
 800b658:	89a3      	ldrh	r3, [r4, #12]
 800b65a:	bf15      	itete	ne
 800b65c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b65e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b662:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b666:	81a3      	strheq	r3, [r4, #12]
 800b668:	bf18      	it	ne
 800b66a:	81a3      	strhne	r3, [r4, #12]
 800b66c:	bd10      	pop	{r4, pc}

0800b66e <__sclose>:
 800b66e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b672:	f000 b80d 	b.w	800b690 <_close_r>

0800b676 <memset>:
 800b676:	4402      	add	r2, r0
 800b678:	4603      	mov	r3, r0
 800b67a:	4293      	cmp	r3, r2
 800b67c:	d100      	bne.n	800b680 <memset+0xa>
 800b67e:	4770      	bx	lr
 800b680:	f803 1b01 	strb.w	r1, [r3], #1
 800b684:	e7f9      	b.n	800b67a <memset+0x4>
	...

0800b688 <_localeconv_r>:
 800b688:	4800      	ldr	r0, [pc, #0]	@ (800b68c <_localeconv_r+0x4>)
 800b68a:	4770      	bx	lr
 800b68c:	20000158 	.word	0x20000158

0800b690 <_close_r>:
 800b690:	b538      	push	{r3, r4, r5, lr}
 800b692:	4d06      	ldr	r5, [pc, #24]	@ (800b6ac <_close_r+0x1c>)
 800b694:	2300      	movs	r3, #0
 800b696:	4604      	mov	r4, r0
 800b698:	4608      	mov	r0, r1
 800b69a:	602b      	str	r3, [r5, #0]
 800b69c:	f7f6 fba0 	bl	8001de0 <_close>
 800b6a0:	1c43      	adds	r3, r0, #1
 800b6a2:	d102      	bne.n	800b6aa <_close_r+0x1a>
 800b6a4:	682b      	ldr	r3, [r5, #0]
 800b6a6:	b103      	cbz	r3, 800b6aa <_close_r+0x1a>
 800b6a8:	6023      	str	r3, [r4, #0]
 800b6aa:	bd38      	pop	{r3, r4, r5, pc}
 800b6ac:	20000a7c 	.word	0x20000a7c

0800b6b0 <_lseek_r>:
 800b6b0:	b538      	push	{r3, r4, r5, lr}
 800b6b2:	4d07      	ldr	r5, [pc, #28]	@ (800b6d0 <_lseek_r+0x20>)
 800b6b4:	4604      	mov	r4, r0
 800b6b6:	4608      	mov	r0, r1
 800b6b8:	4611      	mov	r1, r2
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	602a      	str	r2, [r5, #0]
 800b6be:	461a      	mov	r2, r3
 800b6c0:	f7f6 fbb5 	bl	8001e2e <_lseek>
 800b6c4:	1c43      	adds	r3, r0, #1
 800b6c6:	d102      	bne.n	800b6ce <_lseek_r+0x1e>
 800b6c8:	682b      	ldr	r3, [r5, #0]
 800b6ca:	b103      	cbz	r3, 800b6ce <_lseek_r+0x1e>
 800b6cc:	6023      	str	r3, [r4, #0]
 800b6ce:	bd38      	pop	{r3, r4, r5, pc}
 800b6d0:	20000a7c 	.word	0x20000a7c

0800b6d4 <_read_r>:
 800b6d4:	b538      	push	{r3, r4, r5, lr}
 800b6d6:	4d07      	ldr	r5, [pc, #28]	@ (800b6f4 <_read_r+0x20>)
 800b6d8:	4604      	mov	r4, r0
 800b6da:	4608      	mov	r0, r1
 800b6dc:	4611      	mov	r1, r2
 800b6de:	2200      	movs	r2, #0
 800b6e0:	602a      	str	r2, [r5, #0]
 800b6e2:	461a      	mov	r2, r3
 800b6e4:	f7f6 fb43 	bl	8001d6e <_read>
 800b6e8:	1c43      	adds	r3, r0, #1
 800b6ea:	d102      	bne.n	800b6f2 <_read_r+0x1e>
 800b6ec:	682b      	ldr	r3, [r5, #0]
 800b6ee:	b103      	cbz	r3, 800b6f2 <_read_r+0x1e>
 800b6f0:	6023      	str	r3, [r4, #0]
 800b6f2:	bd38      	pop	{r3, r4, r5, pc}
 800b6f4:	20000a7c 	.word	0x20000a7c

0800b6f8 <_write_r>:
 800b6f8:	b538      	push	{r3, r4, r5, lr}
 800b6fa:	4d07      	ldr	r5, [pc, #28]	@ (800b718 <_write_r+0x20>)
 800b6fc:	4604      	mov	r4, r0
 800b6fe:	4608      	mov	r0, r1
 800b700:	4611      	mov	r1, r2
 800b702:	2200      	movs	r2, #0
 800b704:	602a      	str	r2, [r5, #0]
 800b706:	461a      	mov	r2, r3
 800b708:	f7f6 fb4e 	bl	8001da8 <_write>
 800b70c:	1c43      	adds	r3, r0, #1
 800b70e:	d102      	bne.n	800b716 <_write_r+0x1e>
 800b710:	682b      	ldr	r3, [r5, #0]
 800b712:	b103      	cbz	r3, 800b716 <_write_r+0x1e>
 800b714:	6023      	str	r3, [r4, #0]
 800b716:	bd38      	pop	{r3, r4, r5, pc}
 800b718:	20000a7c 	.word	0x20000a7c

0800b71c <__errno>:
 800b71c:	4b01      	ldr	r3, [pc, #4]	@ (800b724 <__errno+0x8>)
 800b71e:	6818      	ldr	r0, [r3, #0]
 800b720:	4770      	bx	lr
 800b722:	bf00      	nop
 800b724:	20000018 	.word	0x20000018

0800b728 <__libc_init_array>:
 800b728:	b570      	push	{r4, r5, r6, lr}
 800b72a:	4d0d      	ldr	r5, [pc, #52]	@ (800b760 <__libc_init_array+0x38>)
 800b72c:	4c0d      	ldr	r4, [pc, #52]	@ (800b764 <__libc_init_array+0x3c>)
 800b72e:	1b64      	subs	r4, r4, r5
 800b730:	10a4      	asrs	r4, r4, #2
 800b732:	2600      	movs	r6, #0
 800b734:	42a6      	cmp	r6, r4
 800b736:	d109      	bne.n	800b74c <__libc_init_array+0x24>
 800b738:	4d0b      	ldr	r5, [pc, #44]	@ (800b768 <__libc_init_array+0x40>)
 800b73a:	4c0c      	ldr	r4, [pc, #48]	@ (800b76c <__libc_init_array+0x44>)
 800b73c:	f002 f868 	bl	800d810 <_init>
 800b740:	1b64      	subs	r4, r4, r5
 800b742:	10a4      	asrs	r4, r4, #2
 800b744:	2600      	movs	r6, #0
 800b746:	42a6      	cmp	r6, r4
 800b748:	d105      	bne.n	800b756 <__libc_init_array+0x2e>
 800b74a:	bd70      	pop	{r4, r5, r6, pc}
 800b74c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b750:	4798      	blx	r3
 800b752:	3601      	adds	r6, #1
 800b754:	e7ee      	b.n	800b734 <__libc_init_array+0xc>
 800b756:	f855 3b04 	ldr.w	r3, [r5], #4
 800b75a:	4798      	blx	r3
 800b75c:	3601      	adds	r6, #1
 800b75e:	e7f2      	b.n	800b746 <__libc_init_array+0x1e>
 800b760:	0800dea8 	.word	0x0800dea8
 800b764:	0800dea8 	.word	0x0800dea8
 800b768:	0800dea8 	.word	0x0800dea8
 800b76c:	0800deac 	.word	0x0800deac

0800b770 <__retarget_lock_init_recursive>:
 800b770:	4770      	bx	lr

0800b772 <__retarget_lock_acquire_recursive>:
 800b772:	4770      	bx	lr

0800b774 <__retarget_lock_release_recursive>:
 800b774:	4770      	bx	lr

0800b776 <quorem>:
 800b776:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b77a:	6903      	ldr	r3, [r0, #16]
 800b77c:	690c      	ldr	r4, [r1, #16]
 800b77e:	42a3      	cmp	r3, r4
 800b780:	4607      	mov	r7, r0
 800b782:	db7e      	blt.n	800b882 <quorem+0x10c>
 800b784:	3c01      	subs	r4, #1
 800b786:	f101 0814 	add.w	r8, r1, #20
 800b78a:	00a3      	lsls	r3, r4, #2
 800b78c:	f100 0514 	add.w	r5, r0, #20
 800b790:	9300      	str	r3, [sp, #0]
 800b792:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b796:	9301      	str	r3, [sp, #4]
 800b798:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b79c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b7a0:	3301      	adds	r3, #1
 800b7a2:	429a      	cmp	r2, r3
 800b7a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b7a8:	fbb2 f6f3 	udiv	r6, r2, r3
 800b7ac:	d32e      	bcc.n	800b80c <quorem+0x96>
 800b7ae:	f04f 0a00 	mov.w	sl, #0
 800b7b2:	46c4      	mov	ip, r8
 800b7b4:	46ae      	mov	lr, r5
 800b7b6:	46d3      	mov	fp, sl
 800b7b8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b7bc:	b298      	uxth	r0, r3
 800b7be:	fb06 a000 	mla	r0, r6, r0, sl
 800b7c2:	0c02      	lsrs	r2, r0, #16
 800b7c4:	0c1b      	lsrs	r3, r3, #16
 800b7c6:	fb06 2303 	mla	r3, r6, r3, r2
 800b7ca:	f8de 2000 	ldr.w	r2, [lr]
 800b7ce:	b280      	uxth	r0, r0
 800b7d0:	b292      	uxth	r2, r2
 800b7d2:	1a12      	subs	r2, r2, r0
 800b7d4:	445a      	add	r2, fp
 800b7d6:	f8de 0000 	ldr.w	r0, [lr]
 800b7da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b7de:	b29b      	uxth	r3, r3
 800b7e0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b7e4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b7e8:	b292      	uxth	r2, r2
 800b7ea:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b7ee:	45e1      	cmp	r9, ip
 800b7f0:	f84e 2b04 	str.w	r2, [lr], #4
 800b7f4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b7f8:	d2de      	bcs.n	800b7b8 <quorem+0x42>
 800b7fa:	9b00      	ldr	r3, [sp, #0]
 800b7fc:	58eb      	ldr	r3, [r5, r3]
 800b7fe:	b92b      	cbnz	r3, 800b80c <quorem+0x96>
 800b800:	9b01      	ldr	r3, [sp, #4]
 800b802:	3b04      	subs	r3, #4
 800b804:	429d      	cmp	r5, r3
 800b806:	461a      	mov	r2, r3
 800b808:	d32f      	bcc.n	800b86a <quorem+0xf4>
 800b80a:	613c      	str	r4, [r7, #16]
 800b80c:	4638      	mov	r0, r7
 800b80e:	f001 f97d 	bl	800cb0c <__mcmp>
 800b812:	2800      	cmp	r0, #0
 800b814:	db25      	blt.n	800b862 <quorem+0xec>
 800b816:	4629      	mov	r1, r5
 800b818:	2000      	movs	r0, #0
 800b81a:	f858 2b04 	ldr.w	r2, [r8], #4
 800b81e:	f8d1 c000 	ldr.w	ip, [r1]
 800b822:	fa1f fe82 	uxth.w	lr, r2
 800b826:	fa1f f38c 	uxth.w	r3, ip
 800b82a:	eba3 030e 	sub.w	r3, r3, lr
 800b82e:	4403      	add	r3, r0
 800b830:	0c12      	lsrs	r2, r2, #16
 800b832:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b836:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b83a:	b29b      	uxth	r3, r3
 800b83c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b840:	45c1      	cmp	r9, r8
 800b842:	f841 3b04 	str.w	r3, [r1], #4
 800b846:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b84a:	d2e6      	bcs.n	800b81a <quorem+0xa4>
 800b84c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b850:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b854:	b922      	cbnz	r2, 800b860 <quorem+0xea>
 800b856:	3b04      	subs	r3, #4
 800b858:	429d      	cmp	r5, r3
 800b85a:	461a      	mov	r2, r3
 800b85c:	d30b      	bcc.n	800b876 <quorem+0x100>
 800b85e:	613c      	str	r4, [r7, #16]
 800b860:	3601      	adds	r6, #1
 800b862:	4630      	mov	r0, r6
 800b864:	b003      	add	sp, #12
 800b866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b86a:	6812      	ldr	r2, [r2, #0]
 800b86c:	3b04      	subs	r3, #4
 800b86e:	2a00      	cmp	r2, #0
 800b870:	d1cb      	bne.n	800b80a <quorem+0x94>
 800b872:	3c01      	subs	r4, #1
 800b874:	e7c6      	b.n	800b804 <quorem+0x8e>
 800b876:	6812      	ldr	r2, [r2, #0]
 800b878:	3b04      	subs	r3, #4
 800b87a:	2a00      	cmp	r2, #0
 800b87c:	d1ef      	bne.n	800b85e <quorem+0xe8>
 800b87e:	3c01      	subs	r4, #1
 800b880:	e7ea      	b.n	800b858 <quorem+0xe2>
 800b882:	2000      	movs	r0, #0
 800b884:	e7ee      	b.n	800b864 <quorem+0xee>
	...

0800b888 <_dtoa_r>:
 800b888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b88c:	69c7      	ldr	r7, [r0, #28]
 800b88e:	b097      	sub	sp, #92	@ 0x5c
 800b890:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b894:	ec55 4b10 	vmov	r4, r5, d0
 800b898:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b89a:	9107      	str	r1, [sp, #28]
 800b89c:	4681      	mov	r9, r0
 800b89e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b8a0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b8a2:	b97f      	cbnz	r7, 800b8c4 <_dtoa_r+0x3c>
 800b8a4:	2010      	movs	r0, #16
 800b8a6:	f000 fe09 	bl	800c4bc <malloc>
 800b8aa:	4602      	mov	r2, r0
 800b8ac:	f8c9 001c 	str.w	r0, [r9, #28]
 800b8b0:	b920      	cbnz	r0, 800b8bc <_dtoa_r+0x34>
 800b8b2:	4ba9      	ldr	r3, [pc, #676]	@ (800bb58 <_dtoa_r+0x2d0>)
 800b8b4:	21ef      	movs	r1, #239	@ 0xef
 800b8b6:	48a9      	ldr	r0, [pc, #676]	@ (800bb5c <_dtoa_r+0x2d4>)
 800b8b8:	f001 fc6c 	bl	800d194 <__assert_func>
 800b8bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b8c0:	6007      	str	r7, [r0, #0]
 800b8c2:	60c7      	str	r7, [r0, #12]
 800b8c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b8c8:	6819      	ldr	r1, [r3, #0]
 800b8ca:	b159      	cbz	r1, 800b8e4 <_dtoa_r+0x5c>
 800b8cc:	685a      	ldr	r2, [r3, #4]
 800b8ce:	604a      	str	r2, [r1, #4]
 800b8d0:	2301      	movs	r3, #1
 800b8d2:	4093      	lsls	r3, r2
 800b8d4:	608b      	str	r3, [r1, #8]
 800b8d6:	4648      	mov	r0, r9
 800b8d8:	f000 fee6 	bl	800c6a8 <_Bfree>
 800b8dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	601a      	str	r2, [r3, #0]
 800b8e4:	1e2b      	subs	r3, r5, #0
 800b8e6:	bfb9      	ittee	lt
 800b8e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b8ec:	9305      	strlt	r3, [sp, #20]
 800b8ee:	2300      	movge	r3, #0
 800b8f0:	6033      	strge	r3, [r6, #0]
 800b8f2:	9f05      	ldr	r7, [sp, #20]
 800b8f4:	4b9a      	ldr	r3, [pc, #616]	@ (800bb60 <_dtoa_r+0x2d8>)
 800b8f6:	bfbc      	itt	lt
 800b8f8:	2201      	movlt	r2, #1
 800b8fa:	6032      	strlt	r2, [r6, #0]
 800b8fc:	43bb      	bics	r3, r7
 800b8fe:	d112      	bne.n	800b926 <_dtoa_r+0x9e>
 800b900:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b902:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b906:	6013      	str	r3, [r2, #0]
 800b908:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b90c:	4323      	orrs	r3, r4
 800b90e:	f000 855a 	beq.w	800c3c6 <_dtoa_r+0xb3e>
 800b912:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b914:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bb74 <_dtoa_r+0x2ec>
 800b918:	2b00      	cmp	r3, #0
 800b91a:	f000 855c 	beq.w	800c3d6 <_dtoa_r+0xb4e>
 800b91e:	f10a 0303 	add.w	r3, sl, #3
 800b922:	f000 bd56 	b.w	800c3d2 <_dtoa_r+0xb4a>
 800b926:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b92a:	2200      	movs	r2, #0
 800b92c:	ec51 0b17 	vmov	r0, r1, d7
 800b930:	2300      	movs	r3, #0
 800b932:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b936:	f7f5 f8ff 	bl	8000b38 <__aeabi_dcmpeq>
 800b93a:	4680      	mov	r8, r0
 800b93c:	b158      	cbz	r0, 800b956 <_dtoa_r+0xce>
 800b93e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b940:	2301      	movs	r3, #1
 800b942:	6013      	str	r3, [r2, #0]
 800b944:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b946:	b113      	cbz	r3, 800b94e <_dtoa_r+0xc6>
 800b948:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b94a:	4b86      	ldr	r3, [pc, #536]	@ (800bb64 <_dtoa_r+0x2dc>)
 800b94c:	6013      	str	r3, [r2, #0]
 800b94e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bb78 <_dtoa_r+0x2f0>
 800b952:	f000 bd40 	b.w	800c3d6 <_dtoa_r+0xb4e>
 800b956:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b95a:	aa14      	add	r2, sp, #80	@ 0x50
 800b95c:	a915      	add	r1, sp, #84	@ 0x54
 800b95e:	4648      	mov	r0, r9
 800b960:	f001 f984 	bl	800cc6c <__d2b>
 800b964:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b968:	9002      	str	r0, [sp, #8]
 800b96a:	2e00      	cmp	r6, #0
 800b96c:	d078      	beq.n	800ba60 <_dtoa_r+0x1d8>
 800b96e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b970:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b974:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b978:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b97c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b980:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b984:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b988:	4619      	mov	r1, r3
 800b98a:	2200      	movs	r2, #0
 800b98c:	4b76      	ldr	r3, [pc, #472]	@ (800bb68 <_dtoa_r+0x2e0>)
 800b98e:	f7f4 fcb3 	bl	80002f8 <__aeabi_dsub>
 800b992:	a36b      	add	r3, pc, #428	@ (adr r3, 800bb40 <_dtoa_r+0x2b8>)
 800b994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b998:	f7f4 fe66 	bl	8000668 <__aeabi_dmul>
 800b99c:	a36a      	add	r3, pc, #424	@ (adr r3, 800bb48 <_dtoa_r+0x2c0>)
 800b99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a2:	f7f4 fcab 	bl	80002fc <__adddf3>
 800b9a6:	4604      	mov	r4, r0
 800b9a8:	4630      	mov	r0, r6
 800b9aa:	460d      	mov	r5, r1
 800b9ac:	f7f4 fdf2 	bl	8000594 <__aeabi_i2d>
 800b9b0:	a367      	add	r3, pc, #412	@ (adr r3, 800bb50 <_dtoa_r+0x2c8>)
 800b9b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9b6:	f7f4 fe57 	bl	8000668 <__aeabi_dmul>
 800b9ba:	4602      	mov	r2, r0
 800b9bc:	460b      	mov	r3, r1
 800b9be:	4620      	mov	r0, r4
 800b9c0:	4629      	mov	r1, r5
 800b9c2:	f7f4 fc9b 	bl	80002fc <__adddf3>
 800b9c6:	4604      	mov	r4, r0
 800b9c8:	460d      	mov	r5, r1
 800b9ca:	f7f5 f8fd 	bl	8000bc8 <__aeabi_d2iz>
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	4607      	mov	r7, r0
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	4620      	mov	r0, r4
 800b9d6:	4629      	mov	r1, r5
 800b9d8:	f7f5 f8b8 	bl	8000b4c <__aeabi_dcmplt>
 800b9dc:	b140      	cbz	r0, 800b9f0 <_dtoa_r+0x168>
 800b9de:	4638      	mov	r0, r7
 800b9e0:	f7f4 fdd8 	bl	8000594 <__aeabi_i2d>
 800b9e4:	4622      	mov	r2, r4
 800b9e6:	462b      	mov	r3, r5
 800b9e8:	f7f5 f8a6 	bl	8000b38 <__aeabi_dcmpeq>
 800b9ec:	b900      	cbnz	r0, 800b9f0 <_dtoa_r+0x168>
 800b9ee:	3f01      	subs	r7, #1
 800b9f0:	2f16      	cmp	r7, #22
 800b9f2:	d852      	bhi.n	800ba9a <_dtoa_r+0x212>
 800b9f4:	4b5d      	ldr	r3, [pc, #372]	@ (800bb6c <_dtoa_r+0x2e4>)
 800b9f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ba02:	f7f5 f8a3 	bl	8000b4c <__aeabi_dcmplt>
 800ba06:	2800      	cmp	r0, #0
 800ba08:	d049      	beq.n	800ba9e <_dtoa_r+0x216>
 800ba0a:	3f01      	subs	r7, #1
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ba10:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ba12:	1b9b      	subs	r3, r3, r6
 800ba14:	1e5a      	subs	r2, r3, #1
 800ba16:	bf45      	ittet	mi
 800ba18:	f1c3 0301 	rsbmi	r3, r3, #1
 800ba1c:	9300      	strmi	r3, [sp, #0]
 800ba1e:	2300      	movpl	r3, #0
 800ba20:	2300      	movmi	r3, #0
 800ba22:	9206      	str	r2, [sp, #24]
 800ba24:	bf54      	ite	pl
 800ba26:	9300      	strpl	r3, [sp, #0]
 800ba28:	9306      	strmi	r3, [sp, #24]
 800ba2a:	2f00      	cmp	r7, #0
 800ba2c:	db39      	blt.n	800baa2 <_dtoa_r+0x21a>
 800ba2e:	9b06      	ldr	r3, [sp, #24]
 800ba30:	970d      	str	r7, [sp, #52]	@ 0x34
 800ba32:	443b      	add	r3, r7
 800ba34:	9306      	str	r3, [sp, #24]
 800ba36:	2300      	movs	r3, #0
 800ba38:	9308      	str	r3, [sp, #32]
 800ba3a:	9b07      	ldr	r3, [sp, #28]
 800ba3c:	2b09      	cmp	r3, #9
 800ba3e:	d863      	bhi.n	800bb08 <_dtoa_r+0x280>
 800ba40:	2b05      	cmp	r3, #5
 800ba42:	bfc4      	itt	gt
 800ba44:	3b04      	subgt	r3, #4
 800ba46:	9307      	strgt	r3, [sp, #28]
 800ba48:	9b07      	ldr	r3, [sp, #28]
 800ba4a:	f1a3 0302 	sub.w	r3, r3, #2
 800ba4e:	bfcc      	ite	gt
 800ba50:	2400      	movgt	r4, #0
 800ba52:	2401      	movle	r4, #1
 800ba54:	2b03      	cmp	r3, #3
 800ba56:	d863      	bhi.n	800bb20 <_dtoa_r+0x298>
 800ba58:	e8df f003 	tbb	[pc, r3]
 800ba5c:	2b375452 	.word	0x2b375452
 800ba60:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ba64:	441e      	add	r6, r3
 800ba66:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ba6a:	2b20      	cmp	r3, #32
 800ba6c:	bfc1      	itttt	gt
 800ba6e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ba72:	409f      	lslgt	r7, r3
 800ba74:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ba78:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ba7c:	bfd6      	itet	le
 800ba7e:	f1c3 0320 	rsble	r3, r3, #32
 800ba82:	ea47 0003 	orrgt.w	r0, r7, r3
 800ba86:	fa04 f003 	lslle.w	r0, r4, r3
 800ba8a:	f7f4 fd73 	bl	8000574 <__aeabi_ui2d>
 800ba8e:	2201      	movs	r2, #1
 800ba90:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ba94:	3e01      	subs	r6, #1
 800ba96:	9212      	str	r2, [sp, #72]	@ 0x48
 800ba98:	e776      	b.n	800b988 <_dtoa_r+0x100>
 800ba9a:	2301      	movs	r3, #1
 800ba9c:	e7b7      	b.n	800ba0e <_dtoa_r+0x186>
 800ba9e:	9010      	str	r0, [sp, #64]	@ 0x40
 800baa0:	e7b6      	b.n	800ba10 <_dtoa_r+0x188>
 800baa2:	9b00      	ldr	r3, [sp, #0]
 800baa4:	1bdb      	subs	r3, r3, r7
 800baa6:	9300      	str	r3, [sp, #0]
 800baa8:	427b      	negs	r3, r7
 800baaa:	9308      	str	r3, [sp, #32]
 800baac:	2300      	movs	r3, #0
 800baae:	930d      	str	r3, [sp, #52]	@ 0x34
 800bab0:	e7c3      	b.n	800ba3a <_dtoa_r+0x1b2>
 800bab2:	2301      	movs	r3, #1
 800bab4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bab6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bab8:	eb07 0b03 	add.w	fp, r7, r3
 800babc:	f10b 0301 	add.w	r3, fp, #1
 800bac0:	2b01      	cmp	r3, #1
 800bac2:	9303      	str	r3, [sp, #12]
 800bac4:	bfb8      	it	lt
 800bac6:	2301      	movlt	r3, #1
 800bac8:	e006      	b.n	800bad8 <_dtoa_r+0x250>
 800baca:	2301      	movs	r3, #1
 800bacc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bace:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	dd28      	ble.n	800bb26 <_dtoa_r+0x29e>
 800bad4:	469b      	mov	fp, r3
 800bad6:	9303      	str	r3, [sp, #12]
 800bad8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800badc:	2100      	movs	r1, #0
 800bade:	2204      	movs	r2, #4
 800bae0:	f102 0514 	add.w	r5, r2, #20
 800bae4:	429d      	cmp	r5, r3
 800bae6:	d926      	bls.n	800bb36 <_dtoa_r+0x2ae>
 800bae8:	6041      	str	r1, [r0, #4]
 800baea:	4648      	mov	r0, r9
 800baec:	f000 fd9c 	bl	800c628 <_Balloc>
 800baf0:	4682      	mov	sl, r0
 800baf2:	2800      	cmp	r0, #0
 800baf4:	d142      	bne.n	800bb7c <_dtoa_r+0x2f4>
 800baf6:	4b1e      	ldr	r3, [pc, #120]	@ (800bb70 <_dtoa_r+0x2e8>)
 800baf8:	4602      	mov	r2, r0
 800bafa:	f240 11af 	movw	r1, #431	@ 0x1af
 800bafe:	e6da      	b.n	800b8b6 <_dtoa_r+0x2e>
 800bb00:	2300      	movs	r3, #0
 800bb02:	e7e3      	b.n	800bacc <_dtoa_r+0x244>
 800bb04:	2300      	movs	r3, #0
 800bb06:	e7d5      	b.n	800bab4 <_dtoa_r+0x22c>
 800bb08:	2401      	movs	r4, #1
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	9307      	str	r3, [sp, #28]
 800bb0e:	9409      	str	r4, [sp, #36]	@ 0x24
 800bb10:	f04f 3bff 	mov.w	fp, #4294967295
 800bb14:	2200      	movs	r2, #0
 800bb16:	f8cd b00c 	str.w	fp, [sp, #12]
 800bb1a:	2312      	movs	r3, #18
 800bb1c:	920c      	str	r2, [sp, #48]	@ 0x30
 800bb1e:	e7db      	b.n	800bad8 <_dtoa_r+0x250>
 800bb20:	2301      	movs	r3, #1
 800bb22:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb24:	e7f4      	b.n	800bb10 <_dtoa_r+0x288>
 800bb26:	f04f 0b01 	mov.w	fp, #1
 800bb2a:	f8cd b00c 	str.w	fp, [sp, #12]
 800bb2e:	465b      	mov	r3, fp
 800bb30:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bb34:	e7d0      	b.n	800bad8 <_dtoa_r+0x250>
 800bb36:	3101      	adds	r1, #1
 800bb38:	0052      	lsls	r2, r2, #1
 800bb3a:	e7d1      	b.n	800bae0 <_dtoa_r+0x258>
 800bb3c:	f3af 8000 	nop.w
 800bb40:	636f4361 	.word	0x636f4361
 800bb44:	3fd287a7 	.word	0x3fd287a7
 800bb48:	8b60c8b3 	.word	0x8b60c8b3
 800bb4c:	3fc68a28 	.word	0x3fc68a28
 800bb50:	509f79fb 	.word	0x509f79fb
 800bb54:	3fd34413 	.word	0x3fd34413
 800bb58:	0800dc72 	.word	0x0800dc72
 800bb5c:	0800dc89 	.word	0x0800dc89
 800bb60:	7ff00000 	.word	0x7ff00000
 800bb64:	0800dc42 	.word	0x0800dc42
 800bb68:	3ff80000 	.word	0x3ff80000
 800bb6c:	0800ddd8 	.word	0x0800ddd8
 800bb70:	0800dce1 	.word	0x0800dce1
 800bb74:	0800dc6e 	.word	0x0800dc6e
 800bb78:	0800dc41 	.word	0x0800dc41
 800bb7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bb80:	6018      	str	r0, [r3, #0]
 800bb82:	9b03      	ldr	r3, [sp, #12]
 800bb84:	2b0e      	cmp	r3, #14
 800bb86:	f200 80a1 	bhi.w	800bccc <_dtoa_r+0x444>
 800bb8a:	2c00      	cmp	r4, #0
 800bb8c:	f000 809e 	beq.w	800bccc <_dtoa_r+0x444>
 800bb90:	2f00      	cmp	r7, #0
 800bb92:	dd33      	ble.n	800bbfc <_dtoa_r+0x374>
 800bb94:	4b9c      	ldr	r3, [pc, #624]	@ (800be08 <_dtoa_r+0x580>)
 800bb96:	f007 020f 	and.w	r2, r7, #15
 800bb9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb9e:	ed93 7b00 	vldr	d7, [r3]
 800bba2:	05f8      	lsls	r0, r7, #23
 800bba4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bba8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bbac:	d516      	bpl.n	800bbdc <_dtoa_r+0x354>
 800bbae:	4b97      	ldr	r3, [pc, #604]	@ (800be0c <_dtoa_r+0x584>)
 800bbb0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bbb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bbb8:	f7f4 fe80 	bl	80008bc <__aeabi_ddiv>
 800bbbc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbc0:	f004 040f 	and.w	r4, r4, #15
 800bbc4:	2603      	movs	r6, #3
 800bbc6:	4d91      	ldr	r5, [pc, #580]	@ (800be0c <_dtoa_r+0x584>)
 800bbc8:	b954      	cbnz	r4, 800bbe0 <_dtoa_r+0x358>
 800bbca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bbce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bbd2:	f7f4 fe73 	bl	80008bc <__aeabi_ddiv>
 800bbd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbda:	e028      	b.n	800bc2e <_dtoa_r+0x3a6>
 800bbdc:	2602      	movs	r6, #2
 800bbde:	e7f2      	b.n	800bbc6 <_dtoa_r+0x33e>
 800bbe0:	07e1      	lsls	r1, r4, #31
 800bbe2:	d508      	bpl.n	800bbf6 <_dtoa_r+0x36e>
 800bbe4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bbe8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bbec:	f7f4 fd3c 	bl	8000668 <__aeabi_dmul>
 800bbf0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bbf4:	3601      	adds	r6, #1
 800bbf6:	1064      	asrs	r4, r4, #1
 800bbf8:	3508      	adds	r5, #8
 800bbfa:	e7e5      	b.n	800bbc8 <_dtoa_r+0x340>
 800bbfc:	f000 80af 	beq.w	800bd5e <_dtoa_r+0x4d6>
 800bc00:	427c      	negs	r4, r7
 800bc02:	4b81      	ldr	r3, [pc, #516]	@ (800be08 <_dtoa_r+0x580>)
 800bc04:	4d81      	ldr	r5, [pc, #516]	@ (800be0c <_dtoa_r+0x584>)
 800bc06:	f004 020f 	and.w	r2, r4, #15
 800bc0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bc16:	f7f4 fd27 	bl	8000668 <__aeabi_dmul>
 800bc1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc1e:	1124      	asrs	r4, r4, #4
 800bc20:	2300      	movs	r3, #0
 800bc22:	2602      	movs	r6, #2
 800bc24:	2c00      	cmp	r4, #0
 800bc26:	f040 808f 	bne.w	800bd48 <_dtoa_r+0x4c0>
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d1d3      	bne.n	800bbd6 <_dtoa_r+0x34e>
 800bc2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bc30:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	f000 8094 	beq.w	800bd62 <_dtoa_r+0x4da>
 800bc3a:	4b75      	ldr	r3, [pc, #468]	@ (800be10 <_dtoa_r+0x588>)
 800bc3c:	2200      	movs	r2, #0
 800bc3e:	4620      	mov	r0, r4
 800bc40:	4629      	mov	r1, r5
 800bc42:	f7f4 ff83 	bl	8000b4c <__aeabi_dcmplt>
 800bc46:	2800      	cmp	r0, #0
 800bc48:	f000 808b 	beq.w	800bd62 <_dtoa_r+0x4da>
 800bc4c:	9b03      	ldr	r3, [sp, #12]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	f000 8087 	beq.w	800bd62 <_dtoa_r+0x4da>
 800bc54:	f1bb 0f00 	cmp.w	fp, #0
 800bc58:	dd34      	ble.n	800bcc4 <_dtoa_r+0x43c>
 800bc5a:	4620      	mov	r0, r4
 800bc5c:	4b6d      	ldr	r3, [pc, #436]	@ (800be14 <_dtoa_r+0x58c>)
 800bc5e:	2200      	movs	r2, #0
 800bc60:	4629      	mov	r1, r5
 800bc62:	f7f4 fd01 	bl	8000668 <__aeabi_dmul>
 800bc66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc6a:	f107 38ff 	add.w	r8, r7, #4294967295
 800bc6e:	3601      	adds	r6, #1
 800bc70:	465c      	mov	r4, fp
 800bc72:	4630      	mov	r0, r6
 800bc74:	f7f4 fc8e 	bl	8000594 <__aeabi_i2d>
 800bc78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc7c:	f7f4 fcf4 	bl	8000668 <__aeabi_dmul>
 800bc80:	4b65      	ldr	r3, [pc, #404]	@ (800be18 <_dtoa_r+0x590>)
 800bc82:	2200      	movs	r2, #0
 800bc84:	f7f4 fb3a 	bl	80002fc <__adddf3>
 800bc88:	4605      	mov	r5, r0
 800bc8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bc8e:	2c00      	cmp	r4, #0
 800bc90:	d16a      	bne.n	800bd68 <_dtoa_r+0x4e0>
 800bc92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc96:	4b61      	ldr	r3, [pc, #388]	@ (800be1c <_dtoa_r+0x594>)
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f7f4 fb2d 	bl	80002f8 <__aeabi_dsub>
 800bc9e:	4602      	mov	r2, r0
 800bca0:	460b      	mov	r3, r1
 800bca2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bca6:	462a      	mov	r2, r5
 800bca8:	4633      	mov	r3, r6
 800bcaa:	f7f4 ff6d 	bl	8000b88 <__aeabi_dcmpgt>
 800bcae:	2800      	cmp	r0, #0
 800bcb0:	f040 8298 	bne.w	800c1e4 <_dtoa_r+0x95c>
 800bcb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bcb8:	462a      	mov	r2, r5
 800bcba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bcbe:	f7f4 ff45 	bl	8000b4c <__aeabi_dcmplt>
 800bcc2:	bb38      	cbnz	r0, 800bd14 <_dtoa_r+0x48c>
 800bcc4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bcc8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bccc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	f2c0 8157 	blt.w	800bf82 <_dtoa_r+0x6fa>
 800bcd4:	2f0e      	cmp	r7, #14
 800bcd6:	f300 8154 	bgt.w	800bf82 <_dtoa_r+0x6fa>
 800bcda:	4b4b      	ldr	r3, [pc, #300]	@ (800be08 <_dtoa_r+0x580>)
 800bcdc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bce0:	ed93 7b00 	vldr	d7, [r3]
 800bce4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	ed8d 7b00 	vstr	d7, [sp]
 800bcec:	f280 80e5 	bge.w	800beba <_dtoa_r+0x632>
 800bcf0:	9b03      	ldr	r3, [sp, #12]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	f300 80e1 	bgt.w	800beba <_dtoa_r+0x632>
 800bcf8:	d10c      	bne.n	800bd14 <_dtoa_r+0x48c>
 800bcfa:	4b48      	ldr	r3, [pc, #288]	@ (800be1c <_dtoa_r+0x594>)
 800bcfc:	2200      	movs	r2, #0
 800bcfe:	ec51 0b17 	vmov	r0, r1, d7
 800bd02:	f7f4 fcb1 	bl	8000668 <__aeabi_dmul>
 800bd06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd0a:	f7f4 ff33 	bl	8000b74 <__aeabi_dcmpge>
 800bd0e:	2800      	cmp	r0, #0
 800bd10:	f000 8266 	beq.w	800c1e0 <_dtoa_r+0x958>
 800bd14:	2400      	movs	r4, #0
 800bd16:	4625      	mov	r5, r4
 800bd18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd1a:	4656      	mov	r6, sl
 800bd1c:	ea6f 0803 	mvn.w	r8, r3
 800bd20:	2700      	movs	r7, #0
 800bd22:	4621      	mov	r1, r4
 800bd24:	4648      	mov	r0, r9
 800bd26:	f000 fcbf 	bl	800c6a8 <_Bfree>
 800bd2a:	2d00      	cmp	r5, #0
 800bd2c:	f000 80bd 	beq.w	800beaa <_dtoa_r+0x622>
 800bd30:	b12f      	cbz	r7, 800bd3e <_dtoa_r+0x4b6>
 800bd32:	42af      	cmp	r7, r5
 800bd34:	d003      	beq.n	800bd3e <_dtoa_r+0x4b6>
 800bd36:	4639      	mov	r1, r7
 800bd38:	4648      	mov	r0, r9
 800bd3a:	f000 fcb5 	bl	800c6a8 <_Bfree>
 800bd3e:	4629      	mov	r1, r5
 800bd40:	4648      	mov	r0, r9
 800bd42:	f000 fcb1 	bl	800c6a8 <_Bfree>
 800bd46:	e0b0      	b.n	800beaa <_dtoa_r+0x622>
 800bd48:	07e2      	lsls	r2, r4, #31
 800bd4a:	d505      	bpl.n	800bd58 <_dtoa_r+0x4d0>
 800bd4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bd50:	f7f4 fc8a 	bl	8000668 <__aeabi_dmul>
 800bd54:	3601      	adds	r6, #1
 800bd56:	2301      	movs	r3, #1
 800bd58:	1064      	asrs	r4, r4, #1
 800bd5a:	3508      	adds	r5, #8
 800bd5c:	e762      	b.n	800bc24 <_dtoa_r+0x39c>
 800bd5e:	2602      	movs	r6, #2
 800bd60:	e765      	b.n	800bc2e <_dtoa_r+0x3a6>
 800bd62:	9c03      	ldr	r4, [sp, #12]
 800bd64:	46b8      	mov	r8, r7
 800bd66:	e784      	b.n	800bc72 <_dtoa_r+0x3ea>
 800bd68:	4b27      	ldr	r3, [pc, #156]	@ (800be08 <_dtoa_r+0x580>)
 800bd6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bd70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bd74:	4454      	add	r4, sl
 800bd76:	2900      	cmp	r1, #0
 800bd78:	d054      	beq.n	800be24 <_dtoa_r+0x59c>
 800bd7a:	4929      	ldr	r1, [pc, #164]	@ (800be20 <_dtoa_r+0x598>)
 800bd7c:	2000      	movs	r0, #0
 800bd7e:	f7f4 fd9d 	bl	80008bc <__aeabi_ddiv>
 800bd82:	4633      	mov	r3, r6
 800bd84:	462a      	mov	r2, r5
 800bd86:	f7f4 fab7 	bl	80002f8 <__aeabi_dsub>
 800bd8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bd8e:	4656      	mov	r6, sl
 800bd90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd94:	f7f4 ff18 	bl	8000bc8 <__aeabi_d2iz>
 800bd98:	4605      	mov	r5, r0
 800bd9a:	f7f4 fbfb 	bl	8000594 <__aeabi_i2d>
 800bd9e:	4602      	mov	r2, r0
 800bda0:	460b      	mov	r3, r1
 800bda2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bda6:	f7f4 faa7 	bl	80002f8 <__aeabi_dsub>
 800bdaa:	3530      	adds	r5, #48	@ 0x30
 800bdac:	4602      	mov	r2, r0
 800bdae:	460b      	mov	r3, r1
 800bdb0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bdb4:	f806 5b01 	strb.w	r5, [r6], #1
 800bdb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bdbc:	f7f4 fec6 	bl	8000b4c <__aeabi_dcmplt>
 800bdc0:	2800      	cmp	r0, #0
 800bdc2:	d172      	bne.n	800beaa <_dtoa_r+0x622>
 800bdc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bdc8:	4911      	ldr	r1, [pc, #68]	@ (800be10 <_dtoa_r+0x588>)
 800bdca:	2000      	movs	r0, #0
 800bdcc:	f7f4 fa94 	bl	80002f8 <__aeabi_dsub>
 800bdd0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bdd4:	f7f4 feba 	bl	8000b4c <__aeabi_dcmplt>
 800bdd8:	2800      	cmp	r0, #0
 800bdda:	f040 80b4 	bne.w	800bf46 <_dtoa_r+0x6be>
 800bdde:	42a6      	cmp	r6, r4
 800bde0:	f43f af70 	beq.w	800bcc4 <_dtoa_r+0x43c>
 800bde4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bde8:	4b0a      	ldr	r3, [pc, #40]	@ (800be14 <_dtoa_r+0x58c>)
 800bdea:	2200      	movs	r2, #0
 800bdec:	f7f4 fc3c 	bl	8000668 <__aeabi_dmul>
 800bdf0:	4b08      	ldr	r3, [pc, #32]	@ (800be14 <_dtoa_r+0x58c>)
 800bdf2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdfc:	f7f4 fc34 	bl	8000668 <__aeabi_dmul>
 800be00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be04:	e7c4      	b.n	800bd90 <_dtoa_r+0x508>
 800be06:	bf00      	nop
 800be08:	0800ddd8 	.word	0x0800ddd8
 800be0c:	0800ddb0 	.word	0x0800ddb0
 800be10:	3ff00000 	.word	0x3ff00000
 800be14:	40240000 	.word	0x40240000
 800be18:	401c0000 	.word	0x401c0000
 800be1c:	40140000 	.word	0x40140000
 800be20:	3fe00000 	.word	0x3fe00000
 800be24:	4631      	mov	r1, r6
 800be26:	4628      	mov	r0, r5
 800be28:	f7f4 fc1e 	bl	8000668 <__aeabi_dmul>
 800be2c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be30:	9413      	str	r4, [sp, #76]	@ 0x4c
 800be32:	4656      	mov	r6, sl
 800be34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be38:	f7f4 fec6 	bl	8000bc8 <__aeabi_d2iz>
 800be3c:	4605      	mov	r5, r0
 800be3e:	f7f4 fba9 	bl	8000594 <__aeabi_i2d>
 800be42:	4602      	mov	r2, r0
 800be44:	460b      	mov	r3, r1
 800be46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be4a:	f7f4 fa55 	bl	80002f8 <__aeabi_dsub>
 800be4e:	3530      	adds	r5, #48	@ 0x30
 800be50:	f806 5b01 	strb.w	r5, [r6], #1
 800be54:	4602      	mov	r2, r0
 800be56:	460b      	mov	r3, r1
 800be58:	42a6      	cmp	r6, r4
 800be5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800be5e:	f04f 0200 	mov.w	r2, #0
 800be62:	d124      	bne.n	800beae <_dtoa_r+0x626>
 800be64:	4baf      	ldr	r3, [pc, #700]	@ (800c124 <_dtoa_r+0x89c>)
 800be66:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be6a:	f7f4 fa47 	bl	80002fc <__adddf3>
 800be6e:	4602      	mov	r2, r0
 800be70:	460b      	mov	r3, r1
 800be72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be76:	f7f4 fe87 	bl	8000b88 <__aeabi_dcmpgt>
 800be7a:	2800      	cmp	r0, #0
 800be7c:	d163      	bne.n	800bf46 <_dtoa_r+0x6be>
 800be7e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800be82:	49a8      	ldr	r1, [pc, #672]	@ (800c124 <_dtoa_r+0x89c>)
 800be84:	2000      	movs	r0, #0
 800be86:	f7f4 fa37 	bl	80002f8 <__aeabi_dsub>
 800be8a:	4602      	mov	r2, r0
 800be8c:	460b      	mov	r3, r1
 800be8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be92:	f7f4 fe5b 	bl	8000b4c <__aeabi_dcmplt>
 800be96:	2800      	cmp	r0, #0
 800be98:	f43f af14 	beq.w	800bcc4 <_dtoa_r+0x43c>
 800be9c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800be9e:	1e73      	subs	r3, r6, #1
 800bea0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bea2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bea6:	2b30      	cmp	r3, #48	@ 0x30
 800bea8:	d0f8      	beq.n	800be9c <_dtoa_r+0x614>
 800beaa:	4647      	mov	r7, r8
 800beac:	e03b      	b.n	800bf26 <_dtoa_r+0x69e>
 800beae:	4b9e      	ldr	r3, [pc, #632]	@ (800c128 <_dtoa_r+0x8a0>)
 800beb0:	f7f4 fbda 	bl	8000668 <__aeabi_dmul>
 800beb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800beb8:	e7bc      	b.n	800be34 <_dtoa_r+0x5ac>
 800beba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bebe:	4656      	mov	r6, sl
 800bec0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bec4:	4620      	mov	r0, r4
 800bec6:	4629      	mov	r1, r5
 800bec8:	f7f4 fcf8 	bl	80008bc <__aeabi_ddiv>
 800becc:	f7f4 fe7c 	bl	8000bc8 <__aeabi_d2iz>
 800bed0:	4680      	mov	r8, r0
 800bed2:	f7f4 fb5f 	bl	8000594 <__aeabi_i2d>
 800bed6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800beda:	f7f4 fbc5 	bl	8000668 <__aeabi_dmul>
 800bede:	4602      	mov	r2, r0
 800bee0:	460b      	mov	r3, r1
 800bee2:	4620      	mov	r0, r4
 800bee4:	4629      	mov	r1, r5
 800bee6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800beea:	f7f4 fa05 	bl	80002f8 <__aeabi_dsub>
 800beee:	f806 4b01 	strb.w	r4, [r6], #1
 800bef2:	9d03      	ldr	r5, [sp, #12]
 800bef4:	eba6 040a 	sub.w	r4, r6, sl
 800bef8:	42a5      	cmp	r5, r4
 800befa:	4602      	mov	r2, r0
 800befc:	460b      	mov	r3, r1
 800befe:	d133      	bne.n	800bf68 <_dtoa_r+0x6e0>
 800bf00:	f7f4 f9fc 	bl	80002fc <__adddf3>
 800bf04:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf08:	4604      	mov	r4, r0
 800bf0a:	460d      	mov	r5, r1
 800bf0c:	f7f4 fe3c 	bl	8000b88 <__aeabi_dcmpgt>
 800bf10:	b9c0      	cbnz	r0, 800bf44 <_dtoa_r+0x6bc>
 800bf12:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf16:	4620      	mov	r0, r4
 800bf18:	4629      	mov	r1, r5
 800bf1a:	f7f4 fe0d 	bl	8000b38 <__aeabi_dcmpeq>
 800bf1e:	b110      	cbz	r0, 800bf26 <_dtoa_r+0x69e>
 800bf20:	f018 0f01 	tst.w	r8, #1
 800bf24:	d10e      	bne.n	800bf44 <_dtoa_r+0x6bc>
 800bf26:	9902      	ldr	r1, [sp, #8]
 800bf28:	4648      	mov	r0, r9
 800bf2a:	f000 fbbd 	bl	800c6a8 <_Bfree>
 800bf2e:	2300      	movs	r3, #0
 800bf30:	7033      	strb	r3, [r6, #0]
 800bf32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bf34:	3701      	adds	r7, #1
 800bf36:	601f      	str	r7, [r3, #0]
 800bf38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	f000 824b 	beq.w	800c3d6 <_dtoa_r+0xb4e>
 800bf40:	601e      	str	r6, [r3, #0]
 800bf42:	e248      	b.n	800c3d6 <_dtoa_r+0xb4e>
 800bf44:	46b8      	mov	r8, r7
 800bf46:	4633      	mov	r3, r6
 800bf48:	461e      	mov	r6, r3
 800bf4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf4e:	2a39      	cmp	r2, #57	@ 0x39
 800bf50:	d106      	bne.n	800bf60 <_dtoa_r+0x6d8>
 800bf52:	459a      	cmp	sl, r3
 800bf54:	d1f8      	bne.n	800bf48 <_dtoa_r+0x6c0>
 800bf56:	2230      	movs	r2, #48	@ 0x30
 800bf58:	f108 0801 	add.w	r8, r8, #1
 800bf5c:	f88a 2000 	strb.w	r2, [sl]
 800bf60:	781a      	ldrb	r2, [r3, #0]
 800bf62:	3201      	adds	r2, #1
 800bf64:	701a      	strb	r2, [r3, #0]
 800bf66:	e7a0      	b.n	800beaa <_dtoa_r+0x622>
 800bf68:	4b6f      	ldr	r3, [pc, #444]	@ (800c128 <_dtoa_r+0x8a0>)
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	f7f4 fb7c 	bl	8000668 <__aeabi_dmul>
 800bf70:	2200      	movs	r2, #0
 800bf72:	2300      	movs	r3, #0
 800bf74:	4604      	mov	r4, r0
 800bf76:	460d      	mov	r5, r1
 800bf78:	f7f4 fdde 	bl	8000b38 <__aeabi_dcmpeq>
 800bf7c:	2800      	cmp	r0, #0
 800bf7e:	d09f      	beq.n	800bec0 <_dtoa_r+0x638>
 800bf80:	e7d1      	b.n	800bf26 <_dtoa_r+0x69e>
 800bf82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf84:	2a00      	cmp	r2, #0
 800bf86:	f000 80ea 	beq.w	800c15e <_dtoa_r+0x8d6>
 800bf8a:	9a07      	ldr	r2, [sp, #28]
 800bf8c:	2a01      	cmp	r2, #1
 800bf8e:	f300 80cd 	bgt.w	800c12c <_dtoa_r+0x8a4>
 800bf92:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bf94:	2a00      	cmp	r2, #0
 800bf96:	f000 80c1 	beq.w	800c11c <_dtoa_r+0x894>
 800bf9a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bf9e:	9c08      	ldr	r4, [sp, #32]
 800bfa0:	9e00      	ldr	r6, [sp, #0]
 800bfa2:	9a00      	ldr	r2, [sp, #0]
 800bfa4:	441a      	add	r2, r3
 800bfa6:	9200      	str	r2, [sp, #0]
 800bfa8:	9a06      	ldr	r2, [sp, #24]
 800bfaa:	2101      	movs	r1, #1
 800bfac:	441a      	add	r2, r3
 800bfae:	4648      	mov	r0, r9
 800bfb0:	9206      	str	r2, [sp, #24]
 800bfb2:	f000 fc2d 	bl	800c810 <__i2b>
 800bfb6:	4605      	mov	r5, r0
 800bfb8:	b166      	cbz	r6, 800bfd4 <_dtoa_r+0x74c>
 800bfba:	9b06      	ldr	r3, [sp, #24]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	dd09      	ble.n	800bfd4 <_dtoa_r+0x74c>
 800bfc0:	42b3      	cmp	r3, r6
 800bfc2:	9a00      	ldr	r2, [sp, #0]
 800bfc4:	bfa8      	it	ge
 800bfc6:	4633      	movge	r3, r6
 800bfc8:	1ad2      	subs	r2, r2, r3
 800bfca:	9200      	str	r2, [sp, #0]
 800bfcc:	9a06      	ldr	r2, [sp, #24]
 800bfce:	1af6      	subs	r6, r6, r3
 800bfd0:	1ad3      	subs	r3, r2, r3
 800bfd2:	9306      	str	r3, [sp, #24]
 800bfd4:	9b08      	ldr	r3, [sp, #32]
 800bfd6:	b30b      	cbz	r3, 800c01c <_dtoa_r+0x794>
 800bfd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	f000 80c6 	beq.w	800c16c <_dtoa_r+0x8e4>
 800bfe0:	2c00      	cmp	r4, #0
 800bfe2:	f000 80c0 	beq.w	800c166 <_dtoa_r+0x8de>
 800bfe6:	4629      	mov	r1, r5
 800bfe8:	4622      	mov	r2, r4
 800bfea:	4648      	mov	r0, r9
 800bfec:	f000 fcc8 	bl	800c980 <__pow5mult>
 800bff0:	9a02      	ldr	r2, [sp, #8]
 800bff2:	4601      	mov	r1, r0
 800bff4:	4605      	mov	r5, r0
 800bff6:	4648      	mov	r0, r9
 800bff8:	f000 fc20 	bl	800c83c <__multiply>
 800bffc:	9902      	ldr	r1, [sp, #8]
 800bffe:	4680      	mov	r8, r0
 800c000:	4648      	mov	r0, r9
 800c002:	f000 fb51 	bl	800c6a8 <_Bfree>
 800c006:	9b08      	ldr	r3, [sp, #32]
 800c008:	1b1b      	subs	r3, r3, r4
 800c00a:	9308      	str	r3, [sp, #32]
 800c00c:	f000 80b1 	beq.w	800c172 <_dtoa_r+0x8ea>
 800c010:	9a08      	ldr	r2, [sp, #32]
 800c012:	4641      	mov	r1, r8
 800c014:	4648      	mov	r0, r9
 800c016:	f000 fcb3 	bl	800c980 <__pow5mult>
 800c01a:	9002      	str	r0, [sp, #8]
 800c01c:	2101      	movs	r1, #1
 800c01e:	4648      	mov	r0, r9
 800c020:	f000 fbf6 	bl	800c810 <__i2b>
 800c024:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c026:	4604      	mov	r4, r0
 800c028:	2b00      	cmp	r3, #0
 800c02a:	f000 81d8 	beq.w	800c3de <_dtoa_r+0xb56>
 800c02e:	461a      	mov	r2, r3
 800c030:	4601      	mov	r1, r0
 800c032:	4648      	mov	r0, r9
 800c034:	f000 fca4 	bl	800c980 <__pow5mult>
 800c038:	9b07      	ldr	r3, [sp, #28]
 800c03a:	2b01      	cmp	r3, #1
 800c03c:	4604      	mov	r4, r0
 800c03e:	f300 809f 	bgt.w	800c180 <_dtoa_r+0x8f8>
 800c042:	9b04      	ldr	r3, [sp, #16]
 800c044:	2b00      	cmp	r3, #0
 800c046:	f040 8097 	bne.w	800c178 <_dtoa_r+0x8f0>
 800c04a:	9b05      	ldr	r3, [sp, #20]
 800c04c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c050:	2b00      	cmp	r3, #0
 800c052:	f040 8093 	bne.w	800c17c <_dtoa_r+0x8f4>
 800c056:	9b05      	ldr	r3, [sp, #20]
 800c058:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c05c:	0d1b      	lsrs	r3, r3, #20
 800c05e:	051b      	lsls	r3, r3, #20
 800c060:	b133      	cbz	r3, 800c070 <_dtoa_r+0x7e8>
 800c062:	9b00      	ldr	r3, [sp, #0]
 800c064:	3301      	adds	r3, #1
 800c066:	9300      	str	r3, [sp, #0]
 800c068:	9b06      	ldr	r3, [sp, #24]
 800c06a:	3301      	adds	r3, #1
 800c06c:	9306      	str	r3, [sp, #24]
 800c06e:	2301      	movs	r3, #1
 800c070:	9308      	str	r3, [sp, #32]
 800c072:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c074:	2b00      	cmp	r3, #0
 800c076:	f000 81b8 	beq.w	800c3ea <_dtoa_r+0xb62>
 800c07a:	6923      	ldr	r3, [r4, #16]
 800c07c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c080:	6918      	ldr	r0, [r3, #16]
 800c082:	f000 fb79 	bl	800c778 <__hi0bits>
 800c086:	f1c0 0020 	rsb	r0, r0, #32
 800c08a:	9b06      	ldr	r3, [sp, #24]
 800c08c:	4418      	add	r0, r3
 800c08e:	f010 001f 	ands.w	r0, r0, #31
 800c092:	f000 8082 	beq.w	800c19a <_dtoa_r+0x912>
 800c096:	f1c0 0320 	rsb	r3, r0, #32
 800c09a:	2b04      	cmp	r3, #4
 800c09c:	dd73      	ble.n	800c186 <_dtoa_r+0x8fe>
 800c09e:	9b00      	ldr	r3, [sp, #0]
 800c0a0:	f1c0 001c 	rsb	r0, r0, #28
 800c0a4:	4403      	add	r3, r0
 800c0a6:	9300      	str	r3, [sp, #0]
 800c0a8:	9b06      	ldr	r3, [sp, #24]
 800c0aa:	4403      	add	r3, r0
 800c0ac:	4406      	add	r6, r0
 800c0ae:	9306      	str	r3, [sp, #24]
 800c0b0:	9b00      	ldr	r3, [sp, #0]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	dd05      	ble.n	800c0c2 <_dtoa_r+0x83a>
 800c0b6:	9902      	ldr	r1, [sp, #8]
 800c0b8:	461a      	mov	r2, r3
 800c0ba:	4648      	mov	r0, r9
 800c0bc:	f000 fcba 	bl	800ca34 <__lshift>
 800c0c0:	9002      	str	r0, [sp, #8]
 800c0c2:	9b06      	ldr	r3, [sp, #24]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	dd05      	ble.n	800c0d4 <_dtoa_r+0x84c>
 800c0c8:	4621      	mov	r1, r4
 800c0ca:	461a      	mov	r2, r3
 800c0cc:	4648      	mov	r0, r9
 800c0ce:	f000 fcb1 	bl	800ca34 <__lshift>
 800c0d2:	4604      	mov	r4, r0
 800c0d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d061      	beq.n	800c19e <_dtoa_r+0x916>
 800c0da:	9802      	ldr	r0, [sp, #8]
 800c0dc:	4621      	mov	r1, r4
 800c0de:	f000 fd15 	bl	800cb0c <__mcmp>
 800c0e2:	2800      	cmp	r0, #0
 800c0e4:	da5b      	bge.n	800c19e <_dtoa_r+0x916>
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	9902      	ldr	r1, [sp, #8]
 800c0ea:	220a      	movs	r2, #10
 800c0ec:	4648      	mov	r0, r9
 800c0ee:	f000 fafd 	bl	800c6ec <__multadd>
 800c0f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0f4:	9002      	str	r0, [sp, #8]
 800c0f6:	f107 38ff 	add.w	r8, r7, #4294967295
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	f000 8177 	beq.w	800c3ee <_dtoa_r+0xb66>
 800c100:	4629      	mov	r1, r5
 800c102:	2300      	movs	r3, #0
 800c104:	220a      	movs	r2, #10
 800c106:	4648      	mov	r0, r9
 800c108:	f000 faf0 	bl	800c6ec <__multadd>
 800c10c:	f1bb 0f00 	cmp.w	fp, #0
 800c110:	4605      	mov	r5, r0
 800c112:	dc6f      	bgt.n	800c1f4 <_dtoa_r+0x96c>
 800c114:	9b07      	ldr	r3, [sp, #28]
 800c116:	2b02      	cmp	r3, #2
 800c118:	dc49      	bgt.n	800c1ae <_dtoa_r+0x926>
 800c11a:	e06b      	b.n	800c1f4 <_dtoa_r+0x96c>
 800c11c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c11e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c122:	e73c      	b.n	800bf9e <_dtoa_r+0x716>
 800c124:	3fe00000 	.word	0x3fe00000
 800c128:	40240000 	.word	0x40240000
 800c12c:	9b03      	ldr	r3, [sp, #12]
 800c12e:	1e5c      	subs	r4, r3, #1
 800c130:	9b08      	ldr	r3, [sp, #32]
 800c132:	42a3      	cmp	r3, r4
 800c134:	db09      	blt.n	800c14a <_dtoa_r+0x8c2>
 800c136:	1b1c      	subs	r4, r3, r4
 800c138:	9b03      	ldr	r3, [sp, #12]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	f6bf af30 	bge.w	800bfa0 <_dtoa_r+0x718>
 800c140:	9b00      	ldr	r3, [sp, #0]
 800c142:	9a03      	ldr	r2, [sp, #12]
 800c144:	1a9e      	subs	r6, r3, r2
 800c146:	2300      	movs	r3, #0
 800c148:	e72b      	b.n	800bfa2 <_dtoa_r+0x71a>
 800c14a:	9b08      	ldr	r3, [sp, #32]
 800c14c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c14e:	9408      	str	r4, [sp, #32]
 800c150:	1ae3      	subs	r3, r4, r3
 800c152:	441a      	add	r2, r3
 800c154:	9e00      	ldr	r6, [sp, #0]
 800c156:	9b03      	ldr	r3, [sp, #12]
 800c158:	920d      	str	r2, [sp, #52]	@ 0x34
 800c15a:	2400      	movs	r4, #0
 800c15c:	e721      	b.n	800bfa2 <_dtoa_r+0x71a>
 800c15e:	9c08      	ldr	r4, [sp, #32]
 800c160:	9e00      	ldr	r6, [sp, #0]
 800c162:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c164:	e728      	b.n	800bfb8 <_dtoa_r+0x730>
 800c166:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c16a:	e751      	b.n	800c010 <_dtoa_r+0x788>
 800c16c:	9a08      	ldr	r2, [sp, #32]
 800c16e:	9902      	ldr	r1, [sp, #8]
 800c170:	e750      	b.n	800c014 <_dtoa_r+0x78c>
 800c172:	f8cd 8008 	str.w	r8, [sp, #8]
 800c176:	e751      	b.n	800c01c <_dtoa_r+0x794>
 800c178:	2300      	movs	r3, #0
 800c17a:	e779      	b.n	800c070 <_dtoa_r+0x7e8>
 800c17c:	9b04      	ldr	r3, [sp, #16]
 800c17e:	e777      	b.n	800c070 <_dtoa_r+0x7e8>
 800c180:	2300      	movs	r3, #0
 800c182:	9308      	str	r3, [sp, #32]
 800c184:	e779      	b.n	800c07a <_dtoa_r+0x7f2>
 800c186:	d093      	beq.n	800c0b0 <_dtoa_r+0x828>
 800c188:	9a00      	ldr	r2, [sp, #0]
 800c18a:	331c      	adds	r3, #28
 800c18c:	441a      	add	r2, r3
 800c18e:	9200      	str	r2, [sp, #0]
 800c190:	9a06      	ldr	r2, [sp, #24]
 800c192:	441a      	add	r2, r3
 800c194:	441e      	add	r6, r3
 800c196:	9206      	str	r2, [sp, #24]
 800c198:	e78a      	b.n	800c0b0 <_dtoa_r+0x828>
 800c19a:	4603      	mov	r3, r0
 800c19c:	e7f4      	b.n	800c188 <_dtoa_r+0x900>
 800c19e:	9b03      	ldr	r3, [sp, #12]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	46b8      	mov	r8, r7
 800c1a4:	dc20      	bgt.n	800c1e8 <_dtoa_r+0x960>
 800c1a6:	469b      	mov	fp, r3
 800c1a8:	9b07      	ldr	r3, [sp, #28]
 800c1aa:	2b02      	cmp	r3, #2
 800c1ac:	dd1e      	ble.n	800c1ec <_dtoa_r+0x964>
 800c1ae:	f1bb 0f00 	cmp.w	fp, #0
 800c1b2:	f47f adb1 	bne.w	800bd18 <_dtoa_r+0x490>
 800c1b6:	4621      	mov	r1, r4
 800c1b8:	465b      	mov	r3, fp
 800c1ba:	2205      	movs	r2, #5
 800c1bc:	4648      	mov	r0, r9
 800c1be:	f000 fa95 	bl	800c6ec <__multadd>
 800c1c2:	4601      	mov	r1, r0
 800c1c4:	4604      	mov	r4, r0
 800c1c6:	9802      	ldr	r0, [sp, #8]
 800c1c8:	f000 fca0 	bl	800cb0c <__mcmp>
 800c1cc:	2800      	cmp	r0, #0
 800c1ce:	f77f ada3 	ble.w	800bd18 <_dtoa_r+0x490>
 800c1d2:	4656      	mov	r6, sl
 800c1d4:	2331      	movs	r3, #49	@ 0x31
 800c1d6:	f806 3b01 	strb.w	r3, [r6], #1
 800c1da:	f108 0801 	add.w	r8, r8, #1
 800c1de:	e59f      	b.n	800bd20 <_dtoa_r+0x498>
 800c1e0:	9c03      	ldr	r4, [sp, #12]
 800c1e2:	46b8      	mov	r8, r7
 800c1e4:	4625      	mov	r5, r4
 800c1e6:	e7f4      	b.n	800c1d2 <_dtoa_r+0x94a>
 800c1e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c1ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	f000 8101 	beq.w	800c3f6 <_dtoa_r+0xb6e>
 800c1f4:	2e00      	cmp	r6, #0
 800c1f6:	dd05      	ble.n	800c204 <_dtoa_r+0x97c>
 800c1f8:	4629      	mov	r1, r5
 800c1fa:	4632      	mov	r2, r6
 800c1fc:	4648      	mov	r0, r9
 800c1fe:	f000 fc19 	bl	800ca34 <__lshift>
 800c202:	4605      	mov	r5, r0
 800c204:	9b08      	ldr	r3, [sp, #32]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d05c      	beq.n	800c2c4 <_dtoa_r+0xa3c>
 800c20a:	6869      	ldr	r1, [r5, #4]
 800c20c:	4648      	mov	r0, r9
 800c20e:	f000 fa0b 	bl	800c628 <_Balloc>
 800c212:	4606      	mov	r6, r0
 800c214:	b928      	cbnz	r0, 800c222 <_dtoa_r+0x99a>
 800c216:	4b82      	ldr	r3, [pc, #520]	@ (800c420 <_dtoa_r+0xb98>)
 800c218:	4602      	mov	r2, r0
 800c21a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c21e:	f7ff bb4a 	b.w	800b8b6 <_dtoa_r+0x2e>
 800c222:	692a      	ldr	r2, [r5, #16]
 800c224:	3202      	adds	r2, #2
 800c226:	0092      	lsls	r2, r2, #2
 800c228:	f105 010c 	add.w	r1, r5, #12
 800c22c:	300c      	adds	r0, #12
 800c22e:	f000 ffa3 	bl	800d178 <memcpy>
 800c232:	2201      	movs	r2, #1
 800c234:	4631      	mov	r1, r6
 800c236:	4648      	mov	r0, r9
 800c238:	f000 fbfc 	bl	800ca34 <__lshift>
 800c23c:	f10a 0301 	add.w	r3, sl, #1
 800c240:	9300      	str	r3, [sp, #0]
 800c242:	eb0a 030b 	add.w	r3, sl, fp
 800c246:	9308      	str	r3, [sp, #32]
 800c248:	9b04      	ldr	r3, [sp, #16]
 800c24a:	f003 0301 	and.w	r3, r3, #1
 800c24e:	462f      	mov	r7, r5
 800c250:	9306      	str	r3, [sp, #24]
 800c252:	4605      	mov	r5, r0
 800c254:	9b00      	ldr	r3, [sp, #0]
 800c256:	9802      	ldr	r0, [sp, #8]
 800c258:	4621      	mov	r1, r4
 800c25a:	f103 3bff 	add.w	fp, r3, #4294967295
 800c25e:	f7ff fa8a 	bl	800b776 <quorem>
 800c262:	4603      	mov	r3, r0
 800c264:	3330      	adds	r3, #48	@ 0x30
 800c266:	9003      	str	r0, [sp, #12]
 800c268:	4639      	mov	r1, r7
 800c26a:	9802      	ldr	r0, [sp, #8]
 800c26c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c26e:	f000 fc4d 	bl	800cb0c <__mcmp>
 800c272:	462a      	mov	r2, r5
 800c274:	9004      	str	r0, [sp, #16]
 800c276:	4621      	mov	r1, r4
 800c278:	4648      	mov	r0, r9
 800c27a:	f000 fc63 	bl	800cb44 <__mdiff>
 800c27e:	68c2      	ldr	r2, [r0, #12]
 800c280:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c282:	4606      	mov	r6, r0
 800c284:	bb02      	cbnz	r2, 800c2c8 <_dtoa_r+0xa40>
 800c286:	4601      	mov	r1, r0
 800c288:	9802      	ldr	r0, [sp, #8]
 800c28a:	f000 fc3f 	bl	800cb0c <__mcmp>
 800c28e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c290:	4602      	mov	r2, r0
 800c292:	4631      	mov	r1, r6
 800c294:	4648      	mov	r0, r9
 800c296:	920c      	str	r2, [sp, #48]	@ 0x30
 800c298:	9309      	str	r3, [sp, #36]	@ 0x24
 800c29a:	f000 fa05 	bl	800c6a8 <_Bfree>
 800c29e:	9b07      	ldr	r3, [sp, #28]
 800c2a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c2a2:	9e00      	ldr	r6, [sp, #0]
 800c2a4:	ea42 0103 	orr.w	r1, r2, r3
 800c2a8:	9b06      	ldr	r3, [sp, #24]
 800c2aa:	4319      	orrs	r1, r3
 800c2ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2ae:	d10d      	bne.n	800c2cc <_dtoa_r+0xa44>
 800c2b0:	2b39      	cmp	r3, #57	@ 0x39
 800c2b2:	d027      	beq.n	800c304 <_dtoa_r+0xa7c>
 800c2b4:	9a04      	ldr	r2, [sp, #16]
 800c2b6:	2a00      	cmp	r2, #0
 800c2b8:	dd01      	ble.n	800c2be <_dtoa_r+0xa36>
 800c2ba:	9b03      	ldr	r3, [sp, #12]
 800c2bc:	3331      	adds	r3, #49	@ 0x31
 800c2be:	f88b 3000 	strb.w	r3, [fp]
 800c2c2:	e52e      	b.n	800bd22 <_dtoa_r+0x49a>
 800c2c4:	4628      	mov	r0, r5
 800c2c6:	e7b9      	b.n	800c23c <_dtoa_r+0x9b4>
 800c2c8:	2201      	movs	r2, #1
 800c2ca:	e7e2      	b.n	800c292 <_dtoa_r+0xa0a>
 800c2cc:	9904      	ldr	r1, [sp, #16]
 800c2ce:	2900      	cmp	r1, #0
 800c2d0:	db04      	blt.n	800c2dc <_dtoa_r+0xa54>
 800c2d2:	9807      	ldr	r0, [sp, #28]
 800c2d4:	4301      	orrs	r1, r0
 800c2d6:	9806      	ldr	r0, [sp, #24]
 800c2d8:	4301      	orrs	r1, r0
 800c2da:	d120      	bne.n	800c31e <_dtoa_r+0xa96>
 800c2dc:	2a00      	cmp	r2, #0
 800c2de:	ddee      	ble.n	800c2be <_dtoa_r+0xa36>
 800c2e0:	9902      	ldr	r1, [sp, #8]
 800c2e2:	9300      	str	r3, [sp, #0]
 800c2e4:	2201      	movs	r2, #1
 800c2e6:	4648      	mov	r0, r9
 800c2e8:	f000 fba4 	bl	800ca34 <__lshift>
 800c2ec:	4621      	mov	r1, r4
 800c2ee:	9002      	str	r0, [sp, #8]
 800c2f0:	f000 fc0c 	bl	800cb0c <__mcmp>
 800c2f4:	2800      	cmp	r0, #0
 800c2f6:	9b00      	ldr	r3, [sp, #0]
 800c2f8:	dc02      	bgt.n	800c300 <_dtoa_r+0xa78>
 800c2fa:	d1e0      	bne.n	800c2be <_dtoa_r+0xa36>
 800c2fc:	07da      	lsls	r2, r3, #31
 800c2fe:	d5de      	bpl.n	800c2be <_dtoa_r+0xa36>
 800c300:	2b39      	cmp	r3, #57	@ 0x39
 800c302:	d1da      	bne.n	800c2ba <_dtoa_r+0xa32>
 800c304:	2339      	movs	r3, #57	@ 0x39
 800c306:	f88b 3000 	strb.w	r3, [fp]
 800c30a:	4633      	mov	r3, r6
 800c30c:	461e      	mov	r6, r3
 800c30e:	3b01      	subs	r3, #1
 800c310:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c314:	2a39      	cmp	r2, #57	@ 0x39
 800c316:	d04e      	beq.n	800c3b6 <_dtoa_r+0xb2e>
 800c318:	3201      	adds	r2, #1
 800c31a:	701a      	strb	r2, [r3, #0]
 800c31c:	e501      	b.n	800bd22 <_dtoa_r+0x49a>
 800c31e:	2a00      	cmp	r2, #0
 800c320:	dd03      	ble.n	800c32a <_dtoa_r+0xaa2>
 800c322:	2b39      	cmp	r3, #57	@ 0x39
 800c324:	d0ee      	beq.n	800c304 <_dtoa_r+0xa7c>
 800c326:	3301      	adds	r3, #1
 800c328:	e7c9      	b.n	800c2be <_dtoa_r+0xa36>
 800c32a:	9a00      	ldr	r2, [sp, #0]
 800c32c:	9908      	ldr	r1, [sp, #32]
 800c32e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c332:	428a      	cmp	r2, r1
 800c334:	d028      	beq.n	800c388 <_dtoa_r+0xb00>
 800c336:	9902      	ldr	r1, [sp, #8]
 800c338:	2300      	movs	r3, #0
 800c33a:	220a      	movs	r2, #10
 800c33c:	4648      	mov	r0, r9
 800c33e:	f000 f9d5 	bl	800c6ec <__multadd>
 800c342:	42af      	cmp	r7, r5
 800c344:	9002      	str	r0, [sp, #8]
 800c346:	f04f 0300 	mov.w	r3, #0
 800c34a:	f04f 020a 	mov.w	r2, #10
 800c34e:	4639      	mov	r1, r7
 800c350:	4648      	mov	r0, r9
 800c352:	d107      	bne.n	800c364 <_dtoa_r+0xadc>
 800c354:	f000 f9ca 	bl	800c6ec <__multadd>
 800c358:	4607      	mov	r7, r0
 800c35a:	4605      	mov	r5, r0
 800c35c:	9b00      	ldr	r3, [sp, #0]
 800c35e:	3301      	adds	r3, #1
 800c360:	9300      	str	r3, [sp, #0]
 800c362:	e777      	b.n	800c254 <_dtoa_r+0x9cc>
 800c364:	f000 f9c2 	bl	800c6ec <__multadd>
 800c368:	4629      	mov	r1, r5
 800c36a:	4607      	mov	r7, r0
 800c36c:	2300      	movs	r3, #0
 800c36e:	220a      	movs	r2, #10
 800c370:	4648      	mov	r0, r9
 800c372:	f000 f9bb 	bl	800c6ec <__multadd>
 800c376:	4605      	mov	r5, r0
 800c378:	e7f0      	b.n	800c35c <_dtoa_r+0xad4>
 800c37a:	f1bb 0f00 	cmp.w	fp, #0
 800c37e:	bfcc      	ite	gt
 800c380:	465e      	movgt	r6, fp
 800c382:	2601      	movle	r6, #1
 800c384:	4456      	add	r6, sl
 800c386:	2700      	movs	r7, #0
 800c388:	9902      	ldr	r1, [sp, #8]
 800c38a:	9300      	str	r3, [sp, #0]
 800c38c:	2201      	movs	r2, #1
 800c38e:	4648      	mov	r0, r9
 800c390:	f000 fb50 	bl	800ca34 <__lshift>
 800c394:	4621      	mov	r1, r4
 800c396:	9002      	str	r0, [sp, #8]
 800c398:	f000 fbb8 	bl	800cb0c <__mcmp>
 800c39c:	2800      	cmp	r0, #0
 800c39e:	dcb4      	bgt.n	800c30a <_dtoa_r+0xa82>
 800c3a0:	d102      	bne.n	800c3a8 <_dtoa_r+0xb20>
 800c3a2:	9b00      	ldr	r3, [sp, #0]
 800c3a4:	07db      	lsls	r3, r3, #31
 800c3a6:	d4b0      	bmi.n	800c30a <_dtoa_r+0xa82>
 800c3a8:	4633      	mov	r3, r6
 800c3aa:	461e      	mov	r6, r3
 800c3ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c3b0:	2a30      	cmp	r2, #48	@ 0x30
 800c3b2:	d0fa      	beq.n	800c3aa <_dtoa_r+0xb22>
 800c3b4:	e4b5      	b.n	800bd22 <_dtoa_r+0x49a>
 800c3b6:	459a      	cmp	sl, r3
 800c3b8:	d1a8      	bne.n	800c30c <_dtoa_r+0xa84>
 800c3ba:	2331      	movs	r3, #49	@ 0x31
 800c3bc:	f108 0801 	add.w	r8, r8, #1
 800c3c0:	f88a 3000 	strb.w	r3, [sl]
 800c3c4:	e4ad      	b.n	800bd22 <_dtoa_r+0x49a>
 800c3c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c3c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c424 <_dtoa_r+0xb9c>
 800c3cc:	b11b      	cbz	r3, 800c3d6 <_dtoa_r+0xb4e>
 800c3ce:	f10a 0308 	add.w	r3, sl, #8
 800c3d2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c3d4:	6013      	str	r3, [r2, #0]
 800c3d6:	4650      	mov	r0, sl
 800c3d8:	b017      	add	sp, #92	@ 0x5c
 800c3da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3de:	9b07      	ldr	r3, [sp, #28]
 800c3e0:	2b01      	cmp	r3, #1
 800c3e2:	f77f ae2e 	ble.w	800c042 <_dtoa_r+0x7ba>
 800c3e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3e8:	9308      	str	r3, [sp, #32]
 800c3ea:	2001      	movs	r0, #1
 800c3ec:	e64d      	b.n	800c08a <_dtoa_r+0x802>
 800c3ee:	f1bb 0f00 	cmp.w	fp, #0
 800c3f2:	f77f aed9 	ble.w	800c1a8 <_dtoa_r+0x920>
 800c3f6:	4656      	mov	r6, sl
 800c3f8:	9802      	ldr	r0, [sp, #8]
 800c3fa:	4621      	mov	r1, r4
 800c3fc:	f7ff f9bb 	bl	800b776 <quorem>
 800c400:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c404:	f806 3b01 	strb.w	r3, [r6], #1
 800c408:	eba6 020a 	sub.w	r2, r6, sl
 800c40c:	4593      	cmp	fp, r2
 800c40e:	ddb4      	ble.n	800c37a <_dtoa_r+0xaf2>
 800c410:	9902      	ldr	r1, [sp, #8]
 800c412:	2300      	movs	r3, #0
 800c414:	220a      	movs	r2, #10
 800c416:	4648      	mov	r0, r9
 800c418:	f000 f968 	bl	800c6ec <__multadd>
 800c41c:	9002      	str	r0, [sp, #8]
 800c41e:	e7eb      	b.n	800c3f8 <_dtoa_r+0xb70>
 800c420:	0800dce1 	.word	0x0800dce1
 800c424:	0800dc65 	.word	0x0800dc65

0800c428 <_free_r>:
 800c428:	b538      	push	{r3, r4, r5, lr}
 800c42a:	4605      	mov	r5, r0
 800c42c:	2900      	cmp	r1, #0
 800c42e:	d041      	beq.n	800c4b4 <_free_r+0x8c>
 800c430:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c434:	1f0c      	subs	r4, r1, #4
 800c436:	2b00      	cmp	r3, #0
 800c438:	bfb8      	it	lt
 800c43a:	18e4      	addlt	r4, r4, r3
 800c43c:	f000 f8e8 	bl	800c610 <__malloc_lock>
 800c440:	4a1d      	ldr	r2, [pc, #116]	@ (800c4b8 <_free_r+0x90>)
 800c442:	6813      	ldr	r3, [r2, #0]
 800c444:	b933      	cbnz	r3, 800c454 <_free_r+0x2c>
 800c446:	6063      	str	r3, [r4, #4]
 800c448:	6014      	str	r4, [r2, #0]
 800c44a:	4628      	mov	r0, r5
 800c44c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c450:	f000 b8e4 	b.w	800c61c <__malloc_unlock>
 800c454:	42a3      	cmp	r3, r4
 800c456:	d908      	bls.n	800c46a <_free_r+0x42>
 800c458:	6820      	ldr	r0, [r4, #0]
 800c45a:	1821      	adds	r1, r4, r0
 800c45c:	428b      	cmp	r3, r1
 800c45e:	bf01      	itttt	eq
 800c460:	6819      	ldreq	r1, [r3, #0]
 800c462:	685b      	ldreq	r3, [r3, #4]
 800c464:	1809      	addeq	r1, r1, r0
 800c466:	6021      	streq	r1, [r4, #0]
 800c468:	e7ed      	b.n	800c446 <_free_r+0x1e>
 800c46a:	461a      	mov	r2, r3
 800c46c:	685b      	ldr	r3, [r3, #4]
 800c46e:	b10b      	cbz	r3, 800c474 <_free_r+0x4c>
 800c470:	42a3      	cmp	r3, r4
 800c472:	d9fa      	bls.n	800c46a <_free_r+0x42>
 800c474:	6811      	ldr	r1, [r2, #0]
 800c476:	1850      	adds	r0, r2, r1
 800c478:	42a0      	cmp	r0, r4
 800c47a:	d10b      	bne.n	800c494 <_free_r+0x6c>
 800c47c:	6820      	ldr	r0, [r4, #0]
 800c47e:	4401      	add	r1, r0
 800c480:	1850      	adds	r0, r2, r1
 800c482:	4283      	cmp	r3, r0
 800c484:	6011      	str	r1, [r2, #0]
 800c486:	d1e0      	bne.n	800c44a <_free_r+0x22>
 800c488:	6818      	ldr	r0, [r3, #0]
 800c48a:	685b      	ldr	r3, [r3, #4]
 800c48c:	6053      	str	r3, [r2, #4]
 800c48e:	4408      	add	r0, r1
 800c490:	6010      	str	r0, [r2, #0]
 800c492:	e7da      	b.n	800c44a <_free_r+0x22>
 800c494:	d902      	bls.n	800c49c <_free_r+0x74>
 800c496:	230c      	movs	r3, #12
 800c498:	602b      	str	r3, [r5, #0]
 800c49a:	e7d6      	b.n	800c44a <_free_r+0x22>
 800c49c:	6820      	ldr	r0, [r4, #0]
 800c49e:	1821      	adds	r1, r4, r0
 800c4a0:	428b      	cmp	r3, r1
 800c4a2:	bf04      	itt	eq
 800c4a4:	6819      	ldreq	r1, [r3, #0]
 800c4a6:	685b      	ldreq	r3, [r3, #4]
 800c4a8:	6063      	str	r3, [r4, #4]
 800c4aa:	bf04      	itt	eq
 800c4ac:	1809      	addeq	r1, r1, r0
 800c4ae:	6021      	streq	r1, [r4, #0]
 800c4b0:	6054      	str	r4, [r2, #4]
 800c4b2:	e7ca      	b.n	800c44a <_free_r+0x22>
 800c4b4:	bd38      	pop	{r3, r4, r5, pc}
 800c4b6:	bf00      	nop
 800c4b8:	20000a88 	.word	0x20000a88

0800c4bc <malloc>:
 800c4bc:	4b02      	ldr	r3, [pc, #8]	@ (800c4c8 <malloc+0xc>)
 800c4be:	4601      	mov	r1, r0
 800c4c0:	6818      	ldr	r0, [r3, #0]
 800c4c2:	f000 b825 	b.w	800c510 <_malloc_r>
 800c4c6:	bf00      	nop
 800c4c8:	20000018 	.word	0x20000018

0800c4cc <sbrk_aligned>:
 800c4cc:	b570      	push	{r4, r5, r6, lr}
 800c4ce:	4e0f      	ldr	r6, [pc, #60]	@ (800c50c <sbrk_aligned+0x40>)
 800c4d0:	460c      	mov	r4, r1
 800c4d2:	6831      	ldr	r1, [r6, #0]
 800c4d4:	4605      	mov	r5, r0
 800c4d6:	b911      	cbnz	r1, 800c4de <sbrk_aligned+0x12>
 800c4d8:	f000 fe3e 	bl	800d158 <_sbrk_r>
 800c4dc:	6030      	str	r0, [r6, #0]
 800c4de:	4621      	mov	r1, r4
 800c4e0:	4628      	mov	r0, r5
 800c4e2:	f000 fe39 	bl	800d158 <_sbrk_r>
 800c4e6:	1c43      	adds	r3, r0, #1
 800c4e8:	d103      	bne.n	800c4f2 <sbrk_aligned+0x26>
 800c4ea:	f04f 34ff 	mov.w	r4, #4294967295
 800c4ee:	4620      	mov	r0, r4
 800c4f0:	bd70      	pop	{r4, r5, r6, pc}
 800c4f2:	1cc4      	adds	r4, r0, #3
 800c4f4:	f024 0403 	bic.w	r4, r4, #3
 800c4f8:	42a0      	cmp	r0, r4
 800c4fa:	d0f8      	beq.n	800c4ee <sbrk_aligned+0x22>
 800c4fc:	1a21      	subs	r1, r4, r0
 800c4fe:	4628      	mov	r0, r5
 800c500:	f000 fe2a 	bl	800d158 <_sbrk_r>
 800c504:	3001      	adds	r0, #1
 800c506:	d1f2      	bne.n	800c4ee <sbrk_aligned+0x22>
 800c508:	e7ef      	b.n	800c4ea <sbrk_aligned+0x1e>
 800c50a:	bf00      	nop
 800c50c:	20000a84 	.word	0x20000a84

0800c510 <_malloc_r>:
 800c510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c514:	1ccd      	adds	r5, r1, #3
 800c516:	f025 0503 	bic.w	r5, r5, #3
 800c51a:	3508      	adds	r5, #8
 800c51c:	2d0c      	cmp	r5, #12
 800c51e:	bf38      	it	cc
 800c520:	250c      	movcc	r5, #12
 800c522:	2d00      	cmp	r5, #0
 800c524:	4606      	mov	r6, r0
 800c526:	db01      	blt.n	800c52c <_malloc_r+0x1c>
 800c528:	42a9      	cmp	r1, r5
 800c52a:	d904      	bls.n	800c536 <_malloc_r+0x26>
 800c52c:	230c      	movs	r3, #12
 800c52e:	6033      	str	r3, [r6, #0]
 800c530:	2000      	movs	r0, #0
 800c532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c536:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c60c <_malloc_r+0xfc>
 800c53a:	f000 f869 	bl	800c610 <__malloc_lock>
 800c53e:	f8d8 3000 	ldr.w	r3, [r8]
 800c542:	461c      	mov	r4, r3
 800c544:	bb44      	cbnz	r4, 800c598 <_malloc_r+0x88>
 800c546:	4629      	mov	r1, r5
 800c548:	4630      	mov	r0, r6
 800c54a:	f7ff ffbf 	bl	800c4cc <sbrk_aligned>
 800c54e:	1c43      	adds	r3, r0, #1
 800c550:	4604      	mov	r4, r0
 800c552:	d158      	bne.n	800c606 <_malloc_r+0xf6>
 800c554:	f8d8 4000 	ldr.w	r4, [r8]
 800c558:	4627      	mov	r7, r4
 800c55a:	2f00      	cmp	r7, #0
 800c55c:	d143      	bne.n	800c5e6 <_malloc_r+0xd6>
 800c55e:	2c00      	cmp	r4, #0
 800c560:	d04b      	beq.n	800c5fa <_malloc_r+0xea>
 800c562:	6823      	ldr	r3, [r4, #0]
 800c564:	4639      	mov	r1, r7
 800c566:	4630      	mov	r0, r6
 800c568:	eb04 0903 	add.w	r9, r4, r3
 800c56c:	f000 fdf4 	bl	800d158 <_sbrk_r>
 800c570:	4581      	cmp	r9, r0
 800c572:	d142      	bne.n	800c5fa <_malloc_r+0xea>
 800c574:	6821      	ldr	r1, [r4, #0]
 800c576:	1a6d      	subs	r5, r5, r1
 800c578:	4629      	mov	r1, r5
 800c57a:	4630      	mov	r0, r6
 800c57c:	f7ff ffa6 	bl	800c4cc <sbrk_aligned>
 800c580:	3001      	adds	r0, #1
 800c582:	d03a      	beq.n	800c5fa <_malloc_r+0xea>
 800c584:	6823      	ldr	r3, [r4, #0]
 800c586:	442b      	add	r3, r5
 800c588:	6023      	str	r3, [r4, #0]
 800c58a:	f8d8 3000 	ldr.w	r3, [r8]
 800c58e:	685a      	ldr	r2, [r3, #4]
 800c590:	bb62      	cbnz	r2, 800c5ec <_malloc_r+0xdc>
 800c592:	f8c8 7000 	str.w	r7, [r8]
 800c596:	e00f      	b.n	800c5b8 <_malloc_r+0xa8>
 800c598:	6822      	ldr	r2, [r4, #0]
 800c59a:	1b52      	subs	r2, r2, r5
 800c59c:	d420      	bmi.n	800c5e0 <_malloc_r+0xd0>
 800c59e:	2a0b      	cmp	r2, #11
 800c5a0:	d917      	bls.n	800c5d2 <_malloc_r+0xc2>
 800c5a2:	1961      	adds	r1, r4, r5
 800c5a4:	42a3      	cmp	r3, r4
 800c5a6:	6025      	str	r5, [r4, #0]
 800c5a8:	bf18      	it	ne
 800c5aa:	6059      	strne	r1, [r3, #4]
 800c5ac:	6863      	ldr	r3, [r4, #4]
 800c5ae:	bf08      	it	eq
 800c5b0:	f8c8 1000 	streq.w	r1, [r8]
 800c5b4:	5162      	str	r2, [r4, r5]
 800c5b6:	604b      	str	r3, [r1, #4]
 800c5b8:	4630      	mov	r0, r6
 800c5ba:	f000 f82f 	bl	800c61c <__malloc_unlock>
 800c5be:	f104 000b 	add.w	r0, r4, #11
 800c5c2:	1d23      	adds	r3, r4, #4
 800c5c4:	f020 0007 	bic.w	r0, r0, #7
 800c5c8:	1ac2      	subs	r2, r0, r3
 800c5ca:	bf1c      	itt	ne
 800c5cc:	1a1b      	subne	r3, r3, r0
 800c5ce:	50a3      	strne	r3, [r4, r2]
 800c5d0:	e7af      	b.n	800c532 <_malloc_r+0x22>
 800c5d2:	6862      	ldr	r2, [r4, #4]
 800c5d4:	42a3      	cmp	r3, r4
 800c5d6:	bf0c      	ite	eq
 800c5d8:	f8c8 2000 	streq.w	r2, [r8]
 800c5dc:	605a      	strne	r2, [r3, #4]
 800c5de:	e7eb      	b.n	800c5b8 <_malloc_r+0xa8>
 800c5e0:	4623      	mov	r3, r4
 800c5e2:	6864      	ldr	r4, [r4, #4]
 800c5e4:	e7ae      	b.n	800c544 <_malloc_r+0x34>
 800c5e6:	463c      	mov	r4, r7
 800c5e8:	687f      	ldr	r7, [r7, #4]
 800c5ea:	e7b6      	b.n	800c55a <_malloc_r+0x4a>
 800c5ec:	461a      	mov	r2, r3
 800c5ee:	685b      	ldr	r3, [r3, #4]
 800c5f0:	42a3      	cmp	r3, r4
 800c5f2:	d1fb      	bne.n	800c5ec <_malloc_r+0xdc>
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	6053      	str	r3, [r2, #4]
 800c5f8:	e7de      	b.n	800c5b8 <_malloc_r+0xa8>
 800c5fa:	230c      	movs	r3, #12
 800c5fc:	6033      	str	r3, [r6, #0]
 800c5fe:	4630      	mov	r0, r6
 800c600:	f000 f80c 	bl	800c61c <__malloc_unlock>
 800c604:	e794      	b.n	800c530 <_malloc_r+0x20>
 800c606:	6005      	str	r5, [r0, #0]
 800c608:	e7d6      	b.n	800c5b8 <_malloc_r+0xa8>
 800c60a:	bf00      	nop
 800c60c:	20000a88 	.word	0x20000a88

0800c610 <__malloc_lock>:
 800c610:	4801      	ldr	r0, [pc, #4]	@ (800c618 <__malloc_lock+0x8>)
 800c612:	f7ff b8ae 	b.w	800b772 <__retarget_lock_acquire_recursive>
 800c616:	bf00      	nop
 800c618:	20000a80 	.word	0x20000a80

0800c61c <__malloc_unlock>:
 800c61c:	4801      	ldr	r0, [pc, #4]	@ (800c624 <__malloc_unlock+0x8>)
 800c61e:	f7ff b8a9 	b.w	800b774 <__retarget_lock_release_recursive>
 800c622:	bf00      	nop
 800c624:	20000a80 	.word	0x20000a80

0800c628 <_Balloc>:
 800c628:	b570      	push	{r4, r5, r6, lr}
 800c62a:	69c6      	ldr	r6, [r0, #28]
 800c62c:	4604      	mov	r4, r0
 800c62e:	460d      	mov	r5, r1
 800c630:	b976      	cbnz	r6, 800c650 <_Balloc+0x28>
 800c632:	2010      	movs	r0, #16
 800c634:	f7ff ff42 	bl	800c4bc <malloc>
 800c638:	4602      	mov	r2, r0
 800c63a:	61e0      	str	r0, [r4, #28]
 800c63c:	b920      	cbnz	r0, 800c648 <_Balloc+0x20>
 800c63e:	4b18      	ldr	r3, [pc, #96]	@ (800c6a0 <_Balloc+0x78>)
 800c640:	4818      	ldr	r0, [pc, #96]	@ (800c6a4 <_Balloc+0x7c>)
 800c642:	216b      	movs	r1, #107	@ 0x6b
 800c644:	f000 fda6 	bl	800d194 <__assert_func>
 800c648:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c64c:	6006      	str	r6, [r0, #0]
 800c64e:	60c6      	str	r6, [r0, #12]
 800c650:	69e6      	ldr	r6, [r4, #28]
 800c652:	68f3      	ldr	r3, [r6, #12]
 800c654:	b183      	cbz	r3, 800c678 <_Balloc+0x50>
 800c656:	69e3      	ldr	r3, [r4, #28]
 800c658:	68db      	ldr	r3, [r3, #12]
 800c65a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c65e:	b9b8      	cbnz	r0, 800c690 <_Balloc+0x68>
 800c660:	2101      	movs	r1, #1
 800c662:	fa01 f605 	lsl.w	r6, r1, r5
 800c666:	1d72      	adds	r2, r6, #5
 800c668:	0092      	lsls	r2, r2, #2
 800c66a:	4620      	mov	r0, r4
 800c66c:	f000 fdb0 	bl	800d1d0 <_calloc_r>
 800c670:	b160      	cbz	r0, 800c68c <_Balloc+0x64>
 800c672:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c676:	e00e      	b.n	800c696 <_Balloc+0x6e>
 800c678:	2221      	movs	r2, #33	@ 0x21
 800c67a:	2104      	movs	r1, #4
 800c67c:	4620      	mov	r0, r4
 800c67e:	f000 fda7 	bl	800d1d0 <_calloc_r>
 800c682:	69e3      	ldr	r3, [r4, #28]
 800c684:	60f0      	str	r0, [r6, #12]
 800c686:	68db      	ldr	r3, [r3, #12]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d1e4      	bne.n	800c656 <_Balloc+0x2e>
 800c68c:	2000      	movs	r0, #0
 800c68e:	bd70      	pop	{r4, r5, r6, pc}
 800c690:	6802      	ldr	r2, [r0, #0]
 800c692:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c696:	2300      	movs	r3, #0
 800c698:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c69c:	e7f7      	b.n	800c68e <_Balloc+0x66>
 800c69e:	bf00      	nop
 800c6a0:	0800dc72 	.word	0x0800dc72
 800c6a4:	0800dcf2 	.word	0x0800dcf2

0800c6a8 <_Bfree>:
 800c6a8:	b570      	push	{r4, r5, r6, lr}
 800c6aa:	69c6      	ldr	r6, [r0, #28]
 800c6ac:	4605      	mov	r5, r0
 800c6ae:	460c      	mov	r4, r1
 800c6b0:	b976      	cbnz	r6, 800c6d0 <_Bfree+0x28>
 800c6b2:	2010      	movs	r0, #16
 800c6b4:	f7ff ff02 	bl	800c4bc <malloc>
 800c6b8:	4602      	mov	r2, r0
 800c6ba:	61e8      	str	r0, [r5, #28]
 800c6bc:	b920      	cbnz	r0, 800c6c8 <_Bfree+0x20>
 800c6be:	4b09      	ldr	r3, [pc, #36]	@ (800c6e4 <_Bfree+0x3c>)
 800c6c0:	4809      	ldr	r0, [pc, #36]	@ (800c6e8 <_Bfree+0x40>)
 800c6c2:	218f      	movs	r1, #143	@ 0x8f
 800c6c4:	f000 fd66 	bl	800d194 <__assert_func>
 800c6c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c6cc:	6006      	str	r6, [r0, #0]
 800c6ce:	60c6      	str	r6, [r0, #12]
 800c6d0:	b13c      	cbz	r4, 800c6e2 <_Bfree+0x3a>
 800c6d2:	69eb      	ldr	r3, [r5, #28]
 800c6d4:	6862      	ldr	r2, [r4, #4]
 800c6d6:	68db      	ldr	r3, [r3, #12]
 800c6d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c6dc:	6021      	str	r1, [r4, #0]
 800c6de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c6e2:	bd70      	pop	{r4, r5, r6, pc}
 800c6e4:	0800dc72 	.word	0x0800dc72
 800c6e8:	0800dcf2 	.word	0x0800dcf2

0800c6ec <__multadd>:
 800c6ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6f0:	690d      	ldr	r5, [r1, #16]
 800c6f2:	4607      	mov	r7, r0
 800c6f4:	460c      	mov	r4, r1
 800c6f6:	461e      	mov	r6, r3
 800c6f8:	f101 0c14 	add.w	ip, r1, #20
 800c6fc:	2000      	movs	r0, #0
 800c6fe:	f8dc 3000 	ldr.w	r3, [ip]
 800c702:	b299      	uxth	r1, r3
 800c704:	fb02 6101 	mla	r1, r2, r1, r6
 800c708:	0c1e      	lsrs	r6, r3, #16
 800c70a:	0c0b      	lsrs	r3, r1, #16
 800c70c:	fb02 3306 	mla	r3, r2, r6, r3
 800c710:	b289      	uxth	r1, r1
 800c712:	3001      	adds	r0, #1
 800c714:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c718:	4285      	cmp	r5, r0
 800c71a:	f84c 1b04 	str.w	r1, [ip], #4
 800c71e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c722:	dcec      	bgt.n	800c6fe <__multadd+0x12>
 800c724:	b30e      	cbz	r6, 800c76a <__multadd+0x7e>
 800c726:	68a3      	ldr	r3, [r4, #8]
 800c728:	42ab      	cmp	r3, r5
 800c72a:	dc19      	bgt.n	800c760 <__multadd+0x74>
 800c72c:	6861      	ldr	r1, [r4, #4]
 800c72e:	4638      	mov	r0, r7
 800c730:	3101      	adds	r1, #1
 800c732:	f7ff ff79 	bl	800c628 <_Balloc>
 800c736:	4680      	mov	r8, r0
 800c738:	b928      	cbnz	r0, 800c746 <__multadd+0x5a>
 800c73a:	4602      	mov	r2, r0
 800c73c:	4b0c      	ldr	r3, [pc, #48]	@ (800c770 <__multadd+0x84>)
 800c73e:	480d      	ldr	r0, [pc, #52]	@ (800c774 <__multadd+0x88>)
 800c740:	21ba      	movs	r1, #186	@ 0xba
 800c742:	f000 fd27 	bl	800d194 <__assert_func>
 800c746:	6922      	ldr	r2, [r4, #16]
 800c748:	3202      	adds	r2, #2
 800c74a:	f104 010c 	add.w	r1, r4, #12
 800c74e:	0092      	lsls	r2, r2, #2
 800c750:	300c      	adds	r0, #12
 800c752:	f000 fd11 	bl	800d178 <memcpy>
 800c756:	4621      	mov	r1, r4
 800c758:	4638      	mov	r0, r7
 800c75a:	f7ff ffa5 	bl	800c6a8 <_Bfree>
 800c75e:	4644      	mov	r4, r8
 800c760:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c764:	3501      	adds	r5, #1
 800c766:	615e      	str	r6, [r3, #20]
 800c768:	6125      	str	r5, [r4, #16]
 800c76a:	4620      	mov	r0, r4
 800c76c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c770:	0800dce1 	.word	0x0800dce1
 800c774:	0800dcf2 	.word	0x0800dcf2

0800c778 <__hi0bits>:
 800c778:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c77c:	4603      	mov	r3, r0
 800c77e:	bf36      	itet	cc
 800c780:	0403      	lslcc	r3, r0, #16
 800c782:	2000      	movcs	r0, #0
 800c784:	2010      	movcc	r0, #16
 800c786:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c78a:	bf3c      	itt	cc
 800c78c:	021b      	lslcc	r3, r3, #8
 800c78e:	3008      	addcc	r0, #8
 800c790:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c794:	bf3c      	itt	cc
 800c796:	011b      	lslcc	r3, r3, #4
 800c798:	3004      	addcc	r0, #4
 800c79a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c79e:	bf3c      	itt	cc
 800c7a0:	009b      	lslcc	r3, r3, #2
 800c7a2:	3002      	addcc	r0, #2
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	db05      	blt.n	800c7b4 <__hi0bits+0x3c>
 800c7a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c7ac:	f100 0001 	add.w	r0, r0, #1
 800c7b0:	bf08      	it	eq
 800c7b2:	2020      	moveq	r0, #32
 800c7b4:	4770      	bx	lr

0800c7b6 <__lo0bits>:
 800c7b6:	6803      	ldr	r3, [r0, #0]
 800c7b8:	4602      	mov	r2, r0
 800c7ba:	f013 0007 	ands.w	r0, r3, #7
 800c7be:	d00b      	beq.n	800c7d8 <__lo0bits+0x22>
 800c7c0:	07d9      	lsls	r1, r3, #31
 800c7c2:	d421      	bmi.n	800c808 <__lo0bits+0x52>
 800c7c4:	0798      	lsls	r0, r3, #30
 800c7c6:	bf49      	itett	mi
 800c7c8:	085b      	lsrmi	r3, r3, #1
 800c7ca:	089b      	lsrpl	r3, r3, #2
 800c7cc:	2001      	movmi	r0, #1
 800c7ce:	6013      	strmi	r3, [r2, #0]
 800c7d0:	bf5c      	itt	pl
 800c7d2:	6013      	strpl	r3, [r2, #0]
 800c7d4:	2002      	movpl	r0, #2
 800c7d6:	4770      	bx	lr
 800c7d8:	b299      	uxth	r1, r3
 800c7da:	b909      	cbnz	r1, 800c7e0 <__lo0bits+0x2a>
 800c7dc:	0c1b      	lsrs	r3, r3, #16
 800c7de:	2010      	movs	r0, #16
 800c7e0:	b2d9      	uxtb	r1, r3
 800c7e2:	b909      	cbnz	r1, 800c7e8 <__lo0bits+0x32>
 800c7e4:	3008      	adds	r0, #8
 800c7e6:	0a1b      	lsrs	r3, r3, #8
 800c7e8:	0719      	lsls	r1, r3, #28
 800c7ea:	bf04      	itt	eq
 800c7ec:	091b      	lsreq	r3, r3, #4
 800c7ee:	3004      	addeq	r0, #4
 800c7f0:	0799      	lsls	r1, r3, #30
 800c7f2:	bf04      	itt	eq
 800c7f4:	089b      	lsreq	r3, r3, #2
 800c7f6:	3002      	addeq	r0, #2
 800c7f8:	07d9      	lsls	r1, r3, #31
 800c7fa:	d403      	bmi.n	800c804 <__lo0bits+0x4e>
 800c7fc:	085b      	lsrs	r3, r3, #1
 800c7fe:	f100 0001 	add.w	r0, r0, #1
 800c802:	d003      	beq.n	800c80c <__lo0bits+0x56>
 800c804:	6013      	str	r3, [r2, #0]
 800c806:	4770      	bx	lr
 800c808:	2000      	movs	r0, #0
 800c80a:	4770      	bx	lr
 800c80c:	2020      	movs	r0, #32
 800c80e:	4770      	bx	lr

0800c810 <__i2b>:
 800c810:	b510      	push	{r4, lr}
 800c812:	460c      	mov	r4, r1
 800c814:	2101      	movs	r1, #1
 800c816:	f7ff ff07 	bl	800c628 <_Balloc>
 800c81a:	4602      	mov	r2, r0
 800c81c:	b928      	cbnz	r0, 800c82a <__i2b+0x1a>
 800c81e:	4b05      	ldr	r3, [pc, #20]	@ (800c834 <__i2b+0x24>)
 800c820:	4805      	ldr	r0, [pc, #20]	@ (800c838 <__i2b+0x28>)
 800c822:	f240 1145 	movw	r1, #325	@ 0x145
 800c826:	f000 fcb5 	bl	800d194 <__assert_func>
 800c82a:	2301      	movs	r3, #1
 800c82c:	6144      	str	r4, [r0, #20]
 800c82e:	6103      	str	r3, [r0, #16]
 800c830:	bd10      	pop	{r4, pc}
 800c832:	bf00      	nop
 800c834:	0800dce1 	.word	0x0800dce1
 800c838:	0800dcf2 	.word	0x0800dcf2

0800c83c <__multiply>:
 800c83c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c840:	4617      	mov	r7, r2
 800c842:	690a      	ldr	r2, [r1, #16]
 800c844:	693b      	ldr	r3, [r7, #16]
 800c846:	429a      	cmp	r2, r3
 800c848:	bfa8      	it	ge
 800c84a:	463b      	movge	r3, r7
 800c84c:	4689      	mov	r9, r1
 800c84e:	bfa4      	itt	ge
 800c850:	460f      	movge	r7, r1
 800c852:	4699      	movge	r9, r3
 800c854:	693d      	ldr	r5, [r7, #16]
 800c856:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c85a:	68bb      	ldr	r3, [r7, #8]
 800c85c:	6879      	ldr	r1, [r7, #4]
 800c85e:	eb05 060a 	add.w	r6, r5, sl
 800c862:	42b3      	cmp	r3, r6
 800c864:	b085      	sub	sp, #20
 800c866:	bfb8      	it	lt
 800c868:	3101      	addlt	r1, #1
 800c86a:	f7ff fedd 	bl	800c628 <_Balloc>
 800c86e:	b930      	cbnz	r0, 800c87e <__multiply+0x42>
 800c870:	4602      	mov	r2, r0
 800c872:	4b41      	ldr	r3, [pc, #260]	@ (800c978 <__multiply+0x13c>)
 800c874:	4841      	ldr	r0, [pc, #260]	@ (800c97c <__multiply+0x140>)
 800c876:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c87a:	f000 fc8b 	bl	800d194 <__assert_func>
 800c87e:	f100 0414 	add.w	r4, r0, #20
 800c882:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c886:	4623      	mov	r3, r4
 800c888:	2200      	movs	r2, #0
 800c88a:	4573      	cmp	r3, lr
 800c88c:	d320      	bcc.n	800c8d0 <__multiply+0x94>
 800c88e:	f107 0814 	add.w	r8, r7, #20
 800c892:	f109 0114 	add.w	r1, r9, #20
 800c896:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c89a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c89e:	9302      	str	r3, [sp, #8]
 800c8a0:	1beb      	subs	r3, r5, r7
 800c8a2:	3b15      	subs	r3, #21
 800c8a4:	f023 0303 	bic.w	r3, r3, #3
 800c8a8:	3304      	adds	r3, #4
 800c8aa:	3715      	adds	r7, #21
 800c8ac:	42bd      	cmp	r5, r7
 800c8ae:	bf38      	it	cc
 800c8b0:	2304      	movcc	r3, #4
 800c8b2:	9301      	str	r3, [sp, #4]
 800c8b4:	9b02      	ldr	r3, [sp, #8]
 800c8b6:	9103      	str	r1, [sp, #12]
 800c8b8:	428b      	cmp	r3, r1
 800c8ba:	d80c      	bhi.n	800c8d6 <__multiply+0x9a>
 800c8bc:	2e00      	cmp	r6, #0
 800c8be:	dd03      	ble.n	800c8c8 <__multiply+0x8c>
 800c8c0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d055      	beq.n	800c974 <__multiply+0x138>
 800c8c8:	6106      	str	r6, [r0, #16]
 800c8ca:	b005      	add	sp, #20
 800c8cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8d0:	f843 2b04 	str.w	r2, [r3], #4
 800c8d4:	e7d9      	b.n	800c88a <__multiply+0x4e>
 800c8d6:	f8b1 a000 	ldrh.w	sl, [r1]
 800c8da:	f1ba 0f00 	cmp.w	sl, #0
 800c8de:	d01f      	beq.n	800c920 <__multiply+0xe4>
 800c8e0:	46c4      	mov	ip, r8
 800c8e2:	46a1      	mov	r9, r4
 800c8e4:	2700      	movs	r7, #0
 800c8e6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c8ea:	f8d9 3000 	ldr.w	r3, [r9]
 800c8ee:	fa1f fb82 	uxth.w	fp, r2
 800c8f2:	b29b      	uxth	r3, r3
 800c8f4:	fb0a 330b 	mla	r3, sl, fp, r3
 800c8f8:	443b      	add	r3, r7
 800c8fa:	f8d9 7000 	ldr.w	r7, [r9]
 800c8fe:	0c12      	lsrs	r2, r2, #16
 800c900:	0c3f      	lsrs	r7, r7, #16
 800c902:	fb0a 7202 	mla	r2, sl, r2, r7
 800c906:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c90a:	b29b      	uxth	r3, r3
 800c90c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c910:	4565      	cmp	r5, ip
 800c912:	f849 3b04 	str.w	r3, [r9], #4
 800c916:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c91a:	d8e4      	bhi.n	800c8e6 <__multiply+0xaa>
 800c91c:	9b01      	ldr	r3, [sp, #4]
 800c91e:	50e7      	str	r7, [r4, r3]
 800c920:	9b03      	ldr	r3, [sp, #12]
 800c922:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c926:	3104      	adds	r1, #4
 800c928:	f1b9 0f00 	cmp.w	r9, #0
 800c92c:	d020      	beq.n	800c970 <__multiply+0x134>
 800c92e:	6823      	ldr	r3, [r4, #0]
 800c930:	4647      	mov	r7, r8
 800c932:	46a4      	mov	ip, r4
 800c934:	f04f 0a00 	mov.w	sl, #0
 800c938:	f8b7 b000 	ldrh.w	fp, [r7]
 800c93c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c940:	fb09 220b 	mla	r2, r9, fp, r2
 800c944:	4452      	add	r2, sl
 800c946:	b29b      	uxth	r3, r3
 800c948:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c94c:	f84c 3b04 	str.w	r3, [ip], #4
 800c950:	f857 3b04 	ldr.w	r3, [r7], #4
 800c954:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c958:	f8bc 3000 	ldrh.w	r3, [ip]
 800c95c:	fb09 330a 	mla	r3, r9, sl, r3
 800c960:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c964:	42bd      	cmp	r5, r7
 800c966:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c96a:	d8e5      	bhi.n	800c938 <__multiply+0xfc>
 800c96c:	9a01      	ldr	r2, [sp, #4]
 800c96e:	50a3      	str	r3, [r4, r2]
 800c970:	3404      	adds	r4, #4
 800c972:	e79f      	b.n	800c8b4 <__multiply+0x78>
 800c974:	3e01      	subs	r6, #1
 800c976:	e7a1      	b.n	800c8bc <__multiply+0x80>
 800c978:	0800dce1 	.word	0x0800dce1
 800c97c:	0800dcf2 	.word	0x0800dcf2

0800c980 <__pow5mult>:
 800c980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c984:	4615      	mov	r5, r2
 800c986:	f012 0203 	ands.w	r2, r2, #3
 800c98a:	4607      	mov	r7, r0
 800c98c:	460e      	mov	r6, r1
 800c98e:	d007      	beq.n	800c9a0 <__pow5mult+0x20>
 800c990:	4c25      	ldr	r4, [pc, #148]	@ (800ca28 <__pow5mult+0xa8>)
 800c992:	3a01      	subs	r2, #1
 800c994:	2300      	movs	r3, #0
 800c996:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c99a:	f7ff fea7 	bl	800c6ec <__multadd>
 800c99e:	4606      	mov	r6, r0
 800c9a0:	10ad      	asrs	r5, r5, #2
 800c9a2:	d03d      	beq.n	800ca20 <__pow5mult+0xa0>
 800c9a4:	69fc      	ldr	r4, [r7, #28]
 800c9a6:	b97c      	cbnz	r4, 800c9c8 <__pow5mult+0x48>
 800c9a8:	2010      	movs	r0, #16
 800c9aa:	f7ff fd87 	bl	800c4bc <malloc>
 800c9ae:	4602      	mov	r2, r0
 800c9b0:	61f8      	str	r0, [r7, #28]
 800c9b2:	b928      	cbnz	r0, 800c9c0 <__pow5mult+0x40>
 800c9b4:	4b1d      	ldr	r3, [pc, #116]	@ (800ca2c <__pow5mult+0xac>)
 800c9b6:	481e      	ldr	r0, [pc, #120]	@ (800ca30 <__pow5mult+0xb0>)
 800c9b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c9bc:	f000 fbea 	bl	800d194 <__assert_func>
 800c9c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c9c4:	6004      	str	r4, [r0, #0]
 800c9c6:	60c4      	str	r4, [r0, #12]
 800c9c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c9cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c9d0:	b94c      	cbnz	r4, 800c9e6 <__pow5mult+0x66>
 800c9d2:	f240 2171 	movw	r1, #625	@ 0x271
 800c9d6:	4638      	mov	r0, r7
 800c9d8:	f7ff ff1a 	bl	800c810 <__i2b>
 800c9dc:	2300      	movs	r3, #0
 800c9de:	f8c8 0008 	str.w	r0, [r8, #8]
 800c9e2:	4604      	mov	r4, r0
 800c9e4:	6003      	str	r3, [r0, #0]
 800c9e6:	f04f 0900 	mov.w	r9, #0
 800c9ea:	07eb      	lsls	r3, r5, #31
 800c9ec:	d50a      	bpl.n	800ca04 <__pow5mult+0x84>
 800c9ee:	4631      	mov	r1, r6
 800c9f0:	4622      	mov	r2, r4
 800c9f2:	4638      	mov	r0, r7
 800c9f4:	f7ff ff22 	bl	800c83c <__multiply>
 800c9f8:	4631      	mov	r1, r6
 800c9fa:	4680      	mov	r8, r0
 800c9fc:	4638      	mov	r0, r7
 800c9fe:	f7ff fe53 	bl	800c6a8 <_Bfree>
 800ca02:	4646      	mov	r6, r8
 800ca04:	106d      	asrs	r5, r5, #1
 800ca06:	d00b      	beq.n	800ca20 <__pow5mult+0xa0>
 800ca08:	6820      	ldr	r0, [r4, #0]
 800ca0a:	b938      	cbnz	r0, 800ca1c <__pow5mult+0x9c>
 800ca0c:	4622      	mov	r2, r4
 800ca0e:	4621      	mov	r1, r4
 800ca10:	4638      	mov	r0, r7
 800ca12:	f7ff ff13 	bl	800c83c <__multiply>
 800ca16:	6020      	str	r0, [r4, #0]
 800ca18:	f8c0 9000 	str.w	r9, [r0]
 800ca1c:	4604      	mov	r4, r0
 800ca1e:	e7e4      	b.n	800c9ea <__pow5mult+0x6a>
 800ca20:	4630      	mov	r0, r6
 800ca22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca26:	bf00      	nop
 800ca28:	0800dda4 	.word	0x0800dda4
 800ca2c:	0800dc72 	.word	0x0800dc72
 800ca30:	0800dcf2 	.word	0x0800dcf2

0800ca34 <__lshift>:
 800ca34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca38:	460c      	mov	r4, r1
 800ca3a:	6849      	ldr	r1, [r1, #4]
 800ca3c:	6923      	ldr	r3, [r4, #16]
 800ca3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ca42:	68a3      	ldr	r3, [r4, #8]
 800ca44:	4607      	mov	r7, r0
 800ca46:	4691      	mov	r9, r2
 800ca48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ca4c:	f108 0601 	add.w	r6, r8, #1
 800ca50:	42b3      	cmp	r3, r6
 800ca52:	db0b      	blt.n	800ca6c <__lshift+0x38>
 800ca54:	4638      	mov	r0, r7
 800ca56:	f7ff fde7 	bl	800c628 <_Balloc>
 800ca5a:	4605      	mov	r5, r0
 800ca5c:	b948      	cbnz	r0, 800ca72 <__lshift+0x3e>
 800ca5e:	4602      	mov	r2, r0
 800ca60:	4b28      	ldr	r3, [pc, #160]	@ (800cb04 <__lshift+0xd0>)
 800ca62:	4829      	ldr	r0, [pc, #164]	@ (800cb08 <__lshift+0xd4>)
 800ca64:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ca68:	f000 fb94 	bl	800d194 <__assert_func>
 800ca6c:	3101      	adds	r1, #1
 800ca6e:	005b      	lsls	r3, r3, #1
 800ca70:	e7ee      	b.n	800ca50 <__lshift+0x1c>
 800ca72:	2300      	movs	r3, #0
 800ca74:	f100 0114 	add.w	r1, r0, #20
 800ca78:	f100 0210 	add.w	r2, r0, #16
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	4553      	cmp	r3, sl
 800ca80:	db33      	blt.n	800caea <__lshift+0xb6>
 800ca82:	6920      	ldr	r0, [r4, #16]
 800ca84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ca88:	f104 0314 	add.w	r3, r4, #20
 800ca8c:	f019 091f 	ands.w	r9, r9, #31
 800ca90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ca94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ca98:	d02b      	beq.n	800caf2 <__lshift+0xbe>
 800ca9a:	f1c9 0e20 	rsb	lr, r9, #32
 800ca9e:	468a      	mov	sl, r1
 800caa0:	2200      	movs	r2, #0
 800caa2:	6818      	ldr	r0, [r3, #0]
 800caa4:	fa00 f009 	lsl.w	r0, r0, r9
 800caa8:	4310      	orrs	r0, r2
 800caaa:	f84a 0b04 	str.w	r0, [sl], #4
 800caae:	f853 2b04 	ldr.w	r2, [r3], #4
 800cab2:	459c      	cmp	ip, r3
 800cab4:	fa22 f20e 	lsr.w	r2, r2, lr
 800cab8:	d8f3      	bhi.n	800caa2 <__lshift+0x6e>
 800caba:	ebac 0304 	sub.w	r3, ip, r4
 800cabe:	3b15      	subs	r3, #21
 800cac0:	f023 0303 	bic.w	r3, r3, #3
 800cac4:	3304      	adds	r3, #4
 800cac6:	f104 0015 	add.w	r0, r4, #21
 800caca:	4560      	cmp	r0, ip
 800cacc:	bf88      	it	hi
 800cace:	2304      	movhi	r3, #4
 800cad0:	50ca      	str	r2, [r1, r3]
 800cad2:	b10a      	cbz	r2, 800cad8 <__lshift+0xa4>
 800cad4:	f108 0602 	add.w	r6, r8, #2
 800cad8:	3e01      	subs	r6, #1
 800cada:	4638      	mov	r0, r7
 800cadc:	612e      	str	r6, [r5, #16]
 800cade:	4621      	mov	r1, r4
 800cae0:	f7ff fde2 	bl	800c6a8 <_Bfree>
 800cae4:	4628      	mov	r0, r5
 800cae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caea:	f842 0f04 	str.w	r0, [r2, #4]!
 800caee:	3301      	adds	r3, #1
 800caf0:	e7c5      	b.n	800ca7e <__lshift+0x4a>
 800caf2:	3904      	subs	r1, #4
 800caf4:	f853 2b04 	ldr.w	r2, [r3], #4
 800caf8:	f841 2f04 	str.w	r2, [r1, #4]!
 800cafc:	459c      	cmp	ip, r3
 800cafe:	d8f9      	bhi.n	800caf4 <__lshift+0xc0>
 800cb00:	e7ea      	b.n	800cad8 <__lshift+0xa4>
 800cb02:	bf00      	nop
 800cb04:	0800dce1 	.word	0x0800dce1
 800cb08:	0800dcf2 	.word	0x0800dcf2

0800cb0c <__mcmp>:
 800cb0c:	690a      	ldr	r2, [r1, #16]
 800cb0e:	4603      	mov	r3, r0
 800cb10:	6900      	ldr	r0, [r0, #16]
 800cb12:	1a80      	subs	r0, r0, r2
 800cb14:	b530      	push	{r4, r5, lr}
 800cb16:	d10e      	bne.n	800cb36 <__mcmp+0x2a>
 800cb18:	3314      	adds	r3, #20
 800cb1a:	3114      	adds	r1, #20
 800cb1c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cb20:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cb24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cb28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cb2c:	4295      	cmp	r5, r2
 800cb2e:	d003      	beq.n	800cb38 <__mcmp+0x2c>
 800cb30:	d205      	bcs.n	800cb3e <__mcmp+0x32>
 800cb32:	f04f 30ff 	mov.w	r0, #4294967295
 800cb36:	bd30      	pop	{r4, r5, pc}
 800cb38:	42a3      	cmp	r3, r4
 800cb3a:	d3f3      	bcc.n	800cb24 <__mcmp+0x18>
 800cb3c:	e7fb      	b.n	800cb36 <__mcmp+0x2a>
 800cb3e:	2001      	movs	r0, #1
 800cb40:	e7f9      	b.n	800cb36 <__mcmp+0x2a>
	...

0800cb44 <__mdiff>:
 800cb44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb48:	4689      	mov	r9, r1
 800cb4a:	4606      	mov	r6, r0
 800cb4c:	4611      	mov	r1, r2
 800cb4e:	4648      	mov	r0, r9
 800cb50:	4614      	mov	r4, r2
 800cb52:	f7ff ffdb 	bl	800cb0c <__mcmp>
 800cb56:	1e05      	subs	r5, r0, #0
 800cb58:	d112      	bne.n	800cb80 <__mdiff+0x3c>
 800cb5a:	4629      	mov	r1, r5
 800cb5c:	4630      	mov	r0, r6
 800cb5e:	f7ff fd63 	bl	800c628 <_Balloc>
 800cb62:	4602      	mov	r2, r0
 800cb64:	b928      	cbnz	r0, 800cb72 <__mdiff+0x2e>
 800cb66:	4b3f      	ldr	r3, [pc, #252]	@ (800cc64 <__mdiff+0x120>)
 800cb68:	f240 2137 	movw	r1, #567	@ 0x237
 800cb6c:	483e      	ldr	r0, [pc, #248]	@ (800cc68 <__mdiff+0x124>)
 800cb6e:	f000 fb11 	bl	800d194 <__assert_func>
 800cb72:	2301      	movs	r3, #1
 800cb74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cb78:	4610      	mov	r0, r2
 800cb7a:	b003      	add	sp, #12
 800cb7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb80:	bfbc      	itt	lt
 800cb82:	464b      	movlt	r3, r9
 800cb84:	46a1      	movlt	r9, r4
 800cb86:	4630      	mov	r0, r6
 800cb88:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cb8c:	bfba      	itte	lt
 800cb8e:	461c      	movlt	r4, r3
 800cb90:	2501      	movlt	r5, #1
 800cb92:	2500      	movge	r5, #0
 800cb94:	f7ff fd48 	bl	800c628 <_Balloc>
 800cb98:	4602      	mov	r2, r0
 800cb9a:	b918      	cbnz	r0, 800cba4 <__mdiff+0x60>
 800cb9c:	4b31      	ldr	r3, [pc, #196]	@ (800cc64 <__mdiff+0x120>)
 800cb9e:	f240 2145 	movw	r1, #581	@ 0x245
 800cba2:	e7e3      	b.n	800cb6c <__mdiff+0x28>
 800cba4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cba8:	6926      	ldr	r6, [r4, #16]
 800cbaa:	60c5      	str	r5, [r0, #12]
 800cbac:	f109 0310 	add.w	r3, r9, #16
 800cbb0:	f109 0514 	add.w	r5, r9, #20
 800cbb4:	f104 0e14 	add.w	lr, r4, #20
 800cbb8:	f100 0b14 	add.w	fp, r0, #20
 800cbbc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cbc0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cbc4:	9301      	str	r3, [sp, #4]
 800cbc6:	46d9      	mov	r9, fp
 800cbc8:	f04f 0c00 	mov.w	ip, #0
 800cbcc:	9b01      	ldr	r3, [sp, #4]
 800cbce:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cbd2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cbd6:	9301      	str	r3, [sp, #4]
 800cbd8:	fa1f f38a 	uxth.w	r3, sl
 800cbdc:	4619      	mov	r1, r3
 800cbde:	b283      	uxth	r3, r0
 800cbe0:	1acb      	subs	r3, r1, r3
 800cbe2:	0c00      	lsrs	r0, r0, #16
 800cbe4:	4463      	add	r3, ip
 800cbe6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cbea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cbee:	b29b      	uxth	r3, r3
 800cbf0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cbf4:	4576      	cmp	r6, lr
 800cbf6:	f849 3b04 	str.w	r3, [r9], #4
 800cbfa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cbfe:	d8e5      	bhi.n	800cbcc <__mdiff+0x88>
 800cc00:	1b33      	subs	r3, r6, r4
 800cc02:	3b15      	subs	r3, #21
 800cc04:	f023 0303 	bic.w	r3, r3, #3
 800cc08:	3415      	adds	r4, #21
 800cc0a:	3304      	adds	r3, #4
 800cc0c:	42a6      	cmp	r6, r4
 800cc0e:	bf38      	it	cc
 800cc10:	2304      	movcc	r3, #4
 800cc12:	441d      	add	r5, r3
 800cc14:	445b      	add	r3, fp
 800cc16:	461e      	mov	r6, r3
 800cc18:	462c      	mov	r4, r5
 800cc1a:	4544      	cmp	r4, r8
 800cc1c:	d30e      	bcc.n	800cc3c <__mdiff+0xf8>
 800cc1e:	f108 0103 	add.w	r1, r8, #3
 800cc22:	1b49      	subs	r1, r1, r5
 800cc24:	f021 0103 	bic.w	r1, r1, #3
 800cc28:	3d03      	subs	r5, #3
 800cc2a:	45a8      	cmp	r8, r5
 800cc2c:	bf38      	it	cc
 800cc2e:	2100      	movcc	r1, #0
 800cc30:	440b      	add	r3, r1
 800cc32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cc36:	b191      	cbz	r1, 800cc5e <__mdiff+0x11a>
 800cc38:	6117      	str	r7, [r2, #16]
 800cc3a:	e79d      	b.n	800cb78 <__mdiff+0x34>
 800cc3c:	f854 1b04 	ldr.w	r1, [r4], #4
 800cc40:	46e6      	mov	lr, ip
 800cc42:	0c08      	lsrs	r0, r1, #16
 800cc44:	fa1c fc81 	uxtah	ip, ip, r1
 800cc48:	4471      	add	r1, lr
 800cc4a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cc4e:	b289      	uxth	r1, r1
 800cc50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cc54:	f846 1b04 	str.w	r1, [r6], #4
 800cc58:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cc5c:	e7dd      	b.n	800cc1a <__mdiff+0xd6>
 800cc5e:	3f01      	subs	r7, #1
 800cc60:	e7e7      	b.n	800cc32 <__mdiff+0xee>
 800cc62:	bf00      	nop
 800cc64:	0800dce1 	.word	0x0800dce1
 800cc68:	0800dcf2 	.word	0x0800dcf2

0800cc6c <__d2b>:
 800cc6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cc70:	460f      	mov	r7, r1
 800cc72:	2101      	movs	r1, #1
 800cc74:	ec59 8b10 	vmov	r8, r9, d0
 800cc78:	4616      	mov	r6, r2
 800cc7a:	f7ff fcd5 	bl	800c628 <_Balloc>
 800cc7e:	4604      	mov	r4, r0
 800cc80:	b930      	cbnz	r0, 800cc90 <__d2b+0x24>
 800cc82:	4602      	mov	r2, r0
 800cc84:	4b23      	ldr	r3, [pc, #140]	@ (800cd14 <__d2b+0xa8>)
 800cc86:	4824      	ldr	r0, [pc, #144]	@ (800cd18 <__d2b+0xac>)
 800cc88:	f240 310f 	movw	r1, #783	@ 0x30f
 800cc8c:	f000 fa82 	bl	800d194 <__assert_func>
 800cc90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cc94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cc98:	b10d      	cbz	r5, 800cc9e <__d2b+0x32>
 800cc9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cc9e:	9301      	str	r3, [sp, #4]
 800cca0:	f1b8 0300 	subs.w	r3, r8, #0
 800cca4:	d023      	beq.n	800ccee <__d2b+0x82>
 800cca6:	4668      	mov	r0, sp
 800cca8:	9300      	str	r3, [sp, #0]
 800ccaa:	f7ff fd84 	bl	800c7b6 <__lo0bits>
 800ccae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ccb2:	b1d0      	cbz	r0, 800ccea <__d2b+0x7e>
 800ccb4:	f1c0 0320 	rsb	r3, r0, #32
 800ccb8:	fa02 f303 	lsl.w	r3, r2, r3
 800ccbc:	430b      	orrs	r3, r1
 800ccbe:	40c2      	lsrs	r2, r0
 800ccc0:	6163      	str	r3, [r4, #20]
 800ccc2:	9201      	str	r2, [sp, #4]
 800ccc4:	9b01      	ldr	r3, [sp, #4]
 800ccc6:	61a3      	str	r3, [r4, #24]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	bf0c      	ite	eq
 800cccc:	2201      	moveq	r2, #1
 800ccce:	2202      	movne	r2, #2
 800ccd0:	6122      	str	r2, [r4, #16]
 800ccd2:	b1a5      	cbz	r5, 800ccfe <__d2b+0x92>
 800ccd4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ccd8:	4405      	add	r5, r0
 800ccda:	603d      	str	r5, [r7, #0]
 800ccdc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cce0:	6030      	str	r0, [r6, #0]
 800cce2:	4620      	mov	r0, r4
 800cce4:	b003      	add	sp, #12
 800cce6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ccea:	6161      	str	r1, [r4, #20]
 800ccec:	e7ea      	b.n	800ccc4 <__d2b+0x58>
 800ccee:	a801      	add	r0, sp, #4
 800ccf0:	f7ff fd61 	bl	800c7b6 <__lo0bits>
 800ccf4:	9b01      	ldr	r3, [sp, #4]
 800ccf6:	6163      	str	r3, [r4, #20]
 800ccf8:	3020      	adds	r0, #32
 800ccfa:	2201      	movs	r2, #1
 800ccfc:	e7e8      	b.n	800ccd0 <__d2b+0x64>
 800ccfe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cd02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cd06:	6038      	str	r0, [r7, #0]
 800cd08:	6918      	ldr	r0, [r3, #16]
 800cd0a:	f7ff fd35 	bl	800c778 <__hi0bits>
 800cd0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cd12:	e7e5      	b.n	800cce0 <__d2b+0x74>
 800cd14:	0800dce1 	.word	0x0800dce1
 800cd18:	0800dcf2 	.word	0x0800dcf2

0800cd1c <__ssputs_r>:
 800cd1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd20:	688e      	ldr	r6, [r1, #8]
 800cd22:	461f      	mov	r7, r3
 800cd24:	42be      	cmp	r6, r7
 800cd26:	680b      	ldr	r3, [r1, #0]
 800cd28:	4682      	mov	sl, r0
 800cd2a:	460c      	mov	r4, r1
 800cd2c:	4690      	mov	r8, r2
 800cd2e:	d82d      	bhi.n	800cd8c <__ssputs_r+0x70>
 800cd30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cd34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cd38:	d026      	beq.n	800cd88 <__ssputs_r+0x6c>
 800cd3a:	6965      	ldr	r5, [r4, #20]
 800cd3c:	6909      	ldr	r1, [r1, #16]
 800cd3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cd42:	eba3 0901 	sub.w	r9, r3, r1
 800cd46:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cd4a:	1c7b      	adds	r3, r7, #1
 800cd4c:	444b      	add	r3, r9
 800cd4e:	106d      	asrs	r5, r5, #1
 800cd50:	429d      	cmp	r5, r3
 800cd52:	bf38      	it	cc
 800cd54:	461d      	movcc	r5, r3
 800cd56:	0553      	lsls	r3, r2, #21
 800cd58:	d527      	bpl.n	800cdaa <__ssputs_r+0x8e>
 800cd5a:	4629      	mov	r1, r5
 800cd5c:	f7ff fbd8 	bl	800c510 <_malloc_r>
 800cd60:	4606      	mov	r6, r0
 800cd62:	b360      	cbz	r0, 800cdbe <__ssputs_r+0xa2>
 800cd64:	6921      	ldr	r1, [r4, #16]
 800cd66:	464a      	mov	r2, r9
 800cd68:	f000 fa06 	bl	800d178 <memcpy>
 800cd6c:	89a3      	ldrh	r3, [r4, #12]
 800cd6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cd72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd76:	81a3      	strh	r3, [r4, #12]
 800cd78:	6126      	str	r6, [r4, #16]
 800cd7a:	6165      	str	r5, [r4, #20]
 800cd7c:	444e      	add	r6, r9
 800cd7e:	eba5 0509 	sub.w	r5, r5, r9
 800cd82:	6026      	str	r6, [r4, #0]
 800cd84:	60a5      	str	r5, [r4, #8]
 800cd86:	463e      	mov	r6, r7
 800cd88:	42be      	cmp	r6, r7
 800cd8a:	d900      	bls.n	800cd8e <__ssputs_r+0x72>
 800cd8c:	463e      	mov	r6, r7
 800cd8e:	6820      	ldr	r0, [r4, #0]
 800cd90:	4632      	mov	r2, r6
 800cd92:	4641      	mov	r1, r8
 800cd94:	f000 f9c6 	bl	800d124 <memmove>
 800cd98:	68a3      	ldr	r3, [r4, #8]
 800cd9a:	1b9b      	subs	r3, r3, r6
 800cd9c:	60a3      	str	r3, [r4, #8]
 800cd9e:	6823      	ldr	r3, [r4, #0]
 800cda0:	4433      	add	r3, r6
 800cda2:	6023      	str	r3, [r4, #0]
 800cda4:	2000      	movs	r0, #0
 800cda6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdaa:	462a      	mov	r2, r5
 800cdac:	f000 fa36 	bl	800d21c <_realloc_r>
 800cdb0:	4606      	mov	r6, r0
 800cdb2:	2800      	cmp	r0, #0
 800cdb4:	d1e0      	bne.n	800cd78 <__ssputs_r+0x5c>
 800cdb6:	6921      	ldr	r1, [r4, #16]
 800cdb8:	4650      	mov	r0, sl
 800cdba:	f7ff fb35 	bl	800c428 <_free_r>
 800cdbe:	230c      	movs	r3, #12
 800cdc0:	f8ca 3000 	str.w	r3, [sl]
 800cdc4:	89a3      	ldrh	r3, [r4, #12]
 800cdc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cdca:	81a3      	strh	r3, [r4, #12]
 800cdcc:	f04f 30ff 	mov.w	r0, #4294967295
 800cdd0:	e7e9      	b.n	800cda6 <__ssputs_r+0x8a>
	...

0800cdd4 <_svfiprintf_r>:
 800cdd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdd8:	4698      	mov	r8, r3
 800cdda:	898b      	ldrh	r3, [r1, #12]
 800cddc:	061b      	lsls	r3, r3, #24
 800cdde:	b09d      	sub	sp, #116	@ 0x74
 800cde0:	4607      	mov	r7, r0
 800cde2:	460d      	mov	r5, r1
 800cde4:	4614      	mov	r4, r2
 800cde6:	d510      	bpl.n	800ce0a <_svfiprintf_r+0x36>
 800cde8:	690b      	ldr	r3, [r1, #16]
 800cdea:	b973      	cbnz	r3, 800ce0a <_svfiprintf_r+0x36>
 800cdec:	2140      	movs	r1, #64	@ 0x40
 800cdee:	f7ff fb8f 	bl	800c510 <_malloc_r>
 800cdf2:	6028      	str	r0, [r5, #0]
 800cdf4:	6128      	str	r0, [r5, #16]
 800cdf6:	b930      	cbnz	r0, 800ce06 <_svfiprintf_r+0x32>
 800cdf8:	230c      	movs	r3, #12
 800cdfa:	603b      	str	r3, [r7, #0]
 800cdfc:	f04f 30ff 	mov.w	r0, #4294967295
 800ce00:	b01d      	add	sp, #116	@ 0x74
 800ce02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce06:	2340      	movs	r3, #64	@ 0x40
 800ce08:	616b      	str	r3, [r5, #20]
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce0e:	2320      	movs	r3, #32
 800ce10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ce14:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce18:	2330      	movs	r3, #48	@ 0x30
 800ce1a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800cfb8 <_svfiprintf_r+0x1e4>
 800ce1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ce22:	f04f 0901 	mov.w	r9, #1
 800ce26:	4623      	mov	r3, r4
 800ce28:	469a      	mov	sl, r3
 800ce2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce2e:	b10a      	cbz	r2, 800ce34 <_svfiprintf_r+0x60>
 800ce30:	2a25      	cmp	r2, #37	@ 0x25
 800ce32:	d1f9      	bne.n	800ce28 <_svfiprintf_r+0x54>
 800ce34:	ebba 0b04 	subs.w	fp, sl, r4
 800ce38:	d00b      	beq.n	800ce52 <_svfiprintf_r+0x7e>
 800ce3a:	465b      	mov	r3, fp
 800ce3c:	4622      	mov	r2, r4
 800ce3e:	4629      	mov	r1, r5
 800ce40:	4638      	mov	r0, r7
 800ce42:	f7ff ff6b 	bl	800cd1c <__ssputs_r>
 800ce46:	3001      	adds	r0, #1
 800ce48:	f000 80a7 	beq.w	800cf9a <_svfiprintf_r+0x1c6>
 800ce4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce4e:	445a      	add	r2, fp
 800ce50:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce52:	f89a 3000 	ldrb.w	r3, [sl]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	f000 809f 	beq.w	800cf9a <_svfiprintf_r+0x1c6>
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	f04f 32ff 	mov.w	r2, #4294967295
 800ce62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce66:	f10a 0a01 	add.w	sl, sl, #1
 800ce6a:	9304      	str	r3, [sp, #16]
 800ce6c:	9307      	str	r3, [sp, #28]
 800ce6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ce72:	931a      	str	r3, [sp, #104]	@ 0x68
 800ce74:	4654      	mov	r4, sl
 800ce76:	2205      	movs	r2, #5
 800ce78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce7c:	484e      	ldr	r0, [pc, #312]	@ (800cfb8 <_svfiprintf_r+0x1e4>)
 800ce7e:	f7f3 f9df 	bl	8000240 <memchr>
 800ce82:	9a04      	ldr	r2, [sp, #16]
 800ce84:	b9d8      	cbnz	r0, 800cebe <_svfiprintf_r+0xea>
 800ce86:	06d0      	lsls	r0, r2, #27
 800ce88:	bf44      	itt	mi
 800ce8a:	2320      	movmi	r3, #32
 800ce8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce90:	0711      	lsls	r1, r2, #28
 800ce92:	bf44      	itt	mi
 800ce94:	232b      	movmi	r3, #43	@ 0x2b
 800ce96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce9a:	f89a 3000 	ldrb.w	r3, [sl]
 800ce9e:	2b2a      	cmp	r3, #42	@ 0x2a
 800cea0:	d015      	beq.n	800cece <_svfiprintf_r+0xfa>
 800cea2:	9a07      	ldr	r2, [sp, #28]
 800cea4:	4654      	mov	r4, sl
 800cea6:	2000      	movs	r0, #0
 800cea8:	f04f 0c0a 	mov.w	ip, #10
 800ceac:	4621      	mov	r1, r4
 800ceae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ceb2:	3b30      	subs	r3, #48	@ 0x30
 800ceb4:	2b09      	cmp	r3, #9
 800ceb6:	d94b      	bls.n	800cf50 <_svfiprintf_r+0x17c>
 800ceb8:	b1b0      	cbz	r0, 800cee8 <_svfiprintf_r+0x114>
 800ceba:	9207      	str	r2, [sp, #28]
 800cebc:	e014      	b.n	800cee8 <_svfiprintf_r+0x114>
 800cebe:	eba0 0308 	sub.w	r3, r0, r8
 800cec2:	fa09 f303 	lsl.w	r3, r9, r3
 800cec6:	4313      	orrs	r3, r2
 800cec8:	9304      	str	r3, [sp, #16]
 800ceca:	46a2      	mov	sl, r4
 800cecc:	e7d2      	b.n	800ce74 <_svfiprintf_r+0xa0>
 800cece:	9b03      	ldr	r3, [sp, #12]
 800ced0:	1d19      	adds	r1, r3, #4
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	9103      	str	r1, [sp, #12]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	bfbb      	ittet	lt
 800ceda:	425b      	neglt	r3, r3
 800cedc:	f042 0202 	orrlt.w	r2, r2, #2
 800cee0:	9307      	strge	r3, [sp, #28]
 800cee2:	9307      	strlt	r3, [sp, #28]
 800cee4:	bfb8      	it	lt
 800cee6:	9204      	strlt	r2, [sp, #16]
 800cee8:	7823      	ldrb	r3, [r4, #0]
 800ceea:	2b2e      	cmp	r3, #46	@ 0x2e
 800ceec:	d10a      	bne.n	800cf04 <_svfiprintf_r+0x130>
 800ceee:	7863      	ldrb	r3, [r4, #1]
 800cef0:	2b2a      	cmp	r3, #42	@ 0x2a
 800cef2:	d132      	bne.n	800cf5a <_svfiprintf_r+0x186>
 800cef4:	9b03      	ldr	r3, [sp, #12]
 800cef6:	1d1a      	adds	r2, r3, #4
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	9203      	str	r2, [sp, #12]
 800cefc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cf00:	3402      	adds	r4, #2
 800cf02:	9305      	str	r3, [sp, #20]
 800cf04:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800cfc8 <_svfiprintf_r+0x1f4>
 800cf08:	7821      	ldrb	r1, [r4, #0]
 800cf0a:	2203      	movs	r2, #3
 800cf0c:	4650      	mov	r0, sl
 800cf0e:	f7f3 f997 	bl	8000240 <memchr>
 800cf12:	b138      	cbz	r0, 800cf24 <_svfiprintf_r+0x150>
 800cf14:	9b04      	ldr	r3, [sp, #16]
 800cf16:	eba0 000a 	sub.w	r0, r0, sl
 800cf1a:	2240      	movs	r2, #64	@ 0x40
 800cf1c:	4082      	lsls	r2, r0
 800cf1e:	4313      	orrs	r3, r2
 800cf20:	3401      	adds	r4, #1
 800cf22:	9304      	str	r3, [sp, #16]
 800cf24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf28:	4824      	ldr	r0, [pc, #144]	@ (800cfbc <_svfiprintf_r+0x1e8>)
 800cf2a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cf2e:	2206      	movs	r2, #6
 800cf30:	f7f3 f986 	bl	8000240 <memchr>
 800cf34:	2800      	cmp	r0, #0
 800cf36:	d036      	beq.n	800cfa6 <_svfiprintf_r+0x1d2>
 800cf38:	4b21      	ldr	r3, [pc, #132]	@ (800cfc0 <_svfiprintf_r+0x1ec>)
 800cf3a:	bb1b      	cbnz	r3, 800cf84 <_svfiprintf_r+0x1b0>
 800cf3c:	9b03      	ldr	r3, [sp, #12]
 800cf3e:	3307      	adds	r3, #7
 800cf40:	f023 0307 	bic.w	r3, r3, #7
 800cf44:	3308      	adds	r3, #8
 800cf46:	9303      	str	r3, [sp, #12]
 800cf48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf4a:	4433      	add	r3, r6
 800cf4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf4e:	e76a      	b.n	800ce26 <_svfiprintf_r+0x52>
 800cf50:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf54:	460c      	mov	r4, r1
 800cf56:	2001      	movs	r0, #1
 800cf58:	e7a8      	b.n	800ceac <_svfiprintf_r+0xd8>
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	3401      	adds	r4, #1
 800cf5e:	9305      	str	r3, [sp, #20]
 800cf60:	4619      	mov	r1, r3
 800cf62:	f04f 0c0a 	mov.w	ip, #10
 800cf66:	4620      	mov	r0, r4
 800cf68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf6c:	3a30      	subs	r2, #48	@ 0x30
 800cf6e:	2a09      	cmp	r2, #9
 800cf70:	d903      	bls.n	800cf7a <_svfiprintf_r+0x1a6>
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d0c6      	beq.n	800cf04 <_svfiprintf_r+0x130>
 800cf76:	9105      	str	r1, [sp, #20]
 800cf78:	e7c4      	b.n	800cf04 <_svfiprintf_r+0x130>
 800cf7a:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf7e:	4604      	mov	r4, r0
 800cf80:	2301      	movs	r3, #1
 800cf82:	e7f0      	b.n	800cf66 <_svfiprintf_r+0x192>
 800cf84:	ab03      	add	r3, sp, #12
 800cf86:	9300      	str	r3, [sp, #0]
 800cf88:	462a      	mov	r2, r5
 800cf8a:	4b0e      	ldr	r3, [pc, #56]	@ (800cfc4 <_svfiprintf_r+0x1f0>)
 800cf8c:	a904      	add	r1, sp, #16
 800cf8e:	4638      	mov	r0, r7
 800cf90:	f7fd fe80 	bl	800ac94 <_printf_float>
 800cf94:	1c42      	adds	r2, r0, #1
 800cf96:	4606      	mov	r6, r0
 800cf98:	d1d6      	bne.n	800cf48 <_svfiprintf_r+0x174>
 800cf9a:	89ab      	ldrh	r3, [r5, #12]
 800cf9c:	065b      	lsls	r3, r3, #25
 800cf9e:	f53f af2d 	bmi.w	800cdfc <_svfiprintf_r+0x28>
 800cfa2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cfa4:	e72c      	b.n	800ce00 <_svfiprintf_r+0x2c>
 800cfa6:	ab03      	add	r3, sp, #12
 800cfa8:	9300      	str	r3, [sp, #0]
 800cfaa:	462a      	mov	r2, r5
 800cfac:	4b05      	ldr	r3, [pc, #20]	@ (800cfc4 <_svfiprintf_r+0x1f0>)
 800cfae:	a904      	add	r1, sp, #16
 800cfb0:	4638      	mov	r0, r7
 800cfb2:	f7fe f907 	bl	800b1c4 <_printf_i>
 800cfb6:	e7ed      	b.n	800cf94 <_svfiprintf_r+0x1c0>
 800cfb8:	0800dd4b 	.word	0x0800dd4b
 800cfbc:	0800dd55 	.word	0x0800dd55
 800cfc0:	0800ac95 	.word	0x0800ac95
 800cfc4:	0800cd1d 	.word	0x0800cd1d
 800cfc8:	0800dd51 	.word	0x0800dd51

0800cfcc <__sflush_r>:
 800cfcc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cfd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfd4:	0716      	lsls	r6, r2, #28
 800cfd6:	4605      	mov	r5, r0
 800cfd8:	460c      	mov	r4, r1
 800cfda:	d454      	bmi.n	800d086 <__sflush_r+0xba>
 800cfdc:	684b      	ldr	r3, [r1, #4]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	dc02      	bgt.n	800cfe8 <__sflush_r+0x1c>
 800cfe2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	dd48      	ble.n	800d07a <__sflush_r+0xae>
 800cfe8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cfea:	2e00      	cmp	r6, #0
 800cfec:	d045      	beq.n	800d07a <__sflush_r+0xae>
 800cfee:	2300      	movs	r3, #0
 800cff0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cff4:	682f      	ldr	r7, [r5, #0]
 800cff6:	6a21      	ldr	r1, [r4, #32]
 800cff8:	602b      	str	r3, [r5, #0]
 800cffa:	d030      	beq.n	800d05e <__sflush_r+0x92>
 800cffc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cffe:	89a3      	ldrh	r3, [r4, #12]
 800d000:	0759      	lsls	r1, r3, #29
 800d002:	d505      	bpl.n	800d010 <__sflush_r+0x44>
 800d004:	6863      	ldr	r3, [r4, #4]
 800d006:	1ad2      	subs	r2, r2, r3
 800d008:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d00a:	b10b      	cbz	r3, 800d010 <__sflush_r+0x44>
 800d00c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d00e:	1ad2      	subs	r2, r2, r3
 800d010:	2300      	movs	r3, #0
 800d012:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d014:	6a21      	ldr	r1, [r4, #32]
 800d016:	4628      	mov	r0, r5
 800d018:	47b0      	blx	r6
 800d01a:	1c43      	adds	r3, r0, #1
 800d01c:	89a3      	ldrh	r3, [r4, #12]
 800d01e:	d106      	bne.n	800d02e <__sflush_r+0x62>
 800d020:	6829      	ldr	r1, [r5, #0]
 800d022:	291d      	cmp	r1, #29
 800d024:	d82b      	bhi.n	800d07e <__sflush_r+0xb2>
 800d026:	4a2a      	ldr	r2, [pc, #168]	@ (800d0d0 <__sflush_r+0x104>)
 800d028:	40ca      	lsrs	r2, r1
 800d02a:	07d6      	lsls	r6, r2, #31
 800d02c:	d527      	bpl.n	800d07e <__sflush_r+0xb2>
 800d02e:	2200      	movs	r2, #0
 800d030:	6062      	str	r2, [r4, #4]
 800d032:	04d9      	lsls	r1, r3, #19
 800d034:	6922      	ldr	r2, [r4, #16]
 800d036:	6022      	str	r2, [r4, #0]
 800d038:	d504      	bpl.n	800d044 <__sflush_r+0x78>
 800d03a:	1c42      	adds	r2, r0, #1
 800d03c:	d101      	bne.n	800d042 <__sflush_r+0x76>
 800d03e:	682b      	ldr	r3, [r5, #0]
 800d040:	b903      	cbnz	r3, 800d044 <__sflush_r+0x78>
 800d042:	6560      	str	r0, [r4, #84]	@ 0x54
 800d044:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d046:	602f      	str	r7, [r5, #0]
 800d048:	b1b9      	cbz	r1, 800d07a <__sflush_r+0xae>
 800d04a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d04e:	4299      	cmp	r1, r3
 800d050:	d002      	beq.n	800d058 <__sflush_r+0x8c>
 800d052:	4628      	mov	r0, r5
 800d054:	f7ff f9e8 	bl	800c428 <_free_r>
 800d058:	2300      	movs	r3, #0
 800d05a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d05c:	e00d      	b.n	800d07a <__sflush_r+0xae>
 800d05e:	2301      	movs	r3, #1
 800d060:	4628      	mov	r0, r5
 800d062:	47b0      	blx	r6
 800d064:	4602      	mov	r2, r0
 800d066:	1c50      	adds	r0, r2, #1
 800d068:	d1c9      	bne.n	800cffe <__sflush_r+0x32>
 800d06a:	682b      	ldr	r3, [r5, #0]
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d0c6      	beq.n	800cffe <__sflush_r+0x32>
 800d070:	2b1d      	cmp	r3, #29
 800d072:	d001      	beq.n	800d078 <__sflush_r+0xac>
 800d074:	2b16      	cmp	r3, #22
 800d076:	d11e      	bne.n	800d0b6 <__sflush_r+0xea>
 800d078:	602f      	str	r7, [r5, #0]
 800d07a:	2000      	movs	r0, #0
 800d07c:	e022      	b.n	800d0c4 <__sflush_r+0xf8>
 800d07e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d082:	b21b      	sxth	r3, r3
 800d084:	e01b      	b.n	800d0be <__sflush_r+0xf2>
 800d086:	690f      	ldr	r7, [r1, #16]
 800d088:	2f00      	cmp	r7, #0
 800d08a:	d0f6      	beq.n	800d07a <__sflush_r+0xae>
 800d08c:	0793      	lsls	r3, r2, #30
 800d08e:	680e      	ldr	r6, [r1, #0]
 800d090:	bf08      	it	eq
 800d092:	694b      	ldreq	r3, [r1, #20]
 800d094:	600f      	str	r7, [r1, #0]
 800d096:	bf18      	it	ne
 800d098:	2300      	movne	r3, #0
 800d09a:	eba6 0807 	sub.w	r8, r6, r7
 800d09e:	608b      	str	r3, [r1, #8]
 800d0a0:	f1b8 0f00 	cmp.w	r8, #0
 800d0a4:	dde9      	ble.n	800d07a <__sflush_r+0xae>
 800d0a6:	6a21      	ldr	r1, [r4, #32]
 800d0a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d0aa:	4643      	mov	r3, r8
 800d0ac:	463a      	mov	r2, r7
 800d0ae:	4628      	mov	r0, r5
 800d0b0:	47b0      	blx	r6
 800d0b2:	2800      	cmp	r0, #0
 800d0b4:	dc08      	bgt.n	800d0c8 <__sflush_r+0xfc>
 800d0b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0be:	81a3      	strh	r3, [r4, #12]
 800d0c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d0c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0c8:	4407      	add	r7, r0
 800d0ca:	eba8 0800 	sub.w	r8, r8, r0
 800d0ce:	e7e7      	b.n	800d0a0 <__sflush_r+0xd4>
 800d0d0:	20400001 	.word	0x20400001

0800d0d4 <_fflush_r>:
 800d0d4:	b538      	push	{r3, r4, r5, lr}
 800d0d6:	690b      	ldr	r3, [r1, #16]
 800d0d8:	4605      	mov	r5, r0
 800d0da:	460c      	mov	r4, r1
 800d0dc:	b913      	cbnz	r3, 800d0e4 <_fflush_r+0x10>
 800d0de:	2500      	movs	r5, #0
 800d0e0:	4628      	mov	r0, r5
 800d0e2:	bd38      	pop	{r3, r4, r5, pc}
 800d0e4:	b118      	cbz	r0, 800d0ee <_fflush_r+0x1a>
 800d0e6:	6a03      	ldr	r3, [r0, #32]
 800d0e8:	b90b      	cbnz	r3, 800d0ee <_fflush_r+0x1a>
 800d0ea:	f7fe fa15 	bl	800b518 <__sinit>
 800d0ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d0f3      	beq.n	800d0de <_fflush_r+0xa>
 800d0f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d0f8:	07d0      	lsls	r0, r2, #31
 800d0fa:	d404      	bmi.n	800d106 <_fflush_r+0x32>
 800d0fc:	0599      	lsls	r1, r3, #22
 800d0fe:	d402      	bmi.n	800d106 <_fflush_r+0x32>
 800d100:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d102:	f7fe fb36 	bl	800b772 <__retarget_lock_acquire_recursive>
 800d106:	4628      	mov	r0, r5
 800d108:	4621      	mov	r1, r4
 800d10a:	f7ff ff5f 	bl	800cfcc <__sflush_r>
 800d10e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d110:	07da      	lsls	r2, r3, #31
 800d112:	4605      	mov	r5, r0
 800d114:	d4e4      	bmi.n	800d0e0 <_fflush_r+0xc>
 800d116:	89a3      	ldrh	r3, [r4, #12]
 800d118:	059b      	lsls	r3, r3, #22
 800d11a:	d4e1      	bmi.n	800d0e0 <_fflush_r+0xc>
 800d11c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d11e:	f7fe fb29 	bl	800b774 <__retarget_lock_release_recursive>
 800d122:	e7dd      	b.n	800d0e0 <_fflush_r+0xc>

0800d124 <memmove>:
 800d124:	4288      	cmp	r0, r1
 800d126:	b510      	push	{r4, lr}
 800d128:	eb01 0402 	add.w	r4, r1, r2
 800d12c:	d902      	bls.n	800d134 <memmove+0x10>
 800d12e:	4284      	cmp	r4, r0
 800d130:	4623      	mov	r3, r4
 800d132:	d807      	bhi.n	800d144 <memmove+0x20>
 800d134:	1e43      	subs	r3, r0, #1
 800d136:	42a1      	cmp	r1, r4
 800d138:	d008      	beq.n	800d14c <memmove+0x28>
 800d13a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d13e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d142:	e7f8      	b.n	800d136 <memmove+0x12>
 800d144:	4402      	add	r2, r0
 800d146:	4601      	mov	r1, r0
 800d148:	428a      	cmp	r2, r1
 800d14a:	d100      	bne.n	800d14e <memmove+0x2a>
 800d14c:	bd10      	pop	{r4, pc}
 800d14e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d152:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d156:	e7f7      	b.n	800d148 <memmove+0x24>

0800d158 <_sbrk_r>:
 800d158:	b538      	push	{r3, r4, r5, lr}
 800d15a:	4d06      	ldr	r5, [pc, #24]	@ (800d174 <_sbrk_r+0x1c>)
 800d15c:	2300      	movs	r3, #0
 800d15e:	4604      	mov	r4, r0
 800d160:	4608      	mov	r0, r1
 800d162:	602b      	str	r3, [r5, #0]
 800d164:	f7f4 fe70 	bl	8001e48 <_sbrk>
 800d168:	1c43      	adds	r3, r0, #1
 800d16a:	d102      	bne.n	800d172 <_sbrk_r+0x1a>
 800d16c:	682b      	ldr	r3, [r5, #0]
 800d16e:	b103      	cbz	r3, 800d172 <_sbrk_r+0x1a>
 800d170:	6023      	str	r3, [r4, #0]
 800d172:	bd38      	pop	{r3, r4, r5, pc}
 800d174:	20000a7c 	.word	0x20000a7c

0800d178 <memcpy>:
 800d178:	440a      	add	r2, r1
 800d17a:	4291      	cmp	r1, r2
 800d17c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d180:	d100      	bne.n	800d184 <memcpy+0xc>
 800d182:	4770      	bx	lr
 800d184:	b510      	push	{r4, lr}
 800d186:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d18a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d18e:	4291      	cmp	r1, r2
 800d190:	d1f9      	bne.n	800d186 <memcpy+0xe>
 800d192:	bd10      	pop	{r4, pc}

0800d194 <__assert_func>:
 800d194:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d196:	4614      	mov	r4, r2
 800d198:	461a      	mov	r2, r3
 800d19a:	4b09      	ldr	r3, [pc, #36]	@ (800d1c0 <__assert_func+0x2c>)
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	4605      	mov	r5, r0
 800d1a0:	68d8      	ldr	r0, [r3, #12]
 800d1a2:	b14c      	cbz	r4, 800d1b8 <__assert_func+0x24>
 800d1a4:	4b07      	ldr	r3, [pc, #28]	@ (800d1c4 <__assert_func+0x30>)
 800d1a6:	9100      	str	r1, [sp, #0]
 800d1a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d1ac:	4906      	ldr	r1, [pc, #24]	@ (800d1c8 <__assert_func+0x34>)
 800d1ae:	462b      	mov	r3, r5
 800d1b0:	f000 f870 	bl	800d294 <fiprintf>
 800d1b4:	f000 f880 	bl	800d2b8 <abort>
 800d1b8:	4b04      	ldr	r3, [pc, #16]	@ (800d1cc <__assert_func+0x38>)
 800d1ba:	461c      	mov	r4, r3
 800d1bc:	e7f3      	b.n	800d1a6 <__assert_func+0x12>
 800d1be:	bf00      	nop
 800d1c0:	20000018 	.word	0x20000018
 800d1c4:	0800dd66 	.word	0x0800dd66
 800d1c8:	0800dd73 	.word	0x0800dd73
 800d1cc:	0800dda1 	.word	0x0800dda1

0800d1d0 <_calloc_r>:
 800d1d0:	b570      	push	{r4, r5, r6, lr}
 800d1d2:	fba1 5402 	umull	r5, r4, r1, r2
 800d1d6:	b934      	cbnz	r4, 800d1e6 <_calloc_r+0x16>
 800d1d8:	4629      	mov	r1, r5
 800d1da:	f7ff f999 	bl	800c510 <_malloc_r>
 800d1de:	4606      	mov	r6, r0
 800d1e0:	b928      	cbnz	r0, 800d1ee <_calloc_r+0x1e>
 800d1e2:	4630      	mov	r0, r6
 800d1e4:	bd70      	pop	{r4, r5, r6, pc}
 800d1e6:	220c      	movs	r2, #12
 800d1e8:	6002      	str	r2, [r0, #0]
 800d1ea:	2600      	movs	r6, #0
 800d1ec:	e7f9      	b.n	800d1e2 <_calloc_r+0x12>
 800d1ee:	462a      	mov	r2, r5
 800d1f0:	4621      	mov	r1, r4
 800d1f2:	f7fe fa40 	bl	800b676 <memset>
 800d1f6:	e7f4      	b.n	800d1e2 <_calloc_r+0x12>

0800d1f8 <__ascii_mbtowc>:
 800d1f8:	b082      	sub	sp, #8
 800d1fa:	b901      	cbnz	r1, 800d1fe <__ascii_mbtowc+0x6>
 800d1fc:	a901      	add	r1, sp, #4
 800d1fe:	b142      	cbz	r2, 800d212 <__ascii_mbtowc+0x1a>
 800d200:	b14b      	cbz	r3, 800d216 <__ascii_mbtowc+0x1e>
 800d202:	7813      	ldrb	r3, [r2, #0]
 800d204:	600b      	str	r3, [r1, #0]
 800d206:	7812      	ldrb	r2, [r2, #0]
 800d208:	1e10      	subs	r0, r2, #0
 800d20a:	bf18      	it	ne
 800d20c:	2001      	movne	r0, #1
 800d20e:	b002      	add	sp, #8
 800d210:	4770      	bx	lr
 800d212:	4610      	mov	r0, r2
 800d214:	e7fb      	b.n	800d20e <__ascii_mbtowc+0x16>
 800d216:	f06f 0001 	mvn.w	r0, #1
 800d21a:	e7f8      	b.n	800d20e <__ascii_mbtowc+0x16>

0800d21c <_realloc_r>:
 800d21c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d220:	4607      	mov	r7, r0
 800d222:	4614      	mov	r4, r2
 800d224:	460d      	mov	r5, r1
 800d226:	b921      	cbnz	r1, 800d232 <_realloc_r+0x16>
 800d228:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d22c:	4611      	mov	r1, r2
 800d22e:	f7ff b96f 	b.w	800c510 <_malloc_r>
 800d232:	b92a      	cbnz	r2, 800d240 <_realloc_r+0x24>
 800d234:	f7ff f8f8 	bl	800c428 <_free_r>
 800d238:	4625      	mov	r5, r4
 800d23a:	4628      	mov	r0, r5
 800d23c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d240:	f000 f841 	bl	800d2c6 <_malloc_usable_size_r>
 800d244:	4284      	cmp	r4, r0
 800d246:	4606      	mov	r6, r0
 800d248:	d802      	bhi.n	800d250 <_realloc_r+0x34>
 800d24a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d24e:	d8f4      	bhi.n	800d23a <_realloc_r+0x1e>
 800d250:	4621      	mov	r1, r4
 800d252:	4638      	mov	r0, r7
 800d254:	f7ff f95c 	bl	800c510 <_malloc_r>
 800d258:	4680      	mov	r8, r0
 800d25a:	b908      	cbnz	r0, 800d260 <_realloc_r+0x44>
 800d25c:	4645      	mov	r5, r8
 800d25e:	e7ec      	b.n	800d23a <_realloc_r+0x1e>
 800d260:	42b4      	cmp	r4, r6
 800d262:	4622      	mov	r2, r4
 800d264:	4629      	mov	r1, r5
 800d266:	bf28      	it	cs
 800d268:	4632      	movcs	r2, r6
 800d26a:	f7ff ff85 	bl	800d178 <memcpy>
 800d26e:	4629      	mov	r1, r5
 800d270:	4638      	mov	r0, r7
 800d272:	f7ff f8d9 	bl	800c428 <_free_r>
 800d276:	e7f1      	b.n	800d25c <_realloc_r+0x40>

0800d278 <__ascii_wctomb>:
 800d278:	4603      	mov	r3, r0
 800d27a:	4608      	mov	r0, r1
 800d27c:	b141      	cbz	r1, 800d290 <__ascii_wctomb+0x18>
 800d27e:	2aff      	cmp	r2, #255	@ 0xff
 800d280:	d904      	bls.n	800d28c <__ascii_wctomb+0x14>
 800d282:	228a      	movs	r2, #138	@ 0x8a
 800d284:	601a      	str	r2, [r3, #0]
 800d286:	f04f 30ff 	mov.w	r0, #4294967295
 800d28a:	4770      	bx	lr
 800d28c:	700a      	strb	r2, [r1, #0]
 800d28e:	2001      	movs	r0, #1
 800d290:	4770      	bx	lr
	...

0800d294 <fiprintf>:
 800d294:	b40e      	push	{r1, r2, r3}
 800d296:	b503      	push	{r0, r1, lr}
 800d298:	4601      	mov	r1, r0
 800d29a:	ab03      	add	r3, sp, #12
 800d29c:	4805      	ldr	r0, [pc, #20]	@ (800d2b4 <fiprintf+0x20>)
 800d29e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2a2:	6800      	ldr	r0, [r0, #0]
 800d2a4:	9301      	str	r3, [sp, #4]
 800d2a6:	f000 f83f 	bl	800d328 <_vfiprintf_r>
 800d2aa:	b002      	add	sp, #8
 800d2ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800d2b0:	b003      	add	sp, #12
 800d2b2:	4770      	bx	lr
 800d2b4:	20000018 	.word	0x20000018

0800d2b8 <abort>:
 800d2b8:	b508      	push	{r3, lr}
 800d2ba:	2006      	movs	r0, #6
 800d2bc:	f000 fa08 	bl	800d6d0 <raise>
 800d2c0:	2001      	movs	r0, #1
 800d2c2:	f7f4 fd49 	bl	8001d58 <_exit>

0800d2c6 <_malloc_usable_size_r>:
 800d2c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d2ca:	1f18      	subs	r0, r3, #4
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	bfbc      	itt	lt
 800d2d0:	580b      	ldrlt	r3, [r1, r0]
 800d2d2:	18c0      	addlt	r0, r0, r3
 800d2d4:	4770      	bx	lr

0800d2d6 <__sfputc_r>:
 800d2d6:	6893      	ldr	r3, [r2, #8]
 800d2d8:	3b01      	subs	r3, #1
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	b410      	push	{r4}
 800d2de:	6093      	str	r3, [r2, #8]
 800d2e0:	da08      	bge.n	800d2f4 <__sfputc_r+0x1e>
 800d2e2:	6994      	ldr	r4, [r2, #24]
 800d2e4:	42a3      	cmp	r3, r4
 800d2e6:	db01      	blt.n	800d2ec <__sfputc_r+0x16>
 800d2e8:	290a      	cmp	r1, #10
 800d2ea:	d103      	bne.n	800d2f4 <__sfputc_r+0x1e>
 800d2ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d2f0:	f000 b932 	b.w	800d558 <__swbuf_r>
 800d2f4:	6813      	ldr	r3, [r2, #0]
 800d2f6:	1c58      	adds	r0, r3, #1
 800d2f8:	6010      	str	r0, [r2, #0]
 800d2fa:	7019      	strb	r1, [r3, #0]
 800d2fc:	4608      	mov	r0, r1
 800d2fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d302:	4770      	bx	lr

0800d304 <__sfputs_r>:
 800d304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d306:	4606      	mov	r6, r0
 800d308:	460f      	mov	r7, r1
 800d30a:	4614      	mov	r4, r2
 800d30c:	18d5      	adds	r5, r2, r3
 800d30e:	42ac      	cmp	r4, r5
 800d310:	d101      	bne.n	800d316 <__sfputs_r+0x12>
 800d312:	2000      	movs	r0, #0
 800d314:	e007      	b.n	800d326 <__sfputs_r+0x22>
 800d316:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d31a:	463a      	mov	r2, r7
 800d31c:	4630      	mov	r0, r6
 800d31e:	f7ff ffda 	bl	800d2d6 <__sfputc_r>
 800d322:	1c43      	adds	r3, r0, #1
 800d324:	d1f3      	bne.n	800d30e <__sfputs_r+0xa>
 800d326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d328 <_vfiprintf_r>:
 800d328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d32c:	460d      	mov	r5, r1
 800d32e:	b09d      	sub	sp, #116	@ 0x74
 800d330:	4614      	mov	r4, r2
 800d332:	4698      	mov	r8, r3
 800d334:	4606      	mov	r6, r0
 800d336:	b118      	cbz	r0, 800d340 <_vfiprintf_r+0x18>
 800d338:	6a03      	ldr	r3, [r0, #32]
 800d33a:	b90b      	cbnz	r3, 800d340 <_vfiprintf_r+0x18>
 800d33c:	f7fe f8ec 	bl	800b518 <__sinit>
 800d340:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d342:	07d9      	lsls	r1, r3, #31
 800d344:	d405      	bmi.n	800d352 <_vfiprintf_r+0x2a>
 800d346:	89ab      	ldrh	r3, [r5, #12]
 800d348:	059a      	lsls	r2, r3, #22
 800d34a:	d402      	bmi.n	800d352 <_vfiprintf_r+0x2a>
 800d34c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d34e:	f7fe fa10 	bl	800b772 <__retarget_lock_acquire_recursive>
 800d352:	89ab      	ldrh	r3, [r5, #12]
 800d354:	071b      	lsls	r3, r3, #28
 800d356:	d501      	bpl.n	800d35c <_vfiprintf_r+0x34>
 800d358:	692b      	ldr	r3, [r5, #16]
 800d35a:	b99b      	cbnz	r3, 800d384 <_vfiprintf_r+0x5c>
 800d35c:	4629      	mov	r1, r5
 800d35e:	4630      	mov	r0, r6
 800d360:	f000 f938 	bl	800d5d4 <__swsetup_r>
 800d364:	b170      	cbz	r0, 800d384 <_vfiprintf_r+0x5c>
 800d366:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d368:	07dc      	lsls	r4, r3, #31
 800d36a:	d504      	bpl.n	800d376 <_vfiprintf_r+0x4e>
 800d36c:	f04f 30ff 	mov.w	r0, #4294967295
 800d370:	b01d      	add	sp, #116	@ 0x74
 800d372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d376:	89ab      	ldrh	r3, [r5, #12]
 800d378:	0598      	lsls	r0, r3, #22
 800d37a:	d4f7      	bmi.n	800d36c <_vfiprintf_r+0x44>
 800d37c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d37e:	f7fe f9f9 	bl	800b774 <__retarget_lock_release_recursive>
 800d382:	e7f3      	b.n	800d36c <_vfiprintf_r+0x44>
 800d384:	2300      	movs	r3, #0
 800d386:	9309      	str	r3, [sp, #36]	@ 0x24
 800d388:	2320      	movs	r3, #32
 800d38a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d38e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d392:	2330      	movs	r3, #48	@ 0x30
 800d394:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d544 <_vfiprintf_r+0x21c>
 800d398:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d39c:	f04f 0901 	mov.w	r9, #1
 800d3a0:	4623      	mov	r3, r4
 800d3a2:	469a      	mov	sl, r3
 800d3a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3a8:	b10a      	cbz	r2, 800d3ae <_vfiprintf_r+0x86>
 800d3aa:	2a25      	cmp	r2, #37	@ 0x25
 800d3ac:	d1f9      	bne.n	800d3a2 <_vfiprintf_r+0x7a>
 800d3ae:	ebba 0b04 	subs.w	fp, sl, r4
 800d3b2:	d00b      	beq.n	800d3cc <_vfiprintf_r+0xa4>
 800d3b4:	465b      	mov	r3, fp
 800d3b6:	4622      	mov	r2, r4
 800d3b8:	4629      	mov	r1, r5
 800d3ba:	4630      	mov	r0, r6
 800d3bc:	f7ff ffa2 	bl	800d304 <__sfputs_r>
 800d3c0:	3001      	adds	r0, #1
 800d3c2:	f000 80a7 	beq.w	800d514 <_vfiprintf_r+0x1ec>
 800d3c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d3c8:	445a      	add	r2, fp
 800d3ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800d3cc:	f89a 3000 	ldrb.w	r3, [sl]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	f000 809f 	beq.w	800d514 <_vfiprintf_r+0x1ec>
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	f04f 32ff 	mov.w	r2, #4294967295
 800d3dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d3e0:	f10a 0a01 	add.w	sl, sl, #1
 800d3e4:	9304      	str	r3, [sp, #16]
 800d3e6:	9307      	str	r3, [sp, #28]
 800d3e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d3ec:	931a      	str	r3, [sp, #104]	@ 0x68
 800d3ee:	4654      	mov	r4, sl
 800d3f0:	2205      	movs	r2, #5
 800d3f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3f6:	4853      	ldr	r0, [pc, #332]	@ (800d544 <_vfiprintf_r+0x21c>)
 800d3f8:	f7f2 ff22 	bl	8000240 <memchr>
 800d3fc:	9a04      	ldr	r2, [sp, #16]
 800d3fe:	b9d8      	cbnz	r0, 800d438 <_vfiprintf_r+0x110>
 800d400:	06d1      	lsls	r1, r2, #27
 800d402:	bf44      	itt	mi
 800d404:	2320      	movmi	r3, #32
 800d406:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d40a:	0713      	lsls	r3, r2, #28
 800d40c:	bf44      	itt	mi
 800d40e:	232b      	movmi	r3, #43	@ 0x2b
 800d410:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d414:	f89a 3000 	ldrb.w	r3, [sl]
 800d418:	2b2a      	cmp	r3, #42	@ 0x2a
 800d41a:	d015      	beq.n	800d448 <_vfiprintf_r+0x120>
 800d41c:	9a07      	ldr	r2, [sp, #28]
 800d41e:	4654      	mov	r4, sl
 800d420:	2000      	movs	r0, #0
 800d422:	f04f 0c0a 	mov.w	ip, #10
 800d426:	4621      	mov	r1, r4
 800d428:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d42c:	3b30      	subs	r3, #48	@ 0x30
 800d42e:	2b09      	cmp	r3, #9
 800d430:	d94b      	bls.n	800d4ca <_vfiprintf_r+0x1a2>
 800d432:	b1b0      	cbz	r0, 800d462 <_vfiprintf_r+0x13a>
 800d434:	9207      	str	r2, [sp, #28]
 800d436:	e014      	b.n	800d462 <_vfiprintf_r+0x13a>
 800d438:	eba0 0308 	sub.w	r3, r0, r8
 800d43c:	fa09 f303 	lsl.w	r3, r9, r3
 800d440:	4313      	orrs	r3, r2
 800d442:	9304      	str	r3, [sp, #16]
 800d444:	46a2      	mov	sl, r4
 800d446:	e7d2      	b.n	800d3ee <_vfiprintf_r+0xc6>
 800d448:	9b03      	ldr	r3, [sp, #12]
 800d44a:	1d19      	adds	r1, r3, #4
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	9103      	str	r1, [sp, #12]
 800d450:	2b00      	cmp	r3, #0
 800d452:	bfbb      	ittet	lt
 800d454:	425b      	neglt	r3, r3
 800d456:	f042 0202 	orrlt.w	r2, r2, #2
 800d45a:	9307      	strge	r3, [sp, #28]
 800d45c:	9307      	strlt	r3, [sp, #28]
 800d45e:	bfb8      	it	lt
 800d460:	9204      	strlt	r2, [sp, #16]
 800d462:	7823      	ldrb	r3, [r4, #0]
 800d464:	2b2e      	cmp	r3, #46	@ 0x2e
 800d466:	d10a      	bne.n	800d47e <_vfiprintf_r+0x156>
 800d468:	7863      	ldrb	r3, [r4, #1]
 800d46a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d46c:	d132      	bne.n	800d4d4 <_vfiprintf_r+0x1ac>
 800d46e:	9b03      	ldr	r3, [sp, #12]
 800d470:	1d1a      	adds	r2, r3, #4
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	9203      	str	r2, [sp, #12]
 800d476:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d47a:	3402      	adds	r4, #2
 800d47c:	9305      	str	r3, [sp, #20]
 800d47e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d554 <_vfiprintf_r+0x22c>
 800d482:	7821      	ldrb	r1, [r4, #0]
 800d484:	2203      	movs	r2, #3
 800d486:	4650      	mov	r0, sl
 800d488:	f7f2 feda 	bl	8000240 <memchr>
 800d48c:	b138      	cbz	r0, 800d49e <_vfiprintf_r+0x176>
 800d48e:	9b04      	ldr	r3, [sp, #16]
 800d490:	eba0 000a 	sub.w	r0, r0, sl
 800d494:	2240      	movs	r2, #64	@ 0x40
 800d496:	4082      	lsls	r2, r0
 800d498:	4313      	orrs	r3, r2
 800d49a:	3401      	adds	r4, #1
 800d49c:	9304      	str	r3, [sp, #16]
 800d49e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4a2:	4829      	ldr	r0, [pc, #164]	@ (800d548 <_vfiprintf_r+0x220>)
 800d4a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d4a8:	2206      	movs	r2, #6
 800d4aa:	f7f2 fec9 	bl	8000240 <memchr>
 800d4ae:	2800      	cmp	r0, #0
 800d4b0:	d03f      	beq.n	800d532 <_vfiprintf_r+0x20a>
 800d4b2:	4b26      	ldr	r3, [pc, #152]	@ (800d54c <_vfiprintf_r+0x224>)
 800d4b4:	bb1b      	cbnz	r3, 800d4fe <_vfiprintf_r+0x1d6>
 800d4b6:	9b03      	ldr	r3, [sp, #12]
 800d4b8:	3307      	adds	r3, #7
 800d4ba:	f023 0307 	bic.w	r3, r3, #7
 800d4be:	3308      	adds	r3, #8
 800d4c0:	9303      	str	r3, [sp, #12]
 800d4c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4c4:	443b      	add	r3, r7
 800d4c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4c8:	e76a      	b.n	800d3a0 <_vfiprintf_r+0x78>
 800d4ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800d4ce:	460c      	mov	r4, r1
 800d4d0:	2001      	movs	r0, #1
 800d4d2:	e7a8      	b.n	800d426 <_vfiprintf_r+0xfe>
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	3401      	adds	r4, #1
 800d4d8:	9305      	str	r3, [sp, #20]
 800d4da:	4619      	mov	r1, r3
 800d4dc:	f04f 0c0a 	mov.w	ip, #10
 800d4e0:	4620      	mov	r0, r4
 800d4e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d4e6:	3a30      	subs	r2, #48	@ 0x30
 800d4e8:	2a09      	cmp	r2, #9
 800d4ea:	d903      	bls.n	800d4f4 <_vfiprintf_r+0x1cc>
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d0c6      	beq.n	800d47e <_vfiprintf_r+0x156>
 800d4f0:	9105      	str	r1, [sp, #20]
 800d4f2:	e7c4      	b.n	800d47e <_vfiprintf_r+0x156>
 800d4f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800d4f8:	4604      	mov	r4, r0
 800d4fa:	2301      	movs	r3, #1
 800d4fc:	e7f0      	b.n	800d4e0 <_vfiprintf_r+0x1b8>
 800d4fe:	ab03      	add	r3, sp, #12
 800d500:	9300      	str	r3, [sp, #0]
 800d502:	462a      	mov	r2, r5
 800d504:	4b12      	ldr	r3, [pc, #72]	@ (800d550 <_vfiprintf_r+0x228>)
 800d506:	a904      	add	r1, sp, #16
 800d508:	4630      	mov	r0, r6
 800d50a:	f7fd fbc3 	bl	800ac94 <_printf_float>
 800d50e:	4607      	mov	r7, r0
 800d510:	1c78      	adds	r0, r7, #1
 800d512:	d1d6      	bne.n	800d4c2 <_vfiprintf_r+0x19a>
 800d514:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d516:	07d9      	lsls	r1, r3, #31
 800d518:	d405      	bmi.n	800d526 <_vfiprintf_r+0x1fe>
 800d51a:	89ab      	ldrh	r3, [r5, #12]
 800d51c:	059a      	lsls	r2, r3, #22
 800d51e:	d402      	bmi.n	800d526 <_vfiprintf_r+0x1fe>
 800d520:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d522:	f7fe f927 	bl	800b774 <__retarget_lock_release_recursive>
 800d526:	89ab      	ldrh	r3, [r5, #12]
 800d528:	065b      	lsls	r3, r3, #25
 800d52a:	f53f af1f 	bmi.w	800d36c <_vfiprintf_r+0x44>
 800d52e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d530:	e71e      	b.n	800d370 <_vfiprintf_r+0x48>
 800d532:	ab03      	add	r3, sp, #12
 800d534:	9300      	str	r3, [sp, #0]
 800d536:	462a      	mov	r2, r5
 800d538:	4b05      	ldr	r3, [pc, #20]	@ (800d550 <_vfiprintf_r+0x228>)
 800d53a:	a904      	add	r1, sp, #16
 800d53c:	4630      	mov	r0, r6
 800d53e:	f7fd fe41 	bl	800b1c4 <_printf_i>
 800d542:	e7e4      	b.n	800d50e <_vfiprintf_r+0x1e6>
 800d544:	0800dd4b 	.word	0x0800dd4b
 800d548:	0800dd55 	.word	0x0800dd55
 800d54c:	0800ac95 	.word	0x0800ac95
 800d550:	0800d305 	.word	0x0800d305
 800d554:	0800dd51 	.word	0x0800dd51

0800d558 <__swbuf_r>:
 800d558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d55a:	460e      	mov	r6, r1
 800d55c:	4614      	mov	r4, r2
 800d55e:	4605      	mov	r5, r0
 800d560:	b118      	cbz	r0, 800d56a <__swbuf_r+0x12>
 800d562:	6a03      	ldr	r3, [r0, #32]
 800d564:	b90b      	cbnz	r3, 800d56a <__swbuf_r+0x12>
 800d566:	f7fd ffd7 	bl	800b518 <__sinit>
 800d56a:	69a3      	ldr	r3, [r4, #24]
 800d56c:	60a3      	str	r3, [r4, #8]
 800d56e:	89a3      	ldrh	r3, [r4, #12]
 800d570:	071a      	lsls	r2, r3, #28
 800d572:	d501      	bpl.n	800d578 <__swbuf_r+0x20>
 800d574:	6923      	ldr	r3, [r4, #16]
 800d576:	b943      	cbnz	r3, 800d58a <__swbuf_r+0x32>
 800d578:	4621      	mov	r1, r4
 800d57a:	4628      	mov	r0, r5
 800d57c:	f000 f82a 	bl	800d5d4 <__swsetup_r>
 800d580:	b118      	cbz	r0, 800d58a <__swbuf_r+0x32>
 800d582:	f04f 37ff 	mov.w	r7, #4294967295
 800d586:	4638      	mov	r0, r7
 800d588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d58a:	6823      	ldr	r3, [r4, #0]
 800d58c:	6922      	ldr	r2, [r4, #16]
 800d58e:	1a98      	subs	r0, r3, r2
 800d590:	6963      	ldr	r3, [r4, #20]
 800d592:	b2f6      	uxtb	r6, r6
 800d594:	4283      	cmp	r3, r0
 800d596:	4637      	mov	r7, r6
 800d598:	dc05      	bgt.n	800d5a6 <__swbuf_r+0x4e>
 800d59a:	4621      	mov	r1, r4
 800d59c:	4628      	mov	r0, r5
 800d59e:	f7ff fd99 	bl	800d0d4 <_fflush_r>
 800d5a2:	2800      	cmp	r0, #0
 800d5a4:	d1ed      	bne.n	800d582 <__swbuf_r+0x2a>
 800d5a6:	68a3      	ldr	r3, [r4, #8]
 800d5a8:	3b01      	subs	r3, #1
 800d5aa:	60a3      	str	r3, [r4, #8]
 800d5ac:	6823      	ldr	r3, [r4, #0]
 800d5ae:	1c5a      	adds	r2, r3, #1
 800d5b0:	6022      	str	r2, [r4, #0]
 800d5b2:	701e      	strb	r6, [r3, #0]
 800d5b4:	6962      	ldr	r2, [r4, #20]
 800d5b6:	1c43      	adds	r3, r0, #1
 800d5b8:	429a      	cmp	r2, r3
 800d5ba:	d004      	beq.n	800d5c6 <__swbuf_r+0x6e>
 800d5bc:	89a3      	ldrh	r3, [r4, #12]
 800d5be:	07db      	lsls	r3, r3, #31
 800d5c0:	d5e1      	bpl.n	800d586 <__swbuf_r+0x2e>
 800d5c2:	2e0a      	cmp	r6, #10
 800d5c4:	d1df      	bne.n	800d586 <__swbuf_r+0x2e>
 800d5c6:	4621      	mov	r1, r4
 800d5c8:	4628      	mov	r0, r5
 800d5ca:	f7ff fd83 	bl	800d0d4 <_fflush_r>
 800d5ce:	2800      	cmp	r0, #0
 800d5d0:	d0d9      	beq.n	800d586 <__swbuf_r+0x2e>
 800d5d2:	e7d6      	b.n	800d582 <__swbuf_r+0x2a>

0800d5d4 <__swsetup_r>:
 800d5d4:	b538      	push	{r3, r4, r5, lr}
 800d5d6:	4b29      	ldr	r3, [pc, #164]	@ (800d67c <__swsetup_r+0xa8>)
 800d5d8:	4605      	mov	r5, r0
 800d5da:	6818      	ldr	r0, [r3, #0]
 800d5dc:	460c      	mov	r4, r1
 800d5de:	b118      	cbz	r0, 800d5e8 <__swsetup_r+0x14>
 800d5e0:	6a03      	ldr	r3, [r0, #32]
 800d5e2:	b90b      	cbnz	r3, 800d5e8 <__swsetup_r+0x14>
 800d5e4:	f7fd ff98 	bl	800b518 <__sinit>
 800d5e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5ec:	0719      	lsls	r1, r3, #28
 800d5ee:	d422      	bmi.n	800d636 <__swsetup_r+0x62>
 800d5f0:	06da      	lsls	r2, r3, #27
 800d5f2:	d407      	bmi.n	800d604 <__swsetup_r+0x30>
 800d5f4:	2209      	movs	r2, #9
 800d5f6:	602a      	str	r2, [r5, #0]
 800d5f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d5fc:	81a3      	strh	r3, [r4, #12]
 800d5fe:	f04f 30ff 	mov.w	r0, #4294967295
 800d602:	e033      	b.n	800d66c <__swsetup_r+0x98>
 800d604:	0758      	lsls	r0, r3, #29
 800d606:	d512      	bpl.n	800d62e <__swsetup_r+0x5a>
 800d608:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d60a:	b141      	cbz	r1, 800d61e <__swsetup_r+0x4a>
 800d60c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d610:	4299      	cmp	r1, r3
 800d612:	d002      	beq.n	800d61a <__swsetup_r+0x46>
 800d614:	4628      	mov	r0, r5
 800d616:	f7fe ff07 	bl	800c428 <_free_r>
 800d61a:	2300      	movs	r3, #0
 800d61c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d61e:	89a3      	ldrh	r3, [r4, #12]
 800d620:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d624:	81a3      	strh	r3, [r4, #12]
 800d626:	2300      	movs	r3, #0
 800d628:	6063      	str	r3, [r4, #4]
 800d62a:	6923      	ldr	r3, [r4, #16]
 800d62c:	6023      	str	r3, [r4, #0]
 800d62e:	89a3      	ldrh	r3, [r4, #12]
 800d630:	f043 0308 	orr.w	r3, r3, #8
 800d634:	81a3      	strh	r3, [r4, #12]
 800d636:	6923      	ldr	r3, [r4, #16]
 800d638:	b94b      	cbnz	r3, 800d64e <__swsetup_r+0x7a>
 800d63a:	89a3      	ldrh	r3, [r4, #12]
 800d63c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d640:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d644:	d003      	beq.n	800d64e <__swsetup_r+0x7a>
 800d646:	4621      	mov	r1, r4
 800d648:	4628      	mov	r0, r5
 800d64a:	f000 f883 	bl	800d754 <__smakebuf_r>
 800d64e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d652:	f013 0201 	ands.w	r2, r3, #1
 800d656:	d00a      	beq.n	800d66e <__swsetup_r+0x9a>
 800d658:	2200      	movs	r2, #0
 800d65a:	60a2      	str	r2, [r4, #8]
 800d65c:	6962      	ldr	r2, [r4, #20]
 800d65e:	4252      	negs	r2, r2
 800d660:	61a2      	str	r2, [r4, #24]
 800d662:	6922      	ldr	r2, [r4, #16]
 800d664:	b942      	cbnz	r2, 800d678 <__swsetup_r+0xa4>
 800d666:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d66a:	d1c5      	bne.n	800d5f8 <__swsetup_r+0x24>
 800d66c:	bd38      	pop	{r3, r4, r5, pc}
 800d66e:	0799      	lsls	r1, r3, #30
 800d670:	bf58      	it	pl
 800d672:	6962      	ldrpl	r2, [r4, #20]
 800d674:	60a2      	str	r2, [r4, #8]
 800d676:	e7f4      	b.n	800d662 <__swsetup_r+0x8e>
 800d678:	2000      	movs	r0, #0
 800d67a:	e7f7      	b.n	800d66c <__swsetup_r+0x98>
 800d67c:	20000018 	.word	0x20000018

0800d680 <_raise_r>:
 800d680:	291f      	cmp	r1, #31
 800d682:	b538      	push	{r3, r4, r5, lr}
 800d684:	4605      	mov	r5, r0
 800d686:	460c      	mov	r4, r1
 800d688:	d904      	bls.n	800d694 <_raise_r+0x14>
 800d68a:	2316      	movs	r3, #22
 800d68c:	6003      	str	r3, [r0, #0]
 800d68e:	f04f 30ff 	mov.w	r0, #4294967295
 800d692:	bd38      	pop	{r3, r4, r5, pc}
 800d694:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d696:	b112      	cbz	r2, 800d69e <_raise_r+0x1e>
 800d698:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d69c:	b94b      	cbnz	r3, 800d6b2 <_raise_r+0x32>
 800d69e:	4628      	mov	r0, r5
 800d6a0:	f000 f830 	bl	800d704 <_getpid_r>
 800d6a4:	4622      	mov	r2, r4
 800d6a6:	4601      	mov	r1, r0
 800d6a8:	4628      	mov	r0, r5
 800d6aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d6ae:	f000 b817 	b.w	800d6e0 <_kill_r>
 800d6b2:	2b01      	cmp	r3, #1
 800d6b4:	d00a      	beq.n	800d6cc <_raise_r+0x4c>
 800d6b6:	1c59      	adds	r1, r3, #1
 800d6b8:	d103      	bne.n	800d6c2 <_raise_r+0x42>
 800d6ba:	2316      	movs	r3, #22
 800d6bc:	6003      	str	r3, [r0, #0]
 800d6be:	2001      	movs	r0, #1
 800d6c0:	e7e7      	b.n	800d692 <_raise_r+0x12>
 800d6c2:	2100      	movs	r1, #0
 800d6c4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d6c8:	4620      	mov	r0, r4
 800d6ca:	4798      	blx	r3
 800d6cc:	2000      	movs	r0, #0
 800d6ce:	e7e0      	b.n	800d692 <_raise_r+0x12>

0800d6d0 <raise>:
 800d6d0:	4b02      	ldr	r3, [pc, #8]	@ (800d6dc <raise+0xc>)
 800d6d2:	4601      	mov	r1, r0
 800d6d4:	6818      	ldr	r0, [r3, #0]
 800d6d6:	f7ff bfd3 	b.w	800d680 <_raise_r>
 800d6da:	bf00      	nop
 800d6dc:	20000018 	.word	0x20000018

0800d6e0 <_kill_r>:
 800d6e0:	b538      	push	{r3, r4, r5, lr}
 800d6e2:	4d07      	ldr	r5, [pc, #28]	@ (800d700 <_kill_r+0x20>)
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	4604      	mov	r4, r0
 800d6e8:	4608      	mov	r0, r1
 800d6ea:	4611      	mov	r1, r2
 800d6ec:	602b      	str	r3, [r5, #0]
 800d6ee:	f7f4 fb23 	bl	8001d38 <_kill>
 800d6f2:	1c43      	adds	r3, r0, #1
 800d6f4:	d102      	bne.n	800d6fc <_kill_r+0x1c>
 800d6f6:	682b      	ldr	r3, [r5, #0]
 800d6f8:	b103      	cbz	r3, 800d6fc <_kill_r+0x1c>
 800d6fa:	6023      	str	r3, [r4, #0]
 800d6fc:	bd38      	pop	{r3, r4, r5, pc}
 800d6fe:	bf00      	nop
 800d700:	20000a7c 	.word	0x20000a7c

0800d704 <_getpid_r>:
 800d704:	f7f4 bb10 	b.w	8001d28 <_getpid>

0800d708 <__swhatbuf_r>:
 800d708:	b570      	push	{r4, r5, r6, lr}
 800d70a:	460c      	mov	r4, r1
 800d70c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d710:	2900      	cmp	r1, #0
 800d712:	b096      	sub	sp, #88	@ 0x58
 800d714:	4615      	mov	r5, r2
 800d716:	461e      	mov	r6, r3
 800d718:	da0d      	bge.n	800d736 <__swhatbuf_r+0x2e>
 800d71a:	89a3      	ldrh	r3, [r4, #12]
 800d71c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d720:	f04f 0100 	mov.w	r1, #0
 800d724:	bf14      	ite	ne
 800d726:	2340      	movne	r3, #64	@ 0x40
 800d728:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d72c:	2000      	movs	r0, #0
 800d72e:	6031      	str	r1, [r6, #0]
 800d730:	602b      	str	r3, [r5, #0]
 800d732:	b016      	add	sp, #88	@ 0x58
 800d734:	bd70      	pop	{r4, r5, r6, pc}
 800d736:	466a      	mov	r2, sp
 800d738:	f000 f848 	bl	800d7cc <_fstat_r>
 800d73c:	2800      	cmp	r0, #0
 800d73e:	dbec      	blt.n	800d71a <__swhatbuf_r+0x12>
 800d740:	9901      	ldr	r1, [sp, #4]
 800d742:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d746:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d74a:	4259      	negs	r1, r3
 800d74c:	4159      	adcs	r1, r3
 800d74e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d752:	e7eb      	b.n	800d72c <__swhatbuf_r+0x24>

0800d754 <__smakebuf_r>:
 800d754:	898b      	ldrh	r3, [r1, #12]
 800d756:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d758:	079d      	lsls	r5, r3, #30
 800d75a:	4606      	mov	r6, r0
 800d75c:	460c      	mov	r4, r1
 800d75e:	d507      	bpl.n	800d770 <__smakebuf_r+0x1c>
 800d760:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d764:	6023      	str	r3, [r4, #0]
 800d766:	6123      	str	r3, [r4, #16]
 800d768:	2301      	movs	r3, #1
 800d76a:	6163      	str	r3, [r4, #20]
 800d76c:	b003      	add	sp, #12
 800d76e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d770:	ab01      	add	r3, sp, #4
 800d772:	466a      	mov	r2, sp
 800d774:	f7ff ffc8 	bl	800d708 <__swhatbuf_r>
 800d778:	9f00      	ldr	r7, [sp, #0]
 800d77a:	4605      	mov	r5, r0
 800d77c:	4639      	mov	r1, r7
 800d77e:	4630      	mov	r0, r6
 800d780:	f7fe fec6 	bl	800c510 <_malloc_r>
 800d784:	b948      	cbnz	r0, 800d79a <__smakebuf_r+0x46>
 800d786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d78a:	059a      	lsls	r2, r3, #22
 800d78c:	d4ee      	bmi.n	800d76c <__smakebuf_r+0x18>
 800d78e:	f023 0303 	bic.w	r3, r3, #3
 800d792:	f043 0302 	orr.w	r3, r3, #2
 800d796:	81a3      	strh	r3, [r4, #12]
 800d798:	e7e2      	b.n	800d760 <__smakebuf_r+0xc>
 800d79a:	89a3      	ldrh	r3, [r4, #12]
 800d79c:	6020      	str	r0, [r4, #0]
 800d79e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7a2:	81a3      	strh	r3, [r4, #12]
 800d7a4:	9b01      	ldr	r3, [sp, #4]
 800d7a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d7aa:	b15b      	cbz	r3, 800d7c4 <__smakebuf_r+0x70>
 800d7ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d7b0:	4630      	mov	r0, r6
 800d7b2:	f000 f81d 	bl	800d7f0 <_isatty_r>
 800d7b6:	b128      	cbz	r0, 800d7c4 <__smakebuf_r+0x70>
 800d7b8:	89a3      	ldrh	r3, [r4, #12]
 800d7ba:	f023 0303 	bic.w	r3, r3, #3
 800d7be:	f043 0301 	orr.w	r3, r3, #1
 800d7c2:	81a3      	strh	r3, [r4, #12]
 800d7c4:	89a3      	ldrh	r3, [r4, #12]
 800d7c6:	431d      	orrs	r5, r3
 800d7c8:	81a5      	strh	r5, [r4, #12]
 800d7ca:	e7cf      	b.n	800d76c <__smakebuf_r+0x18>

0800d7cc <_fstat_r>:
 800d7cc:	b538      	push	{r3, r4, r5, lr}
 800d7ce:	4d07      	ldr	r5, [pc, #28]	@ (800d7ec <_fstat_r+0x20>)
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	4604      	mov	r4, r0
 800d7d4:	4608      	mov	r0, r1
 800d7d6:	4611      	mov	r1, r2
 800d7d8:	602b      	str	r3, [r5, #0]
 800d7da:	f7f4 fb0d 	bl	8001df8 <_fstat>
 800d7de:	1c43      	adds	r3, r0, #1
 800d7e0:	d102      	bne.n	800d7e8 <_fstat_r+0x1c>
 800d7e2:	682b      	ldr	r3, [r5, #0]
 800d7e4:	b103      	cbz	r3, 800d7e8 <_fstat_r+0x1c>
 800d7e6:	6023      	str	r3, [r4, #0]
 800d7e8:	bd38      	pop	{r3, r4, r5, pc}
 800d7ea:	bf00      	nop
 800d7ec:	20000a7c 	.word	0x20000a7c

0800d7f0 <_isatty_r>:
 800d7f0:	b538      	push	{r3, r4, r5, lr}
 800d7f2:	4d06      	ldr	r5, [pc, #24]	@ (800d80c <_isatty_r+0x1c>)
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	4604      	mov	r4, r0
 800d7f8:	4608      	mov	r0, r1
 800d7fa:	602b      	str	r3, [r5, #0]
 800d7fc:	f7f4 fb0c 	bl	8001e18 <_isatty>
 800d800:	1c43      	adds	r3, r0, #1
 800d802:	d102      	bne.n	800d80a <_isatty_r+0x1a>
 800d804:	682b      	ldr	r3, [r5, #0]
 800d806:	b103      	cbz	r3, 800d80a <_isatty_r+0x1a>
 800d808:	6023      	str	r3, [r4, #0]
 800d80a:	bd38      	pop	{r3, r4, r5, pc}
 800d80c:	20000a7c 	.word	0x20000a7c

0800d810 <_init>:
 800d810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d812:	bf00      	nop
 800d814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d816:	bc08      	pop	{r3}
 800d818:	469e      	mov	lr, r3
 800d81a:	4770      	bx	lr

0800d81c <_fini>:
 800d81c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d81e:	bf00      	nop
 800d820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d822:	bc08      	pop	{r3}
 800d824:	469e      	mov	lr, r3
 800d826:	4770      	bx	lr
