<root><simulation><result_generated_time />2023-05-17 19:31:37<layer><layer_spec />{'B': 1, 'K': 32, 'C': 3, 'OY': 112, 'OX': 112, 'IY': 225, 'IX': 225, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 864, 'I': 151875, 'O': 401408}<total_data_reuse />{'W': 12544, 'I': 71.36142222222222, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_2', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [12, 1, 1], 'I': [168, 1, 1], 'O': [224, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OY', 28)]], [[('C', 3), ('K', 4)], []], [], []]<I />[[[('K', 4)], []], [[('C', 3), ('OY', 2)], [('OY', 28)]], [], []]<O />[[[('C', 3)], []], [[('K', 4), ('OY', 2)], [('OY', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('OY', 2), ('FX', 3), ('OX', 4)], [('FY', 3), ('K', 4), ('OX', 28)], []]<I />[[('K', 2), ('OY', 2), ('FX', 3), ('OX', 4), ('FY', 3), ('K', 4)], [('OX', 28)], []]<O />[[('K', 2), ('OY', 2), ('FX', 3), ('OX', 4), ('FY', 3)], [('K', 4), ('OX', 28)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [56.0, 8, 28, 1], 'I': [4.0, 17.84, 1.0, 1.0], 'O': [3.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [48, 6912, 6912], 'I': [360, 1215000, 1215000], 'O': [128, 3211264, 3211264], 'O_partial': [128, 0, 0], 'O_final': [0, 3211264, 3211264]}<actual_mem_utilization_individual />{'W': [0.09, 0.0, 0.0], 'I': [0.7, 0.04, 0.0], 'O': [0.25, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.13, 0.0], 'I': [0.7, 0.13, 0.0], 'O': [0.25, 0.13, 0.0]}<effective_mem_size_bit />{'W': [48, 6912, 6912], 'I': [360, 1215000, 1215000], 'O': [128, 802816, 3211264], 'O_partial': [128, 0, 0], 'O_final': [0, 802816, 3211264]}<total_unit_count />{'W': [672, 12, 1, 1], 'I': [672, 168, 1, 1], 'O': [672, 224, 1, 1]}<unique_unit_count />{'W': [12, 12, 1, 1], 'I': [168, 168, 1, 1], 'O': [224, 224, 1, 1]}<duplicate_unit_count />{'W': [56.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[193536, 24192], [24192, 864], [864, 0]]<I />[[1354752, 151875], [151875, 151875], [151875, 0]]<O />[[(3211264, 3612672), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(3211264, 3612672), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[24192, 3024], [378, 14], [3, 0]]<I />[[169344, 18984], [2373, 2373], [593, 0]]<O />[[(401408, 451584), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([401408, 451584], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />5677056</mac_count></basic_info><energy><total_energy />23980782.6<mem_energy_breakdown><W />[9.2, 41.0, 4.5]<I />[63.8, 470.3, 790.1]<O />[316.4, 1243.0, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />283852.8<total />23975755.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5186<utilization_without_data_loading />0.5874<utilization_spatial />0.6562<utilization_temporal_with_data_loading />0.7903<mac_utilize_temporal_without_data_loading />0.8951</mac_array_utilization><latency><latency_cycle_with_data_loading />20408<latency_cycle_without_data_loading />18018<ideal_computing_cycle />16128<data_loading><load_cycle_total />2390<load_cycle_individual />{'W': [2, 14, 0], 'I': [119, 2374, 0]}<load_cycle_combined />{'W': 14, 'I': 2374}</data_loading><mem_stalling><mem_stall_cycle_total />1890<mem_stall_cycle_individual />{'W': [[-16127], [-15745, -15745], [-16128, -16128]], 'I': [[-16127], [-1134, 1890], [-16128, -16128]], 'O': [[-16128], [-15904, -9856], [-9856, -14560]]}<mem_stall_cycle_shared />{'W': [[-16127], [-15745, 1890], [0, 0]], 'I': [[-16127], [-1134, 1890], [0, 0]], 'O': [[-16128], [-15904, -9856], [-9856, -14560]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [48, 6912, 6912], 'I': [360, 1215000, 1215000], 'O': [128, 3211264, 3211264], 'O_partial': [128, 0, 0], 'O_final': [0, 3211264, 3211264]}<data_size_each_level_total />{'W': [576, 6912, 6912], 'I': [60480, 1215000, 1215000], 'O': [28672, 3211264, 3211264]}<loop_cycles_each_level />{'W': [48, 16128, 16128], 'I': [576, 16128, 16128], 'O': [144, 16128, 16128]}<top_ir_loop_size />{'W': [4, 28, 1], 'I': [12, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.0], [12.0, 0.4], [0.4, 0.4]], 'I': [[8.0, 0.6], [105.0, 75.3], [75.3, 75.3]], 'O': [[8.0, 0.9], [199.1, 199.1], [199.1, 199.1]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [48.0, 12.0], [12.0, 0.4]], 'I': [[8.0, 7.5], [1260.0, 75.3], [75.3, 75.3]], 'O': [[8.0, 2.7], [597.3, 199.1], [199.1, 199.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.0], [12.0, 0.4], [0.4, 0]], 'I': [[8.0, 7.5], [1260.0, 75.3], [75.3, 0]], 'O': [[8.0, 0.9], [199.1, 199.1], [199.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.0], [1471.1, 274.9], [75.8, 199.1]], 'I': [[8.0, 7.5], [1471.1, 274.9], [75.8, 199.1]], 'O': [[8.0, 0.9], [1471.1, 274.9], [75.8, 199.1]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 16128], [48, 48, 336], [16128, 16128, 1]], 'I': [[1, 1, 16128], [48, 576, 28], [16128, 16128, 1]], 'O': [[1, 1, 16128], [144, 144, 112], [16128, 16128, 1]]}<trans_time_real />{'W': [[0, 1, 16128], [[1, 48, 336], [1, 48, 336]], [[14, 16128, 1], [3, 16128, 1]]], 'I': [[0, 1, 16128], [[6, 576, 28], [118, 576, 28]], [[2373, 16128, 1], [593, 16128, 1]]], 'O': [[0, 1, 16128], [[2, 144, 112], [56, 144, 112]], [[6272, 16128, 1], [1568, 16128, 1]]]}<single_stall_cycle />{'W': [[-1], [-47, -47], [-16114, -16125]], 'I': [[-1], [-42, 70], [-13755, -15535]], 'O': [[-1], [-142, -88], [-9856, -14560]]}<single_stall_count />{'W': [16127, 335, 0], 'I': [16127, 27, 0], 'O': [16128, 112, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [6272, 0]}, 1: {'W': [335, 0], 'I': [1296, 0], 'O': [6272, 6272]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-16128, -16128], [-9856, -16128]], 1: [[-14497, -16128], [-9856, -9856]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>