
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cbc8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  0800ce68  0800ce68  0000de68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d274  0800d274  0000e274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d27c  0800d27c  0000e27c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800d280  0800d280  0000e280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001f0  24000000  0800d284  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000350  240001f0  0800d474  0000f1f0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000540  0800d474  0000f540  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000f1f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016a1a  00000000  00000000  0000f21e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002bee  00000000  00000000  00025c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f90  00000000  00000000  00028828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000c0e  00000000  00000000  000297b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00038054  00000000  00000000  0002a3c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00016ccf  00000000  00000000  0006241a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015d58b  00000000  00000000  000790e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d6674  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004ff0  00000000  00000000  001d66b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000052  00000000  00000000  001db6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001f0 	.word	0x240001f0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800ce50 	.word	0x0800ce50

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001f4 	.word	0x240001f4
 80002dc:	0800ce50 	.word	0x0800ce50

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b0a2      	sub	sp, #136	@ 0x88
 80006c0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c2:	f000 ff07 	bl	80014d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  MX_GPIO_Init();
 80006c6:	f000 fa2f 	bl	8000b28 <MX_GPIO_Init>
  SystemClock_Config();
 80006ca:	f000 f90f 	bl	80008ec <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  MX_DMA_Init();
 80006ce:	f000 fa03 	bl	8000ad8 <MX_DMA_Init>
  MX_I2C1_Init();
 80006d2:	f000 f975 	bl	80009c0 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80006d6:	f000 f9b3 	bl	8000a40 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  REGISTER = DATA_FORMAT;
 80006da:	2331      	movs	r3, #49	@ 0x31
 80006dc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  DATA = 0x00;
 80006e0:	2300      	movs	r3, #0
 80006e2:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
  DATA_WRITE[0] = REGISTER;
 80006e6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80006ea:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  DATA_WRITE[1] = DATA;
 80006ee:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80006f2:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  ret = HAL_I2C_Master_Transmit(&hi2c1,ADDR,DATA_WRITE,2,HAL_MAX_DELAY);
 80006f6:	23a6      	movs	r3, #166	@ 0xa6
 80006f8:	4619      	mov	r1, r3
 80006fa:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 80006fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000702:	9300      	str	r3, [sp, #0]
 8000704:	2302      	movs	r3, #2
 8000706:	4874      	ldr	r0, [pc, #464]	@ (80008d8 <main+0x21c>)
 8000708:	f003 fdb4 	bl	8004274 <HAL_I2C_Master_Transmit>
 800070c:	4603      	mov	r3, r0
 800070e:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d

  REGISTER = PWRCTL;
 8000712:	232d      	movs	r3, #45	@ 0x2d
 8000714:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  DATA = 0x00;
 8000718:	2300      	movs	r3, #0
 800071a:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
  DATA_WRITE[0] = REGISTER;
 800071e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8000722:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  DATA_WRITE[1] = DATA;
 8000726:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800072a:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  ret = HAL_I2C_Master_Transmit(&hi2c1,ADDR,DATA_WRITE,2,HAL_MAX_DELAY);
 800072e:	23a6      	movs	r3, #166	@ 0xa6
 8000730:	4619      	mov	r1, r3
 8000732:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8000736:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800073a:	9300      	str	r3, [sp, #0]
 800073c:	2302      	movs	r3, #2
 800073e:	4866      	ldr	r0, [pc, #408]	@ (80008d8 <main+0x21c>)
 8000740:	f003 fd98 	bl	8004274 <HAL_I2C_Master_Transmit>
 8000744:	4603      	mov	r3, r0
 8000746:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d

  REGISTER = PWRCTL;
 800074a:	232d      	movs	r3, #45	@ 0x2d
 800074c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  DATA = 0x08;
 8000750:	2308      	movs	r3, #8
 8000752:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
  DATA_WRITE[0] = REGISTER;
 8000756:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800075a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  DATA_WRITE[1] = DATA;
 800075e:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8000762:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  ret = HAL_I2C_Master_Transmit(&hi2c1,ADDR,DATA_WRITE,2,HAL_MAX_DELAY);
 8000766:	23a6      	movs	r3, #166	@ 0xa6
 8000768:	4619      	mov	r1, r3
 800076a:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 800076e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000772:	9300      	str	r3, [sp, #0]
 8000774:	2302      	movs	r3, #2
 8000776:	4858      	ldr	r0, [pc, #352]	@ (80008d8 <main+0x21c>)
 8000778:	f003 fd7c 	bl	8004274 <HAL_I2C_Master_Transmit>
 800077c:	4603      	mov	r3, r0
 800077e:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000782:	2000      	movs	r0, #0
 8000784:	f000 fd9a 	bl	80012bc <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000788:	2001      	movs	r0, #1
 800078a:	f000 fd97 	bl	80012bc <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800078e:	2002      	movs	r0, #2
 8000790:	f000 fd94 	bl	80012bc <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000794:	2101      	movs	r1, #1
 8000796:	2000      	movs	r0, #0
 8000798:	f000 fe06 	bl	80013a8 <BSP_PB_Init>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	REGISTER = DATA_X0;
 800079c:	2332      	movs	r3, #50	@ 0x32
 800079e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	//ret = HAL_I2C_Master_Transmit(&hi2c1,ADDR,&REGISTER,1,HAL_MAX_DELAY);
	//HAL_Delay(1);
	//ret = HAL_I2C_Master_Receive(&hi2c1,ADDR,RAWACCEL,6,HAL_MAX_DELAY);

	HAL_I2C_Mem_Read(&hi2c1, ADDR, DATA_X0, I2C_MEMADD_SIZE_8BIT, RAWACCEL, 6, HAL_MAX_DELAY);
 80007a2:	23a6      	movs	r3, #166	@ 0xa6
 80007a4:	4619      	mov	r1, r3
 80007a6:	2332      	movs	r3, #50	@ 0x32
 80007a8:	461a      	mov	r2, r3
 80007aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007ae:	9302      	str	r3, [sp, #8]
 80007b0:	2306      	movs	r3, #6
 80007b2:	9301      	str	r3, [sp, #4]
 80007b4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80007b8:	9300      	str	r3, [sp, #0]
 80007ba:	2301      	movs	r3, #1
 80007bc:	4846      	ldr	r0, [pc, #280]	@ (80008d8 <main+0x21c>)
 80007be:	f003 fe71 	bl	80044a4 <HAL_I2C_Mem_Read>


	int16_t x = (int16_t)((RAWACCEL[1]<<8)|RAWACCEL[0]);
 80007c2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80007c6:	b21b      	sxth	r3, r3
 80007c8:	021b      	lsls	r3, r3, #8
 80007ca:	b21a      	sxth	r2, r3
 80007cc:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80007d0:	b21b      	sxth	r3, r3
 80007d2:	4313      	orrs	r3, r2
 80007d4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
	int16_t y = (int16_t)((RAWACCEL[3]<<8)|RAWACCEL[2]);
 80007d8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80007dc:	b21b      	sxth	r3, r3
 80007de:	021b      	lsls	r3, r3, #8
 80007e0:	b21a      	sxth	r2, r3
 80007e2:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80007e6:	b21b      	sxth	r3, r3
 80007e8:	4313      	orrs	r3, r2
 80007ea:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
	int16_t z = (int16_t)((RAWACCEL[5]<<8)|RAWACCEL[4]);
 80007ee:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80007f2:	b21b      	sxth	r3, r3
 80007f4:	021b      	lsls	r3, r3, #8
 80007f6:	b21a      	sxth	r2, r3
 80007f8:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80007fc:	b21b      	sxth	r3, r3
 80007fe:	4313      	orrs	r3, r2
 8000800:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

	char DebugTxMsg[33];
	snprintf(DebugTxMsg, sizeof(DebugTxMsg), "Prescaled: X: %d Y: %d Z: %d \n", x, y, z);
 8000804:	f9b7 106a 	ldrsh.w	r1, [r7, #106]	@ 0x6a
 8000808:	f9b7 3068 	ldrsh.w	r3, [r7, #104]	@ 0x68
 800080c:	f9b7 2066 	ldrsh.w	r2, [r7, #102]	@ 0x66
 8000810:	4638      	mov	r0, r7
 8000812:	9201      	str	r2, [sp, #4]
 8000814:	9300      	str	r3, [sp, #0]
 8000816:	460b      	mov	r3, r1
 8000818:	4a30      	ldr	r2, [pc, #192]	@ (80008dc <main+0x220>)
 800081a:	2121      	movs	r1, #33	@ 0x21
 800081c:	f00a f982 	bl	800ab24 <sniprintf>
	HAL_UART_Transmit(&huart3,(uint8_t*)DebugTxMsg, strlen(DebugTxMsg),30);
 8000820:	463b      	mov	r3, r7
 8000822:	4618      	mov	r0, r3
 8000824:	f7ff fdac 	bl	8000380 <strlen>
 8000828:	4603      	mov	r3, r0
 800082a:	b29a      	uxth	r2, r3
 800082c:	4639      	mov	r1, r7
 800082e:	231e      	movs	r3, #30
 8000830:	482b      	ldr	r0, [pc, #172]	@ (80008e0 <main+0x224>)
 8000832:	f007 ffd7 	bl	80087e4 <HAL_UART_Transmit>

	float x_scaled = x * 0.0039f;
 8000836:	f9b7 306a 	ldrsh.w	r3, [r7, #106]	@ 0x6a
 800083a:	ee07 3a90 	vmov	s15, r3
 800083e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000842:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80008e4 <main+0x228>
 8000846:	ee67 7a87 	vmul.f32	s15, s15, s14
 800084a:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	float y_scaled = y * 0.0039f;
 800084e:	f9b7 3068 	ldrsh.w	r3, [r7, #104]	@ 0x68
 8000852:	ee07 3a90 	vmov	s15, r3
 8000856:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800085a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80008e4 <main+0x228>
 800085e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000862:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
	float z_scaled = z * 0.0039f;
 8000866:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 800086a:	ee07 3a90 	vmov	s15, r3
 800086e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000872:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80008e4 <main+0x228>
 8000876:	ee67 7a87 	vmul.f32	s15, s15, s14
 800087a:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

	char TxMsg[40];
	snprintf(TxMsg, sizeof(TxMsg), "Scaled: X: %3.2f Y: %3.2f Z: %3.2f \n\n", x_scaled, y_scaled, z_scaled);
 800087e:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8000882:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000886:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 800088a:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800088e:	edd7 5a16 	vldr	s11, [r7, #88]	@ 0x58
 8000892:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000896:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800089a:	ed8d 5b04 	vstr	d5, [sp, #16]
 800089e:	ed8d 6b02 	vstr	d6, [sp, #8]
 80008a2:	ed8d 7b00 	vstr	d7, [sp]
 80008a6:	4a10      	ldr	r2, [pc, #64]	@ (80008e8 <main+0x22c>)
 80008a8:	2128      	movs	r1, #40	@ 0x28
 80008aa:	4618      	mov	r0, r3
 80008ac:	f00a f93a 	bl	800ab24 <sniprintf>
	HAL_UART_Transmit(&huart3,(uint8_t*)TxMsg, strlen(TxMsg),30);
 80008b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008b4:	4618      	mov	r0, r3
 80008b6:	f7ff fd63 	bl	8000380 <strlen>
 80008ba:	4603      	mov	r3, r0
 80008bc:	b29a      	uxth	r2, r3
 80008be:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80008c2:	231e      	movs	r3, #30
 80008c4:	4806      	ldr	r0, [pc, #24]	@ (80008e0 <main+0x224>)
 80008c6:	f007 ff8d 	bl	80087e4 <HAL_UART_Transmit>

	HAL_Delay(1000);
 80008ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008ce:	f000 fe93 	bl	80015f8 <HAL_Delay>
  {
 80008d2:	bf00      	nop
 80008d4:	e762      	b.n	800079c <main+0xe0>
 80008d6:	bf00      	nop
 80008d8:	2400020c 	.word	0x2400020c
 80008dc:	0800ce68 	.word	0x0800ce68
 80008e0:	24000350 	.word	0x24000350
 80008e4:	3b7f9724 	.word	0x3b7f9724
 80008e8:	0800ce88 	.word	0x0800ce88

080008ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b09c      	sub	sp, #112	@ 0x70
 80008f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008f6:	224c      	movs	r2, #76	@ 0x4c
 80008f8:	2100      	movs	r1, #0
 80008fa:	4618      	mov	r0, r3
 80008fc:	f00a fa0a 	bl	800ad14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000900:	1d3b      	adds	r3, r7, #4
 8000902:	2220      	movs	r2, #32
 8000904:	2100      	movs	r1, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f00a fa04 	bl	800ad14 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800090c:	2002      	movs	r0, #2
 800090e:	f005 f8cd 	bl	8005aac <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000912:	2300      	movs	r3, #0
 8000914:	603b      	str	r3, [r7, #0]
 8000916:	4b28      	ldr	r3, [pc, #160]	@ (80009b8 <SystemClock_Config+0xcc>)
 8000918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800091a:	4a27      	ldr	r2, [pc, #156]	@ (80009b8 <SystemClock_Config+0xcc>)
 800091c:	f023 0301 	bic.w	r3, r3, #1
 8000920:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000922:	4b25      	ldr	r3, [pc, #148]	@ (80009b8 <SystemClock_Config+0xcc>)
 8000924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	603b      	str	r3, [r7, #0]
 800092c:	4b23      	ldr	r3, [pc, #140]	@ (80009bc <SystemClock_Config+0xd0>)
 800092e:	699b      	ldr	r3, [r3, #24]
 8000930:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000934:	4a21      	ldr	r2, [pc, #132]	@ (80009bc <SystemClock_Config+0xd0>)
 8000936:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800093a:	6193      	str	r3, [r2, #24]
 800093c:	4b1f      	ldr	r3, [pc, #124]	@ (80009bc <SystemClock_Config+0xd0>)
 800093e:	699b      	ldr	r3, [r3, #24]
 8000940:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000944:	603b      	str	r3, [r7, #0]
 8000946:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000948:	bf00      	nop
 800094a:	4b1c      	ldr	r3, [pc, #112]	@ (80009bc <SystemClock_Config+0xd0>)
 800094c:	699b      	ldr	r3, [r3, #24]
 800094e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000952:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000956:	d1f8      	bne.n	800094a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000958:	2302      	movs	r3, #2
 800095a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800095c:	2301      	movs	r3, #1
 800095e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000960:	2340      	movs	r3, #64	@ 0x40
 8000962:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000964:	2300      	movs	r3, #0
 8000966:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000968:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800096c:	4618      	mov	r0, r3
 800096e:	f005 f8d7 	bl	8005b20 <HAL_RCC_OscConfig>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000978:	f000 f91e 	bl	8000bb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800097c:	233f      	movs	r3, #63	@ 0x3f
 800097e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000980:	2300      	movs	r3, #0
 8000982:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000984:	2300      	movs	r3, #0
 8000986:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000988:	2300      	movs	r3, #0
 800098a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800098c:	2300      	movs	r3, #0
 800098e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000990:	2300      	movs	r3, #0
 8000992:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000994:	2300      	movs	r3, #0
 8000996:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000998:	2300      	movs	r3, #0
 800099a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800099c:	1d3b      	adds	r3, r7, #4
 800099e:	2101      	movs	r1, #1
 80009a0:	4618      	mov	r0, r3
 80009a2:	f005 fd17 	bl	80063d4 <HAL_RCC_ClockConfig>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80009ac:	f000 f904 	bl	8000bb8 <Error_Handler>
  }
}
 80009b0:	bf00      	nop
 80009b2:	3770      	adds	r7, #112	@ 0x70
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	58000400 	.word	0x58000400
 80009bc:	58024800 	.word	0x58024800

080009c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000a34 <MX_I2C1_Init+0x74>)
 80009c6:	4a1c      	ldr	r2, [pc, #112]	@ (8000a38 <MX_I2C1_Init+0x78>)
 80009c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 80009ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000a34 <MX_I2C1_Init+0x74>)
 80009cc:	4a1b      	ldr	r2, [pc, #108]	@ (8000a3c <MX_I2C1_Init+0x7c>)
 80009ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80009d0:	4b18      	ldr	r3, [pc, #96]	@ (8000a34 <MX_I2C1_Init+0x74>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009d6:	4b17      	ldr	r3, [pc, #92]	@ (8000a34 <MX_I2C1_Init+0x74>)
 80009d8:	2201      	movs	r2, #1
 80009da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009dc:	4b15      	ldr	r3, [pc, #84]	@ (8000a34 <MX_I2C1_Init+0x74>)
 80009de:	2200      	movs	r2, #0
 80009e0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80009e2:	4b14      	ldr	r3, [pc, #80]	@ (8000a34 <MX_I2C1_Init+0x74>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009e8:	4b12      	ldr	r3, [pc, #72]	@ (8000a34 <MX_I2C1_Init+0x74>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009ee:	4b11      	ldr	r3, [pc, #68]	@ (8000a34 <MX_I2C1_Init+0x74>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a34 <MX_I2C1_Init+0x74>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009fa:	480e      	ldr	r0, [pc, #56]	@ (8000a34 <MX_I2C1_Init+0x74>)
 80009fc:	f003 fb9e 	bl	800413c <HAL_I2C_Init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a06:	f000 f8d7 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	4809      	ldr	r0, [pc, #36]	@ (8000a34 <MX_I2C1_Init+0x74>)
 8000a0e:	f004 ffb5 	bl	800597c <HAL_I2CEx_ConfigAnalogFilter>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a18:	f000 f8ce 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	4805      	ldr	r0, [pc, #20]	@ (8000a34 <MX_I2C1_Init+0x74>)
 8000a20:	f004 fff7 	bl	8005a12 <HAL_I2CEx_ConfigDigitalFilter>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a2a:	f000 f8c5 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	2400020c 	.word	0x2400020c
 8000a38:	40005400 	.word	0x40005400
 8000a3c:	10707dbc 	.word	0x10707dbc

08000a40 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a44:	4b22      	ldr	r3, [pc, #136]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000a46:	4a23      	ldr	r2, [pc, #140]	@ (8000ad4 <MX_USART3_UART_Init+0x94>)
 8000a48:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a4a:	4b21      	ldr	r3, [pc, #132]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000a4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a50:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a52:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a58:	4b1d      	ldr	r3, [pc, #116]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a64:	4b1a      	ldr	r3, [pc, #104]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000a66:	220c      	movs	r2, #12
 8000a68:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a6a:	4b19      	ldr	r3, [pc, #100]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a70:	4b17      	ldr	r3, [pc, #92]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a76:	4b16      	ldr	r3, [pc, #88]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a7c:	4b14      	ldr	r3, [pc, #80]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a82:	4b13      	ldr	r3, [pc, #76]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a88:	4811      	ldr	r0, [pc, #68]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000a8a:	f007 fe5b 	bl	8008744 <HAL_UART_Init>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000a94:	f000 f890 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a98:	2100      	movs	r1, #0
 8000a9a:	480d      	ldr	r0, [pc, #52]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000a9c:	f009 fb42 	bl	800a124 <HAL_UARTEx_SetTxFifoThreshold>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000aa6:	f000 f887 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aaa:	2100      	movs	r1, #0
 8000aac:	4808      	ldr	r0, [pc, #32]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000aae:	f009 fb77 	bl	800a1a0 <HAL_UARTEx_SetRxFifoThreshold>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000ab8:	f000 f87e 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000abc:	4804      	ldr	r0, [pc, #16]	@ (8000ad0 <MX_USART3_UART_Init+0x90>)
 8000abe:	f009 faf8 	bl	800a0b2 <HAL_UARTEx_DisableFifoMode>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ac8:	f000 f876 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000acc:	bf00      	nop
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	24000350 	.word	0x24000350
 8000ad4:	40004800 	.word	0x40004800

08000ad8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ade:	4b11      	ldr	r3, [pc, #68]	@ (8000b24 <MX_DMA_Init+0x4c>)
 8000ae0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ae4:	4a0f      	ldr	r2, [pc, #60]	@ (8000b24 <MX_DMA_Init+0x4c>)
 8000ae6:	f043 0301 	orr.w	r3, r3, #1
 8000aea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000aee:	4b0d      	ldr	r3, [pc, #52]	@ (8000b24 <MX_DMA_Init+0x4c>)
 8000af0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000af4:	f003 0301 	and.w	r3, r3, #1
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000afc:	2200      	movs	r2, #0
 8000afe:	2100      	movs	r1, #0
 8000b00:	200b      	movs	r0, #11
 8000b02:	f000 fe84 	bl	800180e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b06:	200b      	movs	r0, #11
 8000b08:	f000 fe9b 	bl	8001842 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2100      	movs	r1, #0
 8000b10:	200c      	movs	r0, #12
 8000b12:	f000 fe7c 	bl	800180e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000b16:	200c      	movs	r0, #12
 8000b18:	f000 fe93 	bl	8001842 <HAL_NVIC_EnableIRQ>

}
 8000b1c:	bf00      	nop
 8000b1e:	3708      	adds	r7, #8
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	58024400 	.word	0x58024400

08000b28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2e:	4b21      	ldr	r3, [pc, #132]	@ (8000bb4 <MX_GPIO_Init+0x8c>)
 8000b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b34:	4a1f      	ldr	r2, [pc, #124]	@ (8000bb4 <MX_GPIO_Init+0x8c>)
 8000b36:	f043 0304 	orr.w	r3, r3, #4
 8000b3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b3e:	4b1d      	ldr	r3, [pc, #116]	@ (8000bb4 <MX_GPIO_Init+0x8c>)
 8000b40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b44:	f003 0304 	and.w	r3, r3, #4
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b4c:	4b19      	ldr	r3, [pc, #100]	@ (8000bb4 <MX_GPIO_Init+0x8c>)
 8000b4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b52:	4a18      	ldr	r2, [pc, #96]	@ (8000bb4 <MX_GPIO_Init+0x8c>)
 8000b54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b5c:	4b15      	ldr	r3, [pc, #84]	@ (8000bb4 <MX_GPIO_Init+0x8c>)
 8000b5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b66:	60bb      	str	r3, [r7, #8]
 8000b68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b6a:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <MX_GPIO_Init+0x8c>)
 8000b6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b70:	4a10      	ldr	r2, [pc, #64]	@ (8000bb4 <MX_GPIO_Init+0x8c>)
 8000b72:	f043 0308 	orr.w	r3, r3, #8
 8000b76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb4 <MX_GPIO_Init+0x8c>)
 8000b7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b80:	f003 0308 	and.w	r3, r3, #8
 8000b84:	607b      	str	r3, [r7, #4]
 8000b86:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b88:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb4 <MX_GPIO_Init+0x8c>)
 8000b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b8e:	4a09      	ldr	r2, [pc, #36]	@ (8000bb4 <MX_GPIO_Init+0x8c>)
 8000b90:	f043 0302 	orr.w	r3, r3, #2
 8000b94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b98:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <MX_GPIO_Init+0x8c>)
 8000b9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b9e:	f003 0302 	and.w	r3, r3, #2
 8000ba2:	603b      	str	r3, [r7, #0]
 8000ba4:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ba6:	bf00      	nop
 8000ba8:	3714      	adds	r7, #20
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	58024400 	.word	0x58024400

08000bb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bbc:	b672      	cpsid	i
}
 8000bbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <Error_Handler+0x8>

08000bc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bca:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bd0:	4a08      	ldr	r2, [pc, #32]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bd2:	f043 0302 	orr.w	r3, r3, #2
 8000bd6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000bda:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bdc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000be0:	f003 0302 	and.w	r3, r3, #2
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000be8:	bf00      	nop
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	58024400 	.word	0x58024400

08000bf8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b0ba      	sub	sp, #232	@ 0xe8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c00:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c10:	f107 0310 	add.w	r3, r7, #16
 8000c14:	22c0      	movs	r2, #192	@ 0xc0
 8000c16:	2100      	movs	r1, #0
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f00a f87b 	bl	800ad14 <memset>
  if(hi2c->Instance==I2C1)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a5c      	ldr	r2, [pc, #368]	@ (8000d94 <HAL_I2C_MspInit+0x19c>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	f040 80b1 	bne.w	8000d8c <HAL_I2C_MspInit+0x194>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000c2a:	f04f 0208 	mov.w	r2, #8
 8000c2e:	f04f 0300 	mov.w	r3, #0
 8000c32:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000c36:	2300      	movs	r3, #0
 8000c38:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c3c:	f107 0310 	add.w	r3, r7, #16
 8000c40:	4618      	mov	r0, r3
 8000c42:	f005 ff53 	bl	8006aec <HAL_RCCEx_PeriphCLKConfig>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <HAL_I2C_MspInit+0x58>
    {
      Error_Handler();
 8000c4c:	f7ff ffb4 	bl	8000bb8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c50:	4b51      	ldr	r3, [pc, #324]	@ (8000d98 <HAL_I2C_MspInit+0x1a0>)
 8000c52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c56:	4a50      	ldr	r2, [pc, #320]	@ (8000d98 <HAL_I2C_MspInit+0x1a0>)
 8000c58:	f043 0302 	orr.w	r3, r3, #2
 8000c5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c60:	4b4d      	ldr	r3, [pc, #308]	@ (8000d98 <HAL_I2C_MspInit+0x1a0>)
 8000c62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c66:	f003 0302 	and.w	r3, r3, #2
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c6e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c76:	2312      	movs	r3, #18
 8000c78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c82:	2303      	movs	r3, #3
 8000c84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c88:	2304      	movs	r3, #4
 8000c8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c8e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c92:	4619      	mov	r1, r3
 8000c94:	4841      	ldr	r0, [pc, #260]	@ (8000d9c <HAL_I2C_MspInit+0x1a4>)
 8000c96:	f003 f887 	bl	8003da8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c9a:	4b3f      	ldr	r3, [pc, #252]	@ (8000d98 <HAL_I2C_MspInit+0x1a0>)
 8000c9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ca0:	4a3d      	ldr	r2, [pc, #244]	@ (8000d98 <HAL_I2C_MspInit+0x1a0>)
 8000ca2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ca6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000caa:	4b3b      	ldr	r3, [pc, #236]	@ (8000d98 <HAL_I2C_MspInit+0x1a0>)
 8000cac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000cb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cb4:	60bb      	str	r3, [r7, #8]
 8000cb6:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream0;
 8000cb8:	4b39      	ldr	r3, [pc, #228]	@ (8000da0 <HAL_I2C_MspInit+0x1a8>)
 8000cba:	4a3a      	ldr	r2, [pc, #232]	@ (8000da4 <HAL_I2C_MspInit+0x1ac>)
 8000cbc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8000cbe:	4b38      	ldr	r3, [pc, #224]	@ (8000da0 <HAL_I2C_MspInit+0x1a8>)
 8000cc0:	2222      	movs	r2, #34	@ 0x22
 8000cc2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000cc4:	4b36      	ldr	r3, [pc, #216]	@ (8000da0 <HAL_I2C_MspInit+0x1a8>)
 8000cc6:	2240      	movs	r2, #64	@ 0x40
 8000cc8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cca:	4b35      	ldr	r3, [pc, #212]	@ (8000da0 <HAL_I2C_MspInit+0x1a8>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000cd0:	4b33      	ldr	r3, [pc, #204]	@ (8000da0 <HAL_I2C_MspInit+0x1a8>)
 8000cd2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000cd6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cd8:	4b31      	ldr	r3, [pc, #196]	@ (8000da0 <HAL_I2C_MspInit+0x1a8>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000cde:	4b30      	ldr	r3, [pc, #192]	@ (8000da0 <HAL_I2C_MspInit+0x1a8>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8000da0 <HAL_I2C_MspInit+0x1a8>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000cea:	4b2d      	ldr	r3, [pc, #180]	@ (8000da0 <HAL_I2C_MspInit+0x1a8>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cf0:	4b2b      	ldr	r3, [pc, #172]	@ (8000da0 <HAL_I2C_MspInit+0x1a8>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000cf6:	482a      	ldr	r0, [pc, #168]	@ (8000da0 <HAL_I2C_MspInit+0x1a8>)
 8000cf8:	f000 fdbe 	bl	8001878 <HAL_DMA_Init>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 8000d02:	f7ff ff59 	bl	8000bb8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4a25      	ldr	r2, [pc, #148]	@ (8000da0 <HAL_I2C_MspInit+0x1a8>)
 8000d0a:	639a      	str	r2, [r3, #56]	@ 0x38
 8000d0c:	4a24      	ldr	r2, [pc, #144]	@ (8000da0 <HAL_I2C_MspInit+0x1a8>)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream1;
 8000d12:	4b25      	ldr	r3, [pc, #148]	@ (8000da8 <HAL_I2C_MspInit+0x1b0>)
 8000d14:	4a25      	ldr	r2, [pc, #148]	@ (8000dac <HAL_I2C_MspInit+0x1b4>)
 8000d16:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8000d18:	4b23      	ldr	r3, [pc, #140]	@ (8000da8 <HAL_I2C_MspInit+0x1b0>)
 8000d1a:	2221      	movs	r2, #33	@ 0x21
 8000d1c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d1e:	4b22      	ldr	r3, [pc, #136]	@ (8000da8 <HAL_I2C_MspInit+0x1b0>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d24:	4b20      	ldr	r3, [pc, #128]	@ (8000da8 <HAL_I2C_MspInit+0x1b0>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d2a:	4b1f      	ldr	r3, [pc, #124]	@ (8000da8 <HAL_I2C_MspInit+0x1b0>)
 8000d2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d30:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d32:	4b1d      	ldr	r3, [pc, #116]	@ (8000da8 <HAL_I2C_MspInit+0x1b0>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d38:	4b1b      	ldr	r3, [pc, #108]	@ (8000da8 <HAL_I2C_MspInit+0x1b0>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000da8 <HAL_I2C_MspInit+0x1b0>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d44:	4b18      	ldr	r3, [pc, #96]	@ (8000da8 <HAL_I2C_MspInit+0x1b0>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d4a:	4b17      	ldr	r3, [pc, #92]	@ (8000da8 <HAL_I2C_MspInit+0x1b0>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000d50:	4815      	ldr	r0, [pc, #84]	@ (8000da8 <HAL_I2C_MspInit+0x1b0>)
 8000d52:	f000 fd91 	bl	8001878 <HAL_DMA_Init>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <HAL_I2C_MspInit+0x168>
    {
      Error_Handler();
 8000d5c:	f7ff ff2c 	bl	8000bb8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	4a11      	ldr	r2, [pc, #68]	@ (8000da8 <HAL_I2C_MspInit+0x1b0>)
 8000d64:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d66:	4a10      	ldr	r2, [pc, #64]	@ (8000da8 <HAL_I2C_MspInit+0x1b0>)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2100      	movs	r1, #0
 8000d70:	201f      	movs	r0, #31
 8000d72:	f000 fd4c 	bl	800180e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000d76:	201f      	movs	r0, #31
 8000d78:	f000 fd63 	bl	8001842 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2100      	movs	r1, #0
 8000d80:	2020      	movs	r0, #32
 8000d82:	f000 fd44 	bl	800180e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000d86:	2020      	movs	r0, #32
 8000d88:	f000 fd5b 	bl	8001842 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000d8c:	bf00      	nop
 8000d8e:	37e8      	adds	r7, #232	@ 0xe8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	40005400 	.word	0x40005400
 8000d98:	58024400 	.word	0x58024400
 8000d9c:	58020400 	.word	0x58020400
 8000da0:	24000260 	.word	0x24000260
 8000da4:	40020010 	.word	0x40020010
 8000da8:	240002d8 	.word	0x240002d8
 8000dac:	40020028 	.word	0x40020028

08000db0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b0ba      	sub	sp, #232	@ 0xe8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	601a      	str	r2, [r3, #0]
 8000dc0:	605a      	str	r2, [r3, #4]
 8000dc2:	609a      	str	r2, [r3, #8]
 8000dc4:	60da      	str	r2, [r3, #12]
 8000dc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dc8:	f107 0310 	add.w	r3, r7, #16
 8000dcc:	22c0      	movs	r2, #192	@ 0xc0
 8000dce:	2100      	movs	r1, #0
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f009 ff9f 	bl	800ad14 <memset>
  if(huart->Instance==USART3)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a2b      	ldr	r2, [pc, #172]	@ (8000e88 <HAL_UART_MspInit+0xd8>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d14e      	bne.n	8000e7e <HAL_UART_MspInit+0xce>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000de0:	f04f 0202 	mov.w	r2, #2
 8000de4:	f04f 0300 	mov.w	r3, #0
 8000de8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000dec:	2300      	movs	r3, #0
 8000dee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000df2:	f107 0310 	add.w	r3, r7, #16
 8000df6:	4618      	mov	r0, r3
 8000df8:	f005 fe78 	bl	8006aec <HAL_RCCEx_PeriphCLKConfig>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000e02:	f7ff fed9 	bl	8000bb8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e06:	4b21      	ldr	r3, [pc, #132]	@ (8000e8c <HAL_UART_MspInit+0xdc>)
 8000e08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e0c:	4a1f      	ldr	r2, [pc, #124]	@ (8000e8c <HAL_UART_MspInit+0xdc>)
 8000e0e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e12:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e16:	4b1d      	ldr	r3, [pc, #116]	@ (8000e8c <HAL_UART_MspInit+0xdc>)
 8000e18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e24:	4b19      	ldr	r3, [pc, #100]	@ (8000e8c <HAL_UART_MspInit+0xdc>)
 8000e26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e2a:	4a18      	ldr	r2, [pc, #96]	@ (8000e8c <HAL_UART_MspInit+0xdc>)
 8000e2c:	f043 0308 	orr.w	r3, r3, #8
 8000e30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e34:	4b15      	ldr	r3, [pc, #84]	@ (8000e8c <HAL_UART_MspInit+0xdc>)
 8000e36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e3a:	f003 0308 	and.w	r3, r3, #8
 8000e3e:	60bb      	str	r3, [r7, #8]
 8000e40:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e42:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e56:	2303      	movs	r3, #3
 8000e58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e5c:	2307      	movs	r3, #7
 8000e5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e62:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e66:	4619      	mov	r1, r3
 8000e68:	4809      	ldr	r0, [pc, #36]	@ (8000e90 <HAL_UART_MspInit+0xe0>)
 8000e6a:	f002 ff9d 	bl	8003da8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	2100      	movs	r1, #0
 8000e72:	2027      	movs	r0, #39	@ 0x27
 8000e74:	f000 fccb 	bl	800180e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000e78:	2027      	movs	r0, #39	@ 0x27
 8000e7a:	f000 fce2 	bl	8001842 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000e7e:	bf00      	nop
 8000e80:	37e8      	adds	r7, #232	@ 0xe8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40004800 	.word	0x40004800
 8000e8c:	58024400 	.word	0x58024400
 8000e90:	58020c00 	.word	0x58020c00

08000e94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e98:	bf00      	nop
 8000e9a:	e7fd      	b.n	8000e98 <NMI_Handler+0x4>

08000e9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ea0:	bf00      	nop
 8000ea2:	e7fd      	b.n	8000ea0 <HardFault_Handler+0x4>

08000ea4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <MemManage_Handler+0x4>

08000eac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <BusFault_Handler+0x4>

08000eb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb8:	bf00      	nop
 8000eba:	e7fd      	b.n	8000eb8 <UsageFault_Handler+0x4>

08000ebc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr

08000eca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eca:	b480      	push	{r7}
 8000ecc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ece:	bf00      	nop
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr

08000ed8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000edc:	bf00      	nop
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr

08000ee6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eea:	f000 fb65 	bl	80015b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
	...

08000ef4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8000ef8:	4802      	ldr	r0, [pc, #8]	@ (8000f04 <DMA1_Stream0_IRQHandler+0x10>)
 8000efa:	f001 fd7d 	bl	80029f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	24000260 	.word	0x24000260

08000f08 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8000f0c:	4802      	ldr	r0, [pc, #8]	@ (8000f18 <DMA1_Stream1_IRQHandler+0x10>)
 8000f0e:	f001 fd73 	bl	80029f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	240002d8 	.word	0x240002d8

08000f1c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000f20:	4802      	ldr	r0, [pc, #8]	@ (8000f2c <I2C1_EV_IRQHandler+0x10>)
 8000f22:	f003 fbd9 	bl	80046d8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	2400020c 	.word	0x2400020c

08000f30 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8000f34:	4802      	ldr	r0, [pc, #8]	@ (8000f40 <I2C1_ER_IRQHandler+0x10>)
 8000f36:	f003 fbe9 	bl	800470c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	2400020c 	.word	0x2400020c

08000f44 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000f48:	4802      	ldr	r0, [pc, #8]	@ (8000f54 <USART3_IRQHandler+0x10>)
 8000f4a:	f007 fcd9 	bl	8008900 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	24000350 	.word	0x24000350

08000f58 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000f5c:	2000      	movs	r0, #0
 8000f5e:	f000 fa95 	bl	800148c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f66:	b480      	push	{r7}
 8000f68:	af00      	add	r7, sp, #0
  return 1;
 8000f6a:	2301      	movs	r3, #1
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr

08000f76 <_kill>:

int _kill(int pid, int sig)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b082      	sub	sp, #8
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
 8000f7e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f80:	f009 fed0 	bl	800ad24 <__errno>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2216      	movs	r2, #22
 8000f88:	601a      	str	r2, [r3, #0]
  return -1;
 8000f8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <_exit>:

void _exit (int status)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b082      	sub	sp, #8
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f9e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f7ff ffe7 	bl	8000f76 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <_exit+0x12>

08000fac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb8:	2300      	movs	r3, #0
 8000fba:	617b      	str	r3, [r7, #20]
 8000fbc:	e00a      	b.n	8000fd4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fbe:	f3af 8000 	nop.w
 8000fc2:	4601      	mov	r1, r0
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	1c5a      	adds	r2, r3, #1
 8000fc8:	60ba      	str	r2, [r7, #8]
 8000fca:	b2ca      	uxtb	r2, r1
 8000fcc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	617b      	str	r3, [r7, #20]
 8000fd4:	697a      	ldr	r2, [r7, #20]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	dbf0      	blt.n	8000fbe <_read+0x12>
  }

  return len;
 8000fdc:	687b      	ldr	r3, [r7, #4]
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3718      	adds	r7, #24
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b086      	sub	sp, #24
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	60f8      	str	r0, [r7, #12]
 8000fee:	60b9      	str	r1, [r7, #8]
 8000ff0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]
 8000ff6:	e009      	b.n	800100c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	1c5a      	adds	r2, r3, #1
 8000ffc:	60ba      	str	r2, [r7, #8]
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	4618      	mov	r0, r3
 8001002:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	3301      	adds	r3, #1
 800100a:	617b      	str	r3, [r7, #20]
 800100c:	697a      	ldr	r2, [r7, #20]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	429a      	cmp	r2, r3
 8001012:	dbf1      	blt.n	8000ff8 <_write+0x12>
  }
  return len;
 8001014:	687b      	ldr	r3, [r7, #4]
}
 8001016:	4618      	mov	r0, r3
 8001018:	3718      	adds	r7, #24
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <_close>:

int _close(int file)
{
 800101e:	b480      	push	{r7}
 8001020:	b083      	sub	sp, #12
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001026:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800102a:	4618      	mov	r0, r3
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001036:	b480      	push	{r7}
 8001038:	b083      	sub	sp, #12
 800103a:	af00      	add	r7, sp, #0
 800103c:	6078      	str	r0, [r7, #4]
 800103e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001046:	605a      	str	r2, [r3, #4]
  return 0;
 8001048:	2300      	movs	r3, #0
}
 800104a:	4618      	mov	r0, r3
 800104c:	370c      	adds	r7, #12
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr

08001056 <_isatty>:

int _isatty(int file)
{
 8001056:	b480      	push	{r7}
 8001058:	b083      	sub	sp, #12
 800105a:	af00      	add	r7, sp, #0
 800105c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800105e:	2301      	movs	r3, #1
}
 8001060:	4618      	mov	r0, r3
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr

0800106c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001078:	2300      	movs	r3, #0
}
 800107a:	4618      	mov	r0, r3
 800107c:	3714      	adds	r7, #20
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
	...

08001088 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001090:	4a14      	ldr	r2, [pc, #80]	@ (80010e4 <_sbrk+0x5c>)
 8001092:	4b15      	ldr	r3, [pc, #84]	@ (80010e8 <_sbrk+0x60>)
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800109c:	4b13      	ldr	r3, [pc, #76]	@ (80010ec <_sbrk+0x64>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d102      	bne.n	80010aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010a4:	4b11      	ldr	r3, [pc, #68]	@ (80010ec <_sbrk+0x64>)
 80010a6:	4a12      	ldr	r2, [pc, #72]	@ (80010f0 <_sbrk+0x68>)
 80010a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010aa:	4b10      	ldr	r3, [pc, #64]	@ (80010ec <_sbrk+0x64>)
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4413      	add	r3, r2
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d207      	bcs.n	80010c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010b8:	f009 fe34 	bl	800ad24 <__errno>
 80010bc:	4603      	mov	r3, r0
 80010be:	220c      	movs	r2, #12
 80010c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010c6:	e009      	b.n	80010dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010c8:	4b08      	ldr	r3, [pc, #32]	@ (80010ec <_sbrk+0x64>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ce:	4b07      	ldr	r3, [pc, #28]	@ (80010ec <_sbrk+0x64>)
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4413      	add	r3, r2
 80010d6:	4a05      	ldr	r2, [pc, #20]	@ (80010ec <_sbrk+0x64>)
 80010d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010da:	68fb      	ldr	r3, [r7, #12]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	24080000 	.word	0x24080000
 80010e8:	00000400 	.word	0x00000400
 80010ec:	240003e4 	.word	0x240003e4
 80010f0:	24000540 	.word	0x24000540

080010f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80010f8:	4b43      	ldr	r3, [pc, #268]	@ (8001208 <SystemInit+0x114>)
 80010fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010fe:	4a42      	ldr	r2, [pc, #264]	@ (8001208 <SystemInit+0x114>)
 8001100:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001104:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001108:	4b40      	ldr	r3, [pc, #256]	@ (800120c <SystemInit+0x118>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 030f 	and.w	r3, r3, #15
 8001110:	2b06      	cmp	r3, #6
 8001112:	d807      	bhi.n	8001124 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001114:	4b3d      	ldr	r3, [pc, #244]	@ (800120c <SystemInit+0x118>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f023 030f 	bic.w	r3, r3, #15
 800111c:	4a3b      	ldr	r2, [pc, #236]	@ (800120c <SystemInit+0x118>)
 800111e:	f043 0307 	orr.w	r3, r3, #7
 8001122:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001124:	4b3a      	ldr	r3, [pc, #232]	@ (8001210 <SystemInit+0x11c>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a39      	ldr	r2, [pc, #228]	@ (8001210 <SystemInit+0x11c>)
 800112a:	f043 0301 	orr.w	r3, r3, #1
 800112e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001130:	4b37      	ldr	r3, [pc, #220]	@ (8001210 <SystemInit+0x11c>)
 8001132:	2200      	movs	r2, #0
 8001134:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001136:	4b36      	ldr	r3, [pc, #216]	@ (8001210 <SystemInit+0x11c>)
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	4935      	ldr	r1, [pc, #212]	@ (8001210 <SystemInit+0x11c>)
 800113c:	4b35      	ldr	r3, [pc, #212]	@ (8001214 <SystemInit+0x120>)
 800113e:	4013      	ands	r3, r2
 8001140:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001142:	4b32      	ldr	r3, [pc, #200]	@ (800120c <SystemInit+0x118>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 0308 	and.w	r3, r3, #8
 800114a:	2b00      	cmp	r3, #0
 800114c:	d007      	beq.n	800115e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800114e:	4b2f      	ldr	r3, [pc, #188]	@ (800120c <SystemInit+0x118>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f023 030f 	bic.w	r3, r3, #15
 8001156:	4a2d      	ldr	r2, [pc, #180]	@ (800120c <SystemInit+0x118>)
 8001158:	f043 0307 	orr.w	r3, r3, #7
 800115c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800115e:	4b2c      	ldr	r3, [pc, #176]	@ (8001210 <SystemInit+0x11c>)
 8001160:	2200      	movs	r2, #0
 8001162:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001164:	4b2a      	ldr	r3, [pc, #168]	@ (8001210 <SystemInit+0x11c>)
 8001166:	2200      	movs	r2, #0
 8001168:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800116a:	4b29      	ldr	r3, [pc, #164]	@ (8001210 <SystemInit+0x11c>)
 800116c:	2200      	movs	r2, #0
 800116e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001170:	4b27      	ldr	r3, [pc, #156]	@ (8001210 <SystemInit+0x11c>)
 8001172:	4a29      	ldr	r2, [pc, #164]	@ (8001218 <SystemInit+0x124>)
 8001174:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001176:	4b26      	ldr	r3, [pc, #152]	@ (8001210 <SystemInit+0x11c>)
 8001178:	4a28      	ldr	r2, [pc, #160]	@ (800121c <SystemInit+0x128>)
 800117a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800117c:	4b24      	ldr	r3, [pc, #144]	@ (8001210 <SystemInit+0x11c>)
 800117e:	4a28      	ldr	r2, [pc, #160]	@ (8001220 <SystemInit+0x12c>)
 8001180:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001182:	4b23      	ldr	r3, [pc, #140]	@ (8001210 <SystemInit+0x11c>)
 8001184:	2200      	movs	r2, #0
 8001186:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001188:	4b21      	ldr	r3, [pc, #132]	@ (8001210 <SystemInit+0x11c>)
 800118a:	4a25      	ldr	r2, [pc, #148]	@ (8001220 <SystemInit+0x12c>)
 800118c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800118e:	4b20      	ldr	r3, [pc, #128]	@ (8001210 <SystemInit+0x11c>)
 8001190:	2200      	movs	r2, #0
 8001192:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001194:	4b1e      	ldr	r3, [pc, #120]	@ (8001210 <SystemInit+0x11c>)
 8001196:	4a22      	ldr	r2, [pc, #136]	@ (8001220 <SystemInit+0x12c>)
 8001198:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800119a:	4b1d      	ldr	r3, [pc, #116]	@ (8001210 <SystemInit+0x11c>)
 800119c:	2200      	movs	r2, #0
 800119e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001210 <SystemInit+0x11c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001210 <SystemInit+0x11c>)
 80011a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011aa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80011ac:	4b18      	ldr	r3, [pc, #96]	@ (8001210 <SystemInit+0x11c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80011b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001224 <SystemInit+0x130>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001228 <SystemInit+0x134>)
 80011b8:	4013      	ands	r3, r2
 80011ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80011be:	d202      	bcs.n	80011c6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80011c0:	4b1a      	ldr	r3, [pc, #104]	@ (800122c <SystemInit+0x138>)
 80011c2:	2201      	movs	r2, #1
 80011c4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80011c6:	4b12      	ldr	r3, [pc, #72]	@ (8001210 <SystemInit+0x11c>)
 80011c8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d113      	bne.n	80011fc <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80011d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001210 <SystemInit+0x11c>)
 80011d6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011da:	4a0d      	ldr	r2, [pc, #52]	@ (8001210 <SystemInit+0x11c>)
 80011dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011e0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80011e4:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <SystemInit+0x13c>)
 80011e6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80011ea:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80011ec:	4b08      	ldr	r3, [pc, #32]	@ (8001210 <SystemInit+0x11c>)
 80011ee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011f2:	4a07      	ldr	r2, [pc, #28]	@ (8001210 <SystemInit+0x11c>)
 80011f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80011f8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	e000ed00 	.word	0xe000ed00
 800120c:	52002000 	.word	0x52002000
 8001210:	58024400 	.word	0x58024400
 8001214:	eaf6ed7f 	.word	0xeaf6ed7f
 8001218:	02020200 	.word	0x02020200
 800121c:	01ff0000 	.word	0x01ff0000
 8001220:	01010280 	.word	0x01010280
 8001224:	5c001000 	.word	0x5c001000
 8001228:	ffff0000 	.word	0xffff0000
 800122c:	51008108 	.word	0x51008108
 8001230:	52004000 	.word	0x52004000

08001234 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001238:	4b09      	ldr	r3, [pc, #36]	@ (8001260 <ExitRun0Mode+0x2c>)
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	4a08      	ldr	r2, [pc, #32]	@ (8001260 <ExitRun0Mode+0x2c>)
 800123e:	f043 0302 	orr.w	r3, r3, #2
 8001242:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001244:	bf00      	nop
 8001246:	4b06      	ldr	r3, [pc, #24]	@ (8001260 <ExitRun0Mode+0x2c>)
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d0f9      	beq.n	8001246 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001252:	bf00      	nop
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	58024800 	.word	0x58024800

08001264 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001264:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80012a0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001268:	f7ff ffe4 	bl	8001234 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800126c:	f7ff ff42 	bl	80010f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001270:	480c      	ldr	r0, [pc, #48]	@ (80012a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001272:	490d      	ldr	r1, [pc, #52]	@ (80012a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001274:	4a0d      	ldr	r2, [pc, #52]	@ (80012ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001276:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001278:	e002      	b.n	8001280 <LoopCopyDataInit>

0800127a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800127a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800127c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800127e:	3304      	adds	r3, #4

08001280 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001280:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001282:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001284:	d3f9      	bcc.n	800127a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001286:	4a0a      	ldr	r2, [pc, #40]	@ (80012b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001288:	4c0a      	ldr	r4, [pc, #40]	@ (80012b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800128a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800128c:	e001      	b.n	8001292 <LoopFillZerobss>

0800128e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800128e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001290:	3204      	adds	r2, #4

08001292 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001292:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001294:	d3fb      	bcc.n	800128e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001296:	f009 fd4b 	bl	800ad30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800129a:	f7ff fa0f 	bl	80006bc <main>
  bx  lr
 800129e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012a0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80012a4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80012a8:	240001f0 	.word	0x240001f0
  ldr r2, =_sidata
 80012ac:	0800d284 	.word	0x0800d284
  ldr r2, =_sbss
 80012b0:	240001f0 	.word	0x240001f0
  ldr r4, =_ebss
 80012b4:	24000540 	.word	0x24000540

080012b8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012b8:	e7fe      	b.n	80012b8 <ADC3_IRQHandler>
	...

080012bc <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08c      	sub	sp, #48	@ 0x30
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80012c6:	2300      	movs	r3, #0
 80012c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d009      	beq.n	80012e4 <BSP_LED_Init+0x28>
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d006      	beq.n	80012e4 <BSP_LED_Init+0x28>
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d003      	beq.n	80012e4 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80012dc:	f06f 0301 	mvn.w	r3, #1
 80012e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012e2:	e055      	b.n	8001390 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d10f      	bne.n	800130a <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80012ea:	4b2c      	ldr	r3, [pc, #176]	@ (800139c <BSP_LED_Init+0xe0>)
 80012ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012f0:	4a2a      	ldr	r2, [pc, #168]	@ (800139c <BSP_LED_Init+0xe0>)
 80012f2:	f043 0302 	orr.w	r3, r3, #2
 80012f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012fa:	4b28      	ldr	r3, [pc, #160]	@ (800139c <BSP_LED_Init+0xe0>)
 80012fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001300:	f003 0302 	and.w	r3, r3, #2
 8001304:	617b      	str	r3, [r7, #20]
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	e021      	b.n	800134e <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d10f      	bne.n	8001330 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001310:	4b22      	ldr	r3, [pc, #136]	@ (800139c <BSP_LED_Init+0xe0>)
 8001312:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001316:	4a21      	ldr	r2, [pc, #132]	@ (800139c <BSP_LED_Init+0xe0>)
 8001318:	f043 0302 	orr.w	r3, r3, #2
 800131c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001320:	4b1e      	ldr	r3, [pc, #120]	@ (800139c <BSP_LED_Init+0xe0>)
 8001322:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001326:	f003 0302 	and.w	r3, r3, #2
 800132a:	613b      	str	r3, [r7, #16]
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	e00e      	b.n	800134e <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001330:	4b1a      	ldr	r3, [pc, #104]	@ (800139c <BSP_LED_Init+0xe0>)
 8001332:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001336:	4a19      	ldr	r2, [pc, #100]	@ (800139c <BSP_LED_Init+0xe0>)
 8001338:	f043 0302 	orr.w	r3, r3, #2
 800133c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001340:	4b16      	ldr	r3, [pc, #88]	@ (800139c <BSP_LED_Init+0xe0>)
 8001342:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	4a13      	ldr	r2, [pc, #76]	@ (80013a0 <BSP_LED_Init+0xe4>)
 8001352:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001356:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001358:	2301      	movs	r3, #1
 800135a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001360:	2303      	movs	r3, #3
 8001362:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	4a0f      	ldr	r2, [pc, #60]	@ (80013a4 <BSP_LED_Init+0xe8>)
 8001368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800136c:	f107 0218 	add.w	r2, r7, #24
 8001370:	4611      	mov	r1, r2
 8001372:	4618      	mov	r0, r3
 8001374:	f002 fd18 	bl	8003da8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	4a0a      	ldr	r2, [pc, #40]	@ (80013a4 <BSP_LED_Init+0xe8>)
 800137c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	4a07      	ldr	r2, [pc, #28]	@ (80013a0 <BSP_LED_Init+0xe4>)
 8001384:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001388:	2200      	movs	r2, #0
 800138a:	4619      	mov	r1, r3
 800138c:	f002 febc 	bl	8004108 <HAL_GPIO_WritePin>
  }

  return ret;
 8001390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001392:	4618      	mov	r0, r3
 8001394:	3730      	adds	r7, #48	@ 0x30
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	58024400 	.word	0x58024400
 80013a0:	0800cec0 	.word	0x0800cec0
 80013a4:	24000008 	.word	0x24000008

080013a8 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	460a      	mov	r2, r1
 80013b2:	71fb      	strb	r3, [r7, #7]
 80013b4:	4613      	mov	r3, r2
 80013b6:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80013b8:	4b2e      	ldr	r3, [pc, #184]	@ (8001474 <BSP_PB_Init+0xcc>)
 80013ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013be:	4a2d      	ldr	r2, [pc, #180]	@ (8001474 <BSP_PB_Init+0xcc>)
 80013c0:	f043 0304 	orr.w	r3, r3, #4
 80013c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001474 <BSP_PB_Init+0xcc>)
 80013ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ce:	f003 0304 	and.w	r3, r3, #4
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80013d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013da:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80013dc:	2302      	movs	r3, #2
 80013de:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e0:	2302      	movs	r3, #2
 80013e2:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80013e4:	79bb      	ldrb	r3, [r7, #6]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d10c      	bne.n	8001404 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80013ea:	2300      	movs	r3, #0
 80013ec:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	4a21      	ldr	r2, [pc, #132]	@ (8001478 <BSP_PB_Init+0xd0>)
 80013f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013f6:	f107 020c 	add.w	r2, r7, #12
 80013fa:	4611      	mov	r1, r2
 80013fc:	4618      	mov	r0, r3
 80013fe:	f002 fcd3 	bl	8003da8 <HAL_GPIO_Init>
 8001402:	e031      	b.n	8001468 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001404:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001408:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	4a1a      	ldr	r2, [pc, #104]	@ (8001478 <BSP_PB_Init+0xd0>)
 800140e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001412:	f107 020c 	add.w	r2, r7, #12
 8001416:	4611      	mov	r1, r2
 8001418:	4618      	mov	r0, r3
 800141a:	f002 fcc5 	bl	8003da8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	00db      	lsls	r3, r3, #3
 8001422:	4a16      	ldr	r2, [pc, #88]	@ (800147c <BSP_PB_Init+0xd4>)
 8001424:	441a      	add	r2, r3
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	4915      	ldr	r1, [pc, #84]	@ (8001480 <BSP_PB_Init+0xd8>)
 800142a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800142e:	4619      	mov	r1, r3
 8001430:	4610      	mov	r0, r2
 8001432:	f002 fc74 	bl	8003d1e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	00db      	lsls	r3, r3, #3
 800143a:	4a10      	ldr	r2, [pc, #64]	@ (800147c <BSP_PB_Init+0xd4>)
 800143c:	1898      	adds	r0, r3, r2
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	4a10      	ldr	r2, [pc, #64]	@ (8001484 <BSP_PB_Init+0xdc>)
 8001442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001446:	461a      	mov	r2, r3
 8001448:	2100      	movs	r1, #0
 800144a:	f002 fc49 	bl	8003ce0 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800144e:	2028      	movs	r0, #40	@ 0x28
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	4a0d      	ldr	r2, [pc, #52]	@ (8001488 <BSP_PB_Init+0xe0>)
 8001454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001458:	2200      	movs	r2, #0
 800145a:	4619      	mov	r1, r3
 800145c:	f000 f9d7 	bl	800180e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001460:	2328      	movs	r3, #40	@ 0x28
 8001462:	4618      	mov	r0, r3
 8001464:	f000 f9ed 	bl	8001842 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001468:	2300      	movs	r3, #0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3720      	adds	r7, #32
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	58024400 	.word	0x58024400
 8001478:	24000014 	.word	0x24000014
 800147c:	240003e8 	.word	0x240003e8
 8001480:	0800cec8 	.word	0x0800cec8
 8001484:	24000018 	.word	0x24000018
 8001488:	2400001c 	.word	0x2400001c

0800148c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	4a04      	ldr	r2, [pc, #16]	@ (80014ac <BSP_PB_IRQHandler+0x20>)
 800149c:	4413      	add	r3, r2
 800149e:	4618      	mov	r0, r3
 80014a0:	f002 fc52 	bl	8003d48 <HAL_EXTI_IRQHandler>
}
 80014a4:	bf00      	nop
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	240003e8 	.word	0x240003e8

080014b0 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr

080014c6 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80014c6:	b580      	push	{r7, lr}
 80014c8:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80014ca:	2000      	movs	r0, #0
 80014cc:	f7ff fff0 	bl	80014b0 <BSP_PB_Callback>
}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014da:	2003      	movs	r0, #3
 80014dc:	f000 f98c 	bl	80017f8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80014e0:	f005 f92e 	bl	8006740 <HAL_RCC_GetSysClockFreq>
 80014e4:	4602      	mov	r2, r0
 80014e6:	4b15      	ldr	r3, [pc, #84]	@ (800153c <HAL_Init+0x68>)
 80014e8:	699b      	ldr	r3, [r3, #24]
 80014ea:	0a1b      	lsrs	r3, r3, #8
 80014ec:	f003 030f 	and.w	r3, r3, #15
 80014f0:	4913      	ldr	r1, [pc, #76]	@ (8001540 <HAL_Init+0x6c>)
 80014f2:	5ccb      	ldrb	r3, [r1, r3]
 80014f4:	f003 031f 	and.w	r3, r3, #31
 80014f8:	fa22 f303 	lsr.w	r3, r2, r3
 80014fc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80014fe:	4b0f      	ldr	r3, [pc, #60]	@ (800153c <HAL_Init+0x68>)
 8001500:	699b      	ldr	r3, [r3, #24]
 8001502:	f003 030f 	and.w	r3, r3, #15
 8001506:	4a0e      	ldr	r2, [pc, #56]	@ (8001540 <HAL_Init+0x6c>)
 8001508:	5cd3      	ldrb	r3, [r2, r3]
 800150a:	f003 031f 	and.w	r3, r3, #31
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	fa22 f303 	lsr.w	r3, r2, r3
 8001514:	4a0b      	ldr	r2, [pc, #44]	@ (8001544 <HAL_Init+0x70>)
 8001516:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001518:	4a0b      	ldr	r2, [pc, #44]	@ (8001548 <HAL_Init+0x74>)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800151e:	2000      	movs	r0, #0
 8001520:	f000 f814 	bl	800154c <HAL_InitTick>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e002      	b.n	8001534 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800152e:	f7ff fb49 	bl	8000bc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001532:	2300      	movs	r3, #0
}
 8001534:	4618      	mov	r0, r3
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	58024400 	.word	0x58024400
 8001540:	0800ceb0 	.word	0x0800ceb0
 8001544:	24000004 	.word	0x24000004
 8001548:	24000000 	.word	0x24000000

0800154c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001554:	4b15      	ldr	r3, [pc, #84]	@ (80015ac <HAL_InitTick+0x60>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d101      	bne.n	8001560 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	e021      	b.n	80015a4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001560:	4b13      	ldr	r3, [pc, #76]	@ (80015b0 <HAL_InitTick+0x64>)
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	4b11      	ldr	r3, [pc, #68]	@ (80015ac <HAL_InitTick+0x60>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	4619      	mov	r1, r3
 800156a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800156e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001572:	fbb2 f3f3 	udiv	r3, r2, r3
 8001576:	4618      	mov	r0, r3
 8001578:	f000 f971 	bl	800185e <HAL_SYSTICK_Config>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e00e      	b.n	80015a4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b0f      	cmp	r3, #15
 800158a:	d80a      	bhi.n	80015a2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800158c:	2200      	movs	r2, #0
 800158e:	6879      	ldr	r1, [r7, #4]
 8001590:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001594:	f000 f93b 	bl	800180e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001598:	4a06      	ldr	r2, [pc, #24]	@ (80015b4 <HAL_InitTick+0x68>)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800159e:	2300      	movs	r3, #0
 80015a0:	e000      	b.n	80015a4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	24000024 	.word	0x24000024
 80015b0:	24000000 	.word	0x24000000
 80015b4:	24000020 	.word	0x24000020

080015b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015bc:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <HAL_IncTick+0x20>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	461a      	mov	r2, r3
 80015c2:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <HAL_IncTick+0x24>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4413      	add	r3, r2
 80015c8:	4a04      	ldr	r2, [pc, #16]	@ (80015dc <HAL_IncTick+0x24>)
 80015ca:	6013      	str	r3, [r2, #0]
}
 80015cc:	bf00      	nop
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	24000024 	.word	0x24000024
 80015dc:	240003f0 	.word	0x240003f0

080015e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  return uwTick;
 80015e4:	4b03      	ldr	r3, [pc, #12]	@ (80015f4 <HAL_GetTick+0x14>)
 80015e6:	681b      	ldr	r3, [r3, #0]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	240003f0 	.word	0x240003f0

080015f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001600:	f7ff ffee 	bl	80015e0 <HAL_GetTick>
 8001604:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001610:	d005      	beq.n	800161e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001612:	4b0a      	ldr	r3, [pc, #40]	@ (800163c <HAL_Delay+0x44>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	461a      	mov	r2, r3
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	4413      	add	r3, r2
 800161c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800161e:	bf00      	nop
 8001620:	f7ff ffde 	bl	80015e0 <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	429a      	cmp	r2, r3
 800162e:	d8f7      	bhi.n	8001620 <HAL_Delay+0x28>
  {
  }
}
 8001630:	bf00      	nop
 8001632:	bf00      	nop
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	24000024 	.word	0x24000024

08001640 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001644:	4b03      	ldr	r3, [pc, #12]	@ (8001654 <HAL_GetREVID+0x14>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	0c1b      	lsrs	r3, r3, #16
}
 800164a:	4618      	mov	r0, r3
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	5c001000 	.word	0x5c001000

08001658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f003 0307 	and.w	r3, r3, #7
 8001666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001668:	4b0b      	ldr	r3, [pc, #44]	@ (8001698 <__NVIC_SetPriorityGrouping+0x40>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800166e:	68ba      	ldr	r2, [r7, #8]
 8001670:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001674:	4013      	ands	r3, r2
 8001676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001680:	4b06      	ldr	r3, [pc, #24]	@ (800169c <__NVIC_SetPriorityGrouping+0x44>)
 8001682:	4313      	orrs	r3, r2
 8001684:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001686:	4a04      	ldr	r2, [pc, #16]	@ (8001698 <__NVIC_SetPriorityGrouping+0x40>)
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	60d3      	str	r3, [r2, #12]
}
 800168c:	bf00      	nop
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	e000ed00 	.word	0xe000ed00
 800169c:	05fa0000 	.word	0x05fa0000

080016a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a4:	4b04      	ldr	r3, [pc, #16]	@ (80016b8 <__NVIC_GetPriorityGrouping+0x18>)
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	0a1b      	lsrs	r3, r3, #8
 80016aa:	f003 0307 	and.w	r3, r3, #7
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80016c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	db0b      	blt.n	80016e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ce:	88fb      	ldrh	r3, [r7, #6]
 80016d0:	f003 021f 	and.w	r2, r3, #31
 80016d4:	4907      	ldr	r1, [pc, #28]	@ (80016f4 <__NVIC_EnableIRQ+0x38>)
 80016d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	2001      	movs	r0, #1
 80016de:	fa00 f202 	lsl.w	r2, r0, r2
 80016e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	e000e100 	.word	0xe000e100

080016f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	6039      	str	r1, [r7, #0]
 8001702:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001704:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001708:	2b00      	cmp	r3, #0
 800170a:	db0a      	blt.n	8001722 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	b2da      	uxtb	r2, r3
 8001710:	490c      	ldr	r1, [pc, #48]	@ (8001744 <__NVIC_SetPriority+0x4c>)
 8001712:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001716:	0112      	lsls	r2, r2, #4
 8001718:	b2d2      	uxtb	r2, r2
 800171a:	440b      	add	r3, r1
 800171c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001720:	e00a      	b.n	8001738 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	b2da      	uxtb	r2, r3
 8001726:	4908      	ldr	r1, [pc, #32]	@ (8001748 <__NVIC_SetPriority+0x50>)
 8001728:	88fb      	ldrh	r3, [r7, #6]
 800172a:	f003 030f 	and.w	r3, r3, #15
 800172e:	3b04      	subs	r3, #4
 8001730:	0112      	lsls	r2, r2, #4
 8001732:	b2d2      	uxtb	r2, r2
 8001734:	440b      	add	r3, r1
 8001736:	761a      	strb	r2, [r3, #24]
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr
 8001744:	e000e100 	.word	0xe000e100
 8001748:	e000ed00 	.word	0xe000ed00

0800174c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800174c:	b480      	push	{r7}
 800174e:	b089      	sub	sp, #36	@ 0x24
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f003 0307 	and.w	r3, r3, #7
 800175e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	f1c3 0307 	rsb	r3, r3, #7
 8001766:	2b04      	cmp	r3, #4
 8001768:	bf28      	it	cs
 800176a:	2304      	movcs	r3, #4
 800176c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	3304      	adds	r3, #4
 8001772:	2b06      	cmp	r3, #6
 8001774:	d902      	bls.n	800177c <NVIC_EncodePriority+0x30>
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	3b03      	subs	r3, #3
 800177a:	e000      	b.n	800177e <NVIC_EncodePriority+0x32>
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001780:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	fa02 f303 	lsl.w	r3, r2, r3
 800178a:	43da      	mvns	r2, r3
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	401a      	ands	r2, r3
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001794:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	fa01 f303 	lsl.w	r3, r1, r3
 800179e:	43d9      	mvns	r1, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a4:	4313      	orrs	r3, r2
         );
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3724      	adds	r7, #36	@ 0x24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
	...

080017b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	3b01      	subs	r3, #1
 80017c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017c4:	d301      	bcc.n	80017ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017c6:	2301      	movs	r3, #1
 80017c8:	e00f      	b.n	80017ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ca:	4a0a      	ldr	r2, [pc, #40]	@ (80017f4 <SysTick_Config+0x40>)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017d2:	210f      	movs	r1, #15
 80017d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017d8:	f7ff ff8e 	bl	80016f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017dc:	4b05      	ldr	r3, [pc, #20]	@ (80017f4 <SysTick_Config+0x40>)
 80017de:	2200      	movs	r2, #0
 80017e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017e2:	4b04      	ldr	r3, [pc, #16]	@ (80017f4 <SysTick_Config+0x40>)
 80017e4:	2207      	movs	r2, #7
 80017e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	e000e010 	.word	0xe000e010

080017f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff ff29 	bl	8001658 <__NVIC_SetPriorityGrouping>
}
 8001806:	bf00      	nop
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b086      	sub	sp, #24
 8001812:	af00      	add	r7, sp, #0
 8001814:	4603      	mov	r3, r0
 8001816:	60b9      	str	r1, [r7, #8]
 8001818:	607a      	str	r2, [r7, #4]
 800181a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800181c:	f7ff ff40 	bl	80016a0 <__NVIC_GetPriorityGrouping>
 8001820:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	68b9      	ldr	r1, [r7, #8]
 8001826:	6978      	ldr	r0, [r7, #20]
 8001828:	f7ff ff90 	bl	800174c <NVIC_EncodePriority>
 800182c:	4602      	mov	r2, r0
 800182e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001832:	4611      	mov	r1, r2
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff ff5f 	bl	80016f8 <__NVIC_SetPriority>
}
 800183a:	bf00      	nop
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	b082      	sub	sp, #8
 8001846:	af00      	add	r7, sp, #0
 8001848:	4603      	mov	r3, r0
 800184a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800184c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff ff33 	bl	80016bc <__NVIC_EnableIRQ>
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b082      	sub	sp, #8
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f7ff ffa4 	bl	80017b4 <SysTick_Config>
 800186c:	4603      	mov	r3, r0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
	...

08001878 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001880:	f7ff feae 	bl	80015e0 <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d101      	bne.n	8001890 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e316      	b.n	8001ebe <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a66      	ldr	r2, [pc, #408]	@ (8001a30 <HAL_DMA_Init+0x1b8>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d04a      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a65      	ldr	r2, [pc, #404]	@ (8001a34 <HAL_DMA_Init+0x1bc>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d045      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a63      	ldr	r2, [pc, #396]	@ (8001a38 <HAL_DMA_Init+0x1c0>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d040      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a62      	ldr	r2, [pc, #392]	@ (8001a3c <HAL_DMA_Init+0x1c4>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d03b      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a60      	ldr	r2, [pc, #384]	@ (8001a40 <HAL_DMA_Init+0x1c8>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d036      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a5f      	ldr	r2, [pc, #380]	@ (8001a44 <HAL_DMA_Init+0x1cc>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d031      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a5d      	ldr	r2, [pc, #372]	@ (8001a48 <HAL_DMA_Init+0x1d0>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d02c      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a5c      	ldr	r2, [pc, #368]	@ (8001a4c <HAL_DMA_Init+0x1d4>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d027      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a5a      	ldr	r2, [pc, #360]	@ (8001a50 <HAL_DMA_Init+0x1d8>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d022      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a59      	ldr	r2, [pc, #356]	@ (8001a54 <HAL_DMA_Init+0x1dc>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d01d      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a57      	ldr	r2, [pc, #348]	@ (8001a58 <HAL_DMA_Init+0x1e0>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d018      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a56      	ldr	r2, [pc, #344]	@ (8001a5c <HAL_DMA_Init+0x1e4>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d013      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a54      	ldr	r2, [pc, #336]	@ (8001a60 <HAL_DMA_Init+0x1e8>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d00e      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a53      	ldr	r2, [pc, #332]	@ (8001a64 <HAL_DMA_Init+0x1ec>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d009      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a51      	ldr	r2, [pc, #324]	@ (8001a68 <HAL_DMA_Init+0x1f0>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d004      	beq.n	8001930 <HAL_DMA_Init+0xb8>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a50      	ldr	r2, [pc, #320]	@ (8001a6c <HAL_DMA_Init+0x1f4>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d101      	bne.n	8001934 <HAL_DMA_Init+0xbc>
 8001930:	2301      	movs	r3, #1
 8001932:	e000      	b.n	8001936 <HAL_DMA_Init+0xbe>
 8001934:	2300      	movs	r3, #0
 8001936:	2b00      	cmp	r3, #0
 8001938:	f000 813b 	beq.w	8001bb2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2202      	movs	r2, #2
 8001940:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a37      	ldr	r2, [pc, #220]	@ (8001a30 <HAL_DMA_Init+0x1b8>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d04a      	beq.n	80019ec <HAL_DMA_Init+0x174>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a36      	ldr	r2, [pc, #216]	@ (8001a34 <HAL_DMA_Init+0x1bc>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d045      	beq.n	80019ec <HAL_DMA_Init+0x174>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a34      	ldr	r2, [pc, #208]	@ (8001a38 <HAL_DMA_Init+0x1c0>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d040      	beq.n	80019ec <HAL_DMA_Init+0x174>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a33      	ldr	r2, [pc, #204]	@ (8001a3c <HAL_DMA_Init+0x1c4>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d03b      	beq.n	80019ec <HAL_DMA_Init+0x174>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a31      	ldr	r2, [pc, #196]	@ (8001a40 <HAL_DMA_Init+0x1c8>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d036      	beq.n	80019ec <HAL_DMA_Init+0x174>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a30      	ldr	r2, [pc, #192]	@ (8001a44 <HAL_DMA_Init+0x1cc>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d031      	beq.n	80019ec <HAL_DMA_Init+0x174>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a2e      	ldr	r2, [pc, #184]	@ (8001a48 <HAL_DMA_Init+0x1d0>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d02c      	beq.n	80019ec <HAL_DMA_Init+0x174>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a2d      	ldr	r2, [pc, #180]	@ (8001a4c <HAL_DMA_Init+0x1d4>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d027      	beq.n	80019ec <HAL_DMA_Init+0x174>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001a50 <HAL_DMA_Init+0x1d8>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d022      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a2a      	ldr	r2, [pc, #168]	@ (8001a54 <HAL_DMA_Init+0x1dc>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d01d      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a28      	ldr	r2, [pc, #160]	@ (8001a58 <HAL_DMA_Init+0x1e0>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d018      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a27      	ldr	r2, [pc, #156]	@ (8001a5c <HAL_DMA_Init+0x1e4>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d013      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a25      	ldr	r2, [pc, #148]	@ (8001a60 <HAL_DMA_Init+0x1e8>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d00e      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a24      	ldr	r2, [pc, #144]	@ (8001a64 <HAL_DMA_Init+0x1ec>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d009      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a22      	ldr	r2, [pc, #136]	@ (8001a68 <HAL_DMA_Init+0x1f0>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d004      	beq.n	80019ec <HAL_DMA_Init+0x174>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a21      	ldr	r2, [pc, #132]	@ (8001a6c <HAL_DMA_Init+0x1f4>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d108      	bne.n	80019fe <HAL_DMA_Init+0x186>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f022 0201 	bic.w	r2, r2, #1
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	e007      	b.n	8001a0e <HAL_DMA_Init+0x196>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f022 0201 	bic.w	r2, r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001a0e:	e02f      	b.n	8001a70 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a10:	f7ff fde6 	bl	80015e0 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b05      	cmp	r3, #5
 8001a1c:	d928      	bls.n	8001a70 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2220      	movs	r2, #32
 8001a22:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2203      	movs	r2, #3
 8001a28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e246      	b.n	8001ebe <HAL_DMA_Init+0x646>
 8001a30:	40020010 	.word	0x40020010
 8001a34:	40020028 	.word	0x40020028
 8001a38:	40020040 	.word	0x40020040
 8001a3c:	40020058 	.word	0x40020058
 8001a40:	40020070 	.word	0x40020070
 8001a44:	40020088 	.word	0x40020088
 8001a48:	400200a0 	.word	0x400200a0
 8001a4c:	400200b8 	.word	0x400200b8
 8001a50:	40020410 	.word	0x40020410
 8001a54:	40020428 	.word	0x40020428
 8001a58:	40020440 	.word	0x40020440
 8001a5c:	40020458 	.word	0x40020458
 8001a60:	40020470 	.word	0x40020470
 8001a64:	40020488 	.word	0x40020488
 8001a68:	400204a0 	.word	0x400204a0
 8001a6c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d1c8      	bne.n	8001a10 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	4b83      	ldr	r3, [pc, #524]	@ (8001c98 <HAL_DMA_Init+0x420>)
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001a96:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	691b      	ldr	r3, [r3, #16]
 8001a9c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aa2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aae:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a1b      	ldr	r3, [r3, #32]
 8001ab4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ac0:	2b04      	cmp	r3, #4
 8001ac2:	d107      	bne.n	8001ad4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001acc:	4313      	orrs	r3, r2
 8001ace:	697a      	ldr	r2, [r7, #20]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001ad4:	4b71      	ldr	r3, [pc, #452]	@ (8001c9c <HAL_DMA_Init+0x424>)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	4b71      	ldr	r3, [pc, #452]	@ (8001ca0 <HAL_DMA_Init+0x428>)
 8001ada:	4013      	ands	r3, r2
 8001adc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001ae0:	d328      	bcc.n	8001b34 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	2b28      	cmp	r3, #40	@ 0x28
 8001ae8:	d903      	bls.n	8001af2 <HAL_DMA_Init+0x27a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	2b2e      	cmp	r3, #46	@ 0x2e
 8001af0:	d917      	bls.n	8001b22 <HAL_DMA_Init+0x2aa>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	2b3e      	cmp	r3, #62	@ 0x3e
 8001af8:	d903      	bls.n	8001b02 <HAL_DMA_Init+0x28a>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	2b42      	cmp	r3, #66	@ 0x42
 8001b00:	d90f      	bls.n	8001b22 <HAL_DMA_Init+0x2aa>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	2b46      	cmp	r3, #70	@ 0x46
 8001b08:	d903      	bls.n	8001b12 <HAL_DMA_Init+0x29a>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	2b48      	cmp	r3, #72	@ 0x48
 8001b10:	d907      	bls.n	8001b22 <HAL_DMA_Init+0x2aa>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	2b4e      	cmp	r3, #78	@ 0x4e
 8001b18:	d905      	bls.n	8001b26 <HAL_DMA_Init+0x2ae>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	2b52      	cmp	r3, #82	@ 0x52
 8001b20:	d801      	bhi.n	8001b26 <HAL_DMA_Init+0x2ae>
 8001b22:	2301      	movs	r3, #1
 8001b24:	e000      	b.n	8001b28 <HAL_DMA_Init+0x2b0>
 8001b26:	2300      	movs	r3, #0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d003      	beq.n	8001b34 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001b32:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	697a      	ldr	r2, [r7, #20]
 8001b3a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	f023 0307 	bic.w	r3, r3, #7
 8001b4a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b50:	697a      	ldr	r2, [r7, #20]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b5a:	2b04      	cmp	r3, #4
 8001b5c:	d117      	bne.n	8001b8e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b62:	697a      	ldr	r2, [r7, #20]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d00e      	beq.n	8001b8e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f001 ff2b 	bl	80039cc <DMA_CheckFifoParam>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d008      	beq.n	8001b8e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2240      	movs	r2, #64	@ 0x40
 8001b80:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2201      	movs	r2, #1
 8001b86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e197      	b.n	8001ebe <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	697a      	ldr	r2, [r7, #20]
 8001b94:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f001 fe66 	bl	8003868 <DMA_CalcBaseAndBitshift>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ba4:	f003 031f 	and.w	r3, r3, #31
 8001ba8:	223f      	movs	r2, #63	@ 0x3f
 8001baa:	409a      	lsls	r2, r3
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	609a      	str	r2, [r3, #8]
 8001bb0:	e0cd      	b.n	8001d4e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a3b      	ldr	r2, [pc, #236]	@ (8001ca4 <HAL_DMA_Init+0x42c>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d022      	beq.n	8001c02 <HAL_DMA_Init+0x38a>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a39      	ldr	r2, [pc, #228]	@ (8001ca8 <HAL_DMA_Init+0x430>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d01d      	beq.n	8001c02 <HAL_DMA_Init+0x38a>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a38      	ldr	r2, [pc, #224]	@ (8001cac <HAL_DMA_Init+0x434>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d018      	beq.n	8001c02 <HAL_DMA_Init+0x38a>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a36      	ldr	r2, [pc, #216]	@ (8001cb0 <HAL_DMA_Init+0x438>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d013      	beq.n	8001c02 <HAL_DMA_Init+0x38a>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a35      	ldr	r2, [pc, #212]	@ (8001cb4 <HAL_DMA_Init+0x43c>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d00e      	beq.n	8001c02 <HAL_DMA_Init+0x38a>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a33      	ldr	r2, [pc, #204]	@ (8001cb8 <HAL_DMA_Init+0x440>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d009      	beq.n	8001c02 <HAL_DMA_Init+0x38a>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a32      	ldr	r2, [pc, #200]	@ (8001cbc <HAL_DMA_Init+0x444>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d004      	beq.n	8001c02 <HAL_DMA_Init+0x38a>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a30      	ldr	r2, [pc, #192]	@ (8001cc0 <HAL_DMA_Init+0x448>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d101      	bne.n	8001c06 <HAL_DMA_Init+0x38e>
 8001c02:	2301      	movs	r3, #1
 8001c04:	e000      	b.n	8001c08 <HAL_DMA_Init+0x390>
 8001c06:	2300      	movs	r3, #0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f000 8097 	beq.w	8001d3c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a24      	ldr	r2, [pc, #144]	@ (8001ca4 <HAL_DMA_Init+0x42c>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d021      	beq.n	8001c5c <HAL_DMA_Init+0x3e4>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a22      	ldr	r2, [pc, #136]	@ (8001ca8 <HAL_DMA_Init+0x430>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d01c      	beq.n	8001c5c <HAL_DMA_Init+0x3e4>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a21      	ldr	r2, [pc, #132]	@ (8001cac <HAL_DMA_Init+0x434>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d017      	beq.n	8001c5c <HAL_DMA_Init+0x3e4>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a1f      	ldr	r2, [pc, #124]	@ (8001cb0 <HAL_DMA_Init+0x438>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d012      	beq.n	8001c5c <HAL_DMA_Init+0x3e4>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a1e      	ldr	r2, [pc, #120]	@ (8001cb4 <HAL_DMA_Init+0x43c>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d00d      	beq.n	8001c5c <HAL_DMA_Init+0x3e4>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a1c      	ldr	r2, [pc, #112]	@ (8001cb8 <HAL_DMA_Init+0x440>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d008      	beq.n	8001c5c <HAL_DMA_Init+0x3e4>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a1b      	ldr	r2, [pc, #108]	@ (8001cbc <HAL_DMA_Init+0x444>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d003      	beq.n	8001c5c <HAL_DMA_Init+0x3e4>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a19      	ldr	r2, [pc, #100]	@ (8001cc0 <HAL_DMA_Init+0x448>)
 8001c5a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2202      	movs	r2, #2
 8001c60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001c74:	697a      	ldr	r2, [r7, #20]
 8001c76:	4b13      	ldr	r3, [pc, #76]	@ (8001cc4 <HAL_DMA_Init+0x44c>)
 8001c78:	4013      	ands	r3, r2
 8001c7a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	2b40      	cmp	r3, #64	@ 0x40
 8001c82:	d021      	beq.n	8001cc8 <HAL_DMA_Init+0x450>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	2b80      	cmp	r3, #128	@ 0x80
 8001c8a:	d102      	bne.n	8001c92 <HAL_DMA_Init+0x41a>
 8001c8c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c90:	e01b      	b.n	8001cca <HAL_DMA_Init+0x452>
 8001c92:	2300      	movs	r3, #0
 8001c94:	e019      	b.n	8001cca <HAL_DMA_Init+0x452>
 8001c96:	bf00      	nop
 8001c98:	fe10803f 	.word	0xfe10803f
 8001c9c:	5c001000 	.word	0x5c001000
 8001ca0:	ffff0000 	.word	0xffff0000
 8001ca4:	58025408 	.word	0x58025408
 8001ca8:	5802541c 	.word	0x5802541c
 8001cac:	58025430 	.word	0x58025430
 8001cb0:	58025444 	.word	0x58025444
 8001cb4:	58025458 	.word	0x58025458
 8001cb8:	5802546c 	.word	0x5802546c
 8001cbc:	58025480 	.word	0x58025480
 8001cc0:	58025494 	.word	0x58025494
 8001cc4:	fffe000f 	.word	0xfffe000f
 8001cc8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	68d2      	ldr	r2, [r2, #12]
 8001cce:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001cd0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001cd8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	695b      	ldr	r3, [r3, #20]
 8001cde:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001ce0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001ce8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001cf0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6a1b      	ldr	r3, [r3, #32]
 8001cf6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001cf8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001cfa:	697a      	ldr	r2, [r7, #20]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	697a      	ldr	r2, [r7, #20]
 8001d06:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4b6e      	ldr	r3, [pc, #440]	@ (8001ec8 <HAL_DMA_Init+0x650>)
 8001d10:	4413      	add	r3, r2
 8001d12:	4a6e      	ldr	r2, [pc, #440]	@ (8001ecc <HAL_DMA_Init+0x654>)
 8001d14:	fba2 2303 	umull	r2, r3, r2, r3
 8001d18:	091b      	lsrs	r3, r3, #4
 8001d1a:	009a      	lsls	r2, r3, #2
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f001 fda1 	bl	8003868 <DMA_CalcBaseAndBitshift>
 8001d26:	4603      	mov	r3, r0
 8001d28:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d2e:	f003 031f 	and.w	r3, r3, #31
 8001d32:	2201      	movs	r2, #1
 8001d34:	409a      	lsls	r2, r3
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	605a      	str	r2, [r3, #4]
 8001d3a:	e008      	b.n	8001d4e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2240      	movs	r2, #64	@ 0x40
 8001d40:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2203      	movs	r2, #3
 8001d46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e0b7      	b.n	8001ebe <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a5f      	ldr	r2, [pc, #380]	@ (8001ed0 <HAL_DMA_Init+0x658>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d072      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a5d      	ldr	r2, [pc, #372]	@ (8001ed4 <HAL_DMA_Init+0x65c>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d06d      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a5c      	ldr	r2, [pc, #368]	@ (8001ed8 <HAL_DMA_Init+0x660>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d068      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a5a      	ldr	r2, [pc, #360]	@ (8001edc <HAL_DMA_Init+0x664>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d063      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a59      	ldr	r2, [pc, #356]	@ (8001ee0 <HAL_DMA_Init+0x668>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d05e      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a57      	ldr	r2, [pc, #348]	@ (8001ee4 <HAL_DMA_Init+0x66c>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d059      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a56      	ldr	r2, [pc, #344]	@ (8001ee8 <HAL_DMA_Init+0x670>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d054      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a54      	ldr	r2, [pc, #336]	@ (8001eec <HAL_DMA_Init+0x674>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d04f      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a53      	ldr	r2, [pc, #332]	@ (8001ef0 <HAL_DMA_Init+0x678>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d04a      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a51      	ldr	r2, [pc, #324]	@ (8001ef4 <HAL_DMA_Init+0x67c>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d045      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a50      	ldr	r2, [pc, #320]	@ (8001ef8 <HAL_DMA_Init+0x680>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d040      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a4e      	ldr	r2, [pc, #312]	@ (8001efc <HAL_DMA_Init+0x684>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d03b      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a4d      	ldr	r2, [pc, #308]	@ (8001f00 <HAL_DMA_Init+0x688>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d036      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a4b      	ldr	r2, [pc, #300]	@ (8001f04 <HAL_DMA_Init+0x68c>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d031      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a4a      	ldr	r2, [pc, #296]	@ (8001f08 <HAL_DMA_Init+0x690>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d02c      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a48      	ldr	r2, [pc, #288]	@ (8001f0c <HAL_DMA_Init+0x694>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d027      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a47      	ldr	r2, [pc, #284]	@ (8001f10 <HAL_DMA_Init+0x698>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d022      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a45      	ldr	r2, [pc, #276]	@ (8001f14 <HAL_DMA_Init+0x69c>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d01d      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a44      	ldr	r2, [pc, #272]	@ (8001f18 <HAL_DMA_Init+0x6a0>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d018      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a42      	ldr	r2, [pc, #264]	@ (8001f1c <HAL_DMA_Init+0x6a4>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d013      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a41      	ldr	r2, [pc, #260]	@ (8001f20 <HAL_DMA_Init+0x6a8>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d00e      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a3f      	ldr	r2, [pc, #252]	@ (8001f24 <HAL_DMA_Init+0x6ac>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d009      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a3e      	ldr	r2, [pc, #248]	@ (8001f28 <HAL_DMA_Init+0x6b0>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d004      	beq.n	8001e3e <HAL_DMA_Init+0x5c6>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a3c      	ldr	r2, [pc, #240]	@ (8001f2c <HAL_DMA_Init+0x6b4>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d101      	bne.n	8001e42 <HAL_DMA_Init+0x5ca>
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e000      	b.n	8001e44 <HAL_DMA_Init+0x5cc>
 8001e42:	2300      	movs	r3, #0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d032      	beq.n	8001eae <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f001 fe3b 	bl	8003ac4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	2b80      	cmp	r3, #128	@ 0x80
 8001e54:	d102      	bne.n	8001e5c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	685a      	ldr	r2, [r3, #4]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e64:	b2d2      	uxtb	r2, r2
 8001e66:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001e70:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d010      	beq.n	8001e9c <HAL_DMA_Init+0x624>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	2b08      	cmp	r3, #8
 8001e80:	d80c      	bhi.n	8001e9c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f001 feb8 	bl	8003bf8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001e98:	605a      	str	r2, [r3, #4]
 8001e9a:	e008      	b.n	8001eae <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3718      	adds	r7, #24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	a7fdabf8 	.word	0xa7fdabf8
 8001ecc:	cccccccd 	.word	0xcccccccd
 8001ed0:	40020010 	.word	0x40020010
 8001ed4:	40020028 	.word	0x40020028
 8001ed8:	40020040 	.word	0x40020040
 8001edc:	40020058 	.word	0x40020058
 8001ee0:	40020070 	.word	0x40020070
 8001ee4:	40020088 	.word	0x40020088
 8001ee8:	400200a0 	.word	0x400200a0
 8001eec:	400200b8 	.word	0x400200b8
 8001ef0:	40020410 	.word	0x40020410
 8001ef4:	40020428 	.word	0x40020428
 8001ef8:	40020440 	.word	0x40020440
 8001efc:	40020458 	.word	0x40020458
 8001f00:	40020470 	.word	0x40020470
 8001f04:	40020488 	.word	0x40020488
 8001f08:	400204a0 	.word	0x400204a0
 8001f0c:	400204b8 	.word	0x400204b8
 8001f10:	58025408 	.word	0x58025408
 8001f14:	5802541c 	.word	0x5802541c
 8001f18:	58025430 	.word	0x58025430
 8001f1c:	58025444 	.word	0x58025444
 8001f20:	58025458 	.word	0x58025458
 8001f24:	5802546c 	.word	0x5802546c
 8001f28:	58025480 	.word	0x58025480
 8001f2c:	58025494 	.word	0x58025494

08001f30 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001f38:	f7ff fb52 	bl	80015e0 <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d101      	bne.n	8001f48 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e2dc      	b.n	8002502 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d008      	beq.n	8001f66 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2280      	movs	r2, #128	@ 0x80
 8001f58:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e2cd      	b.n	8002502 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a76      	ldr	r2, [pc, #472]	@ (8002144 <HAL_DMA_Abort+0x214>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d04a      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a74      	ldr	r2, [pc, #464]	@ (8002148 <HAL_DMA_Abort+0x218>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d045      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a73      	ldr	r2, [pc, #460]	@ (800214c <HAL_DMA_Abort+0x21c>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d040      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a71      	ldr	r2, [pc, #452]	@ (8002150 <HAL_DMA_Abort+0x220>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d03b      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a70      	ldr	r2, [pc, #448]	@ (8002154 <HAL_DMA_Abort+0x224>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d036      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a6e      	ldr	r2, [pc, #440]	@ (8002158 <HAL_DMA_Abort+0x228>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d031      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a6d      	ldr	r2, [pc, #436]	@ (800215c <HAL_DMA_Abort+0x22c>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d02c      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a6b      	ldr	r2, [pc, #428]	@ (8002160 <HAL_DMA_Abort+0x230>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d027      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a6a      	ldr	r2, [pc, #424]	@ (8002164 <HAL_DMA_Abort+0x234>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d022      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a68      	ldr	r2, [pc, #416]	@ (8002168 <HAL_DMA_Abort+0x238>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d01d      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a67      	ldr	r2, [pc, #412]	@ (800216c <HAL_DMA_Abort+0x23c>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d018      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a65      	ldr	r2, [pc, #404]	@ (8002170 <HAL_DMA_Abort+0x240>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d013      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a64      	ldr	r2, [pc, #400]	@ (8002174 <HAL_DMA_Abort+0x244>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d00e      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a62      	ldr	r2, [pc, #392]	@ (8002178 <HAL_DMA_Abort+0x248>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d009      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a61      	ldr	r2, [pc, #388]	@ (800217c <HAL_DMA_Abort+0x24c>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d004      	beq.n	8002006 <HAL_DMA_Abort+0xd6>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a5f      	ldr	r2, [pc, #380]	@ (8002180 <HAL_DMA_Abort+0x250>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d101      	bne.n	800200a <HAL_DMA_Abort+0xda>
 8002006:	2301      	movs	r3, #1
 8002008:	e000      	b.n	800200c <HAL_DMA_Abort+0xdc>
 800200a:	2300      	movs	r3, #0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d013      	beq.n	8002038 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f022 021e 	bic.w	r2, r2, #30
 800201e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	695a      	ldr	r2, [r3, #20]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800202e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	617b      	str	r3, [r7, #20]
 8002036:	e00a      	b.n	800204e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f022 020e 	bic.w	r2, r2, #14
 8002046:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a3c      	ldr	r2, [pc, #240]	@ (8002144 <HAL_DMA_Abort+0x214>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d072      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a3a      	ldr	r2, [pc, #232]	@ (8002148 <HAL_DMA_Abort+0x218>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d06d      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a39      	ldr	r2, [pc, #228]	@ (800214c <HAL_DMA_Abort+0x21c>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d068      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a37      	ldr	r2, [pc, #220]	@ (8002150 <HAL_DMA_Abort+0x220>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d063      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a36      	ldr	r2, [pc, #216]	@ (8002154 <HAL_DMA_Abort+0x224>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d05e      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a34      	ldr	r2, [pc, #208]	@ (8002158 <HAL_DMA_Abort+0x228>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d059      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a33      	ldr	r2, [pc, #204]	@ (800215c <HAL_DMA_Abort+0x22c>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d054      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a31      	ldr	r2, [pc, #196]	@ (8002160 <HAL_DMA_Abort+0x230>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d04f      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a30      	ldr	r2, [pc, #192]	@ (8002164 <HAL_DMA_Abort+0x234>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d04a      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a2e      	ldr	r2, [pc, #184]	@ (8002168 <HAL_DMA_Abort+0x238>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d045      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a2d      	ldr	r2, [pc, #180]	@ (800216c <HAL_DMA_Abort+0x23c>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d040      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002170 <HAL_DMA_Abort+0x240>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d03b      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a2a      	ldr	r2, [pc, #168]	@ (8002174 <HAL_DMA_Abort+0x244>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d036      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a28      	ldr	r2, [pc, #160]	@ (8002178 <HAL_DMA_Abort+0x248>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d031      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a27      	ldr	r2, [pc, #156]	@ (800217c <HAL_DMA_Abort+0x24c>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d02c      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a25      	ldr	r2, [pc, #148]	@ (8002180 <HAL_DMA_Abort+0x250>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d027      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a24      	ldr	r2, [pc, #144]	@ (8002184 <HAL_DMA_Abort+0x254>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d022      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a22      	ldr	r2, [pc, #136]	@ (8002188 <HAL_DMA_Abort+0x258>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d01d      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a21      	ldr	r2, [pc, #132]	@ (800218c <HAL_DMA_Abort+0x25c>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d018      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a1f      	ldr	r2, [pc, #124]	@ (8002190 <HAL_DMA_Abort+0x260>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d013      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a1e      	ldr	r2, [pc, #120]	@ (8002194 <HAL_DMA_Abort+0x264>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d00e      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a1c      	ldr	r2, [pc, #112]	@ (8002198 <HAL_DMA_Abort+0x268>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d009      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a1b      	ldr	r2, [pc, #108]	@ (800219c <HAL_DMA_Abort+0x26c>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d004      	beq.n	800213e <HAL_DMA_Abort+0x20e>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a19      	ldr	r2, [pc, #100]	@ (80021a0 <HAL_DMA_Abort+0x270>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d132      	bne.n	80021a4 <HAL_DMA_Abort+0x274>
 800213e:	2301      	movs	r3, #1
 8002140:	e031      	b.n	80021a6 <HAL_DMA_Abort+0x276>
 8002142:	bf00      	nop
 8002144:	40020010 	.word	0x40020010
 8002148:	40020028 	.word	0x40020028
 800214c:	40020040 	.word	0x40020040
 8002150:	40020058 	.word	0x40020058
 8002154:	40020070 	.word	0x40020070
 8002158:	40020088 	.word	0x40020088
 800215c:	400200a0 	.word	0x400200a0
 8002160:	400200b8 	.word	0x400200b8
 8002164:	40020410 	.word	0x40020410
 8002168:	40020428 	.word	0x40020428
 800216c:	40020440 	.word	0x40020440
 8002170:	40020458 	.word	0x40020458
 8002174:	40020470 	.word	0x40020470
 8002178:	40020488 	.word	0x40020488
 800217c:	400204a0 	.word	0x400204a0
 8002180:	400204b8 	.word	0x400204b8
 8002184:	58025408 	.word	0x58025408
 8002188:	5802541c 	.word	0x5802541c
 800218c:	58025430 	.word	0x58025430
 8002190:	58025444 	.word	0x58025444
 8002194:	58025458 	.word	0x58025458
 8002198:	5802546c 	.word	0x5802546c
 800219c:	58025480 	.word	0x58025480
 80021a0:	58025494 	.word	0x58025494
 80021a4:	2300      	movs	r3, #0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d007      	beq.n	80021ba <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a6d      	ldr	r2, [pc, #436]	@ (8002374 <HAL_DMA_Abort+0x444>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d04a      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a6b      	ldr	r2, [pc, #428]	@ (8002378 <HAL_DMA_Abort+0x448>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d045      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a6a      	ldr	r2, [pc, #424]	@ (800237c <HAL_DMA_Abort+0x44c>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d040      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a68      	ldr	r2, [pc, #416]	@ (8002380 <HAL_DMA_Abort+0x450>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d03b      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a67      	ldr	r2, [pc, #412]	@ (8002384 <HAL_DMA_Abort+0x454>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d036      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a65      	ldr	r2, [pc, #404]	@ (8002388 <HAL_DMA_Abort+0x458>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d031      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a64      	ldr	r2, [pc, #400]	@ (800238c <HAL_DMA_Abort+0x45c>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d02c      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a62      	ldr	r2, [pc, #392]	@ (8002390 <HAL_DMA_Abort+0x460>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d027      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a61      	ldr	r2, [pc, #388]	@ (8002394 <HAL_DMA_Abort+0x464>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d022      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a5f      	ldr	r2, [pc, #380]	@ (8002398 <HAL_DMA_Abort+0x468>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d01d      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a5e      	ldr	r2, [pc, #376]	@ (800239c <HAL_DMA_Abort+0x46c>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d018      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a5c      	ldr	r2, [pc, #368]	@ (80023a0 <HAL_DMA_Abort+0x470>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d013      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a5b      	ldr	r2, [pc, #364]	@ (80023a4 <HAL_DMA_Abort+0x474>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d00e      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a59      	ldr	r2, [pc, #356]	@ (80023a8 <HAL_DMA_Abort+0x478>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d009      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a58      	ldr	r2, [pc, #352]	@ (80023ac <HAL_DMA_Abort+0x47c>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d004      	beq.n	800225a <HAL_DMA_Abort+0x32a>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a56      	ldr	r2, [pc, #344]	@ (80023b0 <HAL_DMA_Abort+0x480>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d108      	bne.n	800226c <HAL_DMA_Abort+0x33c>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f022 0201 	bic.w	r2, r2, #1
 8002268:	601a      	str	r2, [r3, #0]
 800226a:	e007      	b.n	800227c <HAL_DMA_Abort+0x34c>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f022 0201 	bic.w	r2, r2, #1
 800227a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800227c:	e013      	b.n	80022a6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800227e:	f7ff f9af 	bl	80015e0 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b05      	cmp	r3, #5
 800228a:	d90c      	bls.n	80022a6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2220      	movs	r2, #32
 8002290:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2203      	movs	r2, #3
 8002296:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e12d      	b.n	8002502 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d1e5      	bne.n	800227e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a2f      	ldr	r2, [pc, #188]	@ (8002374 <HAL_DMA_Abort+0x444>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d04a      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a2d      	ldr	r2, [pc, #180]	@ (8002378 <HAL_DMA_Abort+0x448>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d045      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a2c      	ldr	r2, [pc, #176]	@ (800237c <HAL_DMA_Abort+0x44c>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d040      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a2a      	ldr	r2, [pc, #168]	@ (8002380 <HAL_DMA_Abort+0x450>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d03b      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a29      	ldr	r2, [pc, #164]	@ (8002384 <HAL_DMA_Abort+0x454>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d036      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a27      	ldr	r2, [pc, #156]	@ (8002388 <HAL_DMA_Abort+0x458>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d031      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a26      	ldr	r2, [pc, #152]	@ (800238c <HAL_DMA_Abort+0x45c>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d02c      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a24      	ldr	r2, [pc, #144]	@ (8002390 <HAL_DMA_Abort+0x460>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d027      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a23      	ldr	r2, [pc, #140]	@ (8002394 <HAL_DMA_Abort+0x464>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d022      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a21      	ldr	r2, [pc, #132]	@ (8002398 <HAL_DMA_Abort+0x468>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d01d      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a20      	ldr	r2, [pc, #128]	@ (800239c <HAL_DMA_Abort+0x46c>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d018      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a1e      	ldr	r2, [pc, #120]	@ (80023a0 <HAL_DMA_Abort+0x470>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d013      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a1d      	ldr	r2, [pc, #116]	@ (80023a4 <HAL_DMA_Abort+0x474>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d00e      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a1b      	ldr	r2, [pc, #108]	@ (80023a8 <HAL_DMA_Abort+0x478>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d009      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a1a      	ldr	r2, [pc, #104]	@ (80023ac <HAL_DMA_Abort+0x47c>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d004      	beq.n	8002352 <HAL_DMA_Abort+0x422>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a18      	ldr	r2, [pc, #96]	@ (80023b0 <HAL_DMA_Abort+0x480>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d101      	bne.n	8002356 <HAL_DMA_Abort+0x426>
 8002352:	2301      	movs	r3, #1
 8002354:	e000      	b.n	8002358 <HAL_DMA_Abort+0x428>
 8002356:	2300      	movs	r3, #0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d02b      	beq.n	80023b4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002360:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002366:	f003 031f 	and.w	r3, r3, #31
 800236a:	223f      	movs	r2, #63	@ 0x3f
 800236c:	409a      	lsls	r2, r3
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	609a      	str	r2, [r3, #8]
 8002372:	e02a      	b.n	80023ca <HAL_DMA_Abort+0x49a>
 8002374:	40020010 	.word	0x40020010
 8002378:	40020028 	.word	0x40020028
 800237c:	40020040 	.word	0x40020040
 8002380:	40020058 	.word	0x40020058
 8002384:	40020070 	.word	0x40020070
 8002388:	40020088 	.word	0x40020088
 800238c:	400200a0 	.word	0x400200a0
 8002390:	400200b8 	.word	0x400200b8
 8002394:	40020410 	.word	0x40020410
 8002398:	40020428 	.word	0x40020428
 800239c:	40020440 	.word	0x40020440
 80023a0:	40020458 	.word	0x40020458
 80023a4:	40020470 	.word	0x40020470
 80023a8:	40020488 	.word	0x40020488
 80023ac:	400204a0 	.word	0x400204a0
 80023b0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023b8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023be:	f003 031f 	and.w	r3, r3, #31
 80023c2:	2201      	movs	r2, #1
 80023c4:	409a      	lsls	r2, r3
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a4f      	ldr	r2, [pc, #316]	@ (800250c <HAL_DMA_Abort+0x5dc>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d072      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a4d      	ldr	r2, [pc, #308]	@ (8002510 <HAL_DMA_Abort+0x5e0>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d06d      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a4c      	ldr	r2, [pc, #304]	@ (8002514 <HAL_DMA_Abort+0x5e4>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d068      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a4a      	ldr	r2, [pc, #296]	@ (8002518 <HAL_DMA_Abort+0x5e8>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d063      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a49      	ldr	r2, [pc, #292]	@ (800251c <HAL_DMA_Abort+0x5ec>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d05e      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a47      	ldr	r2, [pc, #284]	@ (8002520 <HAL_DMA_Abort+0x5f0>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d059      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a46      	ldr	r2, [pc, #280]	@ (8002524 <HAL_DMA_Abort+0x5f4>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d054      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a44      	ldr	r2, [pc, #272]	@ (8002528 <HAL_DMA_Abort+0x5f8>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d04f      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a43      	ldr	r2, [pc, #268]	@ (800252c <HAL_DMA_Abort+0x5fc>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d04a      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a41      	ldr	r2, [pc, #260]	@ (8002530 <HAL_DMA_Abort+0x600>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d045      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a40      	ldr	r2, [pc, #256]	@ (8002534 <HAL_DMA_Abort+0x604>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d040      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a3e      	ldr	r2, [pc, #248]	@ (8002538 <HAL_DMA_Abort+0x608>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d03b      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a3d      	ldr	r2, [pc, #244]	@ (800253c <HAL_DMA_Abort+0x60c>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d036      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a3b      	ldr	r2, [pc, #236]	@ (8002540 <HAL_DMA_Abort+0x610>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d031      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a3a      	ldr	r2, [pc, #232]	@ (8002544 <HAL_DMA_Abort+0x614>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d02c      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a38      	ldr	r2, [pc, #224]	@ (8002548 <HAL_DMA_Abort+0x618>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d027      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a37      	ldr	r2, [pc, #220]	@ (800254c <HAL_DMA_Abort+0x61c>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d022      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a35      	ldr	r2, [pc, #212]	@ (8002550 <HAL_DMA_Abort+0x620>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d01d      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a34      	ldr	r2, [pc, #208]	@ (8002554 <HAL_DMA_Abort+0x624>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d018      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a32      	ldr	r2, [pc, #200]	@ (8002558 <HAL_DMA_Abort+0x628>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d013      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a31      	ldr	r2, [pc, #196]	@ (800255c <HAL_DMA_Abort+0x62c>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d00e      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a2f      	ldr	r2, [pc, #188]	@ (8002560 <HAL_DMA_Abort+0x630>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d009      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a2e      	ldr	r2, [pc, #184]	@ (8002564 <HAL_DMA_Abort+0x634>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d004      	beq.n	80024ba <HAL_DMA_Abort+0x58a>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a2c      	ldr	r2, [pc, #176]	@ (8002568 <HAL_DMA_Abort+0x638>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d101      	bne.n	80024be <HAL_DMA_Abort+0x58e>
 80024ba:	2301      	movs	r3, #1
 80024bc:	e000      	b.n	80024c0 <HAL_DMA_Abort+0x590>
 80024be:	2300      	movs	r3, #0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d015      	beq.n	80024f0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80024cc:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d00c      	beq.n	80024f0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024e4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80024ee:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3718      	adds	r7, #24
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40020010 	.word	0x40020010
 8002510:	40020028 	.word	0x40020028
 8002514:	40020040 	.word	0x40020040
 8002518:	40020058 	.word	0x40020058
 800251c:	40020070 	.word	0x40020070
 8002520:	40020088 	.word	0x40020088
 8002524:	400200a0 	.word	0x400200a0
 8002528:	400200b8 	.word	0x400200b8
 800252c:	40020410 	.word	0x40020410
 8002530:	40020428 	.word	0x40020428
 8002534:	40020440 	.word	0x40020440
 8002538:	40020458 	.word	0x40020458
 800253c:	40020470 	.word	0x40020470
 8002540:	40020488 	.word	0x40020488
 8002544:	400204a0 	.word	0x400204a0
 8002548:	400204b8 	.word	0x400204b8
 800254c:	58025408 	.word	0x58025408
 8002550:	5802541c 	.word	0x5802541c
 8002554:	58025430 	.word	0x58025430
 8002558:	58025444 	.word	0x58025444
 800255c:	58025458 	.word	0x58025458
 8002560:	5802546c 	.word	0x5802546c
 8002564:	58025480 	.word	0x58025480
 8002568:	58025494 	.word	0x58025494

0800256c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e237      	b.n	80029ee <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002584:	b2db      	uxtb	r3, r3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d004      	beq.n	8002594 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2280      	movs	r2, #128	@ 0x80
 800258e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e22c      	b.n	80029ee <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a5c      	ldr	r2, [pc, #368]	@ (800270c <HAL_DMA_Abort_IT+0x1a0>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d04a      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a5b      	ldr	r2, [pc, #364]	@ (8002710 <HAL_DMA_Abort_IT+0x1a4>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d045      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a59      	ldr	r2, [pc, #356]	@ (8002714 <HAL_DMA_Abort_IT+0x1a8>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d040      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a58      	ldr	r2, [pc, #352]	@ (8002718 <HAL_DMA_Abort_IT+0x1ac>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d03b      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a56      	ldr	r2, [pc, #344]	@ (800271c <HAL_DMA_Abort_IT+0x1b0>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d036      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a55      	ldr	r2, [pc, #340]	@ (8002720 <HAL_DMA_Abort_IT+0x1b4>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d031      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a53      	ldr	r2, [pc, #332]	@ (8002724 <HAL_DMA_Abort_IT+0x1b8>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d02c      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a52      	ldr	r2, [pc, #328]	@ (8002728 <HAL_DMA_Abort_IT+0x1bc>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d027      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a50      	ldr	r2, [pc, #320]	@ (800272c <HAL_DMA_Abort_IT+0x1c0>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d022      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a4f      	ldr	r2, [pc, #316]	@ (8002730 <HAL_DMA_Abort_IT+0x1c4>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d01d      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a4d      	ldr	r2, [pc, #308]	@ (8002734 <HAL_DMA_Abort_IT+0x1c8>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d018      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a4c      	ldr	r2, [pc, #304]	@ (8002738 <HAL_DMA_Abort_IT+0x1cc>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d013      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a4a      	ldr	r2, [pc, #296]	@ (800273c <HAL_DMA_Abort_IT+0x1d0>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d00e      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a49      	ldr	r2, [pc, #292]	@ (8002740 <HAL_DMA_Abort_IT+0x1d4>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d009      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a47      	ldr	r2, [pc, #284]	@ (8002744 <HAL_DMA_Abort_IT+0x1d8>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d004      	beq.n	8002634 <HAL_DMA_Abort_IT+0xc8>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a46      	ldr	r2, [pc, #280]	@ (8002748 <HAL_DMA_Abort_IT+0x1dc>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d101      	bne.n	8002638 <HAL_DMA_Abort_IT+0xcc>
 8002634:	2301      	movs	r3, #1
 8002636:	e000      	b.n	800263a <HAL_DMA_Abort_IT+0xce>
 8002638:	2300      	movs	r3, #0
 800263a:	2b00      	cmp	r3, #0
 800263c:	f000 8086 	beq.w	800274c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2204      	movs	r2, #4
 8002644:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a2f      	ldr	r2, [pc, #188]	@ (800270c <HAL_DMA_Abort_IT+0x1a0>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d04a      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a2e      	ldr	r2, [pc, #184]	@ (8002710 <HAL_DMA_Abort_IT+0x1a4>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d045      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a2c      	ldr	r2, [pc, #176]	@ (8002714 <HAL_DMA_Abort_IT+0x1a8>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d040      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a2b      	ldr	r2, [pc, #172]	@ (8002718 <HAL_DMA_Abort_IT+0x1ac>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d03b      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a29      	ldr	r2, [pc, #164]	@ (800271c <HAL_DMA_Abort_IT+0x1b0>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d036      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a28      	ldr	r2, [pc, #160]	@ (8002720 <HAL_DMA_Abort_IT+0x1b4>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d031      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a26      	ldr	r2, [pc, #152]	@ (8002724 <HAL_DMA_Abort_IT+0x1b8>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d02c      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a25      	ldr	r2, [pc, #148]	@ (8002728 <HAL_DMA_Abort_IT+0x1bc>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d027      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a23      	ldr	r2, [pc, #140]	@ (800272c <HAL_DMA_Abort_IT+0x1c0>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d022      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a22      	ldr	r2, [pc, #136]	@ (8002730 <HAL_DMA_Abort_IT+0x1c4>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d01d      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a20      	ldr	r2, [pc, #128]	@ (8002734 <HAL_DMA_Abort_IT+0x1c8>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d018      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002738 <HAL_DMA_Abort_IT+0x1cc>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d013      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a1d      	ldr	r2, [pc, #116]	@ (800273c <HAL_DMA_Abort_IT+0x1d0>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d00e      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a1c      	ldr	r2, [pc, #112]	@ (8002740 <HAL_DMA_Abort_IT+0x1d4>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d009      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a1a      	ldr	r2, [pc, #104]	@ (8002744 <HAL_DMA_Abort_IT+0x1d8>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d004      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x17c>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a19      	ldr	r2, [pc, #100]	@ (8002748 <HAL_DMA_Abort_IT+0x1dc>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d108      	bne.n	80026fa <HAL_DMA_Abort_IT+0x18e>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f022 0201 	bic.w	r2, r2, #1
 80026f6:	601a      	str	r2, [r3, #0]
 80026f8:	e178      	b.n	80029ec <HAL_DMA_Abort_IT+0x480>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 0201 	bic.w	r2, r2, #1
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	e16f      	b.n	80029ec <HAL_DMA_Abort_IT+0x480>
 800270c:	40020010 	.word	0x40020010
 8002710:	40020028 	.word	0x40020028
 8002714:	40020040 	.word	0x40020040
 8002718:	40020058 	.word	0x40020058
 800271c:	40020070 	.word	0x40020070
 8002720:	40020088 	.word	0x40020088
 8002724:	400200a0 	.word	0x400200a0
 8002728:	400200b8 	.word	0x400200b8
 800272c:	40020410 	.word	0x40020410
 8002730:	40020428 	.word	0x40020428
 8002734:	40020440 	.word	0x40020440
 8002738:	40020458 	.word	0x40020458
 800273c:	40020470 	.word	0x40020470
 8002740:	40020488 	.word	0x40020488
 8002744:	400204a0 	.word	0x400204a0
 8002748:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f022 020e 	bic.w	r2, r2, #14
 800275a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a6c      	ldr	r2, [pc, #432]	@ (8002914 <HAL_DMA_Abort_IT+0x3a8>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d04a      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a6b      	ldr	r2, [pc, #428]	@ (8002918 <HAL_DMA_Abort_IT+0x3ac>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d045      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a69      	ldr	r2, [pc, #420]	@ (800291c <HAL_DMA_Abort_IT+0x3b0>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d040      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a68      	ldr	r2, [pc, #416]	@ (8002920 <HAL_DMA_Abort_IT+0x3b4>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d03b      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a66      	ldr	r2, [pc, #408]	@ (8002924 <HAL_DMA_Abort_IT+0x3b8>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d036      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a65      	ldr	r2, [pc, #404]	@ (8002928 <HAL_DMA_Abort_IT+0x3bc>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d031      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a63      	ldr	r2, [pc, #396]	@ (800292c <HAL_DMA_Abort_IT+0x3c0>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d02c      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a62      	ldr	r2, [pc, #392]	@ (8002930 <HAL_DMA_Abort_IT+0x3c4>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d027      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a60      	ldr	r2, [pc, #384]	@ (8002934 <HAL_DMA_Abort_IT+0x3c8>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d022      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a5f      	ldr	r2, [pc, #380]	@ (8002938 <HAL_DMA_Abort_IT+0x3cc>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d01d      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a5d      	ldr	r2, [pc, #372]	@ (800293c <HAL_DMA_Abort_IT+0x3d0>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d018      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a5c      	ldr	r2, [pc, #368]	@ (8002940 <HAL_DMA_Abort_IT+0x3d4>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d013      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a5a      	ldr	r2, [pc, #360]	@ (8002944 <HAL_DMA_Abort_IT+0x3d8>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d00e      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a59      	ldr	r2, [pc, #356]	@ (8002948 <HAL_DMA_Abort_IT+0x3dc>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d009      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a57      	ldr	r2, [pc, #348]	@ (800294c <HAL_DMA_Abort_IT+0x3e0>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d004      	beq.n	80027fc <HAL_DMA_Abort_IT+0x290>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a56      	ldr	r2, [pc, #344]	@ (8002950 <HAL_DMA_Abort_IT+0x3e4>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d108      	bne.n	800280e <HAL_DMA_Abort_IT+0x2a2>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f022 0201 	bic.w	r2, r2, #1
 800280a:	601a      	str	r2, [r3, #0]
 800280c:	e007      	b.n	800281e <HAL_DMA_Abort_IT+0x2b2>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f022 0201 	bic.w	r2, r2, #1
 800281c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a3c      	ldr	r2, [pc, #240]	@ (8002914 <HAL_DMA_Abort_IT+0x3a8>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d072      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a3a      	ldr	r2, [pc, #232]	@ (8002918 <HAL_DMA_Abort_IT+0x3ac>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d06d      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a39      	ldr	r2, [pc, #228]	@ (800291c <HAL_DMA_Abort_IT+0x3b0>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d068      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a37      	ldr	r2, [pc, #220]	@ (8002920 <HAL_DMA_Abort_IT+0x3b4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d063      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a36      	ldr	r2, [pc, #216]	@ (8002924 <HAL_DMA_Abort_IT+0x3b8>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d05e      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a34      	ldr	r2, [pc, #208]	@ (8002928 <HAL_DMA_Abort_IT+0x3bc>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d059      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a33      	ldr	r2, [pc, #204]	@ (800292c <HAL_DMA_Abort_IT+0x3c0>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d054      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a31      	ldr	r2, [pc, #196]	@ (8002930 <HAL_DMA_Abort_IT+0x3c4>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d04f      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a30      	ldr	r2, [pc, #192]	@ (8002934 <HAL_DMA_Abort_IT+0x3c8>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d04a      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a2e      	ldr	r2, [pc, #184]	@ (8002938 <HAL_DMA_Abort_IT+0x3cc>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d045      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a2d      	ldr	r2, [pc, #180]	@ (800293c <HAL_DMA_Abort_IT+0x3d0>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d040      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a2b      	ldr	r2, [pc, #172]	@ (8002940 <HAL_DMA_Abort_IT+0x3d4>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d03b      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a2a      	ldr	r2, [pc, #168]	@ (8002944 <HAL_DMA_Abort_IT+0x3d8>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d036      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a28      	ldr	r2, [pc, #160]	@ (8002948 <HAL_DMA_Abort_IT+0x3dc>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d031      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a27      	ldr	r2, [pc, #156]	@ (800294c <HAL_DMA_Abort_IT+0x3e0>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d02c      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a25      	ldr	r2, [pc, #148]	@ (8002950 <HAL_DMA_Abort_IT+0x3e4>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d027      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a24      	ldr	r2, [pc, #144]	@ (8002954 <HAL_DMA_Abort_IT+0x3e8>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d022      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a22      	ldr	r2, [pc, #136]	@ (8002958 <HAL_DMA_Abort_IT+0x3ec>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d01d      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a21      	ldr	r2, [pc, #132]	@ (800295c <HAL_DMA_Abort_IT+0x3f0>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d018      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a1f      	ldr	r2, [pc, #124]	@ (8002960 <HAL_DMA_Abort_IT+0x3f4>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d013      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a1e      	ldr	r2, [pc, #120]	@ (8002964 <HAL_DMA_Abort_IT+0x3f8>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d00e      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a1c      	ldr	r2, [pc, #112]	@ (8002968 <HAL_DMA_Abort_IT+0x3fc>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d009      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a1b      	ldr	r2, [pc, #108]	@ (800296c <HAL_DMA_Abort_IT+0x400>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d004      	beq.n	800290e <HAL_DMA_Abort_IT+0x3a2>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a19      	ldr	r2, [pc, #100]	@ (8002970 <HAL_DMA_Abort_IT+0x404>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d132      	bne.n	8002974 <HAL_DMA_Abort_IT+0x408>
 800290e:	2301      	movs	r3, #1
 8002910:	e031      	b.n	8002976 <HAL_DMA_Abort_IT+0x40a>
 8002912:	bf00      	nop
 8002914:	40020010 	.word	0x40020010
 8002918:	40020028 	.word	0x40020028
 800291c:	40020040 	.word	0x40020040
 8002920:	40020058 	.word	0x40020058
 8002924:	40020070 	.word	0x40020070
 8002928:	40020088 	.word	0x40020088
 800292c:	400200a0 	.word	0x400200a0
 8002930:	400200b8 	.word	0x400200b8
 8002934:	40020410 	.word	0x40020410
 8002938:	40020428 	.word	0x40020428
 800293c:	40020440 	.word	0x40020440
 8002940:	40020458 	.word	0x40020458
 8002944:	40020470 	.word	0x40020470
 8002948:	40020488 	.word	0x40020488
 800294c:	400204a0 	.word	0x400204a0
 8002950:	400204b8 	.word	0x400204b8
 8002954:	58025408 	.word	0x58025408
 8002958:	5802541c 	.word	0x5802541c
 800295c:	58025430 	.word	0x58025430
 8002960:	58025444 	.word	0x58025444
 8002964:	58025458 	.word	0x58025458
 8002968:	5802546c 	.word	0x5802546c
 800296c:	58025480 	.word	0x58025480
 8002970:	58025494 	.word	0x58025494
 8002974:	2300      	movs	r3, #0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d028      	beq.n	80029cc <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002984:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002988:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800298e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002994:	f003 031f 	and.w	r3, r3, #31
 8002998:	2201      	movs	r2, #1
 800299a:	409a      	lsls	r2, r3
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80029a8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00c      	beq.n	80029cc <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029c0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80029ca:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3710      	adds	r7, #16
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop

080029f8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b08a      	sub	sp, #40	@ 0x28
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a04:	4b67      	ldr	r3, [pc, #412]	@ (8002ba4 <HAL_DMA_IRQHandler+0x1ac>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a67      	ldr	r2, [pc, #412]	@ (8002ba8 <HAL_DMA_IRQHandler+0x1b0>)
 8002a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0e:	0a9b      	lsrs	r3, r3, #10
 8002a10:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a16:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a1c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002a1e:	6a3b      	ldr	r3, [r7, #32]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a5f      	ldr	r2, [pc, #380]	@ (8002bac <HAL_DMA_IRQHandler+0x1b4>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d04a      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a5d      	ldr	r2, [pc, #372]	@ (8002bb0 <HAL_DMA_IRQHandler+0x1b8>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d045      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a5c      	ldr	r2, [pc, #368]	@ (8002bb4 <HAL_DMA_IRQHandler+0x1bc>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d040      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a5a      	ldr	r2, [pc, #360]	@ (8002bb8 <HAL_DMA_IRQHandler+0x1c0>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d03b      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a59      	ldr	r2, [pc, #356]	@ (8002bbc <HAL_DMA_IRQHandler+0x1c4>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d036      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a57      	ldr	r2, [pc, #348]	@ (8002bc0 <HAL_DMA_IRQHandler+0x1c8>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d031      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a56      	ldr	r2, [pc, #344]	@ (8002bc4 <HAL_DMA_IRQHandler+0x1cc>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d02c      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a54      	ldr	r2, [pc, #336]	@ (8002bc8 <HAL_DMA_IRQHandler+0x1d0>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d027      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a53      	ldr	r2, [pc, #332]	@ (8002bcc <HAL_DMA_IRQHandler+0x1d4>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d022      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a51      	ldr	r2, [pc, #324]	@ (8002bd0 <HAL_DMA_IRQHandler+0x1d8>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d01d      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a50      	ldr	r2, [pc, #320]	@ (8002bd4 <HAL_DMA_IRQHandler+0x1dc>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d018      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a4e      	ldr	r2, [pc, #312]	@ (8002bd8 <HAL_DMA_IRQHandler+0x1e0>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d013      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a4d      	ldr	r2, [pc, #308]	@ (8002bdc <HAL_DMA_IRQHandler+0x1e4>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d00e      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a4b      	ldr	r2, [pc, #300]	@ (8002be0 <HAL_DMA_IRQHandler+0x1e8>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d009      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a4a      	ldr	r2, [pc, #296]	@ (8002be4 <HAL_DMA_IRQHandler+0x1ec>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d004      	beq.n	8002aca <HAL_DMA_IRQHandler+0xd2>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a48      	ldr	r2, [pc, #288]	@ (8002be8 <HAL_DMA_IRQHandler+0x1f0>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d101      	bne.n	8002ace <HAL_DMA_IRQHandler+0xd6>
 8002aca:	2301      	movs	r3, #1
 8002acc:	e000      	b.n	8002ad0 <HAL_DMA_IRQHandler+0xd8>
 8002ace:	2300      	movs	r3, #0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f000 842b 	beq.w	800332c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ada:	f003 031f 	and.w	r3, r3, #31
 8002ade:	2208      	movs	r2, #8
 8002ae0:	409a      	lsls	r2, r3
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f000 80a2 	beq.w	8002c30 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a2e      	ldr	r2, [pc, #184]	@ (8002bac <HAL_DMA_IRQHandler+0x1b4>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d04a      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a2d      	ldr	r2, [pc, #180]	@ (8002bb0 <HAL_DMA_IRQHandler+0x1b8>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d045      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a2b      	ldr	r2, [pc, #172]	@ (8002bb4 <HAL_DMA_IRQHandler+0x1bc>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d040      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a2a      	ldr	r2, [pc, #168]	@ (8002bb8 <HAL_DMA_IRQHandler+0x1c0>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d03b      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a28      	ldr	r2, [pc, #160]	@ (8002bbc <HAL_DMA_IRQHandler+0x1c4>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d036      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a27      	ldr	r2, [pc, #156]	@ (8002bc0 <HAL_DMA_IRQHandler+0x1c8>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d031      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a25      	ldr	r2, [pc, #148]	@ (8002bc4 <HAL_DMA_IRQHandler+0x1cc>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d02c      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a24      	ldr	r2, [pc, #144]	@ (8002bc8 <HAL_DMA_IRQHandler+0x1d0>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d027      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a22      	ldr	r2, [pc, #136]	@ (8002bcc <HAL_DMA_IRQHandler+0x1d4>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d022      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a21      	ldr	r2, [pc, #132]	@ (8002bd0 <HAL_DMA_IRQHandler+0x1d8>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d01d      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a1f      	ldr	r2, [pc, #124]	@ (8002bd4 <HAL_DMA_IRQHandler+0x1dc>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d018      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a1e      	ldr	r2, [pc, #120]	@ (8002bd8 <HAL_DMA_IRQHandler+0x1e0>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d013      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a1c      	ldr	r2, [pc, #112]	@ (8002bdc <HAL_DMA_IRQHandler+0x1e4>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d00e      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a1b      	ldr	r2, [pc, #108]	@ (8002be0 <HAL_DMA_IRQHandler+0x1e8>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d009      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a19      	ldr	r2, [pc, #100]	@ (8002be4 <HAL_DMA_IRQHandler+0x1ec>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d004      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x194>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a18      	ldr	r2, [pc, #96]	@ (8002be8 <HAL_DMA_IRQHandler+0x1f0>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d12f      	bne.n	8002bec <HAL_DMA_IRQHandler+0x1f4>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0304 	and.w	r3, r3, #4
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	bf14      	ite	ne
 8002b9a:	2301      	movne	r3, #1
 8002b9c:	2300      	moveq	r3, #0
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	e02e      	b.n	8002c00 <HAL_DMA_IRQHandler+0x208>
 8002ba2:	bf00      	nop
 8002ba4:	24000000 	.word	0x24000000
 8002ba8:	1b4e81b5 	.word	0x1b4e81b5
 8002bac:	40020010 	.word	0x40020010
 8002bb0:	40020028 	.word	0x40020028
 8002bb4:	40020040 	.word	0x40020040
 8002bb8:	40020058 	.word	0x40020058
 8002bbc:	40020070 	.word	0x40020070
 8002bc0:	40020088 	.word	0x40020088
 8002bc4:	400200a0 	.word	0x400200a0
 8002bc8:	400200b8 	.word	0x400200b8
 8002bcc:	40020410 	.word	0x40020410
 8002bd0:	40020428 	.word	0x40020428
 8002bd4:	40020440 	.word	0x40020440
 8002bd8:	40020458 	.word	0x40020458
 8002bdc:	40020470 	.word	0x40020470
 8002be0:	40020488 	.word	0x40020488
 8002be4:	400204a0 	.word	0x400204a0
 8002be8:	400204b8 	.word	0x400204b8
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0308 	and.w	r3, r3, #8
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	bf14      	ite	ne
 8002bfa:	2301      	movne	r3, #1
 8002bfc:	2300      	moveq	r3, #0
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d015      	beq.n	8002c30 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f022 0204 	bic.w	r2, r2, #4
 8002c12:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c18:	f003 031f 	and.w	r3, r3, #31
 8002c1c:	2208      	movs	r2, #8
 8002c1e:	409a      	lsls	r2, r3
 8002c20:	6a3b      	ldr	r3, [r7, #32]
 8002c22:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c28:	f043 0201 	orr.w	r2, r3, #1
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c34:	f003 031f 	and.w	r3, r3, #31
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d06e      	beq.n	8002d24 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a69      	ldr	r2, [pc, #420]	@ (8002df0 <HAL_DMA_IRQHandler+0x3f8>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d04a      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a67      	ldr	r2, [pc, #412]	@ (8002df4 <HAL_DMA_IRQHandler+0x3fc>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d045      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a66      	ldr	r2, [pc, #408]	@ (8002df8 <HAL_DMA_IRQHandler+0x400>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d040      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a64      	ldr	r2, [pc, #400]	@ (8002dfc <HAL_DMA_IRQHandler+0x404>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d03b      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a63      	ldr	r2, [pc, #396]	@ (8002e00 <HAL_DMA_IRQHandler+0x408>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d036      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a61      	ldr	r2, [pc, #388]	@ (8002e04 <HAL_DMA_IRQHandler+0x40c>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d031      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a60      	ldr	r2, [pc, #384]	@ (8002e08 <HAL_DMA_IRQHandler+0x410>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d02c      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a5e      	ldr	r2, [pc, #376]	@ (8002e0c <HAL_DMA_IRQHandler+0x414>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d027      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a5d      	ldr	r2, [pc, #372]	@ (8002e10 <HAL_DMA_IRQHandler+0x418>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d022      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a5b      	ldr	r2, [pc, #364]	@ (8002e14 <HAL_DMA_IRQHandler+0x41c>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d01d      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a5a      	ldr	r2, [pc, #360]	@ (8002e18 <HAL_DMA_IRQHandler+0x420>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d018      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a58      	ldr	r2, [pc, #352]	@ (8002e1c <HAL_DMA_IRQHandler+0x424>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d013      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a57      	ldr	r2, [pc, #348]	@ (8002e20 <HAL_DMA_IRQHandler+0x428>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d00e      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a55      	ldr	r2, [pc, #340]	@ (8002e24 <HAL_DMA_IRQHandler+0x42c>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d009      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a54      	ldr	r2, [pc, #336]	@ (8002e28 <HAL_DMA_IRQHandler+0x430>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d004      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x2ee>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a52      	ldr	r2, [pc, #328]	@ (8002e2c <HAL_DMA_IRQHandler+0x434>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d10a      	bne.n	8002cfc <HAL_DMA_IRQHandler+0x304>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	695b      	ldr	r3, [r3, #20]
 8002cec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	bf14      	ite	ne
 8002cf4:	2301      	movne	r3, #1
 8002cf6:	2300      	moveq	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	e003      	b.n	8002d04 <HAL_DMA_IRQHandler+0x30c>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2300      	movs	r3, #0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d00d      	beq.n	8002d24 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d0c:	f003 031f 	and.w	r3, r3, #31
 8002d10:	2201      	movs	r2, #1
 8002d12:	409a      	lsls	r2, r3
 8002d14:	6a3b      	ldr	r3, [r7, #32]
 8002d16:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d1c:	f043 0202 	orr.w	r2, r3, #2
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d28:	f003 031f 	and.w	r3, r3, #31
 8002d2c:	2204      	movs	r2, #4
 8002d2e:	409a      	lsls	r2, r3
 8002d30:	69bb      	ldr	r3, [r7, #24]
 8002d32:	4013      	ands	r3, r2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	f000 808f 	beq.w	8002e58 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a2c      	ldr	r2, [pc, #176]	@ (8002df0 <HAL_DMA_IRQHandler+0x3f8>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d04a      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a2a      	ldr	r2, [pc, #168]	@ (8002df4 <HAL_DMA_IRQHandler+0x3fc>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d045      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a29      	ldr	r2, [pc, #164]	@ (8002df8 <HAL_DMA_IRQHandler+0x400>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d040      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a27      	ldr	r2, [pc, #156]	@ (8002dfc <HAL_DMA_IRQHandler+0x404>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d03b      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a26      	ldr	r2, [pc, #152]	@ (8002e00 <HAL_DMA_IRQHandler+0x408>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d036      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a24      	ldr	r2, [pc, #144]	@ (8002e04 <HAL_DMA_IRQHandler+0x40c>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d031      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a23      	ldr	r2, [pc, #140]	@ (8002e08 <HAL_DMA_IRQHandler+0x410>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d02c      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a21      	ldr	r2, [pc, #132]	@ (8002e0c <HAL_DMA_IRQHandler+0x414>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d027      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a20      	ldr	r2, [pc, #128]	@ (8002e10 <HAL_DMA_IRQHandler+0x418>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d022      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a1e      	ldr	r2, [pc, #120]	@ (8002e14 <HAL_DMA_IRQHandler+0x41c>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d01d      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a1d      	ldr	r2, [pc, #116]	@ (8002e18 <HAL_DMA_IRQHandler+0x420>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d018      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a1b      	ldr	r2, [pc, #108]	@ (8002e1c <HAL_DMA_IRQHandler+0x424>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d013      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a1a      	ldr	r2, [pc, #104]	@ (8002e20 <HAL_DMA_IRQHandler+0x428>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d00e      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a18      	ldr	r2, [pc, #96]	@ (8002e24 <HAL_DMA_IRQHandler+0x42c>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d009      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a17      	ldr	r2, [pc, #92]	@ (8002e28 <HAL_DMA_IRQHandler+0x430>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d004      	beq.n	8002dda <HAL_DMA_IRQHandler+0x3e2>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a15      	ldr	r2, [pc, #84]	@ (8002e2c <HAL_DMA_IRQHandler+0x434>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d12a      	bne.n	8002e30 <HAL_DMA_IRQHandler+0x438>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	bf14      	ite	ne
 8002de8:	2301      	movne	r3, #1
 8002dea:	2300      	moveq	r3, #0
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	e023      	b.n	8002e38 <HAL_DMA_IRQHandler+0x440>
 8002df0:	40020010 	.word	0x40020010
 8002df4:	40020028 	.word	0x40020028
 8002df8:	40020040 	.word	0x40020040
 8002dfc:	40020058 	.word	0x40020058
 8002e00:	40020070 	.word	0x40020070
 8002e04:	40020088 	.word	0x40020088
 8002e08:	400200a0 	.word	0x400200a0
 8002e0c:	400200b8 	.word	0x400200b8
 8002e10:	40020410 	.word	0x40020410
 8002e14:	40020428 	.word	0x40020428
 8002e18:	40020440 	.word	0x40020440
 8002e1c:	40020458 	.word	0x40020458
 8002e20:	40020470 	.word	0x40020470
 8002e24:	40020488 	.word	0x40020488
 8002e28:	400204a0 	.word	0x400204a0
 8002e2c:	400204b8 	.word	0x400204b8
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2300      	movs	r3, #0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d00d      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e40:	f003 031f 	and.w	r3, r3, #31
 8002e44:	2204      	movs	r2, #4
 8002e46:	409a      	lsls	r2, r3
 8002e48:	6a3b      	ldr	r3, [r7, #32]
 8002e4a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e50:	f043 0204 	orr.w	r2, r3, #4
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e5c:	f003 031f 	and.w	r3, r3, #31
 8002e60:	2210      	movs	r2, #16
 8002e62:	409a      	lsls	r2, r3
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	4013      	ands	r3, r2
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	f000 80a6 	beq.w	8002fba <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a85      	ldr	r2, [pc, #532]	@ (8003088 <HAL_DMA_IRQHandler+0x690>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d04a      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a83      	ldr	r2, [pc, #524]	@ (800308c <HAL_DMA_IRQHandler+0x694>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d045      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a82      	ldr	r2, [pc, #520]	@ (8003090 <HAL_DMA_IRQHandler+0x698>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d040      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a80      	ldr	r2, [pc, #512]	@ (8003094 <HAL_DMA_IRQHandler+0x69c>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d03b      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a7f      	ldr	r2, [pc, #508]	@ (8003098 <HAL_DMA_IRQHandler+0x6a0>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d036      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a7d      	ldr	r2, [pc, #500]	@ (800309c <HAL_DMA_IRQHandler+0x6a4>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d031      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a7c      	ldr	r2, [pc, #496]	@ (80030a0 <HAL_DMA_IRQHandler+0x6a8>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d02c      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a7a      	ldr	r2, [pc, #488]	@ (80030a4 <HAL_DMA_IRQHandler+0x6ac>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d027      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a79      	ldr	r2, [pc, #484]	@ (80030a8 <HAL_DMA_IRQHandler+0x6b0>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d022      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a77      	ldr	r2, [pc, #476]	@ (80030ac <HAL_DMA_IRQHandler+0x6b4>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d01d      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a76      	ldr	r2, [pc, #472]	@ (80030b0 <HAL_DMA_IRQHandler+0x6b8>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d018      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a74      	ldr	r2, [pc, #464]	@ (80030b4 <HAL_DMA_IRQHandler+0x6bc>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d013      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a73      	ldr	r2, [pc, #460]	@ (80030b8 <HAL_DMA_IRQHandler+0x6c0>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d00e      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a71      	ldr	r2, [pc, #452]	@ (80030bc <HAL_DMA_IRQHandler+0x6c4>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d009      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a70      	ldr	r2, [pc, #448]	@ (80030c0 <HAL_DMA_IRQHandler+0x6c8>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d004      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x516>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a6e      	ldr	r2, [pc, #440]	@ (80030c4 <HAL_DMA_IRQHandler+0x6cc>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d10a      	bne.n	8002f24 <HAL_DMA_IRQHandler+0x52c>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0308 	and.w	r3, r3, #8
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	bf14      	ite	ne
 8002f1c:	2301      	movne	r3, #1
 8002f1e:	2300      	moveq	r3, #0
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	e009      	b.n	8002f38 <HAL_DMA_IRQHandler+0x540>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0304 	and.w	r3, r3, #4
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	bf14      	ite	ne
 8002f32:	2301      	movne	r3, #1
 8002f34:	2300      	moveq	r3, #0
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d03e      	beq.n	8002fba <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f40:	f003 031f 	and.w	r3, r3, #31
 8002f44:	2210      	movs	r2, #16
 8002f46:	409a      	lsls	r2, r3
 8002f48:	6a3b      	ldr	r3, [r7, #32]
 8002f4a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d018      	beq.n	8002f8c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d108      	bne.n	8002f7a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d024      	beq.n	8002fba <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	4798      	blx	r3
 8002f78:	e01f      	b.n	8002fba <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d01b      	beq.n	8002fba <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	4798      	blx	r3
 8002f8a:	e016      	b.n	8002fba <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d107      	bne.n	8002faa <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f022 0208 	bic.w	r2, r2, #8
 8002fa8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fbe:	f003 031f 	and.w	r3, r3, #31
 8002fc2:	2220      	movs	r2, #32
 8002fc4:	409a      	lsls	r2, r3
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	4013      	ands	r3, r2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	f000 8110 	beq.w	80031f0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a2c      	ldr	r2, [pc, #176]	@ (8003088 <HAL_DMA_IRQHandler+0x690>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d04a      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a2b      	ldr	r2, [pc, #172]	@ (800308c <HAL_DMA_IRQHandler+0x694>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d045      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a29      	ldr	r2, [pc, #164]	@ (8003090 <HAL_DMA_IRQHandler+0x698>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d040      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a28      	ldr	r2, [pc, #160]	@ (8003094 <HAL_DMA_IRQHandler+0x69c>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d03b      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a26      	ldr	r2, [pc, #152]	@ (8003098 <HAL_DMA_IRQHandler+0x6a0>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d036      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a25      	ldr	r2, [pc, #148]	@ (800309c <HAL_DMA_IRQHandler+0x6a4>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d031      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a23      	ldr	r2, [pc, #140]	@ (80030a0 <HAL_DMA_IRQHandler+0x6a8>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d02c      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a22      	ldr	r2, [pc, #136]	@ (80030a4 <HAL_DMA_IRQHandler+0x6ac>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d027      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a20      	ldr	r2, [pc, #128]	@ (80030a8 <HAL_DMA_IRQHandler+0x6b0>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d022      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a1f      	ldr	r2, [pc, #124]	@ (80030ac <HAL_DMA_IRQHandler+0x6b4>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d01d      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a1d      	ldr	r2, [pc, #116]	@ (80030b0 <HAL_DMA_IRQHandler+0x6b8>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d018      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a1c      	ldr	r2, [pc, #112]	@ (80030b4 <HAL_DMA_IRQHandler+0x6bc>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d013      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a1a      	ldr	r2, [pc, #104]	@ (80030b8 <HAL_DMA_IRQHandler+0x6c0>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d00e      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a19      	ldr	r2, [pc, #100]	@ (80030bc <HAL_DMA_IRQHandler+0x6c4>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d009      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a17      	ldr	r2, [pc, #92]	@ (80030c0 <HAL_DMA_IRQHandler+0x6c8>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d004      	beq.n	8003070 <HAL_DMA_IRQHandler+0x678>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a16      	ldr	r2, [pc, #88]	@ (80030c4 <HAL_DMA_IRQHandler+0x6cc>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d12b      	bne.n	80030c8 <HAL_DMA_IRQHandler+0x6d0>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0310 	and.w	r3, r3, #16
 800307a:	2b00      	cmp	r3, #0
 800307c:	bf14      	ite	ne
 800307e:	2301      	movne	r3, #1
 8003080:	2300      	moveq	r3, #0
 8003082:	b2db      	uxtb	r3, r3
 8003084:	e02a      	b.n	80030dc <HAL_DMA_IRQHandler+0x6e4>
 8003086:	bf00      	nop
 8003088:	40020010 	.word	0x40020010
 800308c:	40020028 	.word	0x40020028
 8003090:	40020040 	.word	0x40020040
 8003094:	40020058 	.word	0x40020058
 8003098:	40020070 	.word	0x40020070
 800309c:	40020088 	.word	0x40020088
 80030a0:	400200a0 	.word	0x400200a0
 80030a4:	400200b8 	.word	0x400200b8
 80030a8:	40020410 	.word	0x40020410
 80030ac:	40020428 	.word	0x40020428
 80030b0:	40020440 	.word	0x40020440
 80030b4:	40020458 	.word	0x40020458
 80030b8:	40020470 	.word	0x40020470
 80030bc:	40020488 	.word	0x40020488
 80030c0:	400204a0 	.word	0x400204a0
 80030c4:	400204b8 	.word	0x400204b8
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0302 	and.w	r3, r3, #2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	bf14      	ite	ne
 80030d6:	2301      	movne	r3, #1
 80030d8:	2300      	moveq	r3, #0
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f000 8087 	beq.w	80031f0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e6:	f003 031f 	and.w	r3, r3, #31
 80030ea:	2220      	movs	r2, #32
 80030ec:	409a      	lsls	r2, r3
 80030ee:	6a3b      	ldr	r3, [r7, #32]
 80030f0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b04      	cmp	r3, #4
 80030fc:	d139      	bne.n	8003172 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f022 0216 	bic.w	r2, r2, #22
 800310c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	695a      	ldr	r2, [r3, #20]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800311c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003122:	2b00      	cmp	r3, #0
 8003124:	d103      	bne.n	800312e <HAL_DMA_IRQHandler+0x736>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800312a:	2b00      	cmp	r3, #0
 800312c:	d007      	beq.n	800313e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 0208 	bic.w	r2, r2, #8
 800313c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003142:	f003 031f 	and.w	r3, r3, #31
 8003146:	223f      	movs	r2, #63	@ 0x3f
 8003148:	409a      	lsls	r2, r3
 800314a:	6a3b      	ldr	r3, [r7, #32]
 800314c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2201      	movs	r2, #1
 8003152:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003162:	2b00      	cmp	r3, #0
 8003164:	f000 834a 	beq.w	80037fc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	4798      	blx	r3
          }
          return;
 8003170:	e344      	b.n	80037fc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d018      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d108      	bne.n	80031a0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003192:	2b00      	cmp	r3, #0
 8003194:	d02c      	beq.n	80031f0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	4798      	blx	r3
 800319e:	e027      	b.n	80031f0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d023      	beq.n	80031f0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	4798      	blx	r3
 80031b0:	e01e      	b.n	80031f0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d10f      	bne.n	80031e0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 0210 	bic.w	r2, r2, #16
 80031ce:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d003      	beq.n	80031f0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f000 8306 	beq.w	8003806 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b00      	cmp	r3, #0
 8003204:	f000 8088 	beq.w	8003318 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2204      	movs	r2, #4
 800320c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a7a      	ldr	r2, [pc, #488]	@ (8003400 <HAL_DMA_IRQHandler+0xa08>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d04a      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a79      	ldr	r2, [pc, #484]	@ (8003404 <HAL_DMA_IRQHandler+0xa0c>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d045      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a77      	ldr	r2, [pc, #476]	@ (8003408 <HAL_DMA_IRQHandler+0xa10>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d040      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a76      	ldr	r2, [pc, #472]	@ (800340c <HAL_DMA_IRQHandler+0xa14>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d03b      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a74      	ldr	r2, [pc, #464]	@ (8003410 <HAL_DMA_IRQHandler+0xa18>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d036      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a73      	ldr	r2, [pc, #460]	@ (8003414 <HAL_DMA_IRQHandler+0xa1c>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d031      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a71      	ldr	r2, [pc, #452]	@ (8003418 <HAL_DMA_IRQHandler+0xa20>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d02c      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a70      	ldr	r2, [pc, #448]	@ (800341c <HAL_DMA_IRQHandler+0xa24>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d027      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a6e      	ldr	r2, [pc, #440]	@ (8003420 <HAL_DMA_IRQHandler+0xa28>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d022      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a6d      	ldr	r2, [pc, #436]	@ (8003424 <HAL_DMA_IRQHandler+0xa2c>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d01d      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a6b      	ldr	r2, [pc, #428]	@ (8003428 <HAL_DMA_IRQHandler+0xa30>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d018      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a6a      	ldr	r2, [pc, #424]	@ (800342c <HAL_DMA_IRQHandler+0xa34>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d013      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a68      	ldr	r2, [pc, #416]	@ (8003430 <HAL_DMA_IRQHandler+0xa38>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d00e      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a67      	ldr	r2, [pc, #412]	@ (8003434 <HAL_DMA_IRQHandler+0xa3c>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d009      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a65      	ldr	r2, [pc, #404]	@ (8003438 <HAL_DMA_IRQHandler+0xa40>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d004      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x8b8>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a64      	ldr	r2, [pc, #400]	@ (800343c <HAL_DMA_IRQHandler+0xa44>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d108      	bne.n	80032c2 <HAL_DMA_IRQHandler+0x8ca>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f022 0201 	bic.w	r2, r2, #1
 80032be:	601a      	str	r2, [r3, #0]
 80032c0:	e007      	b.n	80032d2 <HAL_DMA_IRQHandler+0x8da>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 0201 	bic.w	r2, r2, #1
 80032d0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	3301      	adds	r3, #1
 80032d6:	60fb      	str	r3, [r7, #12]
 80032d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032da:	429a      	cmp	r2, r3
 80032dc:	d307      	bcc.n	80032ee <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0301 	and.w	r3, r3, #1
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d1f2      	bne.n	80032d2 <HAL_DMA_IRQHandler+0x8da>
 80032ec:	e000      	b.n	80032f0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80032ee:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d004      	beq.n	8003308 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2203      	movs	r2, #3
 8003302:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003306:	e003      	b.n	8003310 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800331c:	2b00      	cmp	r3, #0
 800331e:	f000 8272 	beq.w	8003806 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	4798      	blx	r3
 800332a:	e26c      	b.n	8003806 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a43      	ldr	r2, [pc, #268]	@ (8003440 <HAL_DMA_IRQHandler+0xa48>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d022      	beq.n	800337c <HAL_DMA_IRQHandler+0x984>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a42      	ldr	r2, [pc, #264]	@ (8003444 <HAL_DMA_IRQHandler+0xa4c>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d01d      	beq.n	800337c <HAL_DMA_IRQHandler+0x984>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a40      	ldr	r2, [pc, #256]	@ (8003448 <HAL_DMA_IRQHandler+0xa50>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d018      	beq.n	800337c <HAL_DMA_IRQHandler+0x984>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a3f      	ldr	r2, [pc, #252]	@ (800344c <HAL_DMA_IRQHandler+0xa54>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d013      	beq.n	800337c <HAL_DMA_IRQHandler+0x984>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a3d      	ldr	r2, [pc, #244]	@ (8003450 <HAL_DMA_IRQHandler+0xa58>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d00e      	beq.n	800337c <HAL_DMA_IRQHandler+0x984>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a3c      	ldr	r2, [pc, #240]	@ (8003454 <HAL_DMA_IRQHandler+0xa5c>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d009      	beq.n	800337c <HAL_DMA_IRQHandler+0x984>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a3a      	ldr	r2, [pc, #232]	@ (8003458 <HAL_DMA_IRQHandler+0xa60>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d004      	beq.n	800337c <HAL_DMA_IRQHandler+0x984>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a39      	ldr	r2, [pc, #228]	@ (800345c <HAL_DMA_IRQHandler+0xa64>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d101      	bne.n	8003380 <HAL_DMA_IRQHandler+0x988>
 800337c:	2301      	movs	r3, #1
 800337e:	e000      	b.n	8003382 <HAL_DMA_IRQHandler+0x98a>
 8003380:	2300      	movs	r3, #0
 8003382:	2b00      	cmp	r3, #0
 8003384:	f000 823f 	beq.w	8003806 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003394:	f003 031f 	and.w	r3, r3, #31
 8003398:	2204      	movs	r2, #4
 800339a:	409a      	lsls	r2, r3
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	4013      	ands	r3, r2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	f000 80cd 	beq.w	8003540 <HAL_DMA_IRQHandler+0xb48>
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	f003 0304 	and.w	r3, r3, #4
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f000 80c7 	beq.w	8003540 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b6:	f003 031f 	and.w	r3, r3, #31
 80033ba:	2204      	movs	r2, #4
 80033bc:	409a      	lsls	r2, r3
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d049      	beq.n	8003460 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d109      	bne.n	80033ea <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f000 8210 	beq.w	8003800 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80033e8:	e20a      	b.n	8003800 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f000 8206 	beq.w	8003800 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80033fc:	e200      	b.n	8003800 <HAL_DMA_IRQHandler+0xe08>
 80033fe:	bf00      	nop
 8003400:	40020010 	.word	0x40020010
 8003404:	40020028 	.word	0x40020028
 8003408:	40020040 	.word	0x40020040
 800340c:	40020058 	.word	0x40020058
 8003410:	40020070 	.word	0x40020070
 8003414:	40020088 	.word	0x40020088
 8003418:	400200a0 	.word	0x400200a0
 800341c:	400200b8 	.word	0x400200b8
 8003420:	40020410 	.word	0x40020410
 8003424:	40020428 	.word	0x40020428
 8003428:	40020440 	.word	0x40020440
 800342c:	40020458 	.word	0x40020458
 8003430:	40020470 	.word	0x40020470
 8003434:	40020488 	.word	0x40020488
 8003438:	400204a0 	.word	0x400204a0
 800343c:	400204b8 	.word	0x400204b8
 8003440:	58025408 	.word	0x58025408
 8003444:	5802541c 	.word	0x5802541c
 8003448:	58025430 	.word	0x58025430
 800344c:	58025444 	.word	0x58025444
 8003450:	58025458 	.word	0x58025458
 8003454:	5802546c 	.word	0x5802546c
 8003458:	58025480 	.word	0x58025480
 800345c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	f003 0320 	and.w	r3, r3, #32
 8003466:	2b00      	cmp	r3, #0
 8003468:	d160      	bne.n	800352c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a7f      	ldr	r2, [pc, #508]	@ (800366c <HAL_DMA_IRQHandler+0xc74>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d04a      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a7d      	ldr	r2, [pc, #500]	@ (8003670 <HAL_DMA_IRQHandler+0xc78>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d045      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a7c      	ldr	r2, [pc, #496]	@ (8003674 <HAL_DMA_IRQHandler+0xc7c>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d040      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a7a      	ldr	r2, [pc, #488]	@ (8003678 <HAL_DMA_IRQHandler+0xc80>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d03b      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a79      	ldr	r2, [pc, #484]	@ (800367c <HAL_DMA_IRQHandler+0xc84>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d036      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a77      	ldr	r2, [pc, #476]	@ (8003680 <HAL_DMA_IRQHandler+0xc88>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d031      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a76      	ldr	r2, [pc, #472]	@ (8003684 <HAL_DMA_IRQHandler+0xc8c>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d02c      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a74      	ldr	r2, [pc, #464]	@ (8003688 <HAL_DMA_IRQHandler+0xc90>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d027      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a73      	ldr	r2, [pc, #460]	@ (800368c <HAL_DMA_IRQHandler+0xc94>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d022      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a71      	ldr	r2, [pc, #452]	@ (8003690 <HAL_DMA_IRQHandler+0xc98>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d01d      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a70      	ldr	r2, [pc, #448]	@ (8003694 <HAL_DMA_IRQHandler+0xc9c>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d018      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a6e      	ldr	r2, [pc, #440]	@ (8003698 <HAL_DMA_IRQHandler+0xca0>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d013      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a6d      	ldr	r2, [pc, #436]	@ (800369c <HAL_DMA_IRQHandler+0xca4>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d00e      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a6b      	ldr	r2, [pc, #428]	@ (80036a0 <HAL_DMA_IRQHandler+0xca8>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d009      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a6a      	ldr	r2, [pc, #424]	@ (80036a4 <HAL_DMA_IRQHandler+0xcac>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d004      	beq.n	800350a <HAL_DMA_IRQHandler+0xb12>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a68      	ldr	r2, [pc, #416]	@ (80036a8 <HAL_DMA_IRQHandler+0xcb0>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d108      	bne.n	800351c <HAL_DMA_IRQHandler+0xb24>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f022 0208 	bic.w	r2, r2, #8
 8003518:	601a      	str	r2, [r3, #0]
 800351a:	e007      	b.n	800352c <HAL_DMA_IRQHandler+0xb34>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f022 0204 	bic.w	r2, r2, #4
 800352a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003530:	2b00      	cmp	r3, #0
 8003532:	f000 8165 	beq.w	8003800 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800353e:	e15f      	b.n	8003800 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003544:	f003 031f 	and.w	r3, r3, #31
 8003548:	2202      	movs	r2, #2
 800354a:	409a      	lsls	r2, r3
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	4013      	ands	r3, r2
 8003550:	2b00      	cmp	r3, #0
 8003552:	f000 80c5 	beq.w	80036e0 <HAL_DMA_IRQHandler+0xce8>
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b00      	cmp	r3, #0
 800355e:	f000 80bf 	beq.w	80036e0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003566:	f003 031f 	and.w	r3, r3, #31
 800356a:	2202      	movs	r2, #2
 800356c:	409a      	lsls	r2, r3
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d018      	beq.n	80035ae <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d109      	bne.n	800359a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800358a:	2b00      	cmp	r3, #0
 800358c:	f000 813a 	beq.w	8003804 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003598:	e134      	b.n	8003804 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800359e:	2b00      	cmp	r3, #0
 80035a0:	f000 8130 	beq.w	8003804 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80035ac:	e12a      	b.n	8003804 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	f003 0320 	and.w	r3, r3, #32
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	f040 8089 	bne.w	80036cc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a2b      	ldr	r2, [pc, #172]	@ (800366c <HAL_DMA_IRQHandler+0xc74>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d04a      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a29      	ldr	r2, [pc, #164]	@ (8003670 <HAL_DMA_IRQHandler+0xc78>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d045      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a28      	ldr	r2, [pc, #160]	@ (8003674 <HAL_DMA_IRQHandler+0xc7c>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d040      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a26      	ldr	r2, [pc, #152]	@ (8003678 <HAL_DMA_IRQHandler+0xc80>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d03b      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a25      	ldr	r2, [pc, #148]	@ (800367c <HAL_DMA_IRQHandler+0xc84>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d036      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a23      	ldr	r2, [pc, #140]	@ (8003680 <HAL_DMA_IRQHandler+0xc88>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d031      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a22      	ldr	r2, [pc, #136]	@ (8003684 <HAL_DMA_IRQHandler+0xc8c>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d02c      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a20      	ldr	r2, [pc, #128]	@ (8003688 <HAL_DMA_IRQHandler+0xc90>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d027      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a1f      	ldr	r2, [pc, #124]	@ (800368c <HAL_DMA_IRQHandler+0xc94>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d022      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a1d      	ldr	r2, [pc, #116]	@ (8003690 <HAL_DMA_IRQHandler+0xc98>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d01d      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a1c      	ldr	r2, [pc, #112]	@ (8003694 <HAL_DMA_IRQHandler+0xc9c>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d018      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a1a      	ldr	r2, [pc, #104]	@ (8003698 <HAL_DMA_IRQHandler+0xca0>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d013      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a19      	ldr	r2, [pc, #100]	@ (800369c <HAL_DMA_IRQHandler+0xca4>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d00e      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a17      	ldr	r2, [pc, #92]	@ (80036a0 <HAL_DMA_IRQHandler+0xca8>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d009      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a16      	ldr	r2, [pc, #88]	@ (80036a4 <HAL_DMA_IRQHandler+0xcac>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d004      	beq.n	800365a <HAL_DMA_IRQHandler+0xc62>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a14      	ldr	r2, [pc, #80]	@ (80036a8 <HAL_DMA_IRQHandler+0xcb0>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d128      	bne.n	80036ac <HAL_DMA_IRQHandler+0xcb4>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 0214 	bic.w	r2, r2, #20
 8003668:	601a      	str	r2, [r3, #0]
 800366a:	e027      	b.n	80036bc <HAL_DMA_IRQHandler+0xcc4>
 800366c:	40020010 	.word	0x40020010
 8003670:	40020028 	.word	0x40020028
 8003674:	40020040 	.word	0x40020040
 8003678:	40020058 	.word	0x40020058
 800367c:	40020070 	.word	0x40020070
 8003680:	40020088 	.word	0x40020088
 8003684:	400200a0 	.word	0x400200a0
 8003688:	400200b8 	.word	0x400200b8
 800368c:	40020410 	.word	0x40020410
 8003690:	40020428 	.word	0x40020428
 8003694:	40020440 	.word	0x40020440
 8003698:	40020458 	.word	0x40020458
 800369c:	40020470 	.word	0x40020470
 80036a0:	40020488 	.word	0x40020488
 80036a4:	400204a0 	.word	0x400204a0
 80036a8:	400204b8 	.word	0x400204b8
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f022 020a 	bic.w	r2, r2, #10
 80036ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 8097 	beq.w	8003804 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80036de:	e091      	b.n	8003804 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036e4:	f003 031f 	and.w	r3, r3, #31
 80036e8:	2208      	movs	r2, #8
 80036ea:	409a      	lsls	r2, r3
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	4013      	ands	r3, r2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f000 8088 	beq.w	8003806 <HAL_DMA_IRQHandler+0xe0e>
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	f003 0308 	and.w	r3, r3, #8
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	f000 8082 	beq.w	8003806 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a41      	ldr	r2, [pc, #260]	@ (800380c <HAL_DMA_IRQHandler+0xe14>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d04a      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a3f      	ldr	r2, [pc, #252]	@ (8003810 <HAL_DMA_IRQHandler+0xe18>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d045      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a3e      	ldr	r2, [pc, #248]	@ (8003814 <HAL_DMA_IRQHandler+0xe1c>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d040      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a3c      	ldr	r2, [pc, #240]	@ (8003818 <HAL_DMA_IRQHandler+0xe20>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d03b      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a3b      	ldr	r2, [pc, #236]	@ (800381c <HAL_DMA_IRQHandler+0xe24>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d036      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a39      	ldr	r2, [pc, #228]	@ (8003820 <HAL_DMA_IRQHandler+0xe28>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d031      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a38      	ldr	r2, [pc, #224]	@ (8003824 <HAL_DMA_IRQHandler+0xe2c>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d02c      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a36      	ldr	r2, [pc, #216]	@ (8003828 <HAL_DMA_IRQHandler+0xe30>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d027      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a35      	ldr	r2, [pc, #212]	@ (800382c <HAL_DMA_IRQHandler+0xe34>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d022      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a33      	ldr	r2, [pc, #204]	@ (8003830 <HAL_DMA_IRQHandler+0xe38>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d01d      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a32      	ldr	r2, [pc, #200]	@ (8003834 <HAL_DMA_IRQHandler+0xe3c>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d018      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a30      	ldr	r2, [pc, #192]	@ (8003838 <HAL_DMA_IRQHandler+0xe40>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d013      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a2f      	ldr	r2, [pc, #188]	@ (800383c <HAL_DMA_IRQHandler+0xe44>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d00e      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a2d      	ldr	r2, [pc, #180]	@ (8003840 <HAL_DMA_IRQHandler+0xe48>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d009      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a2c      	ldr	r2, [pc, #176]	@ (8003844 <HAL_DMA_IRQHandler+0xe4c>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d004      	beq.n	80037a2 <HAL_DMA_IRQHandler+0xdaa>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a2a      	ldr	r2, [pc, #168]	@ (8003848 <HAL_DMA_IRQHandler+0xe50>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d108      	bne.n	80037b4 <HAL_DMA_IRQHandler+0xdbc>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f022 021c 	bic.w	r2, r2, #28
 80037b0:	601a      	str	r2, [r3, #0]
 80037b2:	e007      	b.n	80037c4 <HAL_DMA_IRQHandler+0xdcc>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f022 020e 	bic.w	r2, r2, #14
 80037c2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c8:	f003 031f 	and.w	r3, r3, #31
 80037cc:	2201      	movs	r2, #1
 80037ce:	409a      	lsls	r2, r3
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2201      	movs	r2, #1
 80037de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d009      	beq.n	8003806 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	4798      	blx	r3
 80037fa:	e004      	b.n	8003806 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80037fc:	bf00      	nop
 80037fe:	e002      	b.n	8003806 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003800:	bf00      	nop
 8003802:	e000      	b.n	8003806 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003804:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003806:	3728      	adds	r7, #40	@ 0x28
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	40020010 	.word	0x40020010
 8003810:	40020028 	.word	0x40020028
 8003814:	40020040 	.word	0x40020040
 8003818:	40020058 	.word	0x40020058
 800381c:	40020070 	.word	0x40020070
 8003820:	40020088 	.word	0x40020088
 8003824:	400200a0 	.word	0x400200a0
 8003828:	400200b8 	.word	0x400200b8
 800382c:	40020410 	.word	0x40020410
 8003830:	40020428 	.word	0x40020428
 8003834:	40020440 	.word	0x40020440
 8003838:	40020458 	.word	0x40020458
 800383c:	40020470 	.word	0x40020470
 8003840:	40020488 	.word	0x40020488
 8003844:	400204a0 	.word	0x400204a0
 8003848:	400204b8 	.word	0x400204b8

0800384c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800385a:	b2db      	uxtb	r3, r3
}
 800385c:	4618      	mov	r0, r3
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr

08003868 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003868:	b480      	push	{r7}
 800386a:	b085      	sub	sp, #20
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a42      	ldr	r2, [pc, #264]	@ (8003980 <DMA_CalcBaseAndBitshift+0x118>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d04a      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a41      	ldr	r2, [pc, #260]	@ (8003984 <DMA_CalcBaseAndBitshift+0x11c>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d045      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a3f      	ldr	r2, [pc, #252]	@ (8003988 <DMA_CalcBaseAndBitshift+0x120>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d040      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a3e      	ldr	r2, [pc, #248]	@ (800398c <DMA_CalcBaseAndBitshift+0x124>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d03b      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a3c      	ldr	r2, [pc, #240]	@ (8003990 <DMA_CalcBaseAndBitshift+0x128>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d036      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a3b      	ldr	r2, [pc, #236]	@ (8003994 <DMA_CalcBaseAndBitshift+0x12c>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d031      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a39      	ldr	r2, [pc, #228]	@ (8003998 <DMA_CalcBaseAndBitshift+0x130>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d02c      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a38      	ldr	r2, [pc, #224]	@ (800399c <DMA_CalcBaseAndBitshift+0x134>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d027      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a36      	ldr	r2, [pc, #216]	@ (80039a0 <DMA_CalcBaseAndBitshift+0x138>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d022      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a35      	ldr	r2, [pc, #212]	@ (80039a4 <DMA_CalcBaseAndBitshift+0x13c>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d01d      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a33      	ldr	r2, [pc, #204]	@ (80039a8 <DMA_CalcBaseAndBitshift+0x140>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d018      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a32      	ldr	r2, [pc, #200]	@ (80039ac <DMA_CalcBaseAndBitshift+0x144>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d013      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a30      	ldr	r2, [pc, #192]	@ (80039b0 <DMA_CalcBaseAndBitshift+0x148>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d00e      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a2f      	ldr	r2, [pc, #188]	@ (80039b4 <DMA_CalcBaseAndBitshift+0x14c>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d009      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a2d      	ldr	r2, [pc, #180]	@ (80039b8 <DMA_CalcBaseAndBitshift+0x150>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d004      	beq.n	8003910 <DMA_CalcBaseAndBitshift+0xa8>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a2c      	ldr	r2, [pc, #176]	@ (80039bc <DMA_CalcBaseAndBitshift+0x154>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d101      	bne.n	8003914 <DMA_CalcBaseAndBitshift+0xac>
 8003910:	2301      	movs	r3, #1
 8003912:	e000      	b.n	8003916 <DMA_CalcBaseAndBitshift+0xae>
 8003914:	2300      	movs	r3, #0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d024      	beq.n	8003964 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	b2db      	uxtb	r3, r3
 8003920:	3b10      	subs	r3, #16
 8003922:	4a27      	ldr	r2, [pc, #156]	@ (80039c0 <DMA_CalcBaseAndBitshift+0x158>)
 8003924:	fba2 2303 	umull	r2, r3, r2, r3
 8003928:	091b      	lsrs	r3, r3, #4
 800392a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f003 0307 	and.w	r3, r3, #7
 8003932:	4a24      	ldr	r2, [pc, #144]	@ (80039c4 <DMA_CalcBaseAndBitshift+0x15c>)
 8003934:	5cd3      	ldrb	r3, [r2, r3]
 8003936:	461a      	mov	r2, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2b03      	cmp	r3, #3
 8003940:	d908      	bls.n	8003954 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	461a      	mov	r2, r3
 8003948:	4b1f      	ldr	r3, [pc, #124]	@ (80039c8 <DMA_CalcBaseAndBitshift+0x160>)
 800394a:	4013      	ands	r3, r2
 800394c:	1d1a      	adds	r2, r3, #4
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	659a      	str	r2, [r3, #88]	@ 0x58
 8003952:	e00d      	b.n	8003970 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	461a      	mov	r2, r3
 800395a:	4b1b      	ldr	r3, [pc, #108]	@ (80039c8 <DMA_CalcBaseAndBitshift+0x160>)
 800395c:	4013      	ands	r3, r2
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6593      	str	r3, [r2, #88]	@ 0x58
 8003962:	e005      	b.n	8003970 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003974:	4618      	mov	r0, r3
 8003976:	3714      	adds	r7, #20
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr
 8003980:	40020010 	.word	0x40020010
 8003984:	40020028 	.word	0x40020028
 8003988:	40020040 	.word	0x40020040
 800398c:	40020058 	.word	0x40020058
 8003990:	40020070 	.word	0x40020070
 8003994:	40020088 	.word	0x40020088
 8003998:	400200a0 	.word	0x400200a0
 800399c:	400200b8 	.word	0x400200b8
 80039a0:	40020410 	.word	0x40020410
 80039a4:	40020428 	.word	0x40020428
 80039a8:	40020440 	.word	0x40020440
 80039ac:	40020458 	.word	0x40020458
 80039b0:	40020470 	.word	0x40020470
 80039b4:	40020488 	.word	0x40020488
 80039b8:	400204a0 	.word	0x400204a0
 80039bc:	400204b8 	.word	0x400204b8
 80039c0:	aaaaaaab 	.word	0xaaaaaaab
 80039c4:	0800cecc 	.word	0x0800cecc
 80039c8:	fffffc00 	.word	0xfffffc00

080039cc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b085      	sub	sp, #20
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039d4:	2300      	movs	r3, #0
 80039d6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d120      	bne.n	8003a22 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e4:	2b03      	cmp	r3, #3
 80039e6:	d858      	bhi.n	8003a9a <DMA_CheckFifoParam+0xce>
 80039e8:	a201      	add	r2, pc, #4	@ (adr r2, 80039f0 <DMA_CheckFifoParam+0x24>)
 80039ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ee:	bf00      	nop
 80039f0:	08003a01 	.word	0x08003a01
 80039f4:	08003a13 	.word	0x08003a13
 80039f8:	08003a01 	.word	0x08003a01
 80039fc:	08003a9b 	.word	0x08003a9b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d048      	beq.n	8003a9e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003a10:	e045      	b.n	8003a9e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a16:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003a1a:	d142      	bne.n	8003aa2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003a20:	e03f      	b.n	8003aa2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a2a:	d123      	bne.n	8003a74 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a30:	2b03      	cmp	r3, #3
 8003a32:	d838      	bhi.n	8003aa6 <DMA_CheckFifoParam+0xda>
 8003a34:	a201      	add	r2, pc, #4	@ (adr r2, 8003a3c <DMA_CheckFifoParam+0x70>)
 8003a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a3a:	bf00      	nop
 8003a3c:	08003a4d 	.word	0x08003a4d
 8003a40:	08003a53 	.word	0x08003a53
 8003a44:	08003a4d 	.word	0x08003a4d
 8003a48:	08003a65 	.word	0x08003a65
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	73fb      	strb	r3, [r7, #15]
        break;
 8003a50:	e030      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a56:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d025      	beq.n	8003aaa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003a62:	e022      	b.n	8003aaa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a68:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003a6c:	d11f      	bne.n	8003aae <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003a72:	e01c      	b.n	8003aae <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d902      	bls.n	8003a82 <DMA_CheckFifoParam+0xb6>
 8003a7c:	2b03      	cmp	r3, #3
 8003a7e:	d003      	beq.n	8003a88 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003a80:	e018      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	73fb      	strb	r3, [r7, #15]
        break;
 8003a86:	e015      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d00e      	beq.n	8003ab2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	73fb      	strb	r3, [r7, #15]
    break;
 8003a98:	e00b      	b.n	8003ab2 <DMA_CheckFifoParam+0xe6>
        break;
 8003a9a:	bf00      	nop
 8003a9c:	e00a      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
        break;
 8003a9e:	bf00      	nop
 8003aa0:	e008      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
        break;
 8003aa2:	bf00      	nop
 8003aa4:	e006      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
        break;
 8003aa6:	bf00      	nop
 8003aa8:	e004      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
        break;
 8003aaa:	bf00      	nop
 8003aac:	e002      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
        break;
 8003aae:	bf00      	nop
 8003ab0:	e000      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
    break;
 8003ab2:	bf00      	nop
    }
  }

  return status;
 8003ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3714      	adds	r7, #20
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop

08003ac4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a38      	ldr	r2, [pc, #224]	@ (8003bb8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d022      	beq.n	8003b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a36      	ldr	r2, [pc, #216]	@ (8003bbc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d01d      	beq.n	8003b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a35      	ldr	r2, [pc, #212]	@ (8003bc0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d018      	beq.n	8003b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a33      	ldr	r2, [pc, #204]	@ (8003bc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d013      	beq.n	8003b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a32      	ldr	r2, [pc, #200]	@ (8003bc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d00e      	beq.n	8003b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a30      	ldr	r2, [pc, #192]	@ (8003bcc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d009      	beq.n	8003b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a2f      	ldr	r2, [pc, #188]	@ (8003bd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d004      	beq.n	8003b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a2d      	ldr	r2, [pc, #180]	@ (8003bd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d101      	bne.n	8003b26 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003b22:	2301      	movs	r3, #1
 8003b24:	e000      	b.n	8003b28 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003b26:	2300      	movs	r3, #0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d01a      	beq.n	8003b62 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	3b08      	subs	r3, #8
 8003b34:	4a28      	ldr	r2, [pc, #160]	@ (8003bd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003b36:	fba2 2303 	umull	r2, r3, r2, r3
 8003b3a:	091b      	lsrs	r3, r3, #4
 8003b3c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	4b26      	ldr	r3, [pc, #152]	@ (8003bdc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003b42:	4413      	add	r3, r2
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	461a      	mov	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	4a24      	ldr	r2, [pc, #144]	@ (8003be0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003b50:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f003 031f 	and.w	r3, r3, #31
 8003b58:	2201      	movs	r2, #1
 8003b5a:	409a      	lsls	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003b60:	e024      	b.n	8003bac <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	3b10      	subs	r3, #16
 8003b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8003be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b70:	091b      	lsrs	r3, r3, #4
 8003b72:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	4a1c      	ldr	r2, [pc, #112]	@ (8003be8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d806      	bhi.n	8003b8a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	4a1b      	ldr	r2, [pc, #108]	@ (8003bec <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d902      	bls.n	8003b8a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	3308      	adds	r3, #8
 8003b88:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	4b18      	ldr	r3, [pc, #96]	@ (8003bf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8003b8e:	4413      	add	r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	461a      	mov	r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4a16      	ldr	r2, [pc, #88]	@ (8003bf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003b9c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f003 031f 	and.w	r3, r3, #31
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	409a      	lsls	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003bac:	bf00      	nop
 8003bae:	3714      	adds	r7, #20
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	58025408 	.word	0x58025408
 8003bbc:	5802541c 	.word	0x5802541c
 8003bc0:	58025430 	.word	0x58025430
 8003bc4:	58025444 	.word	0x58025444
 8003bc8:	58025458 	.word	0x58025458
 8003bcc:	5802546c 	.word	0x5802546c
 8003bd0:	58025480 	.word	0x58025480
 8003bd4:	58025494 	.word	0x58025494
 8003bd8:	cccccccd 	.word	0xcccccccd
 8003bdc:	16009600 	.word	0x16009600
 8003be0:	58025880 	.word	0x58025880
 8003be4:	aaaaaaab 	.word	0xaaaaaaab
 8003be8:	400204b8 	.word	0x400204b8
 8003bec:	4002040f 	.word	0x4002040f
 8003bf0:	10008200 	.word	0x10008200
 8003bf4:	40020880 	.word	0x40020880

08003bf8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b085      	sub	sp, #20
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d04a      	beq.n	8003ca4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2b08      	cmp	r3, #8
 8003c12:	d847      	bhi.n	8003ca4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a25      	ldr	r2, [pc, #148]	@ (8003cb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d022      	beq.n	8003c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a24      	ldr	r2, [pc, #144]	@ (8003cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d01d      	beq.n	8003c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a22      	ldr	r2, [pc, #136]	@ (8003cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d018      	beq.n	8003c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a21      	ldr	r2, [pc, #132]	@ (8003cbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d013      	beq.n	8003c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a1f      	ldr	r2, [pc, #124]	@ (8003cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d00e      	beq.n	8003c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8003cc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d009      	beq.n	8003c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a1c      	ldr	r2, [pc, #112]	@ (8003cc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d004      	beq.n	8003c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a1b      	ldr	r2, [pc, #108]	@ (8003ccc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d101      	bne.n	8003c68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003c64:	2301      	movs	r3, #1
 8003c66:	e000      	b.n	8003c6a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003c68:	2300      	movs	r3, #0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d00a      	beq.n	8003c84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	4b17      	ldr	r3, [pc, #92]	@ (8003cd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003c72:	4413      	add	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	461a      	mov	r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a15      	ldr	r2, [pc, #84]	@ (8003cd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003c80:	671a      	str	r2, [r3, #112]	@ 0x70
 8003c82:	e009      	b.n	8003c98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	4b14      	ldr	r3, [pc, #80]	@ (8003cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003c88:	4413      	add	r3, r2
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a11      	ldr	r2, [pc, #68]	@ (8003cdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003c96:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	409a      	lsls	r2, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8003ca4:	bf00      	nop
 8003ca6:	3714      	adds	r7, #20
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr
 8003cb0:	58025408 	.word	0x58025408
 8003cb4:	5802541c 	.word	0x5802541c
 8003cb8:	58025430 	.word	0x58025430
 8003cbc:	58025444 	.word	0x58025444
 8003cc0:	58025458 	.word	0x58025458
 8003cc4:	5802546c 	.word	0x5802546c
 8003cc8:	58025480 	.word	0x58025480
 8003ccc:	58025494 	.word	0x58025494
 8003cd0:	1600963f 	.word	0x1600963f
 8003cd4:	58025940 	.word	0x58025940
 8003cd8:	1000823f 	.word	0x1000823f
 8003cdc:	40020940 	.word	0x40020940

08003ce0 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b087      	sub	sp, #28
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	460b      	mov	r3, r1
 8003cea:	607a      	str	r2, [r7, #4]
 8003cec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d101      	bne.n	8003cfc <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e00a      	b.n	8003d12 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8003cfc:	7afb      	ldrb	r3, [r7, #11]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d103      	bne.n	8003d0a <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	605a      	str	r2, [r3, #4]
      break;
 8003d08:	e002      	b.n	8003d10 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	75fb      	strb	r3, [r7, #23]
      break;
 8003d0e:	bf00      	nop
  }

  return status;
 8003d10:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	371c      	adds	r7, #28
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr

08003d1e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003d1e:	b480      	push	{r7}
 8003d20:	b083      	sub	sp, #12
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
 8003d26:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e003      	b.n	8003d3a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003d38:	2300      	movs	r3, #0
  }
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
	...

08003d48 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	0c1b      	lsrs	r3, r3, #16
 8003d56:	f003 0303 	and.w	r3, r3, #3
 8003d5a:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 031f 	and.w	r3, r3, #31
 8003d64:	2201      	movs	r2, #1
 8003d66:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6a:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	011a      	lsls	r2, r3, #4
 8003d70:	4b0c      	ldr	r3, [pc, #48]	@ (8003da4 <HAL_EXTI_IRQHandler+0x5c>)
 8003d72:	4413      	add	r3, r2
 8003d74:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	693a      	ldr	r2, [r7, #16]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d009      	beq.n	8003d9a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	693a      	ldr	r2, [r7, #16]
 8003d8a:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d002      	beq.n	8003d9a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	4798      	blx	r3
    }
  }
}
 8003d9a:	bf00      	nop
 8003d9c:	3718      	adds	r7, #24
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	58000088 	.word	0x58000088

08003da8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b089      	sub	sp, #36	@ 0x24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003db2:	2300      	movs	r3, #0
 8003db4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003db6:	4b89      	ldr	r3, [pc, #548]	@ (8003fdc <HAL_GPIO_Init+0x234>)
 8003db8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003dba:	e194      	b.n	80040e6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	2101      	movs	r1, #1
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8003dc8:	4013      	ands	r3, r2
 8003dca:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	f000 8186 	beq.w	80040e0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f003 0303 	and.w	r3, r3, #3
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d005      	beq.n	8003dec <HAL_GPIO_Init+0x44>
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f003 0303 	and.w	r3, r3, #3
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d130      	bne.n	8003e4e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	2203      	movs	r2, #3
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	43db      	mvns	r3, r3
 8003dfe:	69ba      	ldr	r2, [r7, #24]
 8003e00:	4013      	ands	r3, r2
 8003e02:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	68da      	ldr	r2, [r3, #12]
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	005b      	lsls	r3, r3, #1
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	69ba      	ldr	r2, [r7, #24]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e22:	2201      	movs	r2, #1
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2a:	43db      	mvns	r3, r3
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	4013      	ands	r3, r2
 8003e30:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	091b      	lsrs	r3, r3, #4
 8003e38:	f003 0201 	and.w	r2, r3, #1
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	69ba      	ldr	r2, [r7, #24]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	69ba      	ldr	r2, [r7, #24]
 8003e4c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f003 0303 	and.w	r3, r3, #3
 8003e56:	2b03      	cmp	r3, #3
 8003e58:	d017      	beq.n	8003e8a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	2203      	movs	r2, #3
 8003e66:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	689a      	ldr	r2, [r3, #8]
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7e:	69ba      	ldr	r2, [r7, #24]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f003 0303 	and.w	r3, r3, #3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d123      	bne.n	8003ede <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	08da      	lsrs	r2, r3, #3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	3208      	adds	r2, #8
 8003e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	f003 0307 	and.w	r3, r3, #7
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	220f      	movs	r2, #15
 8003eae:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb2:	43db      	mvns	r3, r3
 8003eb4:	69ba      	ldr	r2, [r7, #24]
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	691a      	ldr	r2, [r3, #16]
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	f003 0307 	and.w	r3, r3, #7
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	08da      	lsrs	r2, r3, #3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	3208      	adds	r2, #8
 8003ed8:	69b9      	ldr	r1, [r7, #24]
 8003eda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	2203      	movs	r2, #3
 8003eea:	fa02 f303 	lsl.w	r3, r2, r3
 8003eee:	43db      	mvns	r3, r3
 8003ef0:	69ba      	ldr	r2, [r7, #24]
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	f003 0203 	and.w	r2, r3, #3
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	005b      	lsls	r3, r3, #1
 8003f02:	fa02 f303 	lsl.w	r3, r2, r3
 8003f06:	69ba      	ldr	r2, [r7, #24]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	f000 80e0 	beq.w	80040e0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f20:	4b2f      	ldr	r3, [pc, #188]	@ (8003fe0 <HAL_GPIO_Init+0x238>)
 8003f22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f26:	4a2e      	ldr	r2, [pc, #184]	@ (8003fe0 <HAL_GPIO_Init+0x238>)
 8003f28:	f043 0302 	orr.w	r3, r3, #2
 8003f2c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003f30:	4b2b      	ldr	r3, [pc, #172]	@ (8003fe0 <HAL_GPIO_Init+0x238>)
 8003f32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f36:	f003 0302 	and.w	r3, r3, #2
 8003f3a:	60fb      	str	r3, [r7, #12]
 8003f3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f3e:	4a29      	ldr	r2, [pc, #164]	@ (8003fe4 <HAL_GPIO_Init+0x23c>)
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	089b      	lsrs	r3, r3, #2
 8003f44:	3302      	adds	r3, #2
 8003f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	f003 0303 	and.w	r3, r3, #3
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	220f      	movs	r2, #15
 8003f56:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5a:	43db      	mvns	r3, r3
 8003f5c:	69ba      	ldr	r2, [r7, #24]
 8003f5e:	4013      	ands	r3, r2
 8003f60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a20      	ldr	r2, [pc, #128]	@ (8003fe8 <HAL_GPIO_Init+0x240>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d052      	beq.n	8004010 <HAL_GPIO_Init+0x268>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a1f      	ldr	r2, [pc, #124]	@ (8003fec <HAL_GPIO_Init+0x244>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d031      	beq.n	8003fd6 <HAL_GPIO_Init+0x22e>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a1e      	ldr	r2, [pc, #120]	@ (8003ff0 <HAL_GPIO_Init+0x248>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d02b      	beq.n	8003fd2 <HAL_GPIO_Init+0x22a>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ff4 <HAL_GPIO_Init+0x24c>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d025      	beq.n	8003fce <HAL_GPIO_Init+0x226>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a1c      	ldr	r2, [pc, #112]	@ (8003ff8 <HAL_GPIO_Init+0x250>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d01f      	beq.n	8003fca <HAL_GPIO_Init+0x222>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a1b      	ldr	r2, [pc, #108]	@ (8003ffc <HAL_GPIO_Init+0x254>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d019      	beq.n	8003fc6 <HAL_GPIO_Init+0x21e>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a1a      	ldr	r2, [pc, #104]	@ (8004000 <HAL_GPIO_Init+0x258>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d013      	beq.n	8003fc2 <HAL_GPIO_Init+0x21a>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a19      	ldr	r2, [pc, #100]	@ (8004004 <HAL_GPIO_Init+0x25c>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d00d      	beq.n	8003fbe <HAL_GPIO_Init+0x216>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a18      	ldr	r2, [pc, #96]	@ (8004008 <HAL_GPIO_Init+0x260>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d007      	beq.n	8003fba <HAL_GPIO_Init+0x212>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a17      	ldr	r2, [pc, #92]	@ (800400c <HAL_GPIO_Init+0x264>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d101      	bne.n	8003fb6 <HAL_GPIO_Init+0x20e>
 8003fb2:	2309      	movs	r3, #9
 8003fb4:	e02d      	b.n	8004012 <HAL_GPIO_Init+0x26a>
 8003fb6:	230a      	movs	r3, #10
 8003fb8:	e02b      	b.n	8004012 <HAL_GPIO_Init+0x26a>
 8003fba:	2308      	movs	r3, #8
 8003fbc:	e029      	b.n	8004012 <HAL_GPIO_Init+0x26a>
 8003fbe:	2307      	movs	r3, #7
 8003fc0:	e027      	b.n	8004012 <HAL_GPIO_Init+0x26a>
 8003fc2:	2306      	movs	r3, #6
 8003fc4:	e025      	b.n	8004012 <HAL_GPIO_Init+0x26a>
 8003fc6:	2305      	movs	r3, #5
 8003fc8:	e023      	b.n	8004012 <HAL_GPIO_Init+0x26a>
 8003fca:	2304      	movs	r3, #4
 8003fcc:	e021      	b.n	8004012 <HAL_GPIO_Init+0x26a>
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e01f      	b.n	8004012 <HAL_GPIO_Init+0x26a>
 8003fd2:	2302      	movs	r3, #2
 8003fd4:	e01d      	b.n	8004012 <HAL_GPIO_Init+0x26a>
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e01b      	b.n	8004012 <HAL_GPIO_Init+0x26a>
 8003fda:	bf00      	nop
 8003fdc:	58000080 	.word	0x58000080
 8003fe0:	58024400 	.word	0x58024400
 8003fe4:	58000400 	.word	0x58000400
 8003fe8:	58020000 	.word	0x58020000
 8003fec:	58020400 	.word	0x58020400
 8003ff0:	58020800 	.word	0x58020800
 8003ff4:	58020c00 	.word	0x58020c00
 8003ff8:	58021000 	.word	0x58021000
 8003ffc:	58021400 	.word	0x58021400
 8004000:	58021800 	.word	0x58021800
 8004004:	58021c00 	.word	0x58021c00
 8004008:	58022000 	.word	0x58022000
 800400c:	58022400 	.word	0x58022400
 8004010:	2300      	movs	r3, #0
 8004012:	69fa      	ldr	r2, [r7, #28]
 8004014:	f002 0203 	and.w	r2, r2, #3
 8004018:	0092      	lsls	r2, r2, #2
 800401a:	4093      	lsls	r3, r2
 800401c:	69ba      	ldr	r2, [r7, #24]
 800401e:	4313      	orrs	r3, r2
 8004020:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004022:	4938      	ldr	r1, [pc, #224]	@ (8004104 <HAL_GPIO_Init+0x35c>)
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	089b      	lsrs	r3, r3, #2
 8004028:	3302      	adds	r3, #2
 800402a:	69ba      	ldr	r2, [r7, #24]
 800402c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004030:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	43db      	mvns	r3, r3
 800403c:	69ba      	ldr	r2, [r7, #24]
 800403e:	4013      	ands	r3, r2
 8004040:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d003      	beq.n	8004056 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800404e:	69ba      	ldr	r2, [r7, #24]
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	4313      	orrs	r3, r2
 8004054:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004056:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800405e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	43db      	mvns	r3, r3
 800406a:	69ba      	ldr	r2, [r7, #24]
 800406c:	4013      	ands	r3, r2
 800406e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d003      	beq.n	8004084 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	4313      	orrs	r3, r2
 8004082:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004084:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	43db      	mvns	r3, r3
 8004096:	69ba      	ldr	r2, [r7, #24]
 8004098:	4013      	ands	r3, r2
 800409a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d003      	beq.n	80040b0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80040a8:	69ba      	ldr	r2, [r7, #24]
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	69ba      	ldr	r2, [r7, #24]
 80040b4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	43db      	mvns	r3, r3
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	4013      	ands	r3, r2
 80040c4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	3301      	adds	r3, #1
 80040e4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	fa22 f303 	lsr.w	r3, r2, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f47f ae63 	bne.w	8003dbc <HAL_GPIO_Init+0x14>
  }
}
 80040f6:	bf00      	nop
 80040f8:	bf00      	nop
 80040fa:	3724      	adds	r7, #36	@ 0x24
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr
 8004104:	58000400 	.word	0x58000400

08004108 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	460b      	mov	r3, r1
 8004112:	807b      	strh	r3, [r7, #2]
 8004114:	4613      	mov	r3, r2
 8004116:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004118:	787b      	ldrb	r3, [r7, #1]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800411e:	887a      	ldrh	r2, [r7, #2]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004124:	e003      	b.n	800412e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004126:	887b      	ldrh	r3, [r7, #2]
 8004128:	041a      	lsls	r2, r3, #16
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	619a      	str	r2, [r3, #24]
}
 800412e:	bf00      	nop
 8004130:	370c      	adds	r7, #12
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
	...

0800413c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d101      	bne.n	800414e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e08b      	b.n	8004266 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004154:	b2db      	uxtb	r3, r3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d106      	bne.n	8004168 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f7fc fd48 	bl	8000bf8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2224      	movs	r2, #36	@ 0x24
 800416c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f022 0201 	bic.w	r2, r2, #1
 800417e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685a      	ldr	r2, [r3, #4]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800418c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	689a      	ldr	r2, [r3, #8]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800419c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d107      	bne.n	80041b6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	689a      	ldr	r2, [r3, #8]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041b2:	609a      	str	r2, [r3, #8]
 80041b4:	e006      	b.n	80041c4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	689a      	ldr	r2, [r3, #8]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80041c2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d108      	bne.n	80041de <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	685a      	ldr	r2, [r3, #4]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041da:	605a      	str	r2, [r3, #4]
 80041dc:	e007      	b.n	80041ee <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	685a      	ldr	r2, [r3, #4]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041ec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	6859      	ldr	r1, [r3, #4]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	4b1d      	ldr	r3, [pc, #116]	@ (8004270 <HAL_I2C_Init+0x134>)
 80041fa:	430b      	orrs	r3, r1
 80041fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68da      	ldr	r2, [r3, #12]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800420c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691a      	ldr	r2, [r3, #16]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	699b      	ldr	r3, [r3, #24]
 800421e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	430a      	orrs	r2, r1
 8004226:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	69d9      	ldr	r1, [r3, #28]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a1a      	ldr	r2, [r3, #32]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	430a      	orrs	r2, r1
 8004236:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f042 0201 	orr.w	r2, r2, #1
 8004246:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2220      	movs	r2, #32
 8004252:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	3708      	adds	r7, #8
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	02008000 	.word	0x02008000

08004274 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b088      	sub	sp, #32
 8004278:	af02      	add	r7, sp, #8
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	607a      	str	r2, [r7, #4]
 800427e:	461a      	mov	r2, r3
 8004280:	460b      	mov	r3, r1
 8004282:	817b      	strh	r3, [r7, #10]
 8004284:	4613      	mov	r3, r2
 8004286:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b20      	cmp	r3, #32
 8004292:	f040 80fd 	bne.w	8004490 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800429c:	2b01      	cmp	r3, #1
 800429e:	d101      	bne.n	80042a4 <HAL_I2C_Master_Transmit+0x30>
 80042a0:	2302      	movs	r3, #2
 80042a2:	e0f6      	b.n	8004492 <HAL_I2C_Master_Transmit+0x21e>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80042ac:	f7fd f998 	bl	80015e0 <HAL_GetTick>
 80042b0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	9300      	str	r3, [sp, #0]
 80042b6:	2319      	movs	r3, #25
 80042b8:	2201      	movs	r2, #1
 80042ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f001 f909 	bl	80054d6 <I2C_WaitOnFlagUntilTimeout>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e0e1      	b.n	8004492 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2221      	movs	r2, #33	@ 0x21
 80042d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2210      	movs	r2, #16
 80042da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	893a      	ldrh	r2, [r7, #8]
 80042ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2200      	movs	r2, #0
 80042f4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	2bff      	cmp	r3, #255	@ 0xff
 80042fe:	d906      	bls.n	800430e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	22ff      	movs	r2, #255	@ 0xff
 8004304:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004306:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800430a:	617b      	str	r3, [r7, #20]
 800430c:	e007      	b.n	800431e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004312:	b29a      	uxth	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004318:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800431c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004322:	2b00      	cmp	r3, #0
 8004324:	d024      	beq.n	8004370 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432a:	781a      	ldrb	r2, [r3, #0]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004336:	1c5a      	adds	r2, r3, #1
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004340:	b29b      	uxth	r3, r3
 8004342:	3b01      	subs	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800434e:	3b01      	subs	r3, #1
 8004350:	b29a      	uxth	r2, r3
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800435a:	b2db      	uxtb	r3, r3
 800435c:	3301      	adds	r3, #1
 800435e:	b2da      	uxtb	r2, r3
 8004360:	8979      	ldrh	r1, [r7, #10]
 8004362:	4b4e      	ldr	r3, [pc, #312]	@ (800449c <HAL_I2C_Master_Transmit+0x228>)
 8004364:	9300      	str	r3, [sp, #0]
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f001 fa77 	bl	800585c <I2C_TransferConfig>
 800436e:	e066      	b.n	800443e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004374:	b2da      	uxtb	r2, r3
 8004376:	8979      	ldrh	r1, [r7, #10]
 8004378:	4b48      	ldr	r3, [pc, #288]	@ (800449c <HAL_I2C_Master_Transmit+0x228>)
 800437a:	9300      	str	r3, [sp, #0]
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	68f8      	ldr	r0, [r7, #12]
 8004380:	f001 fa6c 	bl	800585c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004384:	e05b      	b.n	800443e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	6a39      	ldr	r1, [r7, #32]
 800438a:	68f8      	ldr	r0, [r7, #12]
 800438c:	f001 f8fc 	bl	8005588 <I2C_WaitOnTXISFlagUntilTimeout>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e07b      	b.n	8004492 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800439e:	781a      	ldrb	r2, [r3, #0]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043aa:	1c5a      	adds	r2, r3, #1
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	3b01      	subs	r3, #1
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c2:	3b01      	subs	r3, #1
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d034      	beq.n	800443e <HAL_I2C_Master_Transmit+0x1ca>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d130      	bne.n	800443e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	6a3b      	ldr	r3, [r7, #32]
 80043e2:	2200      	movs	r2, #0
 80043e4:	2180      	movs	r1, #128	@ 0x80
 80043e6:	68f8      	ldr	r0, [r7, #12]
 80043e8:	f001 f875 	bl	80054d6 <I2C_WaitOnFlagUntilTimeout>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d001      	beq.n	80043f6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e04d      	b.n	8004492 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	2bff      	cmp	r3, #255	@ 0xff
 80043fe:	d90e      	bls.n	800441e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	22ff      	movs	r2, #255	@ 0xff
 8004404:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800440a:	b2da      	uxtb	r2, r3
 800440c:	8979      	ldrh	r1, [r7, #10]
 800440e:	2300      	movs	r3, #0
 8004410:	9300      	str	r3, [sp, #0]
 8004412:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	f001 fa20 	bl	800585c <I2C_TransferConfig>
 800441c:	e00f      	b.n	800443e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004422:	b29a      	uxth	r2, r3
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800442c:	b2da      	uxtb	r2, r3
 800442e:	8979      	ldrh	r1, [r7, #10]
 8004430:	2300      	movs	r3, #0
 8004432:	9300      	str	r3, [sp, #0]
 8004434:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004438:	68f8      	ldr	r0, [r7, #12]
 800443a:	f001 fa0f 	bl	800585c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004442:	b29b      	uxth	r3, r3
 8004444:	2b00      	cmp	r3, #0
 8004446:	d19e      	bne.n	8004386 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	6a39      	ldr	r1, [r7, #32]
 800444c:	68f8      	ldr	r0, [r7, #12]
 800444e:	f001 f8e2 	bl	8005616 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d001      	beq.n	800445c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e01a      	b.n	8004492 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2220      	movs	r2, #32
 8004462:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	6859      	ldr	r1, [r3, #4]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	4b0c      	ldr	r3, [pc, #48]	@ (80044a0 <HAL_I2C_Master_Transmit+0x22c>)
 8004470:	400b      	ands	r3, r1
 8004472:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2220      	movs	r2, #32
 8004478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2200      	movs	r2, #0
 8004488:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800448c:	2300      	movs	r3, #0
 800448e:	e000      	b.n	8004492 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004490:	2302      	movs	r3, #2
  }
}
 8004492:	4618      	mov	r0, r3
 8004494:	3718      	adds	r7, #24
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	80002000 	.word	0x80002000
 80044a0:	fe00e800 	.word	0xfe00e800

080044a4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b088      	sub	sp, #32
 80044a8:	af02      	add	r7, sp, #8
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	4608      	mov	r0, r1
 80044ae:	4611      	mov	r1, r2
 80044b0:	461a      	mov	r2, r3
 80044b2:	4603      	mov	r3, r0
 80044b4:	817b      	strh	r3, [r7, #10]
 80044b6:	460b      	mov	r3, r1
 80044b8:	813b      	strh	r3, [r7, #8]
 80044ba:	4613      	mov	r3, r2
 80044bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	2b20      	cmp	r3, #32
 80044c8:	f040 80fd 	bne.w	80046c6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80044cc:	6a3b      	ldr	r3, [r7, #32]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d002      	beq.n	80044d8 <HAL_I2C_Mem_Read+0x34>
 80044d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d105      	bne.n	80044e4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044de:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e0f1      	b.n	80046c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d101      	bne.n	80044f2 <HAL_I2C_Mem_Read+0x4e>
 80044ee:	2302      	movs	r3, #2
 80044f0:	e0ea      	b.n	80046c8 <HAL_I2C_Mem_Read+0x224>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2201      	movs	r2, #1
 80044f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80044fa:	f7fd f871 	bl	80015e0 <HAL_GetTick>
 80044fe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	9300      	str	r3, [sp, #0]
 8004504:	2319      	movs	r3, #25
 8004506:	2201      	movs	r2, #1
 8004508:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f000 ffe2 	bl	80054d6 <I2C_WaitOnFlagUntilTimeout>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d001      	beq.n	800451c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e0d5      	b.n	80046c8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2222      	movs	r2, #34	@ 0x22
 8004520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2240      	movs	r2, #64	@ 0x40
 8004528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6a3a      	ldr	r2, [r7, #32]
 8004536:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800453c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004544:	88f8      	ldrh	r0, [r7, #6]
 8004546:	893a      	ldrh	r2, [r7, #8]
 8004548:	8979      	ldrh	r1, [r7, #10]
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	9301      	str	r3, [sp, #4]
 800454e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	4603      	mov	r3, r0
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f000 fa7f 	bl	8004a58 <I2C_RequestMemoryRead>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d005      	beq.n	800456c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2200      	movs	r2, #0
 8004564:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e0ad      	b.n	80046c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004570:	b29b      	uxth	r3, r3
 8004572:	2bff      	cmp	r3, #255	@ 0xff
 8004574:	d90e      	bls.n	8004594 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	22ff      	movs	r2, #255	@ 0xff
 800457a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004580:	b2da      	uxtb	r2, r3
 8004582:	8979      	ldrh	r1, [r7, #10]
 8004584:	4b52      	ldr	r3, [pc, #328]	@ (80046d0 <HAL_I2C_Mem_Read+0x22c>)
 8004586:	9300      	str	r3, [sp, #0]
 8004588:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f001 f965 	bl	800585c <I2C_TransferConfig>
 8004592:	e00f      	b.n	80045b4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004598:	b29a      	uxth	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045a2:	b2da      	uxtb	r2, r3
 80045a4:	8979      	ldrh	r1, [r7, #10]
 80045a6:	4b4a      	ldr	r3, [pc, #296]	@ (80046d0 <HAL_I2C_Mem_Read+0x22c>)
 80045a8:	9300      	str	r3, [sp, #0]
 80045aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	f001 f954 	bl	800585c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ba:	2200      	movs	r2, #0
 80045bc:	2104      	movs	r1, #4
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f000 ff89 	bl	80054d6 <I2C_WaitOnFlagUntilTimeout>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d001      	beq.n	80045ce <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e07c      	b.n	80046c8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d8:	b2d2      	uxtb	r2, r2
 80045da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e0:	1c5a      	adds	r2, r3, #1
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ea:	3b01      	subs	r3, #1
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	3b01      	subs	r3, #1
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004604:	b29b      	uxth	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d034      	beq.n	8004674 <HAL_I2C_Mem_Read+0x1d0>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800460e:	2b00      	cmp	r3, #0
 8004610:	d130      	bne.n	8004674 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	9300      	str	r3, [sp, #0]
 8004616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004618:	2200      	movs	r2, #0
 800461a:	2180      	movs	r1, #128	@ 0x80
 800461c:	68f8      	ldr	r0, [r7, #12]
 800461e:	f000 ff5a 	bl	80054d6 <I2C_WaitOnFlagUntilTimeout>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d001      	beq.n	800462c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e04d      	b.n	80046c8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004630:	b29b      	uxth	r3, r3
 8004632:	2bff      	cmp	r3, #255	@ 0xff
 8004634:	d90e      	bls.n	8004654 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	22ff      	movs	r2, #255	@ 0xff
 800463a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004640:	b2da      	uxtb	r2, r3
 8004642:	8979      	ldrh	r1, [r7, #10]
 8004644:	2300      	movs	r3, #0
 8004646:	9300      	str	r3, [sp, #0]
 8004648:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f001 f905 	bl	800585c <I2C_TransferConfig>
 8004652:	e00f      	b.n	8004674 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004658:	b29a      	uxth	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004662:	b2da      	uxtb	r2, r3
 8004664:	8979      	ldrh	r1, [r7, #10]
 8004666:	2300      	movs	r3, #0
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f001 f8f4 	bl	800585c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004678:	b29b      	uxth	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d19a      	bne.n	80045b4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004682:	68f8      	ldr	r0, [r7, #12]
 8004684:	f000 ffc7 	bl	8005616 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004688:	4603      	mov	r3, r0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d001      	beq.n	8004692 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e01a      	b.n	80046c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2220      	movs	r2, #32
 8004698:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	6859      	ldr	r1, [r3, #4]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	4b0b      	ldr	r3, [pc, #44]	@ (80046d4 <HAL_I2C_Mem_Read+0x230>)
 80046a6:	400b      	ands	r3, r1
 80046a8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2220      	movs	r2, #32
 80046ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80046c2:	2300      	movs	r3, #0
 80046c4:	e000      	b.n	80046c8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80046c6:	2302      	movs	r3, #2
  }
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3718      	adds	r7, #24
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	80002400 	.word	0x80002400
 80046d4:	fe00e800 	.word	0xfe00e800

080046d8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d005      	beq.n	8004704 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046fc:	68ba      	ldr	r2, [r7, #8]
 80046fe:	68f9      	ldr	r1, [r7, #12]
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	4798      	blx	r3
  }
}
 8004704:	bf00      	nop
 8004706:	3710      	adds	r7, #16
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b086      	sub	sp, #24
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	0a1b      	lsrs	r3, r3, #8
 8004728:	f003 0301 	and.w	r3, r3, #1
 800472c:	2b00      	cmp	r3, #0
 800472e:	d010      	beq.n	8004752 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	09db      	lsrs	r3, r3, #7
 8004734:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004738:	2b00      	cmp	r3, #0
 800473a:	d00a      	beq.n	8004752 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004740:	f043 0201 	orr.w	r2, r3, #1
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004750:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	0a9b      	lsrs	r3, r3, #10
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	2b00      	cmp	r3, #0
 800475c:	d010      	beq.n	8004780 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	09db      	lsrs	r3, r3, #7
 8004762:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00a      	beq.n	8004780 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800476e:	f043 0208 	orr.w	r2, r3, #8
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800477e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	0a5b      	lsrs	r3, r3, #9
 8004784:	f003 0301 	and.w	r3, r3, #1
 8004788:	2b00      	cmp	r3, #0
 800478a:	d010      	beq.n	80047ae <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	09db      	lsrs	r3, r3, #7
 8004790:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004794:	2b00      	cmp	r3, #0
 8004796:	d00a      	beq.n	80047ae <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800479c:	f043 0202 	orr.w	r2, r3, #2
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047ac:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047b2:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f003 030b 	and.w	r3, r3, #11
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80047be:	68f9      	ldr	r1, [r7, #12]
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f000 fd2f 	bl	8005224 <I2C_ITError>
  }
}
 80047c6:	bf00      	nop
 80047c8:	3718      	adds	r7, #24
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}

080047ce <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047ce:	b480      	push	{r7}
 80047d0:	b083      	sub	sp, #12
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80047d6:	bf00      	nop
 80047d8:	370c      	adds	r7, #12
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr

080047e2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047e2:	b480      	push	{r7}
 80047e4:	b083      	sub	sp, #12
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80047ea:	bf00      	nop
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr

080047f6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80047f6:	b480      	push	{r7}
 80047f8:	b083      	sub	sp, #12
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
 80047fe:	460b      	mov	r3, r1
 8004800:	70fb      	strb	r3, [r7, #3]
 8004802:	4613      	mov	r3, r2
 8004804:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004806:	bf00      	nop
 8004808:	370c      	adds	r7, #12
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr

08004812 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004812:	b480      	push	{r7}
 8004814:	b083      	sub	sp, #12
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800481a:	bf00      	nop
 800481c:	370c      	adds	r7, #12
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr

08004826 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004826:	b480      	push	{r7}
 8004828:	b083      	sub	sp, #12
 800482a:	af00      	add	r7, sp, #0
 800482c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800482e:	bf00      	nop
 8004830:	370c      	adds	r7, #12
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr

0800483a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800483a:	b480      	push	{r7}
 800483c:	b083      	sub	sp, #12
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004842:	bf00      	nop
 8004844:	370c      	adds	r7, #12
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr

0800484e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800484e:	b580      	push	{r7, lr}
 8004850:	b086      	sub	sp, #24
 8004852:	af00      	add	r7, sp, #0
 8004854:	60f8      	str	r0, [r7, #12]
 8004856:	60b9      	str	r1, [r7, #8]
 8004858:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800485e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800486a:	2b01      	cmp	r3, #1
 800486c:	d101      	bne.n	8004872 <I2C_Slave_ISR_IT+0x24>
 800486e:	2302      	movs	r3, #2
 8004870:	e0ed      	b.n	8004a4e <I2C_Slave_ISR_IT+0x200>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	095b      	lsrs	r3, r3, #5
 800487e:	f003 0301 	and.w	r3, r3, #1
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00a      	beq.n	800489c <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	095b      	lsrs	r3, r3, #5
 800488a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800488e:	2b00      	cmp	r3, #0
 8004890:	d004      	beq.n	800489c <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004892:	6939      	ldr	r1, [r7, #16]
 8004894:	68f8      	ldr	r0, [r7, #12]
 8004896:	f000 fa15 	bl	8004cc4 <I2C_ITSlaveCplt>
 800489a:	e0d3      	b.n	8004a44 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	091b      	lsrs	r3, r3, #4
 80048a0:	f003 0301 	and.w	r3, r3, #1
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d04d      	beq.n	8004944 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	091b      	lsrs	r3, r3, #4
 80048ac:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d047      	beq.n	8004944 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d128      	bne.n	8004910 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	2b28      	cmp	r3, #40	@ 0x28
 80048c8:	d108      	bne.n	80048dc <I2C_Slave_ISR_IT+0x8e>
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048d0:	d104      	bne.n	80048dc <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80048d2:	6939      	ldr	r1, [r7, #16]
 80048d4:	68f8      	ldr	r0, [r7, #12]
 80048d6:	f000 fc4f 	bl	8005178 <I2C_ITListenCplt>
 80048da:	e032      	b.n	8004942 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b29      	cmp	r3, #41	@ 0x29
 80048e6:	d10e      	bne.n	8004906 <I2C_Slave_ISR_IT+0xb8>
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048ee:	d00a      	beq.n	8004906 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2210      	movs	r2, #16
 80048f6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80048f8:	68f8      	ldr	r0, [r7, #12]
 80048fa:	f000 fdaa 	bl	8005452 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80048fe:	68f8      	ldr	r0, [r7, #12]
 8004900:	f000 f982 	bl	8004c08 <I2C_ITSlaveSeqCplt>
 8004904:	e01d      	b.n	8004942 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	2210      	movs	r2, #16
 800490c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800490e:	e096      	b.n	8004a3e <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2210      	movs	r2, #16
 8004916:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800491c:	f043 0204 	orr.w	r2, r3, #4
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d004      	beq.n	8004934 <I2C_Slave_ISR_IT+0xe6>
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004930:	f040 8085 	bne.w	8004a3e <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004938:	4619      	mov	r1, r3
 800493a:	68f8      	ldr	r0, [r7, #12]
 800493c:	f000 fc72 	bl	8005224 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004940:	e07d      	b.n	8004a3e <I2C_Slave_ISR_IT+0x1f0>
 8004942:	e07c      	b.n	8004a3e <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	089b      	lsrs	r3, r3, #2
 8004948:	f003 0301 	and.w	r3, r3, #1
 800494c:	2b00      	cmp	r3, #0
 800494e:	d030      	beq.n	80049b2 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	089b      	lsrs	r3, r3, #2
 8004954:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004958:	2b00      	cmp	r3, #0
 800495a:	d02a      	beq.n	80049b2 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004960:	b29b      	uxth	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d018      	beq.n	8004998 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004970:	b2d2      	uxtb	r2, r2
 8004972:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004978:	1c5a      	adds	r2, r3, #1
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004982:	3b01      	subs	r3, #1
 8004984:	b29a      	uxth	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800498e:	b29b      	uxth	r3, r3
 8004990:	3b01      	subs	r3, #1
 8004992:	b29a      	uxth	r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800499c:	b29b      	uxth	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d14f      	bne.n	8004a42 <I2C_Slave_ISR_IT+0x1f4>
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80049a8:	d04b      	beq.n	8004a42 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80049aa:	68f8      	ldr	r0, [r7, #12]
 80049ac:	f000 f92c 	bl	8004c08 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80049b0:	e047      	b.n	8004a42 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	08db      	lsrs	r3, r3, #3
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00a      	beq.n	80049d4 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	08db      	lsrs	r3, r3, #3
 80049c2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d004      	beq.n	80049d4 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80049ca:	6939      	ldr	r1, [r7, #16]
 80049cc:	68f8      	ldr	r0, [r7, #12]
 80049ce:	f000 f897 	bl	8004b00 <I2C_ITAddrCplt>
 80049d2:	e037      	b.n	8004a44 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	085b      	lsrs	r3, r3, #1
 80049d8:	f003 0301 	and.w	r3, r3, #1
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d031      	beq.n	8004a44 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	085b      	lsrs	r3, r3, #1
 80049e4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d02b      	beq.n	8004a44 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d018      	beq.n	8004a28 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049fa:	781a      	ldrb	r2, [r3, #0]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a06:	1c5a      	adds	r2, r3, #1
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	3b01      	subs	r3, #1
 8004a14:	b29a      	uxth	r2, r3
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	b29a      	uxth	r2, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004a26:	e00d      	b.n	8004a44 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a2e:	d002      	beq.n	8004a36 <I2C_Slave_ISR_IT+0x1e8>
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d106      	bne.n	8004a44 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f000 f8e6 	bl	8004c08 <I2C_ITSlaveSeqCplt>
 8004a3c:	e002      	b.n	8004a44 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8004a3e:	bf00      	nop
 8004a40:	e000      	b.n	8004a44 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8004a42:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3718      	adds	r7, #24
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
	...

08004a58 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b086      	sub	sp, #24
 8004a5c:	af02      	add	r7, sp, #8
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	4608      	mov	r0, r1
 8004a62:	4611      	mov	r1, r2
 8004a64:	461a      	mov	r2, r3
 8004a66:	4603      	mov	r3, r0
 8004a68:	817b      	strh	r3, [r7, #10]
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	813b      	strh	r3, [r7, #8]
 8004a6e:	4613      	mov	r3, r2
 8004a70:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004a72:	88fb      	ldrh	r3, [r7, #6]
 8004a74:	b2da      	uxtb	r2, r3
 8004a76:	8979      	ldrh	r1, [r7, #10]
 8004a78:	4b20      	ldr	r3, [pc, #128]	@ (8004afc <I2C_RequestMemoryRead+0xa4>)
 8004a7a:	9300      	str	r3, [sp, #0]
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f000 feec 	bl	800585c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a84:	69fa      	ldr	r2, [r7, #28]
 8004a86:	69b9      	ldr	r1, [r7, #24]
 8004a88:	68f8      	ldr	r0, [r7, #12]
 8004a8a:	f000 fd7d 	bl	8005588 <I2C_WaitOnTXISFlagUntilTimeout>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d001      	beq.n	8004a98 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e02c      	b.n	8004af2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004a98:	88fb      	ldrh	r3, [r7, #6]
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d105      	bne.n	8004aaa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a9e:	893b      	ldrh	r3, [r7, #8]
 8004aa0:	b2da      	uxtb	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	629a      	str	r2, [r3, #40]	@ 0x28
 8004aa8:	e015      	b.n	8004ad6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004aaa:	893b      	ldrh	r3, [r7, #8]
 8004aac:	0a1b      	lsrs	r3, r3, #8
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	b2da      	uxtb	r2, r3
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ab8:	69fa      	ldr	r2, [r7, #28]
 8004aba:	69b9      	ldr	r1, [r7, #24]
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 fd63 	bl	8005588 <I2C_WaitOnTXISFlagUntilTimeout>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e012      	b.n	8004af2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004acc:	893b      	ldrh	r3, [r7, #8]
 8004ace:	b2da      	uxtb	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	2200      	movs	r2, #0
 8004ade:	2140      	movs	r1, #64	@ 0x40
 8004ae0:	68f8      	ldr	r0, [r7, #12]
 8004ae2:	f000 fcf8 	bl	80054d6 <I2C_WaitOnFlagUntilTimeout>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d001      	beq.n	8004af0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e000      	b.n	8004af2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3710      	adds	r7, #16
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	80002000 	.word	0x80002000

08004b00 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b16:	2b28      	cmp	r3, #40	@ 0x28
 8004b18:	d16a      	bne.n	8004bf0 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	0c1b      	lsrs	r3, r3, #16
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	f003 0301 	and.w	r3, r3, #1
 8004b28:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	699b      	ldr	r3, [r3, #24]
 8004b30:	0c1b      	lsrs	r3, r3, #16
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004b38:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b46:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004b54:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d138      	bne.n	8004bd0 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004b5e:	897b      	ldrh	r3, [r7, #10]
 8004b60:	09db      	lsrs	r3, r3, #7
 8004b62:	b29a      	uxth	r2, r3
 8004b64:	89bb      	ldrh	r3, [r7, #12]
 8004b66:	4053      	eors	r3, r2
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	f003 0306 	and.w	r3, r3, #6
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d11c      	bne.n	8004bac <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004b72:	897b      	ldrh	r3, [r7, #10]
 8004b74:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b7a:	1c5a      	adds	r2, r3, #1
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b84:	2b02      	cmp	r3, #2
 8004b86:	d13b      	bne.n	8004c00 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2208      	movs	r2, #8
 8004b94:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004b9e:	89ba      	ldrh	r2, [r7, #12]
 8004ba0:	7bfb      	ldrb	r3, [r7, #15]
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f7ff fe26 	bl	80047f6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004baa:	e029      	b.n	8004c00 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004bac:	893b      	ldrh	r3, [r7, #8]
 8004bae:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004bb0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f000 fe83 	bl	80058c0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004bc2:	89ba      	ldrh	r2, [r7, #12]
 8004bc4:	7bfb      	ldrb	r3, [r7, #15]
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f7ff fe14 	bl	80047f6 <HAL_I2C_AddrCallback>
}
 8004bce:	e017      	b.n	8004c00 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004bd0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f000 fe73 	bl	80058c0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004be2:	89ba      	ldrh	r2, [r7, #12]
 8004be4:	7bfb      	ldrb	r3, [r7, #15]
 8004be6:	4619      	mov	r1, r3
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f7ff fe04 	bl	80047f6 <HAL_I2C_AddrCallback>
}
 8004bee:	e007      	b.n	8004c00 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2208      	movs	r2, #8
 8004bf6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004c00:	bf00      	nop
 8004c02:	3710      	adds	r7, #16
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	0b9b      	lsrs	r3, r3, #14
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d008      	beq.n	8004c3e <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c3a:	601a      	str	r2, [r3, #0]
 8004c3c:	e00d      	b.n	8004c5a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	0bdb      	lsrs	r3, r3, #15
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d007      	beq.n	8004c5a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c58:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b29      	cmp	r3, #41	@ 0x29
 8004c64:	d112      	bne.n	8004c8c <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2228      	movs	r2, #40	@ 0x28
 8004c6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2221      	movs	r2, #33	@ 0x21
 8004c72:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004c74:	2101      	movs	r1, #1
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 fe22 	bl	80058c0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f7ff fda2 	bl	80047ce <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004c8a:	e017      	b.n	8004cbc <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c96:	d111      	bne.n	8004cbc <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2228      	movs	r2, #40	@ 0x28
 8004c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2222      	movs	r2, #34	@ 0x22
 8004ca4:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004ca6:	2102      	movs	r1, #2
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f000 fe09 	bl	80058c0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f7ff fd93 	bl	80047e2 <HAL_I2C_SlaveRxCpltCallback>
}
 8004cbc:	bf00      	nop
 8004cbe:	3710      	adds	r7, #16
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b086      	sub	sp, #24
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cde:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ce6:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2220      	movs	r2, #32
 8004cee:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004cf0:	7afb      	ldrb	r3, [r7, #11]
 8004cf2:	2b21      	cmp	r3, #33	@ 0x21
 8004cf4:	d002      	beq.n	8004cfc <I2C_ITSlaveCplt+0x38>
 8004cf6:	7afb      	ldrb	r3, [r7, #11]
 8004cf8:	2b29      	cmp	r3, #41	@ 0x29
 8004cfa:	d108      	bne.n	8004d0e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004cfc:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 fddd 	bl	80058c0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2221      	movs	r2, #33	@ 0x21
 8004d0a:	631a      	str	r2, [r3, #48]	@ 0x30
 8004d0c:	e019      	b.n	8004d42 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004d0e:	7afb      	ldrb	r3, [r7, #11]
 8004d10:	2b22      	cmp	r3, #34	@ 0x22
 8004d12:	d002      	beq.n	8004d1a <I2C_ITSlaveCplt+0x56>
 8004d14:	7afb      	ldrb	r3, [r7, #11]
 8004d16:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d18:	d108      	bne.n	8004d2c <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004d1a:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 fdce 	bl	80058c0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2222      	movs	r2, #34	@ 0x22
 8004d28:	631a      	str	r2, [r3, #48]	@ 0x30
 8004d2a:	e00a      	b.n	8004d42 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004d2c:	7afb      	ldrb	r3, [r7, #11]
 8004d2e:	2b28      	cmp	r3, #40	@ 0x28
 8004d30:	d107      	bne.n	8004d42 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004d32:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 fdc2 	bl	80058c0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	685a      	ldr	r2, [r3, #4]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d50:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	6859      	ldr	r1, [r3, #4]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	4b80      	ldr	r3, [pc, #512]	@ (8004f60 <I2C_ITSlaveCplt+0x29c>)
 8004d5e:	400b      	ands	r3, r1
 8004d60:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 fb75 	bl	8005452 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	0b9b      	lsrs	r3, r3, #14
 8004d6c:	f003 0301 	and.w	r3, r3, #1
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d07a      	beq.n	8004e6a <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004d82:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f000 8112 	beq.w	8004fb2 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a73      	ldr	r2, [pc, #460]	@ (8004f64 <I2C_ITSlaveCplt+0x2a0>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d059      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a71      	ldr	r2, [pc, #452]	@ (8004f68 <I2C_ITSlaveCplt+0x2a4>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d053      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a6f      	ldr	r2, [pc, #444]	@ (8004f6c <I2C_ITSlaveCplt+0x2a8>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d04d      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a6d      	ldr	r2, [pc, #436]	@ (8004f70 <I2C_ITSlaveCplt+0x2ac>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d047      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a6b      	ldr	r2, [pc, #428]	@ (8004f74 <I2C_ITSlaveCplt+0x2b0>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d041      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a69      	ldr	r2, [pc, #420]	@ (8004f78 <I2C_ITSlaveCplt+0x2b4>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d03b      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a67      	ldr	r2, [pc, #412]	@ (8004f7c <I2C_ITSlaveCplt+0x2b8>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d035      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a65      	ldr	r2, [pc, #404]	@ (8004f80 <I2C_ITSlaveCplt+0x2bc>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d02f      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a63      	ldr	r2, [pc, #396]	@ (8004f84 <I2C_ITSlaveCplt+0x2c0>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d029      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a61      	ldr	r2, [pc, #388]	@ (8004f88 <I2C_ITSlaveCplt+0x2c4>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d023      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a5f      	ldr	r2, [pc, #380]	@ (8004f8c <I2C_ITSlaveCplt+0x2c8>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d01d      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a5d      	ldr	r2, [pc, #372]	@ (8004f90 <I2C_ITSlaveCplt+0x2cc>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d017      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a5b      	ldr	r2, [pc, #364]	@ (8004f94 <I2C_ITSlaveCplt+0x2d0>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d011      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a59      	ldr	r2, [pc, #356]	@ (8004f98 <I2C_ITSlaveCplt+0x2d4>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d00b      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a57      	ldr	r2, [pc, #348]	@ (8004f9c <I2C_ITSlaveCplt+0x2d8>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d005      	beq.n	8004e4e <I2C_ITSlaveCplt+0x18a>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a55      	ldr	r2, [pc, #340]	@ (8004fa0 <I2C_ITSlaveCplt+0x2dc>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d105      	bne.n	8004e5a <I2C_ITSlaveCplt+0x196>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	e004      	b.n	8004e64 <I2C_ITSlaveCplt+0x1a0>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	8553      	strh	r3, [r2, #42]	@ 0x2a
 8004e68:	e0a3      	b.n	8004fb2 <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	0bdb      	lsrs	r3, r3, #15
 8004e6e:	f003 0301 	and.w	r3, r3, #1
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	f000 809d 	beq.w	8004fb2 <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e86:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f000 8090 	beq.w	8004fb2 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a32      	ldr	r2, [pc, #200]	@ (8004f64 <I2C_ITSlaveCplt+0x2a0>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d059      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a30      	ldr	r2, [pc, #192]	@ (8004f68 <I2C_ITSlaveCplt+0x2a4>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d053      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a2e      	ldr	r2, [pc, #184]	@ (8004f6c <I2C_ITSlaveCplt+0x2a8>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d04d      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a2c      	ldr	r2, [pc, #176]	@ (8004f70 <I2C_ITSlaveCplt+0x2ac>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d047      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a2a      	ldr	r2, [pc, #168]	@ (8004f74 <I2C_ITSlaveCplt+0x2b0>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d041      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a28      	ldr	r2, [pc, #160]	@ (8004f78 <I2C_ITSlaveCplt+0x2b4>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d03b      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a26      	ldr	r2, [pc, #152]	@ (8004f7c <I2C_ITSlaveCplt+0x2b8>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d035      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a24      	ldr	r2, [pc, #144]	@ (8004f80 <I2C_ITSlaveCplt+0x2bc>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d02f      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a22      	ldr	r2, [pc, #136]	@ (8004f84 <I2C_ITSlaveCplt+0x2c0>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d029      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a20      	ldr	r2, [pc, #128]	@ (8004f88 <I2C_ITSlaveCplt+0x2c4>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d023      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a1e      	ldr	r2, [pc, #120]	@ (8004f8c <I2C_ITSlaveCplt+0x2c8>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d01d      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a1c      	ldr	r2, [pc, #112]	@ (8004f90 <I2C_ITSlaveCplt+0x2cc>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d017      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a1a      	ldr	r2, [pc, #104]	@ (8004f94 <I2C_ITSlaveCplt+0x2d0>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d011      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a18      	ldr	r2, [pc, #96]	@ (8004f98 <I2C_ITSlaveCplt+0x2d4>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d00b      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a16      	ldr	r2, [pc, #88]	@ (8004f9c <I2C_ITSlaveCplt+0x2d8>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d005      	beq.n	8004f52 <I2C_ITSlaveCplt+0x28e>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a14      	ldr	r2, [pc, #80]	@ (8004fa0 <I2C_ITSlaveCplt+0x2dc>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d128      	bne.n	8004fa4 <I2C_ITSlaveCplt+0x2e0>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	e027      	b.n	8004fae <I2C_ITSlaveCplt+0x2ea>
 8004f5e:	bf00      	nop
 8004f60:	fe00e800 	.word	0xfe00e800
 8004f64:	40020010 	.word	0x40020010
 8004f68:	40020028 	.word	0x40020028
 8004f6c:	40020040 	.word	0x40020040
 8004f70:	40020058 	.word	0x40020058
 8004f74:	40020070 	.word	0x40020070
 8004f78:	40020088 	.word	0x40020088
 8004f7c:	400200a0 	.word	0x400200a0
 8004f80:	400200b8 	.word	0x400200b8
 8004f84:	40020410 	.word	0x40020410
 8004f88:	40020428 	.word	0x40020428
 8004f8c:	40020440 	.word	0x40020440
 8004f90:	40020458 	.word	0x40020458
 8004f94:	40020470 	.word	0x40020470
 8004f98:	40020488 	.word	0x40020488
 8004f9c:	400204a0 	.word	0x400204a0
 8004fa0:	400204b8 	.word	0x400204b8
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	089b      	lsrs	r3, r3, #2
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d020      	beq.n	8005000 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	f023 0304 	bic.w	r3, r3, #4
 8004fc4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd0:	b2d2      	uxtb	r2, r2
 8004fd2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd8:	1c5a      	adds	r2, r3, #1
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d00c      	beq.n	8005000 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fea:	3b01      	subs	r3, #1
 8004fec:	b29a      	uxth	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	3b01      	subs	r3, #1
 8004ffa:	b29a      	uxth	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005004:	b29b      	uxth	r3, r3
 8005006:	2b00      	cmp	r3, #0
 8005008:	d005      	beq.n	8005016 <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800500e:	f043 0204 	orr.w	r2, r3, #4
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	091b      	lsrs	r3, r3, #4
 800501a:	f003 0301 	and.w	r3, r3, #1
 800501e:	2b00      	cmp	r3, #0
 8005020:	d04a      	beq.n	80050b8 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	091b      	lsrs	r3, r3, #4
 8005026:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800502a:	2b00      	cmp	r3, #0
 800502c:	d044      	beq.n	80050b8 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005032:	b29b      	uxth	r3, r3
 8005034:	2b00      	cmp	r3, #0
 8005036:	d128      	bne.n	800508a <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800503e:	b2db      	uxtb	r3, r3
 8005040:	2b28      	cmp	r3, #40	@ 0x28
 8005042:	d108      	bne.n	8005056 <I2C_ITSlaveCplt+0x392>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800504a:	d104      	bne.n	8005056 <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800504c:	6979      	ldr	r1, [r7, #20]
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 f892 	bl	8005178 <I2C_ITListenCplt>
 8005054:	e030      	b.n	80050b8 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800505c:	b2db      	uxtb	r3, r3
 800505e:	2b29      	cmp	r3, #41	@ 0x29
 8005060:	d10e      	bne.n	8005080 <I2C_ITSlaveCplt+0x3bc>
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005068:	d00a      	beq.n	8005080 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2210      	movs	r2, #16
 8005070:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f000 f9ed 	bl	8005452 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f7ff fdc5 	bl	8004c08 <I2C_ITSlaveSeqCplt>
 800507e:	e01b      	b.n	80050b8 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2210      	movs	r2, #16
 8005086:	61da      	str	r2, [r3, #28]
 8005088:	e016      	b.n	80050b8 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2210      	movs	r2, #16
 8005090:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005096:	f043 0204 	orr.w	r2, r3, #4
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d003      	beq.n	80050ac <I2C_ITSlaveCplt+0x3e8>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050aa:	d105      	bne.n	80050b8 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b0:	4619      	mov	r1, r3
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f000 f8b6 	bl	8005224 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d010      	beq.n	80050f0 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050d2:	4619      	mov	r1, r3
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f000 f8a5 	bl	8005224 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	2b28      	cmp	r3, #40	@ 0x28
 80050e4:	d141      	bne.n	800516a <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80050e6:	6979      	ldr	r1, [r7, #20]
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 f845 	bl	8005178 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80050ee:	e03c      	b.n	800516a <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80050f8:	d014      	beq.n	8005124 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f7ff fd84 	bl	8004c08 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a1c      	ldr	r2, [pc, #112]	@ (8005174 <I2C_ITSlaveCplt+0x4b0>)
 8005104:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2220      	movs	r2, #32
 800510a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2200      	movs	r2, #0
 8005112:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f7ff fb78 	bl	8004812 <HAL_I2C_ListenCpltCallback>
}
 8005122:	e022      	b.n	800516a <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b22      	cmp	r3, #34	@ 0x22
 800512e:	d10e      	bne.n	800514e <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2220      	movs	r2, #32
 8005134:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f7ff fb4b 	bl	80047e2 <HAL_I2C_SlaveRxCpltCallback>
}
 800514c:	e00d      	b.n	800516a <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2220      	movs	r2, #32
 8005152:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f7ff fb32 	bl	80047ce <HAL_I2C_SlaveTxCpltCallback>
}
 800516a:	bf00      	nop
 800516c:	3718      	adds	r7, #24
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	ffff0000 	.word	0xffff0000

08005178 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a26      	ldr	r2, [pc, #152]	@ (8005220 <I2C_ITListenCplt+0xa8>)
 8005186:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2200      	movs	r2, #0
 800518c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2220      	movs	r2, #32
 8005192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2200      	movs	r2, #0
 80051a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	089b      	lsrs	r3, r3, #2
 80051a8:	f003 0301 	and.w	r3, r3, #1
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d022      	beq.n	80051f6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ba:	b2d2      	uxtb	r2, r2
 80051bc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c2:	1c5a      	adds	r2, r3, #1
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d012      	beq.n	80051f6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051d4:	3b01      	subs	r3, #1
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	3b01      	subs	r3, #1
 80051e4:	b29a      	uxth	r2, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ee:	f043 0204 	orr.w	r2, r3, #4
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80051f6:	f248 0103 	movw	r1, #32771	@ 0x8003
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f000 fb60 	bl	80058c0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2210      	movs	r2, #16
 8005206:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f7ff fafe 	bl	8004812 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005216:	bf00      	nop
 8005218:	3708      	adds	r7, #8
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop
 8005220:	ffff0000 	.word	0xffff0000

08005224 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005234:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a6d      	ldr	r2, [pc, #436]	@ (80053f8 <I2C_ITError+0x1d4>)
 8005242:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	431a      	orrs	r2, r3
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005256:	7bfb      	ldrb	r3, [r7, #15]
 8005258:	2b28      	cmp	r3, #40	@ 0x28
 800525a:	d005      	beq.n	8005268 <I2C_ITError+0x44>
 800525c:	7bfb      	ldrb	r3, [r7, #15]
 800525e:	2b29      	cmp	r3, #41	@ 0x29
 8005260:	d002      	beq.n	8005268 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005262:	7bfb      	ldrb	r3, [r7, #15]
 8005264:	2b2a      	cmp	r3, #42	@ 0x2a
 8005266:	d10b      	bne.n	8005280 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005268:	2103      	movs	r1, #3
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 fb28 	bl	80058c0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2228      	movs	r2, #40	@ 0x28
 8005274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a60      	ldr	r2, [pc, #384]	@ (80053fc <I2C_ITError+0x1d8>)
 800527c:	635a      	str	r2, [r3, #52]	@ 0x34
 800527e:	e030      	b.n	80052e2 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005280:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f000 fb1b 	bl	80058c0 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 f8e1 	bl	8005452 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005296:	b2db      	uxtb	r3, r3
 8005298:	2b60      	cmp	r3, #96	@ 0x60
 800529a:	d01f      	beq.n	80052dc <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2220      	movs	r2, #32
 80052a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	699b      	ldr	r3, [r3, #24]
 80052aa:	f003 0320 	and.w	r3, r3, #32
 80052ae:	2b20      	cmp	r3, #32
 80052b0:	d114      	bne.n	80052dc <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	699b      	ldr	r3, [r3, #24]
 80052b8:	f003 0310 	and.w	r3, r3, #16
 80052bc:	2b10      	cmp	r3, #16
 80052be:	d109      	bne.n	80052d4 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2210      	movs	r2, #16
 80052c6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052cc:	f043 0204 	orr.w	r2, r3, #4
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	2220      	movs	r2, #32
 80052da:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2200      	movs	r2, #0
 80052e0:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d039      	beq.n	8005364 <I2C_ITError+0x140>
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	2b11      	cmp	r3, #17
 80052f4:	d002      	beq.n	80052fc <I2C_ITError+0xd8>
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	2b21      	cmp	r3, #33	@ 0x21
 80052fa:	d133      	bne.n	8005364 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005306:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800530a:	d107      	bne.n	800531c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800531a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005320:	4618      	mov	r0, r3
 8005322:	f7fe fa93 	bl	800384c <HAL_DMA_GetState>
 8005326:	4603      	mov	r3, r0
 8005328:	2b01      	cmp	r3, #1
 800532a:	d017      	beq.n	800535c <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005330:	4a33      	ldr	r2, [pc, #204]	@ (8005400 <I2C_ITError+0x1dc>)
 8005332:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005340:	4618      	mov	r0, r3
 8005342:	f7fd f913 	bl	800256c <HAL_DMA_Abort_IT>
 8005346:	4603      	mov	r3, r0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d04d      	beq.n	80053e8 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005350:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005352:	687a      	ldr	r2, [r7, #4]
 8005354:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005356:	4610      	mov	r0, r2
 8005358:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800535a:	e045      	b.n	80053e8 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f000 f851 	bl	8005404 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005362:	e041      	b.n	80053e8 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005368:	2b00      	cmp	r3, #0
 800536a:	d039      	beq.n	80053e0 <I2C_ITError+0x1bc>
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	2b12      	cmp	r3, #18
 8005370:	d002      	beq.n	8005378 <I2C_ITError+0x154>
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	2b22      	cmp	r3, #34	@ 0x22
 8005376:	d133      	bne.n	80053e0 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005382:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005386:	d107      	bne.n	8005398 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005396:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800539c:	4618      	mov	r0, r3
 800539e:	f7fe fa55 	bl	800384c <HAL_DMA_GetState>
 80053a2:	4603      	mov	r3, r0
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d017      	beq.n	80053d8 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ac:	4a14      	ldr	r2, [pc, #80]	@ (8005400 <I2C_ITError+0x1dc>)
 80053ae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053bc:	4618      	mov	r0, r3
 80053be:	f7fd f8d5 	bl	800256c <HAL_DMA_Abort_IT>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d011      	beq.n	80053ec <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80053d2:	4610      	mov	r0, r2
 80053d4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80053d6:	e009      	b.n	80053ec <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 f813 	bl	8005404 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80053de:	e005      	b.n	80053ec <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 f80f 	bl	8005404 <I2C_TreatErrorCallback>
  }
}
 80053e6:	e002      	b.n	80053ee <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80053e8:	bf00      	nop
 80053ea:	e000      	b.n	80053ee <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80053ec:	bf00      	nop
}
 80053ee:	bf00      	nop
 80053f0:	3710      	adds	r7, #16
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	ffff0000 	.word	0xffff0000
 80053fc:	0800484f 	.word	0x0800484f
 8005400:	0800549b 	.word	0x0800549b

08005404 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b082      	sub	sp, #8
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2b60      	cmp	r3, #96	@ 0x60
 8005416:	d10e      	bne.n	8005436 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2220      	movs	r2, #32
 800541c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f7ff fa03 	bl	800483a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005434:	e009      	b.n	800544a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	f7ff f9ee 	bl	8004826 <HAL_I2C_ErrorCallback>
}
 800544a:	bf00      	nop
 800544c:	3708      	adds	r7, #8
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005452:	b480      	push	{r7}
 8005454:	b083      	sub	sp, #12
 8005456:	af00      	add	r7, sp, #0
 8005458:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	f003 0302 	and.w	r3, r3, #2
 8005464:	2b02      	cmp	r3, #2
 8005466:	d103      	bne.n	8005470 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2200      	movs	r2, #0
 800546e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	699b      	ldr	r3, [r3, #24]
 8005476:	f003 0301 	and.w	r3, r3, #1
 800547a:	2b01      	cmp	r3, #1
 800547c:	d007      	beq.n	800548e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	699a      	ldr	r2, [r3, #24]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f042 0201 	orr.w	r2, r2, #1
 800548c:	619a      	str	r2, [r3, #24]
  }
}
 800548e:	bf00      	nop
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b084      	sub	sp, #16
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d003      	beq.n	80054b8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b4:	2200      	movs	r2, #0
 80054b6:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d003      	beq.n	80054c8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054c4:	2200      	movs	r2, #0
 80054c6:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80054c8:	68f8      	ldr	r0, [r7, #12]
 80054ca:	f7ff ff9b 	bl	8005404 <I2C_TreatErrorCallback>
}
 80054ce:	bf00      	nop
 80054d0:	3710      	adds	r7, #16
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}

080054d6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80054d6:	b580      	push	{r7, lr}
 80054d8:	b084      	sub	sp, #16
 80054da:	af00      	add	r7, sp, #0
 80054dc:	60f8      	str	r0, [r7, #12]
 80054de:	60b9      	str	r1, [r7, #8]
 80054e0:	603b      	str	r3, [r7, #0]
 80054e2:	4613      	mov	r3, r2
 80054e4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054e6:	e03b      	b.n	8005560 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80054e8:	69ba      	ldr	r2, [r7, #24]
 80054ea:	6839      	ldr	r1, [r7, #0]
 80054ec:	68f8      	ldr	r0, [r7, #12]
 80054ee:	f000 f8d5 	bl	800569c <I2C_IsErrorOccurred>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d001      	beq.n	80054fc <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e041      	b.n	8005580 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005502:	d02d      	beq.n	8005560 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005504:	f7fc f86c 	bl	80015e0 <HAL_GetTick>
 8005508:	4602      	mov	r2, r0
 800550a:	69bb      	ldr	r3, [r7, #24]
 800550c:	1ad3      	subs	r3, r2, r3
 800550e:	683a      	ldr	r2, [r7, #0]
 8005510:	429a      	cmp	r2, r3
 8005512:	d302      	bcc.n	800551a <I2C_WaitOnFlagUntilTimeout+0x44>
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d122      	bne.n	8005560 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	699a      	ldr	r2, [r3, #24]
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	4013      	ands	r3, r2
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	429a      	cmp	r2, r3
 8005528:	bf0c      	ite	eq
 800552a:	2301      	moveq	r3, #1
 800552c:	2300      	movne	r3, #0
 800552e:	b2db      	uxtb	r3, r3
 8005530:	461a      	mov	r2, r3
 8005532:	79fb      	ldrb	r3, [r7, #7]
 8005534:	429a      	cmp	r2, r3
 8005536:	d113      	bne.n	8005560 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800553c:	f043 0220 	orr.w	r2, r3, #32
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2220      	movs	r2, #32
 8005548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2200      	movs	r2, #0
 8005550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e00f      	b.n	8005580 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	699a      	ldr	r2, [r3, #24]
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	4013      	ands	r3, r2
 800556a:	68ba      	ldr	r2, [r7, #8]
 800556c:	429a      	cmp	r2, r3
 800556e:	bf0c      	ite	eq
 8005570:	2301      	moveq	r3, #1
 8005572:	2300      	movne	r3, #0
 8005574:	b2db      	uxtb	r3, r3
 8005576:	461a      	mov	r2, r3
 8005578:	79fb      	ldrb	r3, [r7, #7]
 800557a:	429a      	cmp	r2, r3
 800557c:	d0b4      	beq.n	80054e8 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	3710      	adds	r7, #16
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}

08005588 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
 800558e:	60f8      	str	r0, [r7, #12]
 8005590:	60b9      	str	r1, [r7, #8]
 8005592:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005594:	e033      	b.n	80055fe <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	68b9      	ldr	r1, [r7, #8]
 800559a:	68f8      	ldr	r0, [r7, #12]
 800559c:	f000 f87e 	bl	800569c <I2C_IsErrorOccurred>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e031      	b.n	800560e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80055b0:	d025      	beq.n	80055fe <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055b2:	f7fc f815 	bl	80015e0 <HAL_GetTick>
 80055b6:	4602      	mov	r2, r0
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	68ba      	ldr	r2, [r7, #8]
 80055be:	429a      	cmp	r2, r3
 80055c0:	d302      	bcc.n	80055c8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d11a      	bne.n	80055fe <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	f003 0302 	and.w	r3, r3, #2
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	d013      	beq.n	80055fe <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055da:	f043 0220 	orr.w	r2, r3, #32
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2220      	movs	r2, #32
 80055e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e007      	b.n	800560e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	699b      	ldr	r3, [r3, #24]
 8005604:	f003 0302 	and.w	r3, r3, #2
 8005608:	2b02      	cmp	r3, #2
 800560a:	d1c4      	bne.n	8005596 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800560c:	2300      	movs	r3, #0
}
 800560e:	4618      	mov	r0, r3
 8005610:	3710      	adds	r7, #16
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}

08005616 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005616:	b580      	push	{r7, lr}
 8005618:	b084      	sub	sp, #16
 800561a:	af00      	add	r7, sp, #0
 800561c:	60f8      	str	r0, [r7, #12]
 800561e:	60b9      	str	r1, [r7, #8]
 8005620:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005622:	e02f      	b.n	8005684 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	68b9      	ldr	r1, [r7, #8]
 8005628:	68f8      	ldr	r0, [r7, #12]
 800562a:	f000 f837 	bl	800569c <I2C_IsErrorOccurred>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d001      	beq.n	8005638 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e02d      	b.n	8005694 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005638:	f7fb ffd2 	bl	80015e0 <HAL_GetTick>
 800563c:	4602      	mov	r2, r0
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	1ad3      	subs	r3, r2, r3
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	429a      	cmp	r2, r3
 8005646:	d302      	bcc.n	800564e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d11a      	bne.n	8005684 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	699b      	ldr	r3, [r3, #24]
 8005654:	f003 0320 	and.w	r3, r3, #32
 8005658:	2b20      	cmp	r3, #32
 800565a:	d013      	beq.n	8005684 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005660:	f043 0220 	orr.w	r2, r3, #32
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2220      	movs	r2, #32
 800566c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2200      	movs	r2, #0
 800567c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e007      	b.n	8005694 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	f003 0320 	and.w	r3, r3, #32
 800568e:	2b20      	cmp	r3, #32
 8005690:	d1c8      	bne.n	8005624 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3710      	adds	r7, #16
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}

0800569c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b08a      	sub	sp, #40	@ 0x28
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056a8:	2300      	movs	r3, #0
 80056aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80056b6:	2300      	movs	r3, #0
 80056b8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	f003 0310 	and.w	r3, r3, #16
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d068      	beq.n	800579a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	2210      	movs	r2, #16
 80056ce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80056d0:	e049      	b.n	8005766 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80056d8:	d045      	beq.n	8005766 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80056da:	f7fb ff81 	bl	80015e0 <HAL_GetTick>
 80056de:	4602      	mov	r2, r0
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	68ba      	ldr	r2, [r7, #8]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d302      	bcc.n	80056f0 <I2C_IsErrorOccurred+0x54>
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d13a      	bne.n	8005766 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056fa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005702:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	699b      	ldr	r3, [r3, #24]
 800570a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800570e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005712:	d121      	bne.n	8005758 <I2C_IsErrorOccurred+0xbc>
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800571a:	d01d      	beq.n	8005758 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800571c:	7cfb      	ldrb	r3, [r7, #19]
 800571e:	2b20      	cmp	r3, #32
 8005720:	d01a      	beq.n	8005758 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	685a      	ldr	r2, [r3, #4]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005730:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005732:	f7fb ff55 	bl	80015e0 <HAL_GetTick>
 8005736:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005738:	e00e      	b.n	8005758 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800573a:	f7fb ff51 	bl	80015e0 <HAL_GetTick>
 800573e:	4602      	mov	r2, r0
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	1ad3      	subs	r3, r2, r3
 8005744:	2b19      	cmp	r3, #25
 8005746:	d907      	bls.n	8005758 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005748:	6a3b      	ldr	r3, [r7, #32]
 800574a:	f043 0320 	orr.w	r3, r3, #32
 800574e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005756:	e006      	b.n	8005766 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	699b      	ldr	r3, [r3, #24]
 800575e:	f003 0320 	and.w	r3, r3, #32
 8005762:	2b20      	cmp	r3, #32
 8005764:	d1e9      	bne.n	800573a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	699b      	ldr	r3, [r3, #24]
 800576c:	f003 0320 	and.w	r3, r3, #32
 8005770:	2b20      	cmp	r3, #32
 8005772:	d003      	beq.n	800577c <I2C_IsErrorOccurred+0xe0>
 8005774:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005778:	2b00      	cmp	r3, #0
 800577a:	d0aa      	beq.n	80056d2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800577c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005780:	2b00      	cmp	r3, #0
 8005782:	d103      	bne.n	800578c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2220      	movs	r2, #32
 800578a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800578c:	6a3b      	ldr	r3, [r7, #32]
 800578e:	f043 0304 	orr.w	r3, r3, #4
 8005792:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	699b      	ldr	r3, [r3, #24]
 80057a0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80057a2:	69bb      	ldr	r3, [r7, #24]
 80057a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d00b      	beq.n	80057c4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80057ac:	6a3b      	ldr	r3, [r7, #32]
 80057ae:	f043 0301 	orr.w	r3, r3, #1
 80057b2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80057bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80057c4:	69bb      	ldr	r3, [r7, #24]
 80057c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00b      	beq.n	80057e6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80057ce:	6a3b      	ldr	r3, [r7, #32]
 80057d0:	f043 0308 	orr.w	r3, r3, #8
 80057d4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80057de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d00b      	beq.n	8005808 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80057f0:	6a3b      	ldr	r3, [r7, #32]
 80057f2:	f043 0302 	orr.w	r3, r3, #2
 80057f6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005800:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005808:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800580c:	2b00      	cmp	r3, #0
 800580e:	d01c      	beq.n	800584a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f7ff fe1e 	bl	8005452 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	6859      	ldr	r1, [r3, #4]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	4b0d      	ldr	r3, [pc, #52]	@ (8005858 <I2C_IsErrorOccurred+0x1bc>)
 8005822:	400b      	ands	r3, r1
 8005824:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800582a:	6a3b      	ldr	r3, [r7, #32]
 800582c:	431a      	orrs	r2, r3
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2220      	movs	r2, #32
 8005836:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800584a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800584e:	4618      	mov	r0, r3
 8005850:	3728      	adds	r7, #40	@ 0x28
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	fe00e800 	.word	0xfe00e800

0800585c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800585c:	b480      	push	{r7}
 800585e:	b087      	sub	sp, #28
 8005860:	af00      	add	r7, sp, #0
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	607b      	str	r3, [r7, #4]
 8005866:	460b      	mov	r3, r1
 8005868:	817b      	strh	r3, [r7, #10]
 800586a:	4613      	mov	r3, r2
 800586c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800586e:	897b      	ldrh	r3, [r7, #10]
 8005870:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005874:	7a7b      	ldrb	r3, [r7, #9]
 8005876:	041b      	lsls	r3, r3, #16
 8005878:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800587c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005882:	6a3b      	ldr	r3, [r7, #32]
 8005884:	4313      	orrs	r3, r2
 8005886:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800588a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	685a      	ldr	r2, [r3, #4]
 8005892:	6a3b      	ldr	r3, [r7, #32]
 8005894:	0d5b      	lsrs	r3, r3, #21
 8005896:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800589a:	4b08      	ldr	r3, [pc, #32]	@ (80058bc <I2C_TransferConfig+0x60>)
 800589c:	430b      	orrs	r3, r1
 800589e:	43db      	mvns	r3, r3
 80058a0:	ea02 0103 	and.w	r1, r2, r3
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	697a      	ldr	r2, [r7, #20]
 80058aa:	430a      	orrs	r2, r1
 80058ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80058ae:	bf00      	nop
 80058b0:	371c      	adds	r7, #28
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	03ff63ff 	.word	0x03ff63ff

080058c0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b085      	sub	sp, #20
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	460b      	mov	r3, r1
 80058ca:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80058cc:	2300      	movs	r3, #0
 80058ce:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80058d0:	887b      	ldrh	r3, [r7, #2]
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00f      	beq.n	80058fa <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 80058e0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80058ee:	2b28      	cmp	r3, #40	@ 0x28
 80058f0:	d003      	beq.n	80058fa <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80058f8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80058fa:	887b      	ldrh	r3, [r7, #2]
 80058fc:	f003 0302 	and.w	r3, r3, #2
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00f      	beq.n	8005924 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800590a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005912:	b2db      	uxtb	r3, r3
 8005914:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005918:	2b28      	cmp	r3, #40	@ 0x28
 800591a:	d003      	beq.n	8005924 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005922:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005924:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005928:	2b00      	cmp	r3, #0
 800592a:	da03      	bge.n	8005934 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8005932:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005934:	887b      	ldrh	r3, [r7, #2]
 8005936:	2b10      	cmp	r3, #16
 8005938:	d103      	bne.n	8005942 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8005940:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005942:	887b      	ldrh	r3, [r7, #2]
 8005944:	2b20      	cmp	r3, #32
 8005946:	d103      	bne.n	8005950 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f043 0320 	orr.w	r3, r3, #32
 800594e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005950:	887b      	ldrh	r3, [r7, #2]
 8005952:	2b40      	cmp	r3, #64	@ 0x40
 8005954:	d103      	bne.n	800595e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800595c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	6819      	ldr	r1, [r3, #0]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	43da      	mvns	r2, r3
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	400a      	ands	r2, r1
 800596e:	601a      	str	r2, [r3, #0]
}
 8005970:	bf00      	nop
 8005972:	3714      	adds	r7, #20
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr

0800597c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800598c:	b2db      	uxtb	r3, r3
 800598e:	2b20      	cmp	r3, #32
 8005990:	d138      	bne.n	8005a04 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005998:	2b01      	cmp	r3, #1
 800599a:	d101      	bne.n	80059a0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800599c:	2302      	movs	r3, #2
 800599e:	e032      	b.n	8005a06 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2224      	movs	r2, #36	@ 0x24
 80059ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f022 0201 	bic.w	r2, r2, #1
 80059be:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80059ce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	6819      	ldr	r1, [r3, #0]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	683a      	ldr	r2, [r7, #0]
 80059dc:	430a      	orrs	r2, r1
 80059de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f042 0201 	orr.w	r2, r2, #1
 80059ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2220      	movs	r2, #32
 80059f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005a00:	2300      	movs	r3, #0
 8005a02:	e000      	b.n	8005a06 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005a04:	2302      	movs	r3, #2
  }
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	370c      	adds	r7, #12
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr

08005a12 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005a12:	b480      	push	{r7}
 8005a14:	b085      	sub	sp, #20
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
 8005a1a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	2b20      	cmp	r3, #32
 8005a26:	d139      	bne.n	8005a9c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d101      	bne.n	8005a36 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005a32:	2302      	movs	r3, #2
 8005a34:	e033      	b.n	8005a9e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2224      	movs	r2, #36	@ 0x24
 8005a42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f022 0201 	bic.w	r2, r2, #1
 8005a54:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005a64:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	021b      	lsls	r3, r3, #8
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f042 0201 	orr.w	r2, r2, #1
 8005a86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2220      	movs	r2, #32
 8005a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	e000      	b.n	8005a9e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005a9c:	2302      	movs	r3, #2
  }
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3714      	adds	r7, #20
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
	...

08005aac <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b084      	sub	sp, #16
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005ab4:	4b19      	ldr	r3, [pc, #100]	@ (8005b1c <HAL_PWREx_ConfigSupply+0x70>)
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	f003 0304 	and.w	r3, r3, #4
 8005abc:	2b04      	cmp	r3, #4
 8005abe:	d00a      	beq.n	8005ad6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005ac0:	4b16      	ldr	r3, [pc, #88]	@ (8005b1c <HAL_PWREx_ConfigSupply+0x70>)
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	f003 0307 	and.w	r3, r3, #7
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d001      	beq.n	8005ad2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e01f      	b.n	8005b12 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	e01d      	b.n	8005b12 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005ad6:	4b11      	ldr	r3, [pc, #68]	@ (8005b1c <HAL_PWREx_ConfigSupply+0x70>)
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	f023 0207 	bic.w	r2, r3, #7
 8005ade:	490f      	ldr	r1, [pc, #60]	@ (8005b1c <HAL_PWREx_ConfigSupply+0x70>)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005ae6:	f7fb fd7b 	bl	80015e0 <HAL_GetTick>
 8005aea:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005aec:	e009      	b.n	8005b02 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005aee:	f7fb fd77 	bl	80015e0 <HAL_GetTick>
 8005af2:	4602      	mov	r2, r0
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005afc:	d901      	bls.n	8005b02 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e007      	b.n	8005b12 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005b02:	4b06      	ldr	r3, [pc, #24]	@ (8005b1c <HAL_PWREx_ConfigSupply+0x70>)
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b0e:	d1ee      	bne.n	8005aee <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	58024800 	.word	0x58024800

08005b20 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b08c      	sub	sp, #48	@ 0x30
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d102      	bne.n	8005b34 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	f000 bc48 	b.w	80063c4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0301 	and.w	r3, r3, #1
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f000 8088 	beq.w	8005c52 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b42:	4b99      	ldr	r3, [pc, #612]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005b44:	691b      	ldr	r3, [r3, #16]
 8005b46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005b4c:	4b96      	ldr	r3, [pc, #600]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b50:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005b52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b54:	2b10      	cmp	r3, #16
 8005b56:	d007      	beq.n	8005b68 <HAL_RCC_OscConfig+0x48>
 8005b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b5a:	2b18      	cmp	r3, #24
 8005b5c:	d111      	bne.n	8005b82 <HAL_RCC_OscConfig+0x62>
 8005b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b60:	f003 0303 	and.w	r3, r3, #3
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d10c      	bne.n	8005b82 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b68:	4b8f      	ldr	r3, [pc, #572]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d06d      	beq.n	8005c50 <HAL_RCC_OscConfig+0x130>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d169      	bne.n	8005c50 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	f000 bc21 	b.w	80063c4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b8a:	d106      	bne.n	8005b9a <HAL_RCC_OscConfig+0x7a>
 8005b8c:	4b86      	ldr	r3, [pc, #536]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a85      	ldr	r2, [pc, #532]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005b92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b96:	6013      	str	r3, [r2, #0]
 8005b98:	e02e      	b.n	8005bf8 <HAL_RCC_OscConfig+0xd8>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d10c      	bne.n	8005bbc <HAL_RCC_OscConfig+0x9c>
 8005ba2:	4b81      	ldr	r3, [pc, #516]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a80      	ldr	r2, [pc, #512]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005ba8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bac:	6013      	str	r3, [r2, #0]
 8005bae:	4b7e      	ldr	r3, [pc, #504]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a7d      	ldr	r2, [pc, #500]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005bb4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005bb8:	6013      	str	r3, [r2, #0]
 8005bba:	e01d      	b.n	8005bf8 <HAL_RCC_OscConfig+0xd8>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005bc4:	d10c      	bne.n	8005be0 <HAL_RCC_OscConfig+0xc0>
 8005bc6:	4b78      	ldr	r3, [pc, #480]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a77      	ldr	r2, [pc, #476]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005bcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005bd0:	6013      	str	r3, [r2, #0]
 8005bd2:	4b75      	ldr	r3, [pc, #468]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a74      	ldr	r2, [pc, #464]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005bd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bdc:	6013      	str	r3, [r2, #0]
 8005bde:	e00b      	b.n	8005bf8 <HAL_RCC_OscConfig+0xd8>
 8005be0:	4b71      	ldr	r3, [pc, #452]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a70      	ldr	r2, [pc, #448]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005be6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bea:	6013      	str	r3, [r2, #0]
 8005bec:	4b6e      	ldr	r3, [pc, #440]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a6d      	ldr	r2, [pc, #436]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005bf2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005bf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d013      	beq.n	8005c28 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c00:	f7fb fcee 	bl	80015e0 <HAL_GetTick>
 8005c04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c06:	e008      	b.n	8005c1a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c08:	f7fb fcea 	bl	80015e0 <HAL_GetTick>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c10:	1ad3      	subs	r3, r2, r3
 8005c12:	2b64      	cmp	r3, #100	@ 0x64
 8005c14:	d901      	bls.n	8005c1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005c16:	2303      	movs	r3, #3
 8005c18:	e3d4      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c1a:	4b63      	ldr	r3, [pc, #396]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d0f0      	beq.n	8005c08 <HAL_RCC_OscConfig+0xe8>
 8005c26:	e014      	b.n	8005c52 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c28:	f7fb fcda 	bl	80015e0 <HAL_GetTick>
 8005c2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005c2e:	e008      	b.n	8005c42 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c30:	f7fb fcd6 	bl	80015e0 <HAL_GetTick>
 8005c34:	4602      	mov	r2, r0
 8005c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	2b64      	cmp	r3, #100	@ 0x64
 8005c3c:	d901      	bls.n	8005c42 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e3c0      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005c42:	4b59      	ldr	r3, [pc, #356]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1f0      	bne.n	8005c30 <HAL_RCC_OscConfig+0x110>
 8005c4e:	e000      	b.n	8005c52 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0302 	and.w	r3, r3, #2
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	f000 80ca 	beq.w	8005df4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c60:	4b51      	ldr	r3, [pc, #324]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005c62:	691b      	ldr	r3, [r3, #16]
 8005c64:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c68:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005c6a:	4b4f      	ldr	r3, [pc, #316]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c6e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005c70:	6a3b      	ldr	r3, [r7, #32]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d007      	beq.n	8005c86 <HAL_RCC_OscConfig+0x166>
 8005c76:	6a3b      	ldr	r3, [r7, #32]
 8005c78:	2b18      	cmp	r3, #24
 8005c7a:	d156      	bne.n	8005d2a <HAL_RCC_OscConfig+0x20a>
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	f003 0303 	and.w	r3, r3, #3
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d151      	bne.n	8005d2a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c86:	4b48      	ldr	r3, [pc, #288]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 0304 	and.w	r3, r3, #4
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d005      	beq.n	8005c9e <HAL_RCC_OscConfig+0x17e>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	68db      	ldr	r3, [r3, #12]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d101      	bne.n	8005c9e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e392      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005c9e:	4b42      	ldr	r3, [pc, #264]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f023 0219 	bic.w	r2, r3, #25
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	493f      	ldr	r1, [pc, #252]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005cac:	4313      	orrs	r3, r2
 8005cae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cb0:	f7fb fc96 	bl	80015e0 <HAL_GetTick>
 8005cb4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005cb6:	e008      	b.n	8005cca <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cb8:	f7fb fc92 	bl	80015e0 <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d901      	bls.n	8005cca <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e37c      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005cca:	4b37      	ldr	r3, [pc, #220]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 0304 	and.w	r3, r3, #4
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d0f0      	beq.n	8005cb8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cd6:	f7fb fcb3 	bl	8001640 <HAL_GetREVID>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d817      	bhi.n	8005d14 <HAL_RCC_OscConfig+0x1f4>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	2b40      	cmp	r3, #64	@ 0x40
 8005cea:	d108      	bne.n	8005cfe <HAL_RCC_OscConfig+0x1de>
 8005cec:	4b2e      	ldr	r3, [pc, #184]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005cf4:	4a2c      	ldr	r2, [pc, #176]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005cf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cfa:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005cfc:	e07a      	b.n	8005df4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cfe:	4b2a      	ldr	r3, [pc, #168]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	031b      	lsls	r3, r3, #12
 8005d0c:	4926      	ldr	r1, [pc, #152]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d12:	e06f      	b.n	8005df4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d14:	4b24      	ldr	r3, [pc, #144]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	691b      	ldr	r3, [r3, #16]
 8005d20:	061b      	lsls	r3, r3, #24
 8005d22:	4921      	ldr	r1, [pc, #132]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005d24:	4313      	orrs	r3, r2
 8005d26:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d28:	e064      	b.n	8005df4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d047      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005d32:	4b1d      	ldr	r3, [pc, #116]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f023 0219 	bic.w	r2, r3, #25
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	68db      	ldr	r3, [r3, #12]
 8005d3e:	491a      	ldr	r1, [pc, #104]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005d40:	4313      	orrs	r3, r2
 8005d42:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d44:	f7fb fc4c 	bl	80015e0 <HAL_GetTick>
 8005d48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d4a:	e008      	b.n	8005d5e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d4c:	f7fb fc48 	bl	80015e0 <HAL_GetTick>
 8005d50:	4602      	mov	r2, r0
 8005d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d54:	1ad3      	subs	r3, r2, r3
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	d901      	bls.n	8005d5e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	e332      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d5e:	4b12      	ldr	r3, [pc, #72]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0304 	and.w	r3, r3, #4
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d0f0      	beq.n	8005d4c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d6a:	f7fb fc69 	bl	8001640 <HAL_GetREVID>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d819      	bhi.n	8005dac <HAL_RCC_OscConfig+0x28c>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	2b40      	cmp	r3, #64	@ 0x40
 8005d7e:	d108      	bne.n	8005d92 <HAL_RCC_OscConfig+0x272>
 8005d80:	4b09      	ldr	r3, [pc, #36]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005d88:	4a07      	ldr	r2, [pc, #28]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005d8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d8e:	6053      	str	r3, [r2, #4]
 8005d90:	e030      	b.n	8005df4 <HAL_RCC_OscConfig+0x2d4>
 8005d92:	4b05      	ldr	r3, [pc, #20]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	691b      	ldr	r3, [r3, #16]
 8005d9e:	031b      	lsls	r3, r3, #12
 8005da0:	4901      	ldr	r1, [pc, #4]	@ (8005da8 <HAL_RCC_OscConfig+0x288>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	604b      	str	r3, [r1, #4]
 8005da6:	e025      	b.n	8005df4 <HAL_RCC_OscConfig+0x2d4>
 8005da8:	58024400 	.word	0x58024400
 8005dac:	4b9a      	ldr	r3, [pc, #616]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	061b      	lsls	r3, r3, #24
 8005dba:	4997      	ldr	r1, [pc, #604]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	604b      	str	r3, [r1, #4]
 8005dc0:	e018      	b.n	8005df4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005dc2:	4b95      	ldr	r3, [pc, #596]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a94      	ldr	r2, [pc, #592]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005dc8:	f023 0301 	bic.w	r3, r3, #1
 8005dcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dce:	f7fb fc07 	bl	80015e0 <HAL_GetTick>
 8005dd2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005dd4:	e008      	b.n	8005de8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005dd6:	f7fb fc03 	bl	80015e0 <HAL_GetTick>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dde:	1ad3      	subs	r3, r2, r3
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d901      	bls.n	8005de8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005de4:	2303      	movs	r3, #3
 8005de6:	e2ed      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005de8:	4b8b      	ldr	r3, [pc, #556]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 0304 	and.w	r3, r3, #4
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1f0      	bne.n	8005dd6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0310 	and.w	r3, r3, #16
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	f000 80a9 	beq.w	8005f54 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e02:	4b85      	ldr	r3, [pc, #532]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005e0a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005e0c:	4b82      	ldr	r3, [pc, #520]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e10:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005e12:	69bb      	ldr	r3, [r7, #24]
 8005e14:	2b08      	cmp	r3, #8
 8005e16:	d007      	beq.n	8005e28 <HAL_RCC_OscConfig+0x308>
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	2b18      	cmp	r3, #24
 8005e1c:	d13a      	bne.n	8005e94 <HAL_RCC_OscConfig+0x374>
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	f003 0303 	and.w	r3, r3, #3
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d135      	bne.n	8005e94 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005e28:	4b7b      	ldr	r3, [pc, #492]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d005      	beq.n	8005e40 <HAL_RCC_OscConfig+0x320>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	69db      	ldr	r3, [r3, #28]
 8005e38:	2b80      	cmp	r3, #128	@ 0x80
 8005e3a:	d001      	beq.n	8005e40 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e2c1      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005e40:	f7fb fbfe 	bl	8001640 <HAL_GetREVID>
 8005e44:	4603      	mov	r3, r0
 8005e46:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d817      	bhi.n	8005e7e <HAL_RCC_OscConfig+0x35e>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	2b20      	cmp	r3, #32
 8005e54:	d108      	bne.n	8005e68 <HAL_RCC_OscConfig+0x348>
 8005e56:	4b70      	ldr	r3, [pc, #448]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005e5e:	4a6e      	ldr	r2, [pc, #440]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005e60:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e64:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005e66:	e075      	b.n	8005f54 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005e68:	4b6b      	ldr	r3, [pc, #428]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a1b      	ldr	r3, [r3, #32]
 8005e74:	069b      	lsls	r3, r3, #26
 8005e76:	4968      	ldr	r1, [pc, #416]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005e7c:	e06a      	b.n	8005f54 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005e7e:	4b66      	ldr	r3, [pc, #408]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005e80:	68db      	ldr	r3, [r3, #12]
 8005e82:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a1b      	ldr	r3, [r3, #32]
 8005e8a:	061b      	lsls	r3, r3, #24
 8005e8c:	4962      	ldr	r1, [pc, #392]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005e92:	e05f      	b.n	8005f54 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	69db      	ldr	r3, [r3, #28]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d042      	beq.n	8005f22 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005e9c:	4b5e      	ldr	r3, [pc, #376]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a5d      	ldr	r2, [pc, #372]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005ea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ea6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ea8:	f7fb fb9a 	bl	80015e0 <HAL_GetTick>
 8005eac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005eae:	e008      	b.n	8005ec2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005eb0:	f7fb fb96 	bl	80015e0 <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	2b02      	cmp	r3, #2
 8005ebc:	d901      	bls.n	8005ec2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e280      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005ec2:	4b55      	ldr	r3, [pc, #340]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d0f0      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005ece:	f7fb fbb7 	bl	8001640 <HAL_GetREVID>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d817      	bhi.n	8005f0c <HAL_RCC_OscConfig+0x3ec>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6a1b      	ldr	r3, [r3, #32]
 8005ee0:	2b20      	cmp	r3, #32
 8005ee2:	d108      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x3d6>
 8005ee4:	4b4c      	ldr	r3, [pc, #304]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005eec:	4a4a      	ldr	r2, [pc, #296]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005eee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005ef2:	6053      	str	r3, [r2, #4]
 8005ef4:	e02e      	b.n	8005f54 <HAL_RCC_OscConfig+0x434>
 8005ef6:	4b48      	ldr	r3, [pc, #288]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6a1b      	ldr	r3, [r3, #32]
 8005f02:	069b      	lsls	r3, r3, #26
 8005f04:	4944      	ldr	r1, [pc, #272]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	604b      	str	r3, [r1, #4]
 8005f0a:	e023      	b.n	8005f54 <HAL_RCC_OscConfig+0x434>
 8005f0c:	4b42      	ldr	r3, [pc, #264]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a1b      	ldr	r3, [r3, #32]
 8005f18:	061b      	lsls	r3, r3, #24
 8005f1a:	493f      	ldr	r1, [pc, #252]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	60cb      	str	r3, [r1, #12]
 8005f20:	e018      	b.n	8005f54 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005f22:	4b3d      	ldr	r3, [pc, #244]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a3c      	ldr	r2, [pc, #240]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005f28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f2e:	f7fb fb57 	bl	80015e0 <HAL_GetTick>
 8005f32:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005f34:	e008      	b.n	8005f48 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005f36:	f7fb fb53 	bl	80015e0 <HAL_GetTick>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	d901      	bls.n	8005f48 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e23d      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005f48:	4b33      	ldr	r3, [pc, #204]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d1f0      	bne.n	8005f36 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 0308 	and.w	r3, r3, #8
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d036      	beq.n	8005fce <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	695b      	ldr	r3, [r3, #20]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d019      	beq.n	8005f9c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f68:	4b2b      	ldr	r3, [pc, #172]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005f6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f6c:	4a2a      	ldr	r2, [pc, #168]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005f6e:	f043 0301 	orr.w	r3, r3, #1
 8005f72:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f74:	f7fb fb34 	bl	80015e0 <HAL_GetTick>
 8005f78:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005f7a:	e008      	b.n	8005f8e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f7c:	f7fb fb30 	bl	80015e0 <HAL_GetTick>
 8005f80:	4602      	mov	r2, r0
 8005f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	2b02      	cmp	r3, #2
 8005f88:	d901      	bls.n	8005f8e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e21a      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005f8e:	4b22      	ldr	r3, [pc, #136]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005f90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f92:	f003 0302 	and.w	r3, r3, #2
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d0f0      	beq.n	8005f7c <HAL_RCC_OscConfig+0x45c>
 8005f9a:	e018      	b.n	8005fce <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f9c:	4b1e      	ldr	r3, [pc, #120]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005f9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fa0:	4a1d      	ldr	r2, [pc, #116]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005fa2:	f023 0301 	bic.w	r3, r3, #1
 8005fa6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fa8:	f7fb fb1a 	bl	80015e0 <HAL_GetTick>
 8005fac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005fae:	e008      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005fb0:	f7fb fb16 	bl	80015e0 <HAL_GetTick>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d901      	bls.n	8005fc2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e200      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005fc2:	4b15      	ldr	r3, [pc, #84]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005fc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fc6:	f003 0302 	and.w	r3, r3, #2
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d1f0      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0320 	and.w	r3, r3, #32
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d039      	beq.n	800604e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	699b      	ldr	r3, [r3, #24]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d01c      	beq.n	800601c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a0c      	ldr	r2, [pc, #48]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 8005fe8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005fec:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005fee:	f7fb faf7 	bl	80015e0 <HAL_GetTick>
 8005ff2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005ff4:	e008      	b.n	8006008 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ff6:	f7fb faf3 	bl	80015e0 <HAL_GetTick>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	2b02      	cmp	r3, #2
 8006002:	d901      	bls.n	8006008 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006004:	2303      	movs	r3, #3
 8006006:	e1dd      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006008:	4b03      	ldr	r3, [pc, #12]	@ (8006018 <HAL_RCC_OscConfig+0x4f8>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006010:	2b00      	cmp	r3, #0
 8006012:	d0f0      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x4d6>
 8006014:	e01b      	b.n	800604e <HAL_RCC_OscConfig+0x52e>
 8006016:	bf00      	nop
 8006018:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800601c:	4b9b      	ldr	r3, [pc, #620]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a9a      	ldr	r2, [pc, #616]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006022:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006026:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006028:	f7fb fada 	bl	80015e0 <HAL_GetTick>
 800602c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800602e:	e008      	b.n	8006042 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006030:	f7fb fad6 	bl	80015e0 <HAL_GetTick>
 8006034:	4602      	mov	r2, r0
 8006036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	2b02      	cmp	r3, #2
 800603c:	d901      	bls.n	8006042 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e1c0      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006042:	4b92      	ldr	r3, [pc, #584]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800604a:	2b00      	cmp	r3, #0
 800604c:	d1f0      	bne.n	8006030 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0304 	and.w	r3, r3, #4
 8006056:	2b00      	cmp	r3, #0
 8006058:	f000 8081 	beq.w	800615e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800605c:	4b8c      	ldr	r3, [pc, #560]	@ (8006290 <HAL_RCC_OscConfig+0x770>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a8b      	ldr	r2, [pc, #556]	@ (8006290 <HAL_RCC_OscConfig+0x770>)
 8006062:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006066:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006068:	f7fb faba 	bl	80015e0 <HAL_GetTick>
 800606c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800606e:	e008      	b.n	8006082 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006070:	f7fb fab6 	bl	80015e0 <HAL_GetTick>
 8006074:	4602      	mov	r2, r0
 8006076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	2b64      	cmp	r3, #100	@ 0x64
 800607c:	d901      	bls.n	8006082 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800607e:	2303      	movs	r3, #3
 8006080:	e1a0      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006082:	4b83      	ldr	r3, [pc, #524]	@ (8006290 <HAL_RCC_OscConfig+0x770>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800608a:	2b00      	cmp	r3, #0
 800608c:	d0f0      	beq.n	8006070 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	2b01      	cmp	r3, #1
 8006094:	d106      	bne.n	80060a4 <HAL_RCC_OscConfig+0x584>
 8006096:	4b7d      	ldr	r3, [pc, #500]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800609a:	4a7c      	ldr	r2, [pc, #496]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 800609c:	f043 0301 	orr.w	r3, r3, #1
 80060a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80060a2:	e02d      	b.n	8006100 <HAL_RCC_OscConfig+0x5e0>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d10c      	bne.n	80060c6 <HAL_RCC_OscConfig+0x5a6>
 80060ac:	4b77      	ldr	r3, [pc, #476]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80060ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060b0:	4a76      	ldr	r2, [pc, #472]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80060b2:	f023 0301 	bic.w	r3, r3, #1
 80060b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80060b8:	4b74      	ldr	r3, [pc, #464]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80060ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060bc:	4a73      	ldr	r2, [pc, #460]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80060be:	f023 0304 	bic.w	r3, r3, #4
 80060c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80060c4:	e01c      	b.n	8006100 <HAL_RCC_OscConfig+0x5e0>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	2b05      	cmp	r3, #5
 80060cc:	d10c      	bne.n	80060e8 <HAL_RCC_OscConfig+0x5c8>
 80060ce:	4b6f      	ldr	r3, [pc, #444]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80060d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060d2:	4a6e      	ldr	r2, [pc, #440]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80060d4:	f043 0304 	orr.w	r3, r3, #4
 80060d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80060da:	4b6c      	ldr	r3, [pc, #432]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80060dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060de:	4a6b      	ldr	r2, [pc, #428]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80060e0:	f043 0301 	orr.w	r3, r3, #1
 80060e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80060e6:	e00b      	b.n	8006100 <HAL_RCC_OscConfig+0x5e0>
 80060e8:	4b68      	ldr	r3, [pc, #416]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80060ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ec:	4a67      	ldr	r2, [pc, #412]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80060ee:	f023 0301 	bic.w	r3, r3, #1
 80060f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80060f4:	4b65      	ldr	r3, [pc, #404]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80060f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060f8:	4a64      	ldr	r2, [pc, #400]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80060fa:	f023 0304 	bic.w	r3, r3, #4
 80060fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d015      	beq.n	8006134 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006108:	f7fb fa6a 	bl	80015e0 <HAL_GetTick>
 800610c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800610e:	e00a      	b.n	8006126 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006110:	f7fb fa66 	bl	80015e0 <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800611e:	4293      	cmp	r3, r2
 8006120:	d901      	bls.n	8006126 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006122:	2303      	movs	r3, #3
 8006124:	e14e      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006126:	4b59      	ldr	r3, [pc, #356]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800612a:	f003 0302 	and.w	r3, r3, #2
 800612e:	2b00      	cmp	r3, #0
 8006130:	d0ee      	beq.n	8006110 <HAL_RCC_OscConfig+0x5f0>
 8006132:	e014      	b.n	800615e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006134:	f7fb fa54 	bl	80015e0 <HAL_GetTick>
 8006138:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800613a:	e00a      	b.n	8006152 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800613c:	f7fb fa50 	bl	80015e0 <HAL_GetTick>
 8006140:	4602      	mov	r2, r0
 8006142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006144:	1ad3      	subs	r3, r2, r3
 8006146:	f241 3288 	movw	r2, #5000	@ 0x1388
 800614a:	4293      	cmp	r3, r2
 800614c:	d901      	bls.n	8006152 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800614e:	2303      	movs	r3, #3
 8006150:	e138      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006152:	4b4e      	ldr	r3, [pc, #312]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006154:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006156:	f003 0302 	and.w	r3, r3, #2
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1ee      	bne.n	800613c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006162:	2b00      	cmp	r3, #0
 8006164:	f000 812d 	beq.w	80063c2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006168:	4b48      	ldr	r3, [pc, #288]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006170:	2b18      	cmp	r3, #24
 8006172:	f000 80bd 	beq.w	80062f0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800617a:	2b02      	cmp	r3, #2
 800617c:	f040 809e 	bne.w	80062bc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006180:	4b42      	ldr	r3, [pc, #264]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a41      	ldr	r2, [pc, #260]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006186:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800618a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800618c:	f7fb fa28 	bl	80015e0 <HAL_GetTick>
 8006190:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006192:	e008      	b.n	80061a6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006194:	f7fb fa24 	bl	80015e0 <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d901      	bls.n	80061a6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e10e      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80061a6:	4b39      	ldr	r3, [pc, #228]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d1f0      	bne.n	8006194 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80061b2:	4b36      	ldr	r3, [pc, #216]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80061b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80061b6:	4b37      	ldr	r3, [pc, #220]	@ (8006294 <HAL_RCC_OscConfig+0x774>)
 80061b8:	4013      	ands	r3, r2
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80061c2:	0112      	lsls	r2, r2, #4
 80061c4:	430a      	orrs	r2, r1
 80061c6:	4931      	ldr	r1, [pc, #196]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	628b      	str	r3, [r1, #40]	@ 0x28
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061d0:	3b01      	subs	r3, #1
 80061d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061da:	3b01      	subs	r3, #1
 80061dc:	025b      	lsls	r3, r3, #9
 80061de:	b29b      	uxth	r3, r3
 80061e0:	431a      	orrs	r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061e6:	3b01      	subs	r3, #1
 80061e8:	041b      	lsls	r3, r3, #16
 80061ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80061ee:	431a      	orrs	r2, r3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061f4:	3b01      	subs	r3, #1
 80061f6:	061b      	lsls	r3, r3, #24
 80061f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80061fc:	4923      	ldr	r1, [pc, #140]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 80061fe:	4313      	orrs	r3, r2
 8006200:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006202:	4b22      	ldr	r3, [pc, #136]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006206:	4a21      	ldr	r2, [pc, #132]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006208:	f023 0301 	bic.w	r3, r3, #1
 800620c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800620e:	4b1f      	ldr	r3, [pc, #124]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006210:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006212:	4b21      	ldr	r3, [pc, #132]	@ (8006298 <HAL_RCC_OscConfig+0x778>)
 8006214:	4013      	ands	r3, r2
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800621a:	00d2      	lsls	r2, r2, #3
 800621c:	491b      	ldr	r1, [pc, #108]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 800621e:	4313      	orrs	r3, r2
 8006220:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006222:	4b1a      	ldr	r3, [pc, #104]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006226:	f023 020c 	bic.w	r2, r3, #12
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800622e:	4917      	ldr	r1, [pc, #92]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006230:	4313      	orrs	r3, r2
 8006232:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006234:	4b15      	ldr	r3, [pc, #84]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006238:	f023 0202 	bic.w	r2, r3, #2
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006240:	4912      	ldr	r1, [pc, #72]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006242:	4313      	orrs	r3, r2
 8006244:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006246:	4b11      	ldr	r3, [pc, #68]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800624a:	4a10      	ldr	r2, [pc, #64]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 800624c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006250:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006252:	4b0e      	ldr	r3, [pc, #56]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006256:	4a0d      	ldr	r2, [pc, #52]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006258:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800625c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800625e:	4b0b      	ldr	r3, [pc, #44]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006262:	4a0a      	ldr	r2, [pc, #40]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006264:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006268:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800626a:	4b08      	ldr	r3, [pc, #32]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 800626c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800626e:	4a07      	ldr	r2, [pc, #28]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006270:	f043 0301 	orr.w	r3, r3, #1
 8006274:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006276:	4b05      	ldr	r3, [pc, #20]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a04      	ldr	r2, [pc, #16]	@ (800628c <HAL_RCC_OscConfig+0x76c>)
 800627c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006280:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006282:	f7fb f9ad 	bl	80015e0 <HAL_GetTick>
 8006286:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006288:	e011      	b.n	80062ae <HAL_RCC_OscConfig+0x78e>
 800628a:	bf00      	nop
 800628c:	58024400 	.word	0x58024400
 8006290:	58024800 	.word	0x58024800
 8006294:	fffffc0c 	.word	0xfffffc0c
 8006298:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800629c:	f7fb f9a0 	bl	80015e0 <HAL_GetTick>
 80062a0:	4602      	mov	r2, r0
 80062a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a4:	1ad3      	subs	r3, r2, r3
 80062a6:	2b02      	cmp	r3, #2
 80062a8:	d901      	bls.n	80062ae <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e08a      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80062ae:	4b47      	ldr	r3, [pc, #284]	@ (80063cc <HAL_RCC_OscConfig+0x8ac>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d0f0      	beq.n	800629c <HAL_RCC_OscConfig+0x77c>
 80062ba:	e082      	b.n	80063c2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062bc:	4b43      	ldr	r3, [pc, #268]	@ (80063cc <HAL_RCC_OscConfig+0x8ac>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a42      	ldr	r2, [pc, #264]	@ (80063cc <HAL_RCC_OscConfig+0x8ac>)
 80062c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80062c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062c8:	f7fb f98a 	bl	80015e0 <HAL_GetTick>
 80062cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80062ce:	e008      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062d0:	f7fb f986 	bl	80015e0 <HAL_GetTick>
 80062d4:	4602      	mov	r2, r0
 80062d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	2b02      	cmp	r3, #2
 80062dc:	d901      	bls.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e070      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80062e2:	4b3a      	ldr	r3, [pc, #232]	@ (80063cc <HAL_RCC_OscConfig+0x8ac>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d1f0      	bne.n	80062d0 <HAL_RCC_OscConfig+0x7b0>
 80062ee:	e068      	b.n	80063c2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80062f0:	4b36      	ldr	r3, [pc, #216]	@ (80063cc <HAL_RCC_OscConfig+0x8ac>)
 80062f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062f4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80062f6:	4b35      	ldr	r3, [pc, #212]	@ (80063cc <HAL_RCC_OscConfig+0x8ac>)
 80062f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062fa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006300:	2b01      	cmp	r3, #1
 8006302:	d031      	beq.n	8006368 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	f003 0203 	and.w	r2, r3, #3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800630e:	429a      	cmp	r2, r3
 8006310:	d12a      	bne.n	8006368 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	091b      	lsrs	r3, r3, #4
 8006316:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800631e:	429a      	cmp	r2, r3
 8006320:	d122      	bne.n	8006368 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800632c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800632e:	429a      	cmp	r2, r3
 8006330:	d11a      	bne.n	8006368 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	0a5b      	lsrs	r3, r3, #9
 8006336:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800633e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006340:	429a      	cmp	r2, r3
 8006342:	d111      	bne.n	8006368 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	0c1b      	lsrs	r3, r3, #16
 8006348:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006350:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006352:	429a      	cmp	r2, r3
 8006354:	d108      	bne.n	8006368 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	0e1b      	lsrs	r3, r3, #24
 800635a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006362:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006364:	429a      	cmp	r2, r3
 8006366:	d001      	beq.n	800636c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e02b      	b.n	80063c4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800636c:	4b17      	ldr	r3, [pc, #92]	@ (80063cc <HAL_RCC_OscConfig+0x8ac>)
 800636e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006370:	08db      	lsrs	r3, r3, #3
 8006372:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006376:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800637c:	693a      	ldr	r2, [r7, #16]
 800637e:	429a      	cmp	r2, r3
 8006380:	d01f      	beq.n	80063c2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006382:	4b12      	ldr	r3, [pc, #72]	@ (80063cc <HAL_RCC_OscConfig+0x8ac>)
 8006384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006386:	4a11      	ldr	r2, [pc, #68]	@ (80063cc <HAL_RCC_OscConfig+0x8ac>)
 8006388:	f023 0301 	bic.w	r3, r3, #1
 800638c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800638e:	f7fb f927 	bl	80015e0 <HAL_GetTick>
 8006392:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006394:	bf00      	nop
 8006396:	f7fb f923 	bl	80015e0 <HAL_GetTick>
 800639a:	4602      	mov	r2, r0
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	4293      	cmp	r3, r2
 80063a0:	d0f9      	beq.n	8006396 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80063a2:	4b0a      	ldr	r3, [pc, #40]	@ (80063cc <HAL_RCC_OscConfig+0x8ac>)
 80063a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063a6:	4b0a      	ldr	r3, [pc, #40]	@ (80063d0 <HAL_RCC_OscConfig+0x8b0>)
 80063a8:	4013      	ands	r3, r2
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80063ae:	00d2      	lsls	r2, r2, #3
 80063b0:	4906      	ldr	r1, [pc, #24]	@ (80063cc <HAL_RCC_OscConfig+0x8ac>)
 80063b2:	4313      	orrs	r3, r2
 80063b4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80063b6:	4b05      	ldr	r3, [pc, #20]	@ (80063cc <HAL_RCC_OscConfig+0x8ac>)
 80063b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ba:	4a04      	ldr	r2, [pc, #16]	@ (80063cc <HAL_RCC_OscConfig+0x8ac>)
 80063bc:	f043 0301 	orr.w	r3, r3, #1
 80063c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3730      	adds	r7, #48	@ 0x30
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}
 80063cc:	58024400 	.word	0x58024400
 80063d0:	ffff0007 	.word	0xffff0007

080063d4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b086      	sub	sp, #24
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
 80063dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d101      	bne.n	80063e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e19c      	b.n	8006722 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80063e8:	4b8a      	ldr	r3, [pc, #552]	@ (8006614 <HAL_RCC_ClockConfig+0x240>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f003 030f 	and.w	r3, r3, #15
 80063f0:	683a      	ldr	r2, [r7, #0]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d910      	bls.n	8006418 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063f6:	4b87      	ldr	r3, [pc, #540]	@ (8006614 <HAL_RCC_ClockConfig+0x240>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f023 020f 	bic.w	r2, r3, #15
 80063fe:	4985      	ldr	r1, [pc, #532]	@ (8006614 <HAL_RCC_ClockConfig+0x240>)
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	4313      	orrs	r3, r2
 8006404:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006406:	4b83      	ldr	r3, [pc, #524]	@ (8006614 <HAL_RCC_ClockConfig+0x240>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f003 030f 	and.w	r3, r3, #15
 800640e:	683a      	ldr	r2, [r7, #0]
 8006410:	429a      	cmp	r2, r3
 8006412:	d001      	beq.n	8006418 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e184      	b.n	8006722 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0304 	and.w	r3, r3, #4
 8006420:	2b00      	cmp	r3, #0
 8006422:	d010      	beq.n	8006446 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	691a      	ldr	r2, [r3, #16]
 8006428:	4b7b      	ldr	r3, [pc, #492]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 800642a:	699b      	ldr	r3, [r3, #24]
 800642c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006430:	429a      	cmp	r2, r3
 8006432:	d908      	bls.n	8006446 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006434:	4b78      	ldr	r3, [pc, #480]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	4975      	ldr	r1, [pc, #468]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 8006442:	4313      	orrs	r3, r2
 8006444:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 0308 	and.w	r3, r3, #8
 800644e:	2b00      	cmp	r3, #0
 8006450:	d010      	beq.n	8006474 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	695a      	ldr	r2, [r3, #20]
 8006456:	4b70      	ldr	r3, [pc, #448]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 8006458:	69db      	ldr	r3, [r3, #28]
 800645a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800645e:	429a      	cmp	r2, r3
 8006460:	d908      	bls.n	8006474 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006462:	4b6d      	ldr	r3, [pc, #436]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 8006464:	69db      	ldr	r3, [r3, #28]
 8006466:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	695b      	ldr	r3, [r3, #20]
 800646e:	496a      	ldr	r1, [pc, #424]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 8006470:	4313      	orrs	r3, r2
 8006472:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f003 0310 	and.w	r3, r3, #16
 800647c:	2b00      	cmp	r3, #0
 800647e:	d010      	beq.n	80064a2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	699a      	ldr	r2, [r3, #24]
 8006484:	4b64      	ldr	r3, [pc, #400]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 8006486:	69db      	ldr	r3, [r3, #28]
 8006488:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800648c:	429a      	cmp	r2, r3
 800648e:	d908      	bls.n	80064a2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006490:	4b61      	ldr	r3, [pc, #388]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 8006492:	69db      	ldr	r3, [r3, #28]
 8006494:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	699b      	ldr	r3, [r3, #24]
 800649c:	495e      	ldr	r1, [pc, #376]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 800649e:	4313      	orrs	r3, r2
 80064a0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 0320 	and.w	r3, r3, #32
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d010      	beq.n	80064d0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	69da      	ldr	r2, [r3, #28]
 80064b2:	4b59      	ldr	r3, [pc, #356]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 80064b4:	6a1b      	ldr	r3, [r3, #32]
 80064b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d908      	bls.n	80064d0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80064be:	4b56      	ldr	r3, [pc, #344]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 80064c0:	6a1b      	ldr	r3, [r3, #32]
 80064c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	4953      	ldr	r1, [pc, #332]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 80064cc:	4313      	orrs	r3, r2
 80064ce:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 0302 	and.w	r3, r3, #2
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d010      	beq.n	80064fe <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	68da      	ldr	r2, [r3, #12]
 80064e0:	4b4d      	ldr	r3, [pc, #308]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 80064e2:	699b      	ldr	r3, [r3, #24]
 80064e4:	f003 030f 	and.w	r3, r3, #15
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d908      	bls.n	80064fe <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064ec:	4b4a      	ldr	r3, [pc, #296]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 80064ee:	699b      	ldr	r3, [r3, #24]
 80064f0:	f023 020f 	bic.w	r2, r3, #15
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	68db      	ldr	r3, [r3, #12]
 80064f8:	4947      	ldr	r1, [pc, #284]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0301 	and.w	r3, r3, #1
 8006506:	2b00      	cmp	r3, #0
 8006508:	d055      	beq.n	80065b6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800650a:	4b43      	ldr	r3, [pc, #268]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 800650c:	699b      	ldr	r3, [r3, #24]
 800650e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	4940      	ldr	r1, [pc, #256]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 8006518:	4313      	orrs	r3, r2
 800651a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	2b02      	cmp	r3, #2
 8006522:	d107      	bne.n	8006534 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006524:	4b3c      	ldr	r3, [pc, #240]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800652c:	2b00      	cmp	r3, #0
 800652e:	d121      	bne.n	8006574 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006530:	2301      	movs	r3, #1
 8006532:	e0f6      	b.n	8006722 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	2b03      	cmp	r3, #3
 800653a:	d107      	bne.n	800654c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800653c:	4b36      	ldr	r3, [pc, #216]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006544:	2b00      	cmp	r3, #0
 8006546:	d115      	bne.n	8006574 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e0ea      	b.n	8006722 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	2b01      	cmp	r3, #1
 8006552:	d107      	bne.n	8006564 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006554:	4b30      	ldr	r3, [pc, #192]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800655c:	2b00      	cmp	r3, #0
 800655e:	d109      	bne.n	8006574 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e0de      	b.n	8006722 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006564:	4b2c      	ldr	r3, [pc, #176]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 0304 	and.w	r3, r3, #4
 800656c:	2b00      	cmp	r3, #0
 800656e:	d101      	bne.n	8006574 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e0d6      	b.n	8006722 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006574:	4b28      	ldr	r3, [pc, #160]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 8006576:	691b      	ldr	r3, [r3, #16]
 8006578:	f023 0207 	bic.w	r2, r3, #7
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	4925      	ldr	r1, [pc, #148]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 8006582:	4313      	orrs	r3, r2
 8006584:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006586:	f7fb f82b 	bl	80015e0 <HAL_GetTick>
 800658a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800658c:	e00a      	b.n	80065a4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800658e:	f7fb f827 	bl	80015e0 <HAL_GetTick>
 8006592:	4602      	mov	r2, r0
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	1ad3      	subs	r3, r2, r3
 8006598:	f241 3288 	movw	r2, #5000	@ 0x1388
 800659c:	4293      	cmp	r3, r2
 800659e:	d901      	bls.n	80065a4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80065a0:	2303      	movs	r3, #3
 80065a2:	e0be      	b.n	8006722 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065a4:	4b1c      	ldr	r3, [pc, #112]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 80065a6:	691b      	ldr	r3, [r3, #16]
 80065a8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	00db      	lsls	r3, r3, #3
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d1eb      	bne.n	800658e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f003 0302 	and.w	r3, r3, #2
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d010      	beq.n	80065e4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	68da      	ldr	r2, [r3, #12]
 80065c6:	4b14      	ldr	r3, [pc, #80]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 80065c8:	699b      	ldr	r3, [r3, #24]
 80065ca:	f003 030f 	and.w	r3, r3, #15
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d208      	bcs.n	80065e4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065d2:	4b11      	ldr	r3, [pc, #68]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 80065d4:	699b      	ldr	r3, [r3, #24]
 80065d6:	f023 020f 	bic.w	r2, r3, #15
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	68db      	ldr	r3, [r3, #12]
 80065de:	490e      	ldr	r1, [pc, #56]	@ (8006618 <HAL_RCC_ClockConfig+0x244>)
 80065e0:	4313      	orrs	r3, r2
 80065e2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80065e4:	4b0b      	ldr	r3, [pc, #44]	@ (8006614 <HAL_RCC_ClockConfig+0x240>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 030f 	and.w	r3, r3, #15
 80065ec:	683a      	ldr	r2, [r7, #0]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d214      	bcs.n	800661c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065f2:	4b08      	ldr	r3, [pc, #32]	@ (8006614 <HAL_RCC_ClockConfig+0x240>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f023 020f 	bic.w	r2, r3, #15
 80065fa:	4906      	ldr	r1, [pc, #24]	@ (8006614 <HAL_RCC_ClockConfig+0x240>)
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	4313      	orrs	r3, r2
 8006600:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006602:	4b04      	ldr	r3, [pc, #16]	@ (8006614 <HAL_RCC_ClockConfig+0x240>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 030f 	and.w	r3, r3, #15
 800660a:	683a      	ldr	r2, [r7, #0]
 800660c:	429a      	cmp	r2, r3
 800660e:	d005      	beq.n	800661c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	e086      	b.n	8006722 <HAL_RCC_ClockConfig+0x34e>
 8006614:	52002000 	.word	0x52002000
 8006618:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0304 	and.w	r3, r3, #4
 8006624:	2b00      	cmp	r3, #0
 8006626:	d010      	beq.n	800664a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	691a      	ldr	r2, [r3, #16]
 800662c:	4b3f      	ldr	r3, [pc, #252]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 800662e:	699b      	ldr	r3, [r3, #24]
 8006630:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006634:	429a      	cmp	r2, r3
 8006636:	d208      	bcs.n	800664a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006638:	4b3c      	ldr	r3, [pc, #240]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 800663a:	699b      	ldr	r3, [r3, #24]
 800663c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	691b      	ldr	r3, [r3, #16]
 8006644:	4939      	ldr	r1, [pc, #228]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 8006646:	4313      	orrs	r3, r2
 8006648:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0308 	and.w	r3, r3, #8
 8006652:	2b00      	cmp	r3, #0
 8006654:	d010      	beq.n	8006678 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	695a      	ldr	r2, [r3, #20]
 800665a:	4b34      	ldr	r3, [pc, #208]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 800665c:	69db      	ldr	r3, [r3, #28]
 800665e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006662:	429a      	cmp	r2, r3
 8006664:	d208      	bcs.n	8006678 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006666:	4b31      	ldr	r3, [pc, #196]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 8006668:	69db      	ldr	r3, [r3, #28]
 800666a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	695b      	ldr	r3, [r3, #20]
 8006672:	492e      	ldr	r1, [pc, #184]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 8006674:	4313      	orrs	r3, r2
 8006676:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f003 0310 	and.w	r3, r3, #16
 8006680:	2b00      	cmp	r3, #0
 8006682:	d010      	beq.n	80066a6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	699a      	ldr	r2, [r3, #24]
 8006688:	4b28      	ldr	r3, [pc, #160]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 800668a:	69db      	ldr	r3, [r3, #28]
 800668c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006690:	429a      	cmp	r2, r3
 8006692:	d208      	bcs.n	80066a6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006694:	4b25      	ldr	r3, [pc, #148]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 8006696:	69db      	ldr	r3, [r3, #28]
 8006698:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	699b      	ldr	r3, [r3, #24]
 80066a0:	4922      	ldr	r1, [pc, #136]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 80066a2:	4313      	orrs	r3, r2
 80066a4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0320 	and.w	r3, r3, #32
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d010      	beq.n	80066d4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	69da      	ldr	r2, [r3, #28]
 80066b6:	4b1d      	ldr	r3, [pc, #116]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 80066b8:	6a1b      	ldr	r3, [r3, #32]
 80066ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80066be:	429a      	cmp	r2, r3
 80066c0:	d208      	bcs.n	80066d4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80066c2:	4b1a      	ldr	r3, [pc, #104]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 80066c4:	6a1b      	ldr	r3, [r3, #32]
 80066c6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	69db      	ldr	r3, [r3, #28]
 80066ce:	4917      	ldr	r1, [pc, #92]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 80066d0:	4313      	orrs	r3, r2
 80066d2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80066d4:	f000 f834 	bl	8006740 <HAL_RCC_GetSysClockFreq>
 80066d8:	4602      	mov	r2, r0
 80066da:	4b14      	ldr	r3, [pc, #80]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 80066dc:	699b      	ldr	r3, [r3, #24]
 80066de:	0a1b      	lsrs	r3, r3, #8
 80066e0:	f003 030f 	and.w	r3, r3, #15
 80066e4:	4912      	ldr	r1, [pc, #72]	@ (8006730 <HAL_RCC_ClockConfig+0x35c>)
 80066e6:	5ccb      	ldrb	r3, [r1, r3]
 80066e8:	f003 031f 	and.w	r3, r3, #31
 80066ec:	fa22 f303 	lsr.w	r3, r2, r3
 80066f0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80066f2:	4b0e      	ldr	r3, [pc, #56]	@ (800672c <HAL_RCC_ClockConfig+0x358>)
 80066f4:	699b      	ldr	r3, [r3, #24]
 80066f6:	f003 030f 	and.w	r3, r3, #15
 80066fa:	4a0d      	ldr	r2, [pc, #52]	@ (8006730 <HAL_RCC_ClockConfig+0x35c>)
 80066fc:	5cd3      	ldrb	r3, [r2, r3]
 80066fe:	f003 031f 	and.w	r3, r3, #31
 8006702:	693a      	ldr	r2, [r7, #16]
 8006704:	fa22 f303 	lsr.w	r3, r2, r3
 8006708:	4a0a      	ldr	r2, [pc, #40]	@ (8006734 <HAL_RCC_ClockConfig+0x360>)
 800670a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800670c:	4a0a      	ldr	r2, [pc, #40]	@ (8006738 <HAL_RCC_ClockConfig+0x364>)
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006712:	4b0a      	ldr	r3, [pc, #40]	@ (800673c <HAL_RCC_ClockConfig+0x368>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4618      	mov	r0, r3
 8006718:	f7fa ff18 	bl	800154c <HAL_InitTick>
 800671c:	4603      	mov	r3, r0
 800671e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006720:	7bfb      	ldrb	r3, [r7, #15]
}
 8006722:	4618      	mov	r0, r3
 8006724:	3718      	adds	r7, #24
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	58024400 	.word	0x58024400
 8006730:	0800ceb0 	.word	0x0800ceb0
 8006734:	24000004 	.word	0x24000004
 8006738:	24000000 	.word	0x24000000
 800673c:	24000020 	.word	0x24000020

08006740 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006740:	b480      	push	{r7}
 8006742:	b089      	sub	sp, #36	@ 0x24
 8006744:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006746:	4bb3      	ldr	r3, [pc, #716]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800674e:	2b18      	cmp	r3, #24
 8006750:	f200 8155 	bhi.w	80069fe <HAL_RCC_GetSysClockFreq+0x2be>
 8006754:	a201      	add	r2, pc, #4	@ (adr r2, 800675c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800675a:	bf00      	nop
 800675c:	080067c1 	.word	0x080067c1
 8006760:	080069ff 	.word	0x080069ff
 8006764:	080069ff 	.word	0x080069ff
 8006768:	080069ff 	.word	0x080069ff
 800676c:	080069ff 	.word	0x080069ff
 8006770:	080069ff 	.word	0x080069ff
 8006774:	080069ff 	.word	0x080069ff
 8006778:	080069ff 	.word	0x080069ff
 800677c:	080067e7 	.word	0x080067e7
 8006780:	080069ff 	.word	0x080069ff
 8006784:	080069ff 	.word	0x080069ff
 8006788:	080069ff 	.word	0x080069ff
 800678c:	080069ff 	.word	0x080069ff
 8006790:	080069ff 	.word	0x080069ff
 8006794:	080069ff 	.word	0x080069ff
 8006798:	080069ff 	.word	0x080069ff
 800679c:	080067ed 	.word	0x080067ed
 80067a0:	080069ff 	.word	0x080069ff
 80067a4:	080069ff 	.word	0x080069ff
 80067a8:	080069ff 	.word	0x080069ff
 80067ac:	080069ff 	.word	0x080069ff
 80067b0:	080069ff 	.word	0x080069ff
 80067b4:	080069ff 	.word	0x080069ff
 80067b8:	080069ff 	.word	0x080069ff
 80067bc:	080067f3 	.word	0x080067f3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80067c0:	4b94      	ldr	r3, [pc, #592]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 0320 	and.w	r3, r3, #32
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d009      	beq.n	80067e0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80067cc:	4b91      	ldr	r3, [pc, #580]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	08db      	lsrs	r3, r3, #3
 80067d2:	f003 0303 	and.w	r3, r3, #3
 80067d6:	4a90      	ldr	r2, [pc, #576]	@ (8006a18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80067d8:	fa22 f303 	lsr.w	r3, r2, r3
 80067dc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80067de:	e111      	b.n	8006a04 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80067e0:	4b8d      	ldr	r3, [pc, #564]	@ (8006a18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80067e2:	61bb      	str	r3, [r7, #24]
      break;
 80067e4:	e10e      	b.n	8006a04 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80067e6:	4b8d      	ldr	r3, [pc, #564]	@ (8006a1c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80067e8:	61bb      	str	r3, [r7, #24]
      break;
 80067ea:	e10b      	b.n	8006a04 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80067ec:	4b8c      	ldr	r3, [pc, #560]	@ (8006a20 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80067ee:	61bb      	str	r3, [r7, #24]
      break;
 80067f0:	e108      	b.n	8006a04 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80067f2:	4b88      	ldr	r3, [pc, #544]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067f6:	f003 0303 	and.w	r3, r3, #3
 80067fa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80067fc:	4b85      	ldr	r3, [pc, #532]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006800:	091b      	lsrs	r3, r3, #4
 8006802:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006806:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006808:	4b82      	ldr	r3, [pc, #520]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800680a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800680c:	f003 0301 	and.w	r3, r3, #1
 8006810:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006812:	4b80      	ldr	r3, [pc, #512]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006814:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006816:	08db      	lsrs	r3, r3, #3
 8006818:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	fb02 f303 	mul.w	r3, r2, r3
 8006822:	ee07 3a90 	vmov	s15, r3
 8006826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800682a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	2b00      	cmp	r3, #0
 8006832:	f000 80e1 	beq.w	80069f8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	2b02      	cmp	r3, #2
 800683a:	f000 8083 	beq.w	8006944 <HAL_RCC_GetSysClockFreq+0x204>
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	2b02      	cmp	r3, #2
 8006842:	f200 80a1 	bhi.w	8006988 <HAL_RCC_GetSysClockFreq+0x248>
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d003      	beq.n	8006854 <HAL_RCC_GetSysClockFreq+0x114>
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	2b01      	cmp	r3, #1
 8006850:	d056      	beq.n	8006900 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006852:	e099      	b.n	8006988 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006854:	4b6f      	ldr	r3, [pc, #444]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 0320 	and.w	r3, r3, #32
 800685c:	2b00      	cmp	r3, #0
 800685e:	d02d      	beq.n	80068bc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006860:	4b6c      	ldr	r3, [pc, #432]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	08db      	lsrs	r3, r3, #3
 8006866:	f003 0303 	and.w	r3, r3, #3
 800686a:	4a6b      	ldr	r2, [pc, #428]	@ (8006a18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800686c:	fa22 f303 	lsr.w	r3, r2, r3
 8006870:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	ee07 3a90 	vmov	s15, r3
 8006878:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	ee07 3a90 	vmov	s15, r3
 8006882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006886:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800688a:	4b62      	ldr	r3, [pc, #392]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800688c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800688e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006892:	ee07 3a90 	vmov	s15, r3
 8006896:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800689a:	ed97 6a02 	vldr	s12, [r7, #8]
 800689e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006a24 <HAL_RCC_GetSysClockFreq+0x2e4>
 80068a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068b6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80068ba:	e087      	b.n	80069cc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	ee07 3a90 	vmov	s15, r3
 80068c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068c6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006a28 <HAL_RCC_GetSysClockFreq+0x2e8>
 80068ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068ce:	4b51      	ldr	r3, [pc, #324]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068d6:	ee07 3a90 	vmov	s15, r3
 80068da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068de:	ed97 6a02 	vldr	s12, [r7, #8]
 80068e2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006a24 <HAL_RCC_GetSysClockFreq+0x2e4>
 80068e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80068fe:	e065      	b.n	80069cc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	ee07 3a90 	vmov	s15, r3
 8006906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800690a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006a2c <HAL_RCC_GetSysClockFreq+0x2ec>
 800690e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006912:	4b40      	ldr	r3, [pc, #256]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006916:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800691a:	ee07 3a90 	vmov	s15, r3
 800691e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006922:	ed97 6a02 	vldr	s12, [r7, #8]
 8006926:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006a24 <HAL_RCC_GetSysClockFreq+0x2e4>
 800692a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800692e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006932:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006936:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800693a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800693e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006942:	e043      	b.n	80069cc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	ee07 3a90 	vmov	s15, r3
 800694a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800694e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006a30 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006952:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006956:	4b2f      	ldr	r3, [pc, #188]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800695a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800695e:	ee07 3a90 	vmov	s15, r3
 8006962:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006966:	ed97 6a02 	vldr	s12, [r7, #8]
 800696a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006a24 <HAL_RCC_GetSysClockFreq+0x2e4>
 800696e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006972:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006976:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800697a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800697e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006982:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006986:	e021      	b.n	80069cc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	ee07 3a90 	vmov	s15, r3
 800698e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006992:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006a2c <HAL_RCC_GetSysClockFreq+0x2ec>
 8006996:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800699a:	4b1e      	ldr	r3, [pc, #120]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800699c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800699e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069a2:	ee07 3a90 	vmov	s15, r3
 80069a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80069ae:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006a24 <HAL_RCC_GetSysClockFreq+0x2e4>
 80069b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069c6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80069ca:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80069cc:	4b11      	ldr	r3, [pc, #68]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d0:	0a5b      	lsrs	r3, r3, #9
 80069d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069d6:	3301      	adds	r3, #1
 80069d8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	ee07 3a90 	vmov	s15, r3
 80069e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80069e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80069e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069f0:	ee17 3a90 	vmov	r3, s15
 80069f4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80069f6:	e005      	b.n	8006a04 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80069f8:	2300      	movs	r3, #0
 80069fa:	61bb      	str	r3, [r7, #24]
      break;
 80069fc:	e002      	b.n	8006a04 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80069fe:	4b07      	ldr	r3, [pc, #28]	@ (8006a1c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006a00:	61bb      	str	r3, [r7, #24]
      break;
 8006a02:	bf00      	nop
  }

  return sysclockfreq;
 8006a04:	69bb      	ldr	r3, [r7, #24]
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3724      	adds	r7, #36	@ 0x24
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	58024400 	.word	0x58024400
 8006a18:	03d09000 	.word	0x03d09000
 8006a1c:	003d0900 	.word	0x003d0900
 8006a20:	007a1200 	.word	0x007a1200
 8006a24:	46000000 	.word	0x46000000
 8006a28:	4c742400 	.word	0x4c742400
 8006a2c:	4a742400 	.word	0x4a742400
 8006a30:	4af42400 	.word	0x4af42400

08006a34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b082      	sub	sp, #8
 8006a38:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006a3a:	f7ff fe81 	bl	8006740 <HAL_RCC_GetSysClockFreq>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	4b10      	ldr	r3, [pc, #64]	@ (8006a84 <HAL_RCC_GetHCLKFreq+0x50>)
 8006a42:	699b      	ldr	r3, [r3, #24]
 8006a44:	0a1b      	lsrs	r3, r3, #8
 8006a46:	f003 030f 	and.w	r3, r3, #15
 8006a4a:	490f      	ldr	r1, [pc, #60]	@ (8006a88 <HAL_RCC_GetHCLKFreq+0x54>)
 8006a4c:	5ccb      	ldrb	r3, [r1, r3]
 8006a4e:	f003 031f 	and.w	r3, r3, #31
 8006a52:	fa22 f303 	lsr.w	r3, r2, r3
 8006a56:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006a58:	4b0a      	ldr	r3, [pc, #40]	@ (8006a84 <HAL_RCC_GetHCLKFreq+0x50>)
 8006a5a:	699b      	ldr	r3, [r3, #24]
 8006a5c:	f003 030f 	and.w	r3, r3, #15
 8006a60:	4a09      	ldr	r2, [pc, #36]	@ (8006a88 <HAL_RCC_GetHCLKFreq+0x54>)
 8006a62:	5cd3      	ldrb	r3, [r2, r3]
 8006a64:	f003 031f 	and.w	r3, r3, #31
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	fa22 f303 	lsr.w	r3, r2, r3
 8006a6e:	4a07      	ldr	r2, [pc, #28]	@ (8006a8c <HAL_RCC_GetHCLKFreq+0x58>)
 8006a70:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006a72:	4a07      	ldr	r2, [pc, #28]	@ (8006a90 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006a78:	4b04      	ldr	r3, [pc, #16]	@ (8006a8c <HAL_RCC_GetHCLKFreq+0x58>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3708      	adds	r7, #8
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	58024400 	.word	0x58024400
 8006a88:	0800ceb0 	.word	0x0800ceb0
 8006a8c:	24000004 	.word	0x24000004
 8006a90:	24000000 	.word	0x24000000

08006a94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006a98:	f7ff ffcc 	bl	8006a34 <HAL_RCC_GetHCLKFreq>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	4b06      	ldr	r3, [pc, #24]	@ (8006ab8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006aa0:	69db      	ldr	r3, [r3, #28]
 8006aa2:	091b      	lsrs	r3, r3, #4
 8006aa4:	f003 0307 	and.w	r3, r3, #7
 8006aa8:	4904      	ldr	r1, [pc, #16]	@ (8006abc <HAL_RCC_GetPCLK1Freq+0x28>)
 8006aaa:	5ccb      	ldrb	r3, [r1, r3]
 8006aac:	f003 031f 	and.w	r3, r3, #31
 8006ab0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	bd80      	pop	{r7, pc}
 8006ab8:	58024400 	.word	0x58024400
 8006abc:	0800ceb0 	.word	0x0800ceb0

08006ac0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006ac4:	f7ff ffb6 	bl	8006a34 <HAL_RCC_GetHCLKFreq>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	4b06      	ldr	r3, [pc, #24]	@ (8006ae4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006acc:	69db      	ldr	r3, [r3, #28]
 8006ace:	0a1b      	lsrs	r3, r3, #8
 8006ad0:	f003 0307 	and.w	r3, r3, #7
 8006ad4:	4904      	ldr	r1, [pc, #16]	@ (8006ae8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006ad6:	5ccb      	ldrb	r3, [r1, r3]
 8006ad8:	f003 031f 	and.w	r3, r3, #31
 8006adc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	bd80      	pop	{r7, pc}
 8006ae4:	58024400 	.word	0x58024400
 8006ae8:	0800ceb0 	.word	0x0800ceb0

08006aec <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006aec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006af0:	b0ca      	sub	sp, #296	@ 0x128
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006af8:	2300      	movs	r3, #0
 8006afa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006afe:	2300      	movs	r3, #0
 8006b00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006b10:	2500      	movs	r5, #0
 8006b12:	ea54 0305 	orrs.w	r3, r4, r5
 8006b16:	d049      	beq.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b1e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006b22:	d02f      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006b24:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006b28:	d828      	bhi.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006b2a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b2e:	d01a      	beq.n	8006b66 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006b30:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b34:	d822      	bhi.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d003      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006b3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b3e:	d007      	beq.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006b40:	e01c      	b.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b42:	4bb8      	ldr	r3, [pc, #736]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b46:	4ab7      	ldr	r2, [pc, #732]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006b4e:	e01a      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b54:	3308      	adds	r3, #8
 8006b56:	2102      	movs	r1, #2
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f001 fc8f 	bl	800847c <RCCEx_PLL2_Config>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006b64:	e00f      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b6a:	3328      	adds	r3, #40	@ 0x28
 8006b6c:	2102      	movs	r1, #2
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f001 fd36 	bl	80085e0 <RCCEx_PLL3_Config>
 8006b74:	4603      	mov	r3, r0
 8006b76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006b7a:	e004      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b82:	e000      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006b84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10a      	bne.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006b8e:	4ba5      	ldr	r3, [pc, #660]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b92:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b9c:	4aa1      	ldr	r2, [pc, #644]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b9e:	430b      	orrs	r3, r1
 8006ba0:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ba2:	e003      	b.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ba4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ba8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006bac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006bb8:	f04f 0900 	mov.w	r9, #0
 8006bbc:	ea58 0309 	orrs.w	r3, r8, r9
 8006bc0:	d047      	beq.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bc8:	2b04      	cmp	r3, #4
 8006bca:	d82a      	bhi.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006bcc:	a201      	add	r2, pc, #4	@ (adr r2, 8006bd4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd2:	bf00      	nop
 8006bd4:	08006be9 	.word	0x08006be9
 8006bd8:	08006bf7 	.word	0x08006bf7
 8006bdc:	08006c0d 	.word	0x08006c0d
 8006be0:	08006c2b 	.word	0x08006c2b
 8006be4:	08006c2b 	.word	0x08006c2b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006be8:	4b8e      	ldr	r3, [pc, #568]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bec:	4a8d      	ldr	r2, [pc, #564]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006bee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006bf4:	e01a      	b.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bfa:	3308      	adds	r3, #8
 8006bfc:	2100      	movs	r1, #0
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f001 fc3c 	bl	800847c <RCCEx_PLL2_Config>
 8006c04:	4603      	mov	r3, r0
 8006c06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006c0a:	e00f      	b.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c10:	3328      	adds	r3, #40	@ 0x28
 8006c12:	2100      	movs	r1, #0
 8006c14:	4618      	mov	r0, r3
 8006c16:	f001 fce3 	bl	80085e0 <RCCEx_PLL3_Config>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006c20:	e004      	b.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c28:	e000      	b.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006c2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d10a      	bne.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006c34:	4b7b      	ldr	r3, [pc, #492]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c38:	f023 0107 	bic.w	r1, r3, #7
 8006c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c42:	4a78      	ldr	r2, [pc, #480]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c44:	430b      	orrs	r3, r1
 8006c46:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c48:	e003      	b.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c5a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006c5e:	f04f 0b00 	mov.w	fp, #0
 8006c62:	ea5a 030b 	orrs.w	r3, sl, fp
 8006c66:	d04c      	beq.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c72:	d030      	beq.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006c74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c78:	d829      	bhi.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006c7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c7c:	d02d      	beq.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006c7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c80:	d825      	bhi.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006c82:	2b80      	cmp	r3, #128	@ 0x80
 8006c84:	d018      	beq.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006c86:	2b80      	cmp	r3, #128	@ 0x80
 8006c88:	d821      	bhi.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d002      	beq.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8006c8e:	2b40      	cmp	r3, #64	@ 0x40
 8006c90:	d007      	beq.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006c92:	e01c      	b.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c94:	4b63      	ldr	r3, [pc, #396]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c98:	4a62      	ldr	r2, [pc, #392]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006ca0:	e01c      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ca6:	3308      	adds	r3, #8
 8006ca8:	2100      	movs	r1, #0
 8006caa:	4618      	mov	r0, r3
 8006cac:	f001 fbe6 	bl	800847c <RCCEx_PLL2_Config>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006cb6:	e011      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cbc:	3328      	adds	r3, #40	@ 0x28
 8006cbe:	2100      	movs	r1, #0
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f001 fc8d 	bl	80085e0 <RCCEx_PLL3_Config>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006ccc:	e006      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006cd4:	e002      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006cd6:	bf00      	nop
 8006cd8:	e000      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006cda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d10a      	bne.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006ce4:	4b4f      	ldr	r3, [pc, #316]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ce8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cf2:	4a4c      	ldr	r2, [pc, #304]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006cf4:	430b      	orrs	r3, r1
 8006cf6:	6513      	str	r3, [r2, #80]	@ 0x50
 8006cf8:	e003      	b.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d0a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006d0e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006d12:	2300      	movs	r3, #0
 8006d14:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006d18:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006d1c:	460b      	mov	r3, r1
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	d053      	beq.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d26:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006d2a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d2e:	d035      	beq.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006d30:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d34:	d82e      	bhi.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006d36:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006d3a:	d031      	beq.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006d3c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006d40:	d828      	bhi.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006d42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d46:	d01a      	beq.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006d48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d4c:	d822      	bhi.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d003      	beq.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006d52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d56:	d007      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006d58:	e01c      	b.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d5a:	4b32      	ldr	r3, [pc, #200]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d5e:	4a31      	ldr	r2, [pc, #196]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006d66:	e01c      	b.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d6c:	3308      	adds	r3, #8
 8006d6e:	2100      	movs	r1, #0
 8006d70:	4618      	mov	r0, r3
 8006d72:	f001 fb83 	bl	800847c <RCCEx_PLL2_Config>
 8006d76:	4603      	mov	r3, r0
 8006d78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006d7c:	e011      	b.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d82:	3328      	adds	r3, #40	@ 0x28
 8006d84:	2100      	movs	r1, #0
 8006d86:	4618      	mov	r0, r3
 8006d88:	f001 fc2a 	bl	80085e0 <RCCEx_PLL3_Config>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006d92:	e006      	b.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d9a:	e002      	b.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006d9c:	bf00      	nop
 8006d9e:	e000      	b.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006da0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006da2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d10b      	bne.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006daa:	4b1e      	ldr	r3, [pc, #120]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dae:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006db6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006dba:	4a1a      	ldr	r2, [pc, #104]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006dbc:	430b      	orrs	r3, r1
 8006dbe:	6593      	str	r3, [r2, #88]	@ 0x58
 8006dc0:	e003      	b.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dd2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006dd6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006dda:	2300      	movs	r3, #0
 8006ddc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006de0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006de4:	460b      	mov	r3, r1
 8006de6:	4313      	orrs	r3, r2
 8006de8:	d056      	beq.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006df2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006df6:	d038      	beq.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006df8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006dfc:	d831      	bhi.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006dfe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006e02:	d034      	beq.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006e04:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006e08:	d82b      	bhi.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006e0a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e0e:	d01d      	beq.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006e10:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e14:	d825      	bhi.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d006      	beq.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006e1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e1e:	d00a      	beq.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006e20:	e01f      	b.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006e22:	bf00      	nop
 8006e24:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e28:	4ba2      	ldr	r3, [pc, #648]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e2c:	4aa1      	ldr	r2, [pc, #644]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e34:	e01c      	b.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e3a:	3308      	adds	r3, #8
 8006e3c:	2100      	movs	r1, #0
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f001 fb1c 	bl	800847c <RCCEx_PLL2_Config>
 8006e44:	4603      	mov	r3, r0
 8006e46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006e4a:	e011      	b.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e50:	3328      	adds	r3, #40	@ 0x28
 8006e52:	2100      	movs	r1, #0
 8006e54:	4618      	mov	r0, r3
 8006e56:	f001 fbc3 	bl	80085e0 <RCCEx_PLL3_Config>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e60:	e006      	b.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e68:	e002      	b.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006e6a:	bf00      	nop
 8006e6c:	e000      	b.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006e6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d10b      	bne.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006e78:	4b8e      	ldr	r3, [pc, #568]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e7c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006e80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e84:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006e88:	4a8a      	ldr	r2, [pc, #552]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e8a:	430b      	orrs	r3, r1
 8006e8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e8e:	e003      	b.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006ea4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006eae:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006eb2:	460b      	mov	r3, r1
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	d03a      	beq.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ebe:	2b30      	cmp	r3, #48	@ 0x30
 8006ec0:	d01f      	beq.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006ec2:	2b30      	cmp	r3, #48	@ 0x30
 8006ec4:	d819      	bhi.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006ec6:	2b20      	cmp	r3, #32
 8006ec8:	d00c      	beq.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006eca:	2b20      	cmp	r3, #32
 8006ecc:	d815      	bhi.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d019      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006ed2:	2b10      	cmp	r3, #16
 8006ed4:	d111      	bne.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ed6:	4b77      	ldr	r3, [pc, #476]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eda:	4a76      	ldr	r2, [pc, #472]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006edc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ee0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006ee2:	e011      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ee8:	3308      	adds	r3, #8
 8006eea:	2102      	movs	r1, #2
 8006eec:	4618      	mov	r0, r3
 8006eee:	f001 fac5 	bl	800847c <RCCEx_PLL2_Config>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006ef8:	e006      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f00:	e002      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006f02:	bf00      	nop
 8006f04:	e000      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006f06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d10a      	bne.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006f10:	4b68      	ldr	r3, [pc, #416]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f14:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f1e:	4a65      	ldr	r2, [pc, #404]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f20:	430b      	orrs	r3, r1
 8006f22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006f24:	e003      	b.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f36:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006f3a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006f3e:	2300      	movs	r3, #0
 8006f40:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006f44:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006f48:	460b      	mov	r3, r1
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	d051      	beq.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f58:	d035      	beq.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006f5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f5e:	d82e      	bhi.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006f60:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006f64:	d031      	beq.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006f66:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006f6a:	d828      	bhi.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006f6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f70:	d01a      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006f72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f76:	d822      	bhi.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d003      	beq.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006f7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f80:	d007      	beq.n	8006f92 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006f82:	e01c      	b.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f84:	4b4b      	ldr	r3, [pc, #300]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f88:	4a4a      	ldr	r2, [pc, #296]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006f90:	e01c      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f96:	3308      	adds	r3, #8
 8006f98:	2100      	movs	r1, #0
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f001 fa6e 	bl	800847c <RCCEx_PLL2_Config>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006fa6:	e011      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fac:	3328      	adds	r3, #40	@ 0x28
 8006fae:	2100      	movs	r1, #0
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f001 fb15 	bl	80085e0 <RCCEx_PLL3_Config>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006fbc:	e006      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fc4:	e002      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006fc6:	bf00      	nop
 8006fc8:	e000      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006fca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d10a      	bne.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006fd4:	4b37      	ldr	r3, [pc, #220]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006fd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fd8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006fdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fe0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fe2:	4a34      	ldr	r2, [pc, #208]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006fe4:	430b      	orrs	r3, r1
 8006fe6:	6513      	str	r3, [r2, #80]	@ 0x50
 8006fe8:	e003      	b.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ffa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006ffe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007002:	2300      	movs	r3, #0
 8007004:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007008:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800700c:	460b      	mov	r3, r1
 800700e:	4313      	orrs	r3, r2
 8007010:	d056      	beq.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007016:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007018:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800701c:	d033      	beq.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800701e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007022:	d82c      	bhi.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007024:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007028:	d02f      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800702a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800702e:	d826      	bhi.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007030:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007034:	d02b      	beq.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007036:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800703a:	d820      	bhi.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800703c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007040:	d012      	beq.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007042:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007046:	d81a      	bhi.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007048:	2b00      	cmp	r3, #0
 800704a:	d022      	beq.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800704c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007050:	d115      	bne.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007056:	3308      	adds	r3, #8
 8007058:	2101      	movs	r1, #1
 800705a:	4618      	mov	r0, r3
 800705c:	f001 fa0e 	bl	800847c <RCCEx_PLL2_Config>
 8007060:	4603      	mov	r3, r0
 8007062:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007066:	e015      	b.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800706c:	3328      	adds	r3, #40	@ 0x28
 800706e:	2101      	movs	r1, #1
 8007070:	4618      	mov	r0, r3
 8007072:	f001 fab5 	bl	80085e0 <RCCEx_PLL3_Config>
 8007076:	4603      	mov	r3, r0
 8007078:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800707c:	e00a      	b.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007084:	e006      	b.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007086:	bf00      	nop
 8007088:	e004      	b.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800708a:	bf00      	nop
 800708c:	e002      	b.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800708e:	bf00      	nop
 8007090:	e000      	b.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007092:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007094:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007098:	2b00      	cmp	r3, #0
 800709a:	d10d      	bne.n	80070b8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800709c:	4b05      	ldr	r3, [pc, #20]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800709e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070a0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80070a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070aa:	4a02      	ldr	r2, [pc, #8]	@ (80070b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80070ac:	430b      	orrs	r3, r1
 80070ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80070b0:	e006      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80070b2:	bf00      	nop
 80070b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80070c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80070cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80070d0:	2300      	movs	r3, #0
 80070d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80070d6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80070da:	460b      	mov	r3, r1
 80070dc:	4313      	orrs	r3, r2
 80070de:	d055      	beq.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80070e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070e4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80070e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80070ec:	d033      	beq.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80070ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80070f2:	d82c      	bhi.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80070f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070f8:	d02f      	beq.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80070fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070fe:	d826      	bhi.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007100:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007104:	d02b      	beq.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007106:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800710a:	d820      	bhi.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800710c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007110:	d012      	beq.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007112:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007116:	d81a      	bhi.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007118:	2b00      	cmp	r3, #0
 800711a:	d022      	beq.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800711c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007120:	d115      	bne.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007126:	3308      	adds	r3, #8
 8007128:	2101      	movs	r1, #1
 800712a:	4618      	mov	r0, r3
 800712c:	f001 f9a6 	bl	800847c <RCCEx_PLL2_Config>
 8007130:	4603      	mov	r3, r0
 8007132:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007136:	e015      	b.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800713c:	3328      	adds	r3, #40	@ 0x28
 800713e:	2101      	movs	r1, #1
 8007140:	4618      	mov	r0, r3
 8007142:	f001 fa4d 	bl	80085e0 <RCCEx_PLL3_Config>
 8007146:	4603      	mov	r3, r0
 8007148:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800714c:	e00a      	b.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007154:	e006      	b.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007156:	bf00      	nop
 8007158:	e004      	b.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800715a:	bf00      	nop
 800715c:	e002      	b.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800715e:	bf00      	nop
 8007160:	e000      	b.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007162:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007164:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007168:	2b00      	cmp	r3, #0
 800716a:	d10b      	bne.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800716c:	4ba3      	ldr	r3, [pc, #652]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800716e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007170:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007178:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800717c:	4a9f      	ldr	r2, [pc, #636]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800717e:	430b      	orrs	r3, r1
 8007180:	6593      	str	r3, [r2, #88]	@ 0x58
 8007182:	e003      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007184:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007188:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800718c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007194:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007198:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800719c:	2300      	movs	r3, #0
 800719e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80071a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80071a6:	460b      	mov	r3, r1
 80071a8:	4313      	orrs	r3, r2
 80071aa:	d037      	beq.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80071ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071b6:	d00e      	beq.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80071b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071bc:	d816      	bhi.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x700>
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d018      	beq.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80071c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80071c6:	d111      	bne.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071c8:	4b8c      	ldr	r3, [pc, #560]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071cc:	4a8b      	ldr	r2, [pc, #556]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80071d4:	e00f      	b.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80071d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071da:	3308      	adds	r3, #8
 80071dc:	2101      	movs	r1, #1
 80071de:	4618      	mov	r0, r3
 80071e0:	f001 f94c 	bl	800847c <RCCEx_PLL2_Config>
 80071e4:	4603      	mov	r3, r0
 80071e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80071ea:	e004      	b.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071ec:	2301      	movs	r3, #1
 80071ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071f2:	e000      	b.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80071f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d10a      	bne.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80071fe:	4b7f      	ldr	r3, [pc, #508]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007200:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007202:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800720a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800720c:	4a7b      	ldr	r2, [pc, #492]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800720e:	430b      	orrs	r3, r1
 8007210:	6513      	str	r3, [r2, #80]	@ 0x50
 8007212:	e003      	b.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007214:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007218:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800721c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007224:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007228:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800722c:	2300      	movs	r3, #0
 800722e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007232:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007236:	460b      	mov	r3, r1
 8007238:	4313      	orrs	r3, r2
 800723a:	d039      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800723c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007240:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007242:	2b03      	cmp	r3, #3
 8007244:	d81c      	bhi.n	8007280 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8007246:	a201      	add	r2, pc, #4	@ (adr r2, 800724c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800724c:	08007289 	.word	0x08007289
 8007250:	0800725d 	.word	0x0800725d
 8007254:	0800726b 	.word	0x0800726b
 8007258:	08007289 	.word	0x08007289
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800725c:	4b67      	ldr	r3, [pc, #412]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800725e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007260:	4a66      	ldr	r2, [pc, #408]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007262:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007266:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007268:	e00f      	b.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800726a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800726e:	3308      	adds	r3, #8
 8007270:	2102      	movs	r1, #2
 8007272:	4618      	mov	r0, r3
 8007274:	f001 f902 	bl	800847c <RCCEx_PLL2_Config>
 8007278:	4603      	mov	r3, r0
 800727a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800727e:	e004      	b.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007280:	2301      	movs	r3, #1
 8007282:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007286:	e000      	b.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007288:	bf00      	nop
    }

    if (ret == HAL_OK)
 800728a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800728e:	2b00      	cmp	r3, #0
 8007290:	d10a      	bne.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007292:	4b5a      	ldr	r3, [pc, #360]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007296:	f023 0103 	bic.w	r1, r3, #3
 800729a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800729e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072a0:	4a56      	ldr	r2, [pc, #344]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80072a2:	430b      	orrs	r3, r1
 80072a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80072a6:	e003      	b.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80072bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80072c0:	2300      	movs	r3, #0
 80072c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80072c6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80072ca:	460b      	mov	r3, r1
 80072cc:	4313      	orrs	r3, r2
 80072ce:	f000 809f 	beq.w	8007410 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80072d2:	4b4b      	ldr	r3, [pc, #300]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a4a      	ldr	r2, [pc, #296]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80072d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80072de:	f7fa f97f 	bl	80015e0 <HAL_GetTick>
 80072e2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80072e6:	e00b      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072e8:	f7fa f97a 	bl	80015e0 <HAL_GetTick>
 80072ec:	4602      	mov	r2, r0
 80072ee:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80072f2:	1ad3      	subs	r3, r2, r3
 80072f4:	2b64      	cmp	r3, #100	@ 0x64
 80072f6:	d903      	bls.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80072f8:	2303      	movs	r3, #3
 80072fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072fe:	e005      	b.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007300:	4b3f      	ldr	r3, [pc, #252]	@ (8007400 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007308:	2b00      	cmp	r3, #0
 800730a:	d0ed      	beq.n	80072e8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800730c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007310:	2b00      	cmp	r3, #0
 8007312:	d179      	bne.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007314:	4b39      	ldr	r3, [pc, #228]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007316:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800731c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007320:	4053      	eors	r3, r2
 8007322:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007326:	2b00      	cmp	r3, #0
 8007328:	d015      	beq.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800732a:	4b34      	ldr	r3, [pc, #208]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800732c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800732e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007332:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007336:	4b31      	ldr	r3, [pc, #196]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800733a:	4a30      	ldr	r2, [pc, #192]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800733c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007340:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007342:	4b2e      	ldr	r3, [pc, #184]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007346:	4a2d      	ldr	r2, [pc, #180]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007348:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800734c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800734e:	4a2b      	ldr	r2, [pc, #172]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007350:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007354:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800735a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800735e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007362:	d118      	bne.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007364:	f7fa f93c 	bl	80015e0 <HAL_GetTick>
 8007368:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800736c:	e00d      	b.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800736e:	f7fa f937 	bl	80015e0 <HAL_GetTick>
 8007372:	4602      	mov	r2, r0
 8007374:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007378:	1ad2      	subs	r2, r2, r3
 800737a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800737e:	429a      	cmp	r2, r3
 8007380:	d903      	bls.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8007382:	2303      	movs	r3, #3
 8007384:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8007388:	e005      	b.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800738a:	4b1c      	ldr	r3, [pc, #112]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800738c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800738e:	f003 0302 	and.w	r3, r3, #2
 8007392:	2b00      	cmp	r3, #0
 8007394:	d0eb      	beq.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8007396:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800739a:	2b00      	cmp	r3, #0
 800739c:	d129      	bne.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800739e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80073a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073ae:	d10e      	bne.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80073b0:	4b12      	ldr	r3, [pc, #72]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073b2:	691b      	ldr	r3, [r3, #16]
 80073b4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80073b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80073c0:	091a      	lsrs	r2, r3, #4
 80073c2:	4b10      	ldr	r3, [pc, #64]	@ (8007404 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80073c4:	4013      	ands	r3, r2
 80073c6:	4a0d      	ldr	r2, [pc, #52]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073c8:	430b      	orrs	r3, r1
 80073ca:	6113      	str	r3, [r2, #16]
 80073cc:	e005      	b.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80073ce:	4b0b      	ldr	r3, [pc, #44]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073d0:	691b      	ldr	r3, [r3, #16]
 80073d2:	4a0a      	ldr	r2, [pc, #40]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80073d8:	6113      	str	r3, [r2, #16]
 80073da:	4b08      	ldr	r3, [pc, #32]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073dc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80073de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80073e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073ea:	4a04      	ldr	r2, [pc, #16]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073ec:	430b      	orrs	r3, r1
 80073ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80073f0:	e00e      	b.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80073f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80073fa:	e009      	b.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80073fc:	58024400 	.word	0x58024400
 8007400:	58024800 	.word	0x58024800
 8007404:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007408:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800740c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007418:	f002 0301 	and.w	r3, r2, #1
 800741c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007420:	2300      	movs	r3, #0
 8007422:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007426:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800742a:	460b      	mov	r3, r1
 800742c:	4313      	orrs	r3, r2
 800742e:	f000 8089 	beq.w	8007544 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007436:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007438:	2b28      	cmp	r3, #40	@ 0x28
 800743a:	d86b      	bhi.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800743c:	a201      	add	r2, pc, #4	@ (adr r2, 8007444 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800743e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007442:	bf00      	nop
 8007444:	0800751d 	.word	0x0800751d
 8007448:	08007515 	.word	0x08007515
 800744c:	08007515 	.word	0x08007515
 8007450:	08007515 	.word	0x08007515
 8007454:	08007515 	.word	0x08007515
 8007458:	08007515 	.word	0x08007515
 800745c:	08007515 	.word	0x08007515
 8007460:	08007515 	.word	0x08007515
 8007464:	080074e9 	.word	0x080074e9
 8007468:	08007515 	.word	0x08007515
 800746c:	08007515 	.word	0x08007515
 8007470:	08007515 	.word	0x08007515
 8007474:	08007515 	.word	0x08007515
 8007478:	08007515 	.word	0x08007515
 800747c:	08007515 	.word	0x08007515
 8007480:	08007515 	.word	0x08007515
 8007484:	080074ff 	.word	0x080074ff
 8007488:	08007515 	.word	0x08007515
 800748c:	08007515 	.word	0x08007515
 8007490:	08007515 	.word	0x08007515
 8007494:	08007515 	.word	0x08007515
 8007498:	08007515 	.word	0x08007515
 800749c:	08007515 	.word	0x08007515
 80074a0:	08007515 	.word	0x08007515
 80074a4:	0800751d 	.word	0x0800751d
 80074a8:	08007515 	.word	0x08007515
 80074ac:	08007515 	.word	0x08007515
 80074b0:	08007515 	.word	0x08007515
 80074b4:	08007515 	.word	0x08007515
 80074b8:	08007515 	.word	0x08007515
 80074bc:	08007515 	.word	0x08007515
 80074c0:	08007515 	.word	0x08007515
 80074c4:	0800751d 	.word	0x0800751d
 80074c8:	08007515 	.word	0x08007515
 80074cc:	08007515 	.word	0x08007515
 80074d0:	08007515 	.word	0x08007515
 80074d4:	08007515 	.word	0x08007515
 80074d8:	08007515 	.word	0x08007515
 80074dc:	08007515 	.word	0x08007515
 80074e0:	08007515 	.word	0x08007515
 80074e4:	0800751d 	.word	0x0800751d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80074e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ec:	3308      	adds	r3, #8
 80074ee:	2101      	movs	r1, #1
 80074f0:	4618      	mov	r0, r3
 80074f2:	f000 ffc3 	bl	800847c <RCCEx_PLL2_Config>
 80074f6:	4603      	mov	r3, r0
 80074f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80074fc:	e00f      	b.n	800751e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80074fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007502:	3328      	adds	r3, #40	@ 0x28
 8007504:	2101      	movs	r1, #1
 8007506:	4618      	mov	r0, r3
 8007508:	f001 f86a 	bl	80085e0 <RCCEx_PLL3_Config>
 800750c:	4603      	mov	r3, r0
 800750e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007512:	e004      	b.n	800751e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800751a:	e000      	b.n	800751e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800751c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800751e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007522:	2b00      	cmp	r3, #0
 8007524:	d10a      	bne.n	800753c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007526:	4bbf      	ldr	r3, [pc, #764]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007528:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800752a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800752e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007532:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007534:	4abb      	ldr	r2, [pc, #748]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007536:	430b      	orrs	r3, r1
 8007538:	6553      	str	r3, [r2, #84]	@ 0x54
 800753a:	e003      	b.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800753c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007540:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800754c:	f002 0302 	and.w	r3, r2, #2
 8007550:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007554:	2300      	movs	r3, #0
 8007556:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800755a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800755e:	460b      	mov	r3, r1
 8007560:	4313      	orrs	r3, r2
 8007562:	d041      	beq.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007568:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800756a:	2b05      	cmp	r3, #5
 800756c:	d824      	bhi.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800756e:	a201      	add	r2, pc, #4	@ (adr r2, 8007574 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007574:	080075c1 	.word	0x080075c1
 8007578:	0800758d 	.word	0x0800758d
 800757c:	080075a3 	.word	0x080075a3
 8007580:	080075c1 	.word	0x080075c1
 8007584:	080075c1 	.word	0x080075c1
 8007588:	080075c1 	.word	0x080075c1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800758c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007590:	3308      	adds	r3, #8
 8007592:	2101      	movs	r1, #1
 8007594:	4618      	mov	r0, r3
 8007596:	f000 ff71 	bl	800847c <RCCEx_PLL2_Config>
 800759a:	4603      	mov	r3, r0
 800759c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80075a0:	e00f      	b.n	80075c2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80075a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075a6:	3328      	adds	r3, #40	@ 0x28
 80075a8:	2101      	movs	r1, #1
 80075aa:	4618      	mov	r0, r3
 80075ac:	f001 f818 	bl	80085e0 <RCCEx_PLL3_Config>
 80075b0:	4603      	mov	r3, r0
 80075b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80075b6:	e004      	b.n	80075c2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80075be:	e000      	b.n	80075c2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80075c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d10a      	bne.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80075ca:	4b96      	ldr	r3, [pc, #600]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80075cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075ce:	f023 0107 	bic.w	r1, r3, #7
 80075d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80075d8:	4a92      	ldr	r2, [pc, #584]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80075da:	430b      	orrs	r3, r1
 80075dc:	6553      	str	r3, [r2, #84]	@ 0x54
 80075de:	e003      	b.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80075e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f0:	f002 0304 	and.w	r3, r2, #4
 80075f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075f8:	2300      	movs	r3, #0
 80075fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075fe:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007602:	460b      	mov	r3, r1
 8007604:	4313      	orrs	r3, r2
 8007606:	d044      	beq.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800760c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007610:	2b05      	cmp	r3, #5
 8007612:	d825      	bhi.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007614:	a201      	add	r2, pc, #4	@ (adr r2, 800761c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800761a:	bf00      	nop
 800761c:	08007669 	.word	0x08007669
 8007620:	08007635 	.word	0x08007635
 8007624:	0800764b 	.word	0x0800764b
 8007628:	08007669 	.word	0x08007669
 800762c:	08007669 	.word	0x08007669
 8007630:	08007669 	.word	0x08007669
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007638:	3308      	adds	r3, #8
 800763a:	2101      	movs	r1, #1
 800763c:	4618      	mov	r0, r3
 800763e:	f000 ff1d 	bl	800847c <RCCEx_PLL2_Config>
 8007642:	4603      	mov	r3, r0
 8007644:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007648:	e00f      	b.n	800766a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800764a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800764e:	3328      	adds	r3, #40	@ 0x28
 8007650:	2101      	movs	r1, #1
 8007652:	4618      	mov	r0, r3
 8007654:	f000 ffc4 	bl	80085e0 <RCCEx_PLL3_Config>
 8007658:	4603      	mov	r3, r0
 800765a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800765e:	e004      	b.n	800766a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007660:	2301      	movs	r3, #1
 8007662:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007666:	e000      	b.n	800766a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007668:	bf00      	nop
    }

    if (ret == HAL_OK)
 800766a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800766e:	2b00      	cmp	r3, #0
 8007670:	d10b      	bne.n	800768a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007672:	4b6c      	ldr	r3, [pc, #432]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007676:	f023 0107 	bic.w	r1, r3, #7
 800767a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800767e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007682:	4a68      	ldr	r2, [pc, #416]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007684:	430b      	orrs	r3, r1
 8007686:	6593      	str	r3, [r2, #88]	@ 0x58
 8007688:	e003      	b.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800768a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800768e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769a:	f002 0320 	and.w	r3, r2, #32
 800769e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80076a2:	2300      	movs	r3, #0
 80076a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80076a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80076ac:	460b      	mov	r3, r1
 80076ae:	4313      	orrs	r3, r2
 80076b0:	d055      	beq.n	800775e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80076b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80076be:	d033      	beq.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80076c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80076c4:	d82c      	bhi.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80076c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076ca:	d02f      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80076cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076d0:	d826      	bhi.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80076d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80076d6:	d02b      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80076d8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80076dc:	d820      	bhi.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80076de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076e2:	d012      	beq.n	800770a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80076e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076e8:	d81a      	bhi.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d022      	beq.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80076ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076f2:	d115      	bne.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80076f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076f8:	3308      	adds	r3, #8
 80076fa:	2100      	movs	r1, #0
 80076fc:	4618      	mov	r0, r3
 80076fe:	f000 febd 	bl	800847c <RCCEx_PLL2_Config>
 8007702:	4603      	mov	r3, r0
 8007704:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007708:	e015      	b.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800770a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800770e:	3328      	adds	r3, #40	@ 0x28
 8007710:	2102      	movs	r1, #2
 8007712:	4618      	mov	r0, r3
 8007714:	f000 ff64 	bl	80085e0 <RCCEx_PLL3_Config>
 8007718:	4603      	mov	r3, r0
 800771a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800771e:	e00a      	b.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007720:	2301      	movs	r3, #1
 8007722:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007726:	e006      	b.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007728:	bf00      	nop
 800772a:	e004      	b.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800772c:	bf00      	nop
 800772e:	e002      	b.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007730:	bf00      	nop
 8007732:	e000      	b.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007734:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007736:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800773a:	2b00      	cmp	r3, #0
 800773c:	d10b      	bne.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800773e:	4b39      	ldr	r3, [pc, #228]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007740:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007742:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800774a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800774e:	4a35      	ldr	r2, [pc, #212]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007750:	430b      	orrs	r3, r1
 8007752:	6553      	str	r3, [r2, #84]	@ 0x54
 8007754:	e003      	b.n	800775e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007756:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800775a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800775e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007766:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800776a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800776e:	2300      	movs	r3, #0
 8007770:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007774:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007778:	460b      	mov	r3, r1
 800777a:	4313      	orrs	r3, r2
 800777c:	d058      	beq.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800777e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007782:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007786:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800778a:	d033      	beq.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800778c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007790:	d82c      	bhi.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007792:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007796:	d02f      	beq.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007798:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800779c:	d826      	bhi.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800779e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077a2:	d02b      	beq.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80077a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077a8:	d820      	bhi.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80077aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077ae:	d012      	beq.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80077b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077b4:	d81a      	bhi.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d022      	beq.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80077ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077be:	d115      	bne.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80077c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077c4:	3308      	adds	r3, #8
 80077c6:	2100      	movs	r1, #0
 80077c8:	4618      	mov	r0, r3
 80077ca:	f000 fe57 	bl	800847c <RCCEx_PLL2_Config>
 80077ce:	4603      	mov	r3, r0
 80077d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80077d4:	e015      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80077d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077da:	3328      	adds	r3, #40	@ 0x28
 80077dc:	2102      	movs	r1, #2
 80077de:	4618      	mov	r0, r3
 80077e0:	f000 fefe 	bl	80085e0 <RCCEx_PLL3_Config>
 80077e4:	4603      	mov	r3, r0
 80077e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80077ea:	e00a      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80077f2:	e006      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80077f4:	bf00      	nop
 80077f6:	e004      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80077f8:	bf00      	nop
 80077fa:	e002      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80077fc:	bf00      	nop
 80077fe:	e000      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007800:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007806:	2b00      	cmp	r3, #0
 8007808:	d10e      	bne.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800780a:	4b06      	ldr	r3, [pc, #24]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800780c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800780e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007816:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800781a:	4a02      	ldr	r2, [pc, #8]	@ (8007824 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800781c:	430b      	orrs	r3, r1
 800781e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007820:	e006      	b.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007822:	bf00      	nop
 8007824:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007828:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800782c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007838:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800783c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007840:	2300      	movs	r3, #0
 8007842:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007846:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800784a:	460b      	mov	r3, r1
 800784c:	4313      	orrs	r3, r2
 800784e:	d055      	beq.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007854:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007858:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800785c:	d033      	beq.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800785e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007862:	d82c      	bhi.n	80078be <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007864:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007868:	d02f      	beq.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800786a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800786e:	d826      	bhi.n	80078be <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007870:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007874:	d02b      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007876:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800787a:	d820      	bhi.n	80078be <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800787c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007880:	d012      	beq.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007882:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007886:	d81a      	bhi.n	80078be <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007888:	2b00      	cmp	r3, #0
 800788a:	d022      	beq.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800788c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007890:	d115      	bne.n	80078be <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007896:	3308      	adds	r3, #8
 8007898:	2100      	movs	r1, #0
 800789a:	4618      	mov	r0, r3
 800789c:	f000 fdee 	bl	800847c <RCCEx_PLL2_Config>
 80078a0:	4603      	mov	r3, r0
 80078a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80078a6:	e015      	b.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80078a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ac:	3328      	adds	r3, #40	@ 0x28
 80078ae:	2102      	movs	r1, #2
 80078b0:	4618      	mov	r0, r3
 80078b2:	f000 fe95 	bl	80085e0 <RCCEx_PLL3_Config>
 80078b6:	4603      	mov	r3, r0
 80078b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80078bc:	e00a      	b.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80078c4:	e006      	b.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80078c6:	bf00      	nop
 80078c8:	e004      	b.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80078ca:	bf00      	nop
 80078cc:	e002      	b.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80078ce:	bf00      	nop
 80078d0:	e000      	b.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80078d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d10b      	bne.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80078dc:	4ba1      	ldr	r3, [pc, #644]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80078de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078e0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80078e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80078ec:	4a9d      	ldr	r2, [pc, #628]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80078ee:	430b      	orrs	r3, r1
 80078f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80078f2:	e003      	b.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80078fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007904:	f002 0308 	and.w	r3, r2, #8
 8007908:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800790c:	2300      	movs	r3, #0
 800790e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007912:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007916:	460b      	mov	r3, r1
 8007918:	4313      	orrs	r3, r2
 800791a:	d01e      	beq.n	800795a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800791c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007920:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007924:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007928:	d10c      	bne.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800792a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800792e:	3328      	adds	r3, #40	@ 0x28
 8007930:	2102      	movs	r1, #2
 8007932:	4618      	mov	r0, r3
 8007934:	f000 fe54 	bl	80085e0 <RCCEx_PLL3_Config>
 8007938:	4603      	mov	r3, r0
 800793a:	2b00      	cmp	r3, #0
 800793c:	d002      	beq.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007944:	4b87      	ldr	r3, [pc, #540]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007948:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800794c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007950:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007954:	4a83      	ldr	r2, [pc, #524]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007956:	430b      	orrs	r3, r1
 8007958:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800795a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800795e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007962:	f002 0310 	and.w	r3, r2, #16
 8007966:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800796a:	2300      	movs	r3, #0
 800796c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007970:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007974:	460b      	mov	r3, r1
 8007976:	4313      	orrs	r3, r2
 8007978:	d01e      	beq.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800797a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800797e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007982:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007986:	d10c      	bne.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800798c:	3328      	adds	r3, #40	@ 0x28
 800798e:	2102      	movs	r1, #2
 8007990:	4618      	mov	r0, r3
 8007992:	f000 fe25 	bl	80085e0 <RCCEx_PLL3_Config>
 8007996:	4603      	mov	r3, r0
 8007998:	2b00      	cmp	r3, #0
 800799a:	d002      	beq.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800799c:	2301      	movs	r3, #1
 800799e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80079a2:	4b70      	ldr	r3, [pc, #448]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80079a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079a6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80079aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80079b2:	4a6c      	ldr	r2, [pc, #432]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80079b4:	430b      	orrs	r3, r1
 80079b6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80079b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80079c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80079c8:	2300      	movs	r3, #0
 80079ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80079ce:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80079d2:	460b      	mov	r3, r1
 80079d4:	4313      	orrs	r3, r2
 80079d6:	d03e      	beq.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80079d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80079e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079e4:	d022      	beq.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80079e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079ea:	d81b      	bhi.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d003      	beq.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80079f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079f4:	d00b      	beq.n	8007a0e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80079f6:	e015      	b.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80079f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079fc:	3308      	adds	r3, #8
 80079fe:	2100      	movs	r1, #0
 8007a00:	4618      	mov	r0, r3
 8007a02:	f000 fd3b 	bl	800847c <RCCEx_PLL2_Config>
 8007a06:	4603      	mov	r3, r0
 8007a08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007a0c:	e00f      	b.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a12:	3328      	adds	r3, #40	@ 0x28
 8007a14:	2102      	movs	r1, #2
 8007a16:	4618      	mov	r0, r3
 8007a18:	f000 fde2 	bl	80085e0 <RCCEx_PLL3_Config>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007a22:	e004      	b.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a2a:	e000      	b.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007a2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d10b      	bne.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007a36:	4b4b      	ldr	r3, [pc, #300]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a3a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a42:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007a46:	4a47      	ldr	r2, [pc, #284]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a48:	430b      	orrs	r3, r1
 8007a4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a4c:	e003      	b.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007a62:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007a64:	2300      	movs	r3, #0
 8007a66:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007a68:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	d03b      	beq.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a7a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007a7e:	d01f      	beq.n	8007ac0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007a80:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007a84:	d818      	bhi.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007a86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a8a:	d003      	beq.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007a8c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007a90:	d007      	beq.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007a92:	e011      	b.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a94:	4b33      	ldr	r3, [pc, #204]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a98:	4a32      	ldr	r2, [pc, #200]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007aa0:	e00f      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aa6:	3328      	adds	r3, #40	@ 0x28
 8007aa8:	2101      	movs	r1, #1
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f000 fd98 	bl	80085e0 <RCCEx_PLL3_Config>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007ab6:	e004      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007abe:	e000      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007ac0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d10b      	bne.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007aca:	4b26      	ldr	r3, [pc, #152]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007acc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ace:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ada:	4a22      	ldr	r2, [pc, #136]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007adc:	430b      	orrs	r3, r1
 8007ade:	6553      	str	r3, [r2, #84]	@ 0x54
 8007ae0:	e003      	b.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ae2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ae6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007af6:	673b      	str	r3, [r7, #112]	@ 0x70
 8007af8:	2300      	movs	r3, #0
 8007afa:	677b      	str	r3, [r7, #116]	@ 0x74
 8007afc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007b00:	460b      	mov	r3, r1
 8007b02:	4313      	orrs	r3, r2
 8007b04:	d034      	beq.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d003      	beq.n	8007b18 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007b10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b14:	d007      	beq.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007b16:	e011      	b.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b18:	4b12      	ldr	r3, [pc, #72]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b1c:	4a11      	ldr	r2, [pc, #68]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007b24:	e00e      	b.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b2a:	3308      	adds	r3, #8
 8007b2c:	2102      	movs	r1, #2
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f000 fca4 	bl	800847c <RCCEx_PLL2_Config>
 8007b34:	4603      	mov	r3, r0
 8007b36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007b3a:	e003      	b.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d10d      	bne.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007b4c:	4b05      	ldr	r3, [pc, #20]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b50:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b5a:	4a02      	ldr	r2, [pc, #8]	@ (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b5c:	430b      	orrs	r3, r1
 8007b5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007b60:	e006      	b.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007b62:	bf00      	nop
 8007b64:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b78:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007b7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007b7e:	2300      	movs	r3, #0
 8007b80:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007b82:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007b86:	460b      	mov	r3, r1
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	d00c      	beq.n	8007ba6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b90:	3328      	adds	r3, #40	@ 0x28
 8007b92:	2102      	movs	r1, #2
 8007b94:	4618      	mov	r0, r3
 8007b96:	f000 fd23 	bl	80085e0 <RCCEx_PLL3_Config>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d002      	beq.n	8007ba6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bae:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007bb2:	663b      	str	r3, [r7, #96]	@ 0x60
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	667b      	str	r3, [r7, #100]	@ 0x64
 8007bb8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007bbc:	460b      	mov	r3, r1
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	d038      	beq.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bce:	d018      	beq.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007bd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bd4:	d811      	bhi.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007bd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bda:	d014      	beq.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007bdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007be0:	d80b      	bhi.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d011      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8007be6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bea:	d106      	bne.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007bec:	4bc3      	ldr	r3, [pc, #780]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bf0:	4ac2      	ldr	r2, [pc, #776]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007bf2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007bf6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007bf8:	e008      	b.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c00:	e004      	b.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007c02:	bf00      	nop
 8007c04:	e002      	b.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007c06:	bf00      	nop
 8007c08:	e000      	b.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007c0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d10b      	bne.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007c14:	4bb9      	ldr	r3, [pc, #740]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c18:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007c1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c24:	4ab5      	ldr	r2, [pc, #724]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c26:	430b      	orrs	r3, r1
 8007c28:	6553      	str	r3, [r2, #84]	@ 0x54
 8007c2a:	e003      	b.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007c40:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007c42:	2300      	movs	r3, #0
 8007c44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c46:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007c4a:	460b      	mov	r3, r1
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	d009      	beq.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007c50:	4baa      	ldr	r3, [pc, #680]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c54:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c5e:	4aa7      	ldr	r2, [pc, #668]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c60:	430b      	orrs	r3, r1
 8007c62:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007c70:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c72:	2300      	movs	r3, #0
 8007c74:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c76:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007c7a:	460b      	mov	r3, r1
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	d00a      	beq.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007c80:	4b9e      	ldr	r3, [pc, #632]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c82:	691b      	ldr	r3, [r3, #16]
 8007c84:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c8c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007c90:	4a9a      	ldr	r2, [pc, #616]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c92:	430b      	orrs	r3, r1
 8007c94:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c9e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007ca2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ca8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007cac:	460b      	mov	r3, r1
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	d009      	beq.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007cb2:	4b92      	ldr	r3, [pc, #584]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007cb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cb6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007cba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007cc0:	4a8e      	ldr	r2, [pc, #568]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007cc2:	430b      	orrs	r3, r1
 8007cc4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cce:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007cd2:	643b      	str	r3, [r7, #64]	@ 0x40
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cd8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007cdc:	460b      	mov	r3, r1
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	d00e      	beq.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007ce2:	4b86      	ldr	r3, [pc, #536]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ce4:	691b      	ldr	r3, [r3, #16]
 8007ce6:	4a85      	ldr	r2, [pc, #532]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ce8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007cec:	6113      	str	r3, [r2, #16]
 8007cee:	4b83      	ldr	r3, [pc, #524]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007cf0:	6919      	ldr	r1, [r3, #16]
 8007cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cf6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007cfa:	4a80      	ldr	r2, [pc, #512]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007cfc:	430b      	orrs	r3, r1
 8007cfe:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d08:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007d0e:	2300      	movs	r3, #0
 8007d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d12:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007d16:	460b      	mov	r3, r1
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	d009      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007d1c:	4b77      	ldr	r3, [pc, #476]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007d1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d20:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d2a:	4a74      	ldr	r2, [pc, #464]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007d2c:	430b      	orrs	r3, r1
 8007d2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d38:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007d3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d3e:	2300      	movs	r3, #0
 8007d40:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d42:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007d46:	460b      	mov	r3, r1
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	d00a      	beq.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007d4c:	4b6b      	ldr	r3, [pc, #428]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d50:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d5c:	4a67      	ldr	r2, [pc, #412]	@ (8007efc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007d5e:	430b      	orrs	r3, r1
 8007d60:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6a:	2100      	movs	r1, #0
 8007d6c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007d6e:	f003 0301 	and.w	r3, r3, #1
 8007d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d74:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007d78:	460b      	mov	r3, r1
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	d011      	beq.n	8007da2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d82:	3308      	adds	r3, #8
 8007d84:	2100      	movs	r1, #0
 8007d86:	4618      	mov	r0, r3
 8007d88:	f000 fb78 	bl	800847c <RCCEx_PLL2_Config>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007d92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d003      	beq.n	8007da2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007daa:	2100      	movs	r1, #0
 8007dac:	6239      	str	r1, [r7, #32]
 8007dae:	f003 0302 	and.w	r3, r3, #2
 8007db2:	627b      	str	r3, [r7, #36]	@ 0x24
 8007db4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007db8:	460b      	mov	r3, r1
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	d011      	beq.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dc2:	3308      	adds	r3, #8
 8007dc4:	2101      	movs	r1, #1
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f000 fb58 	bl	800847c <RCCEx_PLL2_Config>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007dd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d003      	beq.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dea:	2100      	movs	r1, #0
 8007dec:	61b9      	str	r1, [r7, #24]
 8007dee:	f003 0304 	and.w	r3, r3, #4
 8007df2:	61fb      	str	r3, [r7, #28]
 8007df4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007df8:	460b      	mov	r3, r1
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	d011      	beq.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e02:	3308      	adds	r3, #8
 8007e04:	2102      	movs	r1, #2
 8007e06:	4618      	mov	r0, r3
 8007e08:	f000 fb38 	bl	800847c <RCCEx_PLL2_Config>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007e12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d003      	beq.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007e22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2a:	2100      	movs	r1, #0
 8007e2c:	6139      	str	r1, [r7, #16]
 8007e2e:	f003 0308 	and.w	r3, r3, #8
 8007e32:	617b      	str	r3, [r7, #20]
 8007e34:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007e38:	460b      	mov	r3, r1
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	d011      	beq.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e42:	3328      	adds	r3, #40	@ 0x28
 8007e44:	2100      	movs	r1, #0
 8007e46:	4618      	mov	r0, r3
 8007e48:	f000 fbca 	bl	80085e0 <RCCEx_PLL3_Config>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007e52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d003      	beq.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6a:	2100      	movs	r1, #0
 8007e6c:	60b9      	str	r1, [r7, #8]
 8007e6e:	f003 0310 	and.w	r3, r3, #16
 8007e72:	60fb      	str	r3, [r7, #12]
 8007e74:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007e78:	460b      	mov	r3, r1
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	d011      	beq.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e82:	3328      	adds	r3, #40	@ 0x28
 8007e84:	2101      	movs	r1, #1
 8007e86:	4618      	mov	r0, r3
 8007e88:	f000 fbaa 	bl	80085e0 <RCCEx_PLL3_Config>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007e92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d003      	beq.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eaa:	2100      	movs	r1, #0
 8007eac:	6039      	str	r1, [r7, #0]
 8007eae:	f003 0320 	and.w	r3, r3, #32
 8007eb2:	607b      	str	r3, [r7, #4]
 8007eb4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007eb8:	460b      	mov	r3, r1
 8007eba:	4313      	orrs	r3, r2
 8007ebc:	d011      	beq.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ec2:	3328      	adds	r3, #40	@ 0x28
 8007ec4:	2102      	movs	r1, #2
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f000 fb8a 	bl	80085e0 <RCCEx_PLL3_Config>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007ed2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d003      	beq.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ede:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007ee2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d101      	bne.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007eea:	2300      	movs	r3, #0
 8007eec:	e000      	b.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007eee:	2301      	movs	r3, #1
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007efc:	58024400 	.word	0x58024400

08007f00 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007f04:	f7fe fd96 	bl	8006a34 <HAL_RCC_GetHCLKFreq>
 8007f08:	4602      	mov	r2, r0
 8007f0a:	4b06      	ldr	r3, [pc, #24]	@ (8007f24 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007f0c:	6a1b      	ldr	r3, [r3, #32]
 8007f0e:	091b      	lsrs	r3, r3, #4
 8007f10:	f003 0307 	and.w	r3, r3, #7
 8007f14:	4904      	ldr	r1, [pc, #16]	@ (8007f28 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007f16:	5ccb      	ldrb	r3, [r1, r3]
 8007f18:	f003 031f 	and.w	r3, r3, #31
 8007f1c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	58024400 	.word	0x58024400
 8007f28:	0800ceb0 	.word	0x0800ceb0

08007f2c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b089      	sub	sp, #36	@ 0x24
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f34:	4ba1      	ldr	r3, [pc, #644]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f38:	f003 0303 	and.w	r3, r3, #3
 8007f3c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007f3e:	4b9f      	ldr	r3, [pc, #636]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f42:	0b1b      	lsrs	r3, r3, #12
 8007f44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f48:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007f4a:	4b9c      	ldr	r3, [pc, #624]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f4e:	091b      	lsrs	r3, r3, #4
 8007f50:	f003 0301 	and.w	r3, r3, #1
 8007f54:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007f56:	4b99      	ldr	r3, [pc, #612]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f5a:	08db      	lsrs	r3, r3, #3
 8007f5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007f60:	693a      	ldr	r2, [r7, #16]
 8007f62:	fb02 f303 	mul.w	r3, r2, r3
 8007f66:	ee07 3a90 	vmov	s15, r3
 8007f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f6e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	f000 8111 	beq.w	800819c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007f7a:	69bb      	ldr	r3, [r7, #24]
 8007f7c:	2b02      	cmp	r3, #2
 8007f7e:	f000 8083 	beq.w	8008088 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007f82:	69bb      	ldr	r3, [r7, #24]
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	f200 80a1 	bhi.w	80080cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d003      	beq.n	8007f98 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d056      	beq.n	8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007f96:	e099      	b.n	80080cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f98:	4b88      	ldr	r3, [pc, #544]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f003 0320 	and.w	r3, r3, #32
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d02d      	beq.n	8008000 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007fa4:	4b85      	ldr	r3, [pc, #532]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	08db      	lsrs	r3, r3, #3
 8007faa:	f003 0303 	and.w	r3, r3, #3
 8007fae:	4a84      	ldr	r2, [pc, #528]	@ (80081c0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8007fb4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	ee07 3a90 	vmov	s15, r3
 8007fbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	ee07 3a90 	vmov	s15, r3
 8007fc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fce:	4b7b      	ldr	r3, [pc, #492]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fd6:	ee07 3a90 	vmov	s15, r3
 8007fda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fde:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fe2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80081c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007fe6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ff2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ffa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007ffe:	e087      	b.n	8008110 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	ee07 3a90 	vmov	s15, r3
 8008006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800800a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80081c8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800800e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008012:	4b6a      	ldr	r3, [pc, #424]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800801a:	ee07 3a90 	vmov	s15, r3
 800801e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008022:	ed97 6a03 	vldr	s12, [r7, #12]
 8008026:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80081c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800802a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800802e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008032:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008036:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800803a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800803e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008042:	e065      	b.n	8008110 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	ee07 3a90 	vmov	s15, r3
 800804a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800804e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80081cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008052:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008056:	4b59      	ldr	r3, [pc, #356]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800805a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800805e:	ee07 3a90 	vmov	s15, r3
 8008062:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008066:	ed97 6a03 	vldr	s12, [r7, #12]
 800806a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80081c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800806e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008072:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008076:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800807a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800807e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008082:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008086:	e043      	b.n	8008110 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	ee07 3a90 	vmov	s15, r3
 800808e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008092:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80081d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008096:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800809a:	4b48      	ldr	r3, [pc, #288]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800809c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800809e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080a2:	ee07 3a90 	vmov	s15, r3
 80080a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80080ae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80081c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80080b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80080be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80080ca:	e021      	b.n	8008110 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	ee07 3a90 	vmov	s15, r3
 80080d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080d6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80081cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80080da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080de:	4b37      	ldr	r3, [pc, #220]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80080e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080e6:	ee07 3a90 	vmov	s15, r3
 80080ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80080f2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80081c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80080f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008102:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008106:	ee67 7a27 	vmul.f32	s15, s14, s15
 800810a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800810e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008110:	4b2a      	ldr	r3, [pc, #168]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008114:	0a5b      	lsrs	r3, r3, #9
 8008116:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800811a:	ee07 3a90 	vmov	s15, r3
 800811e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008122:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008126:	ee37 7a87 	vadd.f32	s14, s15, s14
 800812a:	edd7 6a07 	vldr	s13, [r7, #28]
 800812e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008132:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008136:	ee17 2a90 	vmov	r2, s15
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800813e:	4b1f      	ldr	r3, [pc, #124]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008142:	0c1b      	lsrs	r3, r3, #16
 8008144:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008148:	ee07 3a90 	vmov	s15, r3
 800814c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008150:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008154:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008158:	edd7 6a07 	vldr	s13, [r7, #28]
 800815c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008160:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008164:	ee17 2a90 	vmov	r2, s15
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800816c:	4b13      	ldr	r3, [pc, #76]	@ (80081bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800816e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008170:	0e1b      	lsrs	r3, r3, #24
 8008172:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008176:	ee07 3a90 	vmov	s15, r3
 800817a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800817e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008182:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008186:	edd7 6a07 	vldr	s13, [r7, #28]
 800818a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800818e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008192:	ee17 2a90 	vmov	r2, s15
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800819a:	e008      	b.n	80081ae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2200      	movs	r2, #0
 80081ac:	609a      	str	r2, [r3, #8]
}
 80081ae:	bf00      	nop
 80081b0:	3724      	adds	r7, #36	@ 0x24
 80081b2:	46bd      	mov	sp, r7
 80081b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b8:	4770      	bx	lr
 80081ba:	bf00      	nop
 80081bc:	58024400 	.word	0x58024400
 80081c0:	03d09000 	.word	0x03d09000
 80081c4:	46000000 	.word	0x46000000
 80081c8:	4c742400 	.word	0x4c742400
 80081cc:	4a742400 	.word	0x4a742400
 80081d0:	4af42400 	.word	0x4af42400

080081d4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b089      	sub	sp, #36	@ 0x24
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80081dc:	4ba1      	ldr	r3, [pc, #644]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081e0:	f003 0303 	and.w	r3, r3, #3
 80081e4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80081e6:	4b9f      	ldr	r3, [pc, #636]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ea:	0d1b      	lsrs	r3, r3, #20
 80081ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80081f0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80081f2:	4b9c      	ldr	r3, [pc, #624]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f6:	0a1b      	lsrs	r3, r3, #8
 80081f8:	f003 0301 	and.w	r3, r3, #1
 80081fc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80081fe:	4b99      	ldr	r3, [pc, #612]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008202:	08db      	lsrs	r3, r3, #3
 8008204:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008208:	693a      	ldr	r2, [r7, #16]
 800820a:	fb02 f303 	mul.w	r3, r2, r3
 800820e:	ee07 3a90 	vmov	s15, r3
 8008212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008216:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	2b00      	cmp	r3, #0
 800821e:	f000 8111 	beq.w	8008444 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008222:	69bb      	ldr	r3, [r7, #24]
 8008224:	2b02      	cmp	r3, #2
 8008226:	f000 8083 	beq.w	8008330 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	2b02      	cmp	r3, #2
 800822e:	f200 80a1 	bhi.w	8008374 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008232:	69bb      	ldr	r3, [r7, #24]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d003      	beq.n	8008240 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008238:	69bb      	ldr	r3, [r7, #24]
 800823a:	2b01      	cmp	r3, #1
 800823c:	d056      	beq.n	80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800823e:	e099      	b.n	8008374 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008240:	4b88      	ldr	r3, [pc, #544]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f003 0320 	and.w	r3, r3, #32
 8008248:	2b00      	cmp	r3, #0
 800824a:	d02d      	beq.n	80082a8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800824c:	4b85      	ldr	r3, [pc, #532]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	08db      	lsrs	r3, r3, #3
 8008252:	f003 0303 	and.w	r3, r3, #3
 8008256:	4a84      	ldr	r2, [pc, #528]	@ (8008468 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008258:	fa22 f303 	lsr.w	r3, r2, r3
 800825c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	ee07 3a90 	vmov	s15, r3
 8008264:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	ee07 3a90 	vmov	s15, r3
 800826e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008276:	4b7b      	ldr	r3, [pc, #492]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800827a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800827e:	ee07 3a90 	vmov	s15, r3
 8008282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008286:	ed97 6a03 	vldr	s12, [r7, #12]
 800828a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800846c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800828e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008296:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800829a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800829e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80082a6:	e087      	b.n	80083b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	ee07 3a90 	vmov	s15, r3
 80082ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082b2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008470 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80082b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082ba:	4b6a      	ldr	r3, [pc, #424]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80082bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082c2:	ee07 3a90 	vmov	s15, r3
 80082c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80082ce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800846c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80082d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80082ea:	e065      	b.n	80083b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	ee07 3a90 	vmov	s15, r3
 80082f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082f6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008474 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80082fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082fe:	4b59      	ldr	r3, [pc, #356]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008306:	ee07 3a90 	vmov	s15, r3
 800830a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800830e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008312:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800846c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800831a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800831e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800832a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800832e:	e043      	b.n	80083b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008330:	697b      	ldr	r3, [r7, #20]
 8008332:	ee07 3a90 	vmov	s15, r3
 8008336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800833a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008478 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800833e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008342:	4b48      	ldr	r3, [pc, #288]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800834a:	ee07 3a90 	vmov	s15, r3
 800834e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008352:	ed97 6a03 	vldr	s12, [r7, #12]
 8008356:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800846c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800835a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800835e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008362:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008366:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800836a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800836e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008372:	e021      	b.n	80083b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	ee07 3a90 	vmov	s15, r3
 800837a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800837e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008474 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008382:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008386:	4b37      	ldr	r3, [pc, #220]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800838a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800838e:	ee07 3a90 	vmov	s15, r3
 8008392:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008396:	ed97 6a03 	vldr	s12, [r7, #12]
 800839a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800846c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800839e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80083aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80083b6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80083b8:	4b2a      	ldr	r3, [pc, #168]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80083ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083bc:	0a5b      	lsrs	r3, r3, #9
 80083be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083c2:	ee07 3a90 	vmov	s15, r3
 80083c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80083d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80083d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80083da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80083de:	ee17 2a90 	vmov	r2, s15
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80083e6:	4b1f      	ldr	r3, [pc, #124]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80083e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ea:	0c1b      	lsrs	r3, r3, #16
 80083ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083f0:	ee07 3a90 	vmov	s15, r3
 80083f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008400:	edd7 6a07 	vldr	s13, [r7, #28]
 8008404:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008408:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800840c:	ee17 2a90 	vmov	r2, s15
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008414:	4b13      	ldr	r3, [pc, #76]	@ (8008464 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008418:	0e1b      	lsrs	r3, r3, #24
 800841a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800841e:	ee07 3a90 	vmov	s15, r3
 8008422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008426:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800842a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800842e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800843a:	ee17 2a90 	vmov	r2, s15
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008442:	e008      	b.n	8008456 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2200      	movs	r2, #0
 8008448:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2200      	movs	r2, #0
 800844e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2200      	movs	r2, #0
 8008454:	609a      	str	r2, [r3, #8]
}
 8008456:	bf00      	nop
 8008458:	3724      	adds	r7, #36	@ 0x24
 800845a:	46bd      	mov	sp, r7
 800845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008460:	4770      	bx	lr
 8008462:	bf00      	nop
 8008464:	58024400 	.word	0x58024400
 8008468:	03d09000 	.word	0x03d09000
 800846c:	46000000 	.word	0x46000000
 8008470:	4c742400 	.word	0x4c742400
 8008474:	4a742400 	.word	0x4a742400
 8008478:	4af42400 	.word	0x4af42400

0800847c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008486:	2300      	movs	r3, #0
 8008488:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800848a:	4b53      	ldr	r3, [pc, #332]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 800848c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800848e:	f003 0303 	and.w	r3, r3, #3
 8008492:	2b03      	cmp	r3, #3
 8008494:	d101      	bne.n	800849a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008496:	2301      	movs	r3, #1
 8008498:	e099      	b.n	80085ce <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800849a:	4b4f      	ldr	r3, [pc, #316]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a4e      	ldr	r2, [pc, #312]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 80084a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80084a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80084a6:	f7f9 f89b 	bl	80015e0 <HAL_GetTick>
 80084aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80084ac:	e008      	b.n	80084c0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80084ae:	f7f9 f897 	bl	80015e0 <HAL_GetTick>
 80084b2:	4602      	mov	r2, r0
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	1ad3      	subs	r3, r2, r3
 80084b8:	2b02      	cmp	r3, #2
 80084ba:	d901      	bls.n	80084c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80084bc:	2303      	movs	r3, #3
 80084be:	e086      	b.n	80085ce <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80084c0:	4b45      	ldr	r3, [pc, #276]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d1f0      	bne.n	80084ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80084cc:	4b42      	ldr	r3, [pc, #264]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 80084ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084d0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	031b      	lsls	r3, r3, #12
 80084da:	493f      	ldr	r1, [pc, #252]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 80084dc:	4313      	orrs	r3, r2
 80084de:	628b      	str	r3, [r1, #40]	@ 0x28
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	685b      	ldr	r3, [r3, #4]
 80084e4:	3b01      	subs	r3, #1
 80084e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	3b01      	subs	r3, #1
 80084f0:	025b      	lsls	r3, r3, #9
 80084f2:	b29b      	uxth	r3, r3
 80084f4:	431a      	orrs	r2, r3
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	68db      	ldr	r3, [r3, #12]
 80084fa:	3b01      	subs	r3, #1
 80084fc:	041b      	lsls	r3, r3, #16
 80084fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008502:	431a      	orrs	r2, r3
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	691b      	ldr	r3, [r3, #16]
 8008508:	3b01      	subs	r3, #1
 800850a:	061b      	lsls	r3, r3, #24
 800850c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008510:	4931      	ldr	r1, [pc, #196]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 8008512:	4313      	orrs	r3, r2
 8008514:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008516:	4b30      	ldr	r3, [pc, #192]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 8008518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800851a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	695b      	ldr	r3, [r3, #20]
 8008522:	492d      	ldr	r1, [pc, #180]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 8008524:	4313      	orrs	r3, r2
 8008526:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008528:	4b2b      	ldr	r3, [pc, #172]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 800852a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800852c:	f023 0220 	bic.w	r2, r3, #32
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	699b      	ldr	r3, [r3, #24]
 8008534:	4928      	ldr	r1, [pc, #160]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 8008536:	4313      	orrs	r3, r2
 8008538:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800853a:	4b27      	ldr	r3, [pc, #156]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 800853c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800853e:	4a26      	ldr	r2, [pc, #152]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 8008540:	f023 0310 	bic.w	r3, r3, #16
 8008544:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008546:	4b24      	ldr	r3, [pc, #144]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 8008548:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800854a:	4b24      	ldr	r3, [pc, #144]	@ (80085dc <RCCEx_PLL2_Config+0x160>)
 800854c:	4013      	ands	r3, r2
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	69d2      	ldr	r2, [r2, #28]
 8008552:	00d2      	lsls	r2, r2, #3
 8008554:	4920      	ldr	r1, [pc, #128]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 8008556:	4313      	orrs	r3, r2
 8008558:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800855a:	4b1f      	ldr	r3, [pc, #124]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 800855c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800855e:	4a1e      	ldr	r2, [pc, #120]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 8008560:	f043 0310 	orr.w	r3, r3, #16
 8008564:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d106      	bne.n	800857a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800856c:	4b1a      	ldr	r3, [pc, #104]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 800856e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008570:	4a19      	ldr	r2, [pc, #100]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 8008572:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008576:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008578:	e00f      	b.n	800859a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	2b01      	cmp	r3, #1
 800857e:	d106      	bne.n	800858e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008580:	4b15      	ldr	r3, [pc, #84]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 8008582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008584:	4a14      	ldr	r2, [pc, #80]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 8008586:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800858a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800858c:	e005      	b.n	800859a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800858e:	4b12      	ldr	r3, [pc, #72]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 8008590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008592:	4a11      	ldr	r2, [pc, #68]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 8008594:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008598:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800859a:	4b0f      	ldr	r3, [pc, #60]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a0e      	ldr	r2, [pc, #56]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 80085a0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80085a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085a6:	f7f9 f81b 	bl	80015e0 <HAL_GetTick>
 80085aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80085ac:	e008      	b.n	80085c0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80085ae:	f7f9 f817 	bl	80015e0 <HAL_GetTick>
 80085b2:	4602      	mov	r2, r0
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	1ad3      	subs	r3, r2, r3
 80085b8:	2b02      	cmp	r3, #2
 80085ba:	d901      	bls.n	80085c0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80085bc:	2303      	movs	r3, #3
 80085be:	e006      	b.n	80085ce <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80085c0:	4b05      	ldr	r3, [pc, #20]	@ (80085d8 <RCCEx_PLL2_Config+0x15c>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d0f0      	beq.n	80085ae <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80085cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	3710      	adds	r7, #16
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}
 80085d6:	bf00      	nop
 80085d8:	58024400 	.word	0x58024400
 80085dc:	ffff0007 	.word	0xffff0007

080085e0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b084      	sub	sp, #16
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80085ea:	2300      	movs	r3, #0
 80085ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80085ee:	4b53      	ldr	r3, [pc, #332]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 80085f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085f2:	f003 0303 	and.w	r3, r3, #3
 80085f6:	2b03      	cmp	r3, #3
 80085f8:	d101      	bne.n	80085fe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	e099      	b.n	8008732 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80085fe:	4b4f      	ldr	r3, [pc, #316]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a4e      	ldr	r2, [pc, #312]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 8008604:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008608:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800860a:	f7f8 ffe9 	bl	80015e0 <HAL_GetTick>
 800860e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008610:	e008      	b.n	8008624 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008612:	f7f8 ffe5 	bl	80015e0 <HAL_GetTick>
 8008616:	4602      	mov	r2, r0
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	1ad3      	subs	r3, r2, r3
 800861c:	2b02      	cmp	r3, #2
 800861e:	d901      	bls.n	8008624 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008620:	2303      	movs	r3, #3
 8008622:	e086      	b.n	8008732 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008624:	4b45      	ldr	r3, [pc, #276]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800862c:	2b00      	cmp	r3, #0
 800862e:	d1f0      	bne.n	8008612 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008630:	4b42      	ldr	r3, [pc, #264]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 8008632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008634:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	051b      	lsls	r3, r3, #20
 800863e:	493f      	ldr	r1, [pc, #252]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 8008640:	4313      	orrs	r3, r2
 8008642:	628b      	str	r3, [r1, #40]	@ 0x28
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	3b01      	subs	r3, #1
 800864a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	689b      	ldr	r3, [r3, #8]
 8008652:	3b01      	subs	r3, #1
 8008654:	025b      	lsls	r3, r3, #9
 8008656:	b29b      	uxth	r3, r3
 8008658:	431a      	orrs	r2, r3
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	68db      	ldr	r3, [r3, #12]
 800865e:	3b01      	subs	r3, #1
 8008660:	041b      	lsls	r3, r3, #16
 8008662:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008666:	431a      	orrs	r2, r3
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	691b      	ldr	r3, [r3, #16]
 800866c:	3b01      	subs	r3, #1
 800866e:	061b      	lsls	r3, r3, #24
 8008670:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008674:	4931      	ldr	r1, [pc, #196]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 8008676:	4313      	orrs	r3, r2
 8008678:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800867a:	4b30      	ldr	r3, [pc, #192]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 800867c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800867e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	695b      	ldr	r3, [r3, #20]
 8008686:	492d      	ldr	r1, [pc, #180]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 8008688:	4313      	orrs	r3, r2
 800868a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800868c:	4b2b      	ldr	r3, [pc, #172]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 800868e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008690:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	699b      	ldr	r3, [r3, #24]
 8008698:	4928      	ldr	r1, [pc, #160]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 800869a:	4313      	orrs	r3, r2
 800869c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800869e:	4b27      	ldr	r3, [pc, #156]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 80086a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086a2:	4a26      	ldr	r2, [pc, #152]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 80086a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80086aa:	4b24      	ldr	r3, [pc, #144]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 80086ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80086ae:	4b24      	ldr	r3, [pc, #144]	@ (8008740 <RCCEx_PLL3_Config+0x160>)
 80086b0:	4013      	ands	r3, r2
 80086b2:	687a      	ldr	r2, [r7, #4]
 80086b4:	69d2      	ldr	r2, [r2, #28]
 80086b6:	00d2      	lsls	r2, r2, #3
 80086b8:	4920      	ldr	r1, [pc, #128]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 80086ba:	4313      	orrs	r3, r2
 80086bc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80086be:	4b1f      	ldr	r3, [pc, #124]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 80086c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086c2:	4a1e      	ldr	r2, [pc, #120]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 80086c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80086c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d106      	bne.n	80086de <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80086d0:	4b1a      	ldr	r3, [pc, #104]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 80086d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086d4:	4a19      	ldr	r2, [pc, #100]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 80086d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80086da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80086dc:	e00f      	b.n	80086fe <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d106      	bne.n	80086f2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80086e4:	4b15      	ldr	r3, [pc, #84]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 80086e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086e8:	4a14      	ldr	r2, [pc, #80]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 80086ea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80086ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80086f0:	e005      	b.n	80086fe <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80086f2:	4b12      	ldr	r3, [pc, #72]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 80086f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086f6:	4a11      	ldr	r2, [pc, #68]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 80086f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80086fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80086fe:	4b0f      	ldr	r3, [pc, #60]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4a0e      	ldr	r2, [pc, #56]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 8008704:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008708:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800870a:	f7f8 ff69 	bl	80015e0 <HAL_GetTick>
 800870e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008710:	e008      	b.n	8008724 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008712:	f7f8 ff65 	bl	80015e0 <HAL_GetTick>
 8008716:	4602      	mov	r2, r0
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	1ad3      	subs	r3, r2, r3
 800871c:	2b02      	cmp	r3, #2
 800871e:	d901      	bls.n	8008724 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008720:	2303      	movs	r3, #3
 8008722:	e006      	b.n	8008732 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008724:	4b05      	ldr	r3, [pc, #20]	@ (800873c <RCCEx_PLL3_Config+0x15c>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800872c:	2b00      	cmp	r3, #0
 800872e:	d0f0      	beq.n	8008712 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008730:	7bfb      	ldrb	r3, [r7, #15]
}
 8008732:	4618      	mov	r0, r3
 8008734:	3710      	adds	r7, #16
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	58024400 	.word	0x58024400
 8008740:	ffff0007 	.word	0xffff0007

08008744 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b082      	sub	sp, #8
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d101      	bne.n	8008756 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008752:	2301      	movs	r3, #1
 8008754:	e042      	b.n	80087dc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800875c:	2b00      	cmp	r3, #0
 800875e:	d106      	bne.n	800876e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2200      	movs	r2, #0
 8008764:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f7f8 fb21 	bl	8000db0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2224      	movs	r2, #36	@ 0x24
 8008772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f022 0201 	bic.w	r2, r2, #1
 8008784:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800878a:	2b00      	cmp	r3, #0
 800878c:	d002      	beq.n	8008794 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f001 fa14 	bl	8009bbc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f000 fca9 	bl	80090ec <UART_SetConfig>
 800879a:	4603      	mov	r3, r0
 800879c:	2b01      	cmp	r3, #1
 800879e:	d101      	bne.n	80087a4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80087a0:	2301      	movs	r3, #1
 80087a2:	e01b      	b.n	80087dc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	685a      	ldr	r2, [r3, #4]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80087b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	689a      	ldr	r2, [r3, #8]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80087c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	681a      	ldr	r2, [r3, #0]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f042 0201 	orr.w	r2, r2, #1
 80087d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f001 fa93 	bl	8009d00 <UART_CheckIdleState>
 80087da:	4603      	mov	r3, r0
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3708      	adds	r7, #8
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b08a      	sub	sp, #40	@ 0x28
 80087e8:	af02      	add	r7, sp, #8
 80087ea:	60f8      	str	r0, [r7, #12]
 80087ec:	60b9      	str	r1, [r7, #8]
 80087ee:	603b      	str	r3, [r7, #0]
 80087f0:	4613      	mov	r3, r2
 80087f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087fa:	2b20      	cmp	r3, #32
 80087fc:	d17b      	bne.n	80088f6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d002      	beq.n	800880a <HAL_UART_Transmit+0x26>
 8008804:	88fb      	ldrh	r3, [r7, #6]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d101      	bne.n	800880e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800880a:	2301      	movs	r3, #1
 800880c:	e074      	b.n	80088f8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2221      	movs	r2, #33	@ 0x21
 800881a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800881e:	f7f8 fedf 	bl	80015e0 <HAL_GetTick>
 8008822:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	88fa      	ldrh	r2, [r7, #6]
 8008828:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	88fa      	ldrh	r2, [r7, #6]
 8008830:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800883c:	d108      	bne.n	8008850 <HAL_UART_Transmit+0x6c>
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	691b      	ldr	r3, [r3, #16]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d104      	bne.n	8008850 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008846:	2300      	movs	r3, #0
 8008848:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	61bb      	str	r3, [r7, #24]
 800884e:	e003      	b.n	8008858 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008854:	2300      	movs	r3, #0
 8008856:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008858:	e030      	b.n	80088bc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	9300      	str	r3, [sp, #0]
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	2200      	movs	r2, #0
 8008862:	2180      	movs	r1, #128	@ 0x80
 8008864:	68f8      	ldr	r0, [r7, #12]
 8008866:	f001 faf5 	bl	8009e54 <UART_WaitOnFlagUntilTimeout>
 800886a:	4603      	mov	r3, r0
 800886c:	2b00      	cmp	r3, #0
 800886e:	d005      	beq.n	800887c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2220      	movs	r2, #32
 8008874:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008878:	2303      	movs	r3, #3
 800887a:	e03d      	b.n	80088f8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800887c:	69fb      	ldr	r3, [r7, #28]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d10b      	bne.n	800889a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008882:	69bb      	ldr	r3, [r7, #24]
 8008884:	881b      	ldrh	r3, [r3, #0]
 8008886:	461a      	mov	r2, r3
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008890:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008892:	69bb      	ldr	r3, [r7, #24]
 8008894:	3302      	adds	r3, #2
 8008896:	61bb      	str	r3, [r7, #24]
 8008898:	e007      	b.n	80088aa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800889a:	69fb      	ldr	r3, [r7, #28]
 800889c:	781a      	ldrb	r2, [r3, #0]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80088a4:	69fb      	ldr	r3, [r7, #28]
 80088a6:	3301      	adds	r3, #1
 80088a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	3b01      	subs	r3, #1
 80088b4:	b29a      	uxth	r2, r3
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80088c2:	b29b      	uxth	r3, r3
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d1c8      	bne.n	800885a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	9300      	str	r3, [sp, #0]
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	2200      	movs	r2, #0
 80088d0:	2140      	movs	r1, #64	@ 0x40
 80088d2:	68f8      	ldr	r0, [r7, #12]
 80088d4:	f001 fabe 	bl	8009e54 <UART_WaitOnFlagUntilTimeout>
 80088d8:	4603      	mov	r3, r0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d005      	beq.n	80088ea <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	2220      	movs	r2, #32
 80088e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80088e6:	2303      	movs	r3, #3
 80088e8:	e006      	b.n	80088f8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2220      	movs	r2, #32
 80088ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80088f2:	2300      	movs	r3, #0
 80088f4:	e000      	b.n	80088f8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80088f6:	2302      	movs	r3, #2
  }
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	3720      	adds	r7, #32
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}

08008900 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b0ba      	sub	sp, #232	@ 0xe8
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	69db      	ldr	r3, [r3, #28]
 800890e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	689b      	ldr	r3, [r3, #8]
 8008922:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008926:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800892a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800892e:	4013      	ands	r3, r2
 8008930:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008934:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008938:	2b00      	cmp	r3, #0
 800893a:	d11b      	bne.n	8008974 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800893c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008940:	f003 0320 	and.w	r3, r3, #32
 8008944:	2b00      	cmp	r3, #0
 8008946:	d015      	beq.n	8008974 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800894c:	f003 0320 	and.w	r3, r3, #32
 8008950:	2b00      	cmp	r3, #0
 8008952:	d105      	bne.n	8008960 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008954:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008958:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800895c:	2b00      	cmp	r3, #0
 800895e:	d009      	beq.n	8008974 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008964:	2b00      	cmp	r3, #0
 8008966:	f000 8393 	beq.w	8009090 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	4798      	blx	r3
      }
      return;
 8008972:	e38d      	b.n	8009090 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008974:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008978:	2b00      	cmp	r3, #0
 800897a:	f000 8123 	beq.w	8008bc4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800897e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008982:	4b8d      	ldr	r3, [pc, #564]	@ (8008bb8 <HAL_UART_IRQHandler+0x2b8>)
 8008984:	4013      	ands	r3, r2
 8008986:	2b00      	cmp	r3, #0
 8008988:	d106      	bne.n	8008998 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800898a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800898e:	4b8b      	ldr	r3, [pc, #556]	@ (8008bbc <HAL_UART_IRQHandler+0x2bc>)
 8008990:	4013      	ands	r3, r2
 8008992:	2b00      	cmp	r3, #0
 8008994:	f000 8116 	beq.w	8008bc4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800899c:	f003 0301 	and.w	r3, r3, #1
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d011      	beq.n	80089c8 <HAL_UART_IRQHandler+0xc8>
 80089a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d00b      	beq.n	80089c8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2201      	movs	r2, #1
 80089b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089be:	f043 0201 	orr.w	r2, r3, #1
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089cc:	f003 0302 	and.w	r3, r3, #2
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d011      	beq.n	80089f8 <HAL_UART_IRQHandler+0xf8>
 80089d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089d8:	f003 0301 	and.w	r3, r3, #1
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d00b      	beq.n	80089f8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2202      	movs	r2, #2
 80089e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089ee:	f043 0204 	orr.w	r2, r3, #4
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089fc:	f003 0304 	and.w	r3, r3, #4
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d011      	beq.n	8008a28 <HAL_UART_IRQHandler+0x128>
 8008a04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a08:	f003 0301 	and.w	r3, r3, #1
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d00b      	beq.n	8008a28 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	2204      	movs	r2, #4
 8008a16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a1e:	f043 0202 	orr.w	r2, r3, #2
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a2c:	f003 0308 	and.w	r3, r3, #8
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d017      	beq.n	8008a64 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a38:	f003 0320 	and.w	r3, r3, #32
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d105      	bne.n	8008a4c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008a40:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008a44:	4b5c      	ldr	r3, [pc, #368]	@ (8008bb8 <HAL_UART_IRQHandler+0x2b8>)
 8008a46:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d00b      	beq.n	8008a64 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	2208      	movs	r2, #8
 8008a52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a5a:	f043 0208 	orr.w	r2, r3, #8
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d012      	beq.n	8008a96 <HAL_UART_IRQHandler+0x196>
 8008a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a74:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d00c      	beq.n	8008a96 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008a84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a8c:	f043 0220 	orr.w	r2, r3, #32
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	f000 82f9 	beq.w	8009094 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008aa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aa6:	f003 0320 	and.w	r3, r3, #32
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d013      	beq.n	8008ad6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008aae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ab2:	f003 0320 	and.w	r3, r3, #32
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d105      	bne.n	8008ac6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008aba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d007      	beq.n	8008ad6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d003      	beq.n	8008ad6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008adc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008aea:	2b40      	cmp	r3, #64	@ 0x40
 8008aec:	d005      	beq.n	8008afa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008aee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008af2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d054      	beq.n	8008ba4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f001 fa18 	bl	8009f30 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	689b      	ldr	r3, [r3, #8]
 8008b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b0a:	2b40      	cmp	r3, #64	@ 0x40
 8008b0c:	d146      	bne.n	8008b9c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	3308      	adds	r3, #8
 8008b14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b1c:	e853 3f00 	ldrex	r3, [r3]
 8008b20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008b24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008b28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	3308      	adds	r3, #8
 8008b36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008b3a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008b3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008b46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008b4a:	e841 2300 	strex	r3, r2, [r1]
 8008b4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008b52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d1d9      	bne.n	8008b0e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d017      	beq.n	8008b94 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b6a:	4a15      	ldr	r2, [pc, #84]	@ (8008bc0 <HAL_UART_IRQHandler+0x2c0>)
 8008b6c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b74:	4618      	mov	r0, r3
 8008b76:	f7f9 fcf9 	bl	800256c <HAL_DMA_Abort_IT>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d019      	beq.n	8008bb4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008b8e:	4610      	mov	r0, r2
 8008b90:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b92:	e00f      	b.n	8008bb4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 fa93 	bl	80090c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b9a:	e00b      	b.n	8008bb4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f000 fa8f 	bl	80090c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ba2:	e007      	b.n	8008bb4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f000 fa8b 	bl	80090c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2200      	movs	r2, #0
 8008bae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008bb2:	e26f      	b.n	8009094 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bb4:	bf00      	nop
    return;
 8008bb6:	e26d      	b.n	8009094 <HAL_UART_IRQHandler+0x794>
 8008bb8:	10000001 	.word	0x10000001
 8008bbc:	04000120 	.word	0x04000120
 8008bc0:	08009ffd 	.word	0x08009ffd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	f040 8203 	bne.w	8008fd4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008bce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bd2:	f003 0310 	and.w	r3, r3, #16
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	f000 81fc 	beq.w	8008fd4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008be0:	f003 0310 	and.w	r3, r3, #16
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	f000 81f5 	beq.w	8008fd4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2210      	movs	r2, #16
 8008bf0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	689b      	ldr	r3, [r3, #8]
 8008bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bfc:	2b40      	cmp	r3, #64	@ 0x40
 8008bfe:	f040 816d 	bne.w	8008edc <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4aa4      	ldr	r2, [pc, #656]	@ (8008e9c <HAL_UART_IRQHandler+0x59c>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d068      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4aa1      	ldr	r2, [pc, #644]	@ (8008ea0 <HAL_UART_IRQHandler+0x5a0>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d061      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4a9f      	ldr	r2, [pc, #636]	@ (8008ea4 <HAL_UART_IRQHandler+0x5a4>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d05a      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a9c      	ldr	r2, [pc, #624]	@ (8008ea8 <HAL_UART_IRQHandler+0x5a8>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d053      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a9a      	ldr	r2, [pc, #616]	@ (8008eac <HAL_UART_IRQHandler+0x5ac>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d04c      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a97      	ldr	r2, [pc, #604]	@ (8008eb0 <HAL_UART_IRQHandler+0x5b0>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	d045      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a95      	ldr	r2, [pc, #596]	@ (8008eb4 <HAL_UART_IRQHandler+0x5b4>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d03e      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a92      	ldr	r2, [pc, #584]	@ (8008eb8 <HAL_UART_IRQHandler+0x5b8>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d037      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a90      	ldr	r2, [pc, #576]	@ (8008ebc <HAL_UART_IRQHandler+0x5bc>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d030      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a8d      	ldr	r2, [pc, #564]	@ (8008ec0 <HAL_UART_IRQHandler+0x5c0>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d029      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4a8b      	ldr	r2, [pc, #556]	@ (8008ec4 <HAL_UART_IRQHandler+0x5c4>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d022      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a88      	ldr	r2, [pc, #544]	@ (8008ec8 <HAL_UART_IRQHandler+0x5c8>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d01b      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a86      	ldr	r2, [pc, #536]	@ (8008ecc <HAL_UART_IRQHandler+0x5cc>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d014      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a83      	ldr	r2, [pc, #524]	@ (8008ed0 <HAL_UART_IRQHandler+0x5d0>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d00d      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	4a81      	ldr	r2, [pc, #516]	@ (8008ed4 <HAL_UART_IRQHandler+0x5d4>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	d006      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x3e2>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4a7e      	ldr	r2, [pc, #504]	@ (8008ed8 <HAL_UART_IRQHandler+0x5d8>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d106      	bne.n	8008cf0 <HAL_UART_IRQHandler+0x3f0>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	e005      	b.n	8008cfc <HAL_UART_IRQHandler+0x3fc>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008d00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	f000 80ad 	beq.w	8008e64 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008d10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d14:	429a      	cmp	r2, r3
 8008d16:	f080 80a5 	bcs.w	8008e64 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d20:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d2a:	69db      	ldr	r3, [r3, #28]
 8008d2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d30:	f000 8087 	beq.w	8008e42 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d40:	e853 3f00 	ldrex	r3, [r3]
 8008d44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008d48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	461a      	mov	r2, r3
 8008d5a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008d5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008d62:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008d6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008d6e:	e841 2300 	strex	r3, r2, [r1]
 8008d72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008d76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d1da      	bne.n	8008d34 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	3308      	adds	r3, #8
 8008d84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d88:	e853 3f00 	ldrex	r3, [r3]
 8008d8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008d8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d90:	f023 0301 	bic.w	r3, r3, #1
 8008d94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	3308      	adds	r3, #8
 8008d9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008da2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008da6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008daa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008dae:	e841 2300 	strex	r3, r2, [r1]
 8008db2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008db4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1e1      	bne.n	8008d7e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	3308      	adds	r3, #8
 8008dc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008dc4:	e853 3f00 	ldrex	r3, [r3]
 8008dc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008dca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008dcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	3308      	adds	r3, #8
 8008dda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008dde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008de0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008de4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008de6:	e841 2300 	strex	r3, r2, [r1]
 8008dea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008dec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d1e3      	bne.n	8008dba <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2220      	movs	r2, #32
 8008df6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e08:	e853 3f00 	ldrex	r3, [r3]
 8008e0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e10:	f023 0310 	bic.w	r3, r3, #16
 8008e14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	461a      	mov	r2, r3
 8008e1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e22:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008e24:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e26:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e2a:	e841 2300 	strex	r3, r2, [r1]
 8008e2e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d1e4      	bne.n	8008e00 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f7f9 f877 	bl	8001f30 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2202      	movs	r2, #2
 8008e46:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e54:	b29b      	uxth	r3, r3
 8008e56:	1ad3      	subs	r3, r2, r3
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	4619      	mov	r1, r3
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 f939 	bl	80090d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008e62:	e119      	b.n	8009098 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	f040 8112 	bne.w	8009098 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e7a:	69db      	ldr	r3, [r3, #28]
 8008e7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e80:	f040 810a 	bne.w	8009098 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2202      	movs	r2, #2
 8008e88:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e90:	4619      	mov	r1, r3
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 f91e 	bl	80090d4 <HAL_UARTEx_RxEventCallback>
      return;
 8008e98:	e0fe      	b.n	8009098 <HAL_UART_IRQHandler+0x798>
 8008e9a:	bf00      	nop
 8008e9c:	40020010 	.word	0x40020010
 8008ea0:	40020028 	.word	0x40020028
 8008ea4:	40020040 	.word	0x40020040
 8008ea8:	40020058 	.word	0x40020058
 8008eac:	40020070 	.word	0x40020070
 8008eb0:	40020088 	.word	0x40020088
 8008eb4:	400200a0 	.word	0x400200a0
 8008eb8:	400200b8 	.word	0x400200b8
 8008ebc:	40020410 	.word	0x40020410
 8008ec0:	40020428 	.word	0x40020428
 8008ec4:	40020440 	.word	0x40020440
 8008ec8:	40020458 	.word	0x40020458
 8008ecc:	40020470 	.word	0x40020470
 8008ed0:	40020488 	.word	0x40020488
 8008ed4:	400204a0 	.word	0x400204a0
 8008ed8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ee8:	b29b      	uxth	r3, r3
 8008eea:	1ad3      	subs	r3, r2, r3
 8008eec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ef6:	b29b      	uxth	r3, r3
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	f000 80cf 	beq.w	800909c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8008efe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	f000 80ca 	beq.w	800909c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f10:	e853 3f00 	ldrex	r3, [r3]
 8008f14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	461a      	mov	r2, r3
 8008f26:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008f2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f2c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f32:	e841 2300 	strex	r3, r2, [r1]
 8008f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d1e4      	bne.n	8008f08 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	3308      	adds	r3, #8
 8008f44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f48:	e853 3f00 	ldrex	r3, [r3]
 8008f4c:	623b      	str	r3, [r7, #32]
   return(result);
 8008f4e:	6a3a      	ldr	r2, [r7, #32]
 8008f50:	4b55      	ldr	r3, [pc, #340]	@ (80090a8 <HAL_UART_IRQHandler+0x7a8>)
 8008f52:	4013      	ands	r3, r2
 8008f54:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	3308      	adds	r3, #8
 8008f5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008f62:	633a      	str	r2, [r7, #48]	@ 0x30
 8008f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f6a:	e841 2300 	strex	r3, r2, [r1]
 8008f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d1e3      	bne.n	8008f3e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2220      	movs	r2, #32
 8008f7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2200      	movs	r2, #0
 8008f88:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	e853 3f00 	ldrex	r3, [r3]
 8008f96:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f023 0310 	bic.w	r3, r3, #16
 8008f9e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	461a      	mov	r2, r3
 8008fa8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008fac:	61fb      	str	r3, [r7, #28]
 8008fae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb0:	69b9      	ldr	r1, [r7, #24]
 8008fb2:	69fa      	ldr	r2, [r7, #28]
 8008fb4:	e841 2300 	strex	r3, r2, [r1]
 8008fb8:	617b      	str	r3, [r7, #20]
   return(result);
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d1e4      	bne.n	8008f8a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2202      	movs	r2, #2
 8008fc4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008fc6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008fca:	4619      	mov	r1, r3
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f000 f881 	bl	80090d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008fd2:	e063      	b.n	800909c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008fd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d00e      	beq.n	8008ffe <HAL_UART_IRQHandler+0x6fe>
 8008fe0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008fe4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d008      	beq.n	8008ffe <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008ff4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f001 f83d 	bl	800a076 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008ffc:	e051      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009006:	2b00      	cmp	r3, #0
 8009008:	d014      	beq.n	8009034 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800900a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800900e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009012:	2b00      	cmp	r3, #0
 8009014:	d105      	bne.n	8009022 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009016:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800901a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800901e:	2b00      	cmp	r3, #0
 8009020:	d008      	beq.n	8009034 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009026:	2b00      	cmp	r3, #0
 8009028:	d03a      	beq.n	80090a0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	4798      	blx	r3
    }
    return;
 8009032:	e035      	b.n	80090a0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800903c:	2b00      	cmp	r3, #0
 800903e:	d009      	beq.n	8009054 <HAL_UART_IRQHandler+0x754>
 8009040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009048:	2b00      	cmp	r3, #0
 800904a:	d003      	beq.n	8009054 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f000 ffe7 	bl	800a020 <UART_EndTransmit_IT>
    return;
 8009052:	e026      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009058:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800905c:	2b00      	cmp	r3, #0
 800905e:	d009      	beq.n	8009074 <HAL_UART_IRQHandler+0x774>
 8009060:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009064:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009068:	2b00      	cmp	r3, #0
 800906a:	d003      	beq.n	8009074 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800906c:	6878      	ldr	r0, [r7, #4]
 800906e:	f001 f816 	bl	800a09e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009072:	e016      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009078:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800907c:	2b00      	cmp	r3, #0
 800907e:	d010      	beq.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
 8009080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009084:	2b00      	cmp	r3, #0
 8009086:	da0c      	bge.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f000 fffe 	bl	800a08a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800908e:	e008      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009090:	bf00      	nop
 8009092:	e006      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
    return;
 8009094:	bf00      	nop
 8009096:	e004      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009098:	bf00      	nop
 800909a:	e002      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800909c:	bf00      	nop
 800909e:	e000      	b.n	80090a2 <HAL_UART_IRQHandler+0x7a2>
    return;
 80090a0:	bf00      	nop
  }
}
 80090a2:	37e8      	adds	r7, #232	@ 0xe8
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}
 80090a8:	effffffe 	.word	0xeffffffe

080090ac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b083      	sub	sp, #12
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80090b4:	bf00      	nop
 80090b6:	370c      	adds	r7, #12
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80090c8:	bf00      	nop
 80090ca:	370c      	adds	r7, #12
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b083      	sub	sp, #12
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	460b      	mov	r3, r1
 80090de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80090e0:	bf00      	nop
 80090e2:	370c      	adds	r7, #12
 80090e4:	46bd      	mov	sp, r7
 80090e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ea:	4770      	bx	lr

080090ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80090ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80090f0:	b092      	sub	sp, #72	@ 0x48
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80090f6:	2300      	movs	r3, #0
 80090f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	689a      	ldr	r2, [r3, #8]
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	691b      	ldr	r3, [r3, #16]
 8009104:	431a      	orrs	r2, r3
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	695b      	ldr	r3, [r3, #20]
 800910a:	431a      	orrs	r2, r3
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	69db      	ldr	r3, [r3, #28]
 8009110:	4313      	orrs	r3, r2
 8009112:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	681a      	ldr	r2, [r3, #0]
 800911a:	4bbe      	ldr	r3, [pc, #760]	@ (8009414 <UART_SetConfig+0x328>)
 800911c:	4013      	ands	r3, r2
 800911e:	697a      	ldr	r2, [r7, #20]
 8009120:	6812      	ldr	r2, [r2, #0]
 8009122:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009124:	430b      	orrs	r3, r1
 8009126:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	68da      	ldr	r2, [r3, #12]
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	430a      	orrs	r2, r1
 800913c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800913e:	697b      	ldr	r3, [r7, #20]
 8009140:	699b      	ldr	r3, [r3, #24]
 8009142:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4ab3      	ldr	r2, [pc, #716]	@ (8009418 <UART_SetConfig+0x32c>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d004      	beq.n	8009158 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	6a1b      	ldr	r3, [r3, #32]
 8009152:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009154:	4313      	orrs	r3, r2
 8009156:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	689a      	ldr	r2, [r3, #8]
 800915e:	4baf      	ldr	r3, [pc, #700]	@ (800941c <UART_SetConfig+0x330>)
 8009160:	4013      	ands	r3, r2
 8009162:	697a      	ldr	r2, [r7, #20]
 8009164:	6812      	ldr	r2, [r2, #0]
 8009166:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009168:	430b      	orrs	r3, r1
 800916a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009172:	f023 010f 	bic.w	r1, r3, #15
 8009176:	697b      	ldr	r3, [r7, #20]
 8009178:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	430a      	orrs	r2, r1
 8009180:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009182:	697b      	ldr	r3, [r7, #20]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4aa6      	ldr	r2, [pc, #664]	@ (8009420 <UART_SetConfig+0x334>)
 8009188:	4293      	cmp	r3, r2
 800918a:	d177      	bne.n	800927c <UART_SetConfig+0x190>
 800918c:	4ba5      	ldr	r3, [pc, #660]	@ (8009424 <UART_SetConfig+0x338>)
 800918e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009190:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009194:	2b28      	cmp	r3, #40	@ 0x28
 8009196:	d86d      	bhi.n	8009274 <UART_SetConfig+0x188>
 8009198:	a201      	add	r2, pc, #4	@ (adr r2, 80091a0 <UART_SetConfig+0xb4>)
 800919a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800919e:	bf00      	nop
 80091a0:	08009245 	.word	0x08009245
 80091a4:	08009275 	.word	0x08009275
 80091a8:	08009275 	.word	0x08009275
 80091ac:	08009275 	.word	0x08009275
 80091b0:	08009275 	.word	0x08009275
 80091b4:	08009275 	.word	0x08009275
 80091b8:	08009275 	.word	0x08009275
 80091bc:	08009275 	.word	0x08009275
 80091c0:	0800924d 	.word	0x0800924d
 80091c4:	08009275 	.word	0x08009275
 80091c8:	08009275 	.word	0x08009275
 80091cc:	08009275 	.word	0x08009275
 80091d0:	08009275 	.word	0x08009275
 80091d4:	08009275 	.word	0x08009275
 80091d8:	08009275 	.word	0x08009275
 80091dc:	08009275 	.word	0x08009275
 80091e0:	08009255 	.word	0x08009255
 80091e4:	08009275 	.word	0x08009275
 80091e8:	08009275 	.word	0x08009275
 80091ec:	08009275 	.word	0x08009275
 80091f0:	08009275 	.word	0x08009275
 80091f4:	08009275 	.word	0x08009275
 80091f8:	08009275 	.word	0x08009275
 80091fc:	08009275 	.word	0x08009275
 8009200:	0800925d 	.word	0x0800925d
 8009204:	08009275 	.word	0x08009275
 8009208:	08009275 	.word	0x08009275
 800920c:	08009275 	.word	0x08009275
 8009210:	08009275 	.word	0x08009275
 8009214:	08009275 	.word	0x08009275
 8009218:	08009275 	.word	0x08009275
 800921c:	08009275 	.word	0x08009275
 8009220:	08009265 	.word	0x08009265
 8009224:	08009275 	.word	0x08009275
 8009228:	08009275 	.word	0x08009275
 800922c:	08009275 	.word	0x08009275
 8009230:	08009275 	.word	0x08009275
 8009234:	08009275 	.word	0x08009275
 8009238:	08009275 	.word	0x08009275
 800923c:	08009275 	.word	0x08009275
 8009240:	0800926d 	.word	0x0800926d
 8009244:	2301      	movs	r3, #1
 8009246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800924a:	e222      	b.n	8009692 <UART_SetConfig+0x5a6>
 800924c:	2304      	movs	r3, #4
 800924e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009252:	e21e      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009254:	2308      	movs	r3, #8
 8009256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800925a:	e21a      	b.n	8009692 <UART_SetConfig+0x5a6>
 800925c:	2310      	movs	r3, #16
 800925e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009262:	e216      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009264:	2320      	movs	r3, #32
 8009266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800926a:	e212      	b.n	8009692 <UART_SetConfig+0x5a6>
 800926c:	2340      	movs	r3, #64	@ 0x40
 800926e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009272:	e20e      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009274:	2380      	movs	r3, #128	@ 0x80
 8009276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800927a:	e20a      	b.n	8009692 <UART_SetConfig+0x5a6>
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a69      	ldr	r2, [pc, #420]	@ (8009428 <UART_SetConfig+0x33c>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d130      	bne.n	80092e8 <UART_SetConfig+0x1fc>
 8009286:	4b67      	ldr	r3, [pc, #412]	@ (8009424 <UART_SetConfig+0x338>)
 8009288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800928a:	f003 0307 	and.w	r3, r3, #7
 800928e:	2b05      	cmp	r3, #5
 8009290:	d826      	bhi.n	80092e0 <UART_SetConfig+0x1f4>
 8009292:	a201      	add	r2, pc, #4	@ (adr r2, 8009298 <UART_SetConfig+0x1ac>)
 8009294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009298:	080092b1 	.word	0x080092b1
 800929c:	080092b9 	.word	0x080092b9
 80092a0:	080092c1 	.word	0x080092c1
 80092a4:	080092c9 	.word	0x080092c9
 80092a8:	080092d1 	.word	0x080092d1
 80092ac:	080092d9 	.word	0x080092d9
 80092b0:	2300      	movs	r3, #0
 80092b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092b6:	e1ec      	b.n	8009692 <UART_SetConfig+0x5a6>
 80092b8:	2304      	movs	r3, #4
 80092ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092be:	e1e8      	b.n	8009692 <UART_SetConfig+0x5a6>
 80092c0:	2308      	movs	r3, #8
 80092c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092c6:	e1e4      	b.n	8009692 <UART_SetConfig+0x5a6>
 80092c8:	2310      	movs	r3, #16
 80092ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092ce:	e1e0      	b.n	8009692 <UART_SetConfig+0x5a6>
 80092d0:	2320      	movs	r3, #32
 80092d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092d6:	e1dc      	b.n	8009692 <UART_SetConfig+0x5a6>
 80092d8:	2340      	movs	r3, #64	@ 0x40
 80092da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092de:	e1d8      	b.n	8009692 <UART_SetConfig+0x5a6>
 80092e0:	2380      	movs	r3, #128	@ 0x80
 80092e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092e6:	e1d4      	b.n	8009692 <UART_SetConfig+0x5a6>
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4a4f      	ldr	r2, [pc, #316]	@ (800942c <UART_SetConfig+0x340>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d130      	bne.n	8009354 <UART_SetConfig+0x268>
 80092f2:	4b4c      	ldr	r3, [pc, #304]	@ (8009424 <UART_SetConfig+0x338>)
 80092f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092f6:	f003 0307 	and.w	r3, r3, #7
 80092fa:	2b05      	cmp	r3, #5
 80092fc:	d826      	bhi.n	800934c <UART_SetConfig+0x260>
 80092fe:	a201      	add	r2, pc, #4	@ (adr r2, 8009304 <UART_SetConfig+0x218>)
 8009300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009304:	0800931d 	.word	0x0800931d
 8009308:	08009325 	.word	0x08009325
 800930c:	0800932d 	.word	0x0800932d
 8009310:	08009335 	.word	0x08009335
 8009314:	0800933d 	.word	0x0800933d
 8009318:	08009345 	.word	0x08009345
 800931c:	2300      	movs	r3, #0
 800931e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009322:	e1b6      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009324:	2304      	movs	r3, #4
 8009326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800932a:	e1b2      	b.n	8009692 <UART_SetConfig+0x5a6>
 800932c:	2308      	movs	r3, #8
 800932e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009332:	e1ae      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009334:	2310      	movs	r3, #16
 8009336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800933a:	e1aa      	b.n	8009692 <UART_SetConfig+0x5a6>
 800933c:	2320      	movs	r3, #32
 800933e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009342:	e1a6      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009344:	2340      	movs	r3, #64	@ 0x40
 8009346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800934a:	e1a2      	b.n	8009692 <UART_SetConfig+0x5a6>
 800934c:	2380      	movs	r3, #128	@ 0x80
 800934e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009352:	e19e      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4a35      	ldr	r2, [pc, #212]	@ (8009430 <UART_SetConfig+0x344>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d130      	bne.n	80093c0 <UART_SetConfig+0x2d4>
 800935e:	4b31      	ldr	r3, [pc, #196]	@ (8009424 <UART_SetConfig+0x338>)
 8009360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009362:	f003 0307 	and.w	r3, r3, #7
 8009366:	2b05      	cmp	r3, #5
 8009368:	d826      	bhi.n	80093b8 <UART_SetConfig+0x2cc>
 800936a:	a201      	add	r2, pc, #4	@ (adr r2, 8009370 <UART_SetConfig+0x284>)
 800936c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009370:	08009389 	.word	0x08009389
 8009374:	08009391 	.word	0x08009391
 8009378:	08009399 	.word	0x08009399
 800937c:	080093a1 	.word	0x080093a1
 8009380:	080093a9 	.word	0x080093a9
 8009384:	080093b1 	.word	0x080093b1
 8009388:	2300      	movs	r3, #0
 800938a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800938e:	e180      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009390:	2304      	movs	r3, #4
 8009392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009396:	e17c      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009398:	2308      	movs	r3, #8
 800939a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800939e:	e178      	b.n	8009692 <UART_SetConfig+0x5a6>
 80093a0:	2310      	movs	r3, #16
 80093a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093a6:	e174      	b.n	8009692 <UART_SetConfig+0x5a6>
 80093a8:	2320      	movs	r3, #32
 80093aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ae:	e170      	b.n	8009692 <UART_SetConfig+0x5a6>
 80093b0:	2340      	movs	r3, #64	@ 0x40
 80093b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093b6:	e16c      	b.n	8009692 <UART_SetConfig+0x5a6>
 80093b8:	2380      	movs	r3, #128	@ 0x80
 80093ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093be:	e168      	b.n	8009692 <UART_SetConfig+0x5a6>
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4a1b      	ldr	r2, [pc, #108]	@ (8009434 <UART_SetConfig+0x348>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d142      	bne.n	8009450 <UART_SetConfig+0x364>
 80093ca:	4b16      	ldr	r3, [pc, #88]	@ (8009424 <UART_SetConfig+0x338>)
 80093cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093ce:	f003 0307 	and.w	r3, r3, #7
 80093d2:	2b05      	cmp	r3, #5
 80093d4:	d838      	bhi.n	8009448 <UART_SetConfig+0x35c>
 80093d6:	a201      	add	r2, pc, #4	@ (adr r2, 80093dc <UART_SetConfig+0x2f0>)
 80093d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093dc:	080093f5 	.word	0x080093f5
 80093e0:	080093fd 	.word	0x080093fd
 80093e4:	08009405 	.word	0x08009405
 80093e8:	0800940d 	.word	0x0800940d
 80093ec:	08009439 	.word	0x08009439
 80093f0:	08009441 	.word	0x08009441
 80093f4:	2300      	movs	r3, #0
 80093f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093fa:	e14a      	b.n	8009692 <UART_SetConfig+0x5a6>
 80093fc:	2304      	movs	r3, #4
 80093fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009402:	e146      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009404:	2308      	movs	r3, #8
 8009406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800940a:	e142      	b.n	8009692 <UART_SetConfig+0x5a6>
 800940c:	2310      	movs	r3, #16
 800940e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009412:	e13e      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009414:	cfff69f3 	.word	0xcfff69f3
 8009418:	58000c00 	.word	0x58000c00
 800941c:	11fff4ff 	.word	0x11fff4ff
 8009420:	40011000 	.word	0x40011000
 8009424:	58024400 	.word	0x58024400
 8009428:	40004400 	.word	0x40004400
 800942c:	40004800 	.word	0x40004800
 8009430:	40004c00 	.word	0x40004c00
 8009434:	40005000 	.word	0x40005000
 8009438:	2320      	movs	r3, #32
 800943a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800943e:	e128      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009440:	2340      	movs	r3, #64	@ 0x40
 8009442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009446:	e124      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009448:	2380      	movs	r3, #128	@ 0x80
 800944a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800944e:	e120      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4acb      	ldr	r2, [pc, #812]	@ (8009784 <UART_SetConfig+0x698>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d176      	bne.n	8009548 <UART_SetConfig+0x45c>
 800945a:	4bcb      	ldr	r3, [pc, #812]	@ (8009788 <UART_SetConfig+0x69c>)
 800945c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800945e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009462:	2b28      	cmp	r3, #40	@ 0x28
 8009464:	d86c      	bhi.n	8009540 <UART_SetConfig+0x454>
 8009466:	a201      	add	r2, pc, #4	@ (adr r2, 800946c <UART_SetConfig+0x380>)
 8009468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800946c:	08009511 	.word	0x08009511
 8009470:	08009541 	.word	0x08009541
 8009474:	08009541 	.word	0x08009541
 8009478:	08009541 	.word	0x08009541
 800947c:	08009541 	.word	0x08009541
 8009480:	08009541 	.word	0x08009541
 8009484:	08009541 	.word	0x08009541
 8009488:	08009541 	.word	0x08009541
 800948c:	08009519 	.word	0x08009519
 8009490:	08009541 	.word	0x08009541
 8009494:	08009541 	.word	0x08009541
 8009498:	08009541 	.word	0x08009541
 800949c:	08009541 	.word	0x08009541
 80094a0:	08009541 	.word	0x08009541
 80094a4:	08009541 	.word	0x08009541
 80094a8:	08009541 	.word	0x08009541
 80094ac:	08009521 	.word	0x08009521
 80094b0:	08009541 	.word	0x08009541
 80094b4:	08009541 	.word	0x08009541
 80094b8:	08009541 	.word	0x08009541
 80094bc:	08009541 	.word	0x08009541
 80094c0:	08009541 	.word	0x08009541
 80094c4:	08009541 	.word	0x08009541
 80094c8:	08009541 	.word	0x08009541
 80094cc:	08009529 	.word	0x08009529
 80094d0:	08009541 	.word	0x08009541
 80094d4:	08009541 	.word	0x08009541
 80094d8:	08009541 	.word	0x08009541
 80094dc:	08009541 	.word	0x08009541
 80094e0:	08009541 	.word	0x08009541
 80094e4:	08009541 	.word	0x08009541
 80094e8:	08009541 	.word	0x08009541
 80094ec:	08009531 	.word	0x08009531
 80094f0:	08009541 	.word	0x08009541
 80094f4:	08009541 	.word	0x08009541
 80094f8:	08009541 	.word	0x08009541
 80094fc:	08009541 	.word	0x08009541
 8009500:	08009541 	.word	0x08009541
 8009504:	08009541 	.word	0x08009541
 8009508:	08009541 	.word	0x08009541
 800950c:	08009539 	.word	0x08009539
 8009510:	2301      	movs	r3, #1
 8009512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009516:	e0bc      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009518:	2304      	movs	r3, #4
 800951a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800951e:	e0b8      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009520:	2308      	movs	r3, #8
 8009522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009526:	e0b4      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009528:	2310      	movs	r3, #16
 800952a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800952e:	e0b0      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009530:	2320      	movs	r3, #32
 8009532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009536:	e0ac      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009538:	2340      	movs	r3, #64	@ 0x40
 800953a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800953e:	e0a8      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009540:	2380      	movs	r3, #128	@ 0x80
 8009542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009546:	e0a4      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009548:	697b      	ldr	r3, [r7, #20]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a8f      	ldr	r2, [pc, #572]	@ (800978c <UART_SetConfig+0x6a0>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d130      	bne.n	80095b4 <UART_SetConfig+0x4c8>
 8009552:	4b8d      	ldr	r3, [pc, #564]	@ (8009788 <UART_SetConfig+0x69c>)
 8009554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009556:	f003 0307 	and.w	r3, r3, #7
 800955a:	2b05      	cmp	r3, #5
 800955c:	d826      	bhi.n	80095ac <UART_SetConfig+0x4c0>
 800955e:	a201      	add	r2, pc, #4	@ (adr r2, 8009564 <UART_SetConfig+0x478>)
 8009560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009564:	0800957d 	.word	0x0800957d
 8009568:	08009585 	.word	0x08009585
 800956c:	0800958d 	.word	0x0800958d
 8009570:	08009595 	.word	0x08009595
 8009574:	0800959d 	.word	0x0800959d
 8009578:	080095a5 	.word	0x080095a5
 800957c:	2300      	movs	r3, #0
 800957e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009582:	e086      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009584:	2304      	movs	r3, #4
 8009586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800958a:	e082      	b.n	8009692 <UART_SetConfig+0x5a6>
 800958c:	2308      	movs	r3, #8
 800958e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009592:	e07e      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009594:	2310      	movs	r3, #16
 8009596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800959a:	e07a      	b.n	8009692 <UART_SetConfig+0x5a6>
 800959c:	2320      	movs	r3, #32
 800959e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095a2:	e076      	b.n	8009692 <UART_SetConfig+0x5a6>
 80095a4:	2340      	movs	r3, #64	@ 0x40
 80095a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095aa:	e072      	b.n	8009692 <UART_SetConfig+0x5a6>
 80095ac:	2380      	movs	r3, #128	@ 0x80
 80095ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095b2:	e06e      	b.n	8009692 <UART_SetConfig+0x5a6>
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a75      	ldr	r2, [pc, #468]	@ (8009790 <UART_SetConfig+0x6a4>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d130      	bne.n	8009620 <UART_SetConfig+0x534>
 80095be:	4b72      	ldr	r3, [pc, #456]	@ (8009788 <UART_SetConfig+0x69c>)
 80095c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095c2:	f003 0307 	and.w	r3, r3, #7
 80095c6:	2b05      	cmp	r3, #5
 80095c8:	d826      	bhi.n	8009618 <UART_SetConfig+0x52c>
 80095ca:	a201      	add	r2, pc, #4	@ (adr r2, 80095d0 <UART_SetConfig+0x4e4>)
 80095cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095d0:	080095e9 	.word	0x080095e9
 80095d4:	080095f1 	.word	0x080095f1
 80095d8:	080095f9 	.word	0x080095f9
 80095dc:	08009601 	.word	0x08009601
 80095e0:	08009609 	.word	0x08009609
 80095e4:	08009611 	.word	0x08009611
 80095e8:	2300      	movs	r3, #0
 80095ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ee:	e050      	b.n	8009692 <UART_SetConfig+0x5a6>
 80095f0:	2304      	movs	r3, #4
 80095f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095f6:	e04c      	b.n	8009692 <UART_SetConfig+0x5a6>
 80095f8:	2308      	movs	r3, #8
 80095fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095fe:	e048      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009600:	2310      	movs	r3, #16
 8009602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009606:	e044      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009608:	2320      	movs	r3, #32
 800960a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800960e:	e040      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009610:	2340      	movs	r3, #64	@ 0x40
 8009612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009616:	e03c      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009618:	2380      	movs	r3, #128	@ 0x80
 800961a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800961e:	e038      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	4a5b      	ldr	r2, [pc, #364]	@ (8009794 <UART_SetConfig+0x6a8>)
 8009626:	4293      	cmp	r3, r2
 8009628:	d130      	bne.n	800968c <UART_SetConfig+0x5a0>
 800962a:	4b57      	ldr	r3, [pc, #348]	@ (8009788 <UART_SetConfig+0x69c>)
 800962c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800962e:	f003 0307 	and.w	r3, r3, #7
 8009632:	2b05      	cmp	r3, #5
 8009634:	d826      	bhi.n	8009684 <UART_SetConfig+0x598>
 8009636:	a201      	add	r2, pc, #4	@ (adr r2, 800963c <UART_SetConfig+0x550>)
 8009638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800963c:	08009655 	.word	0x08009655
 8009640:	0800965d 	.word	0x0800965d
 8009644:	08009665 	.word	0x08009665
 8009648:	0800966d 	.word	0x0800966d
 800964c:	08009675 	.word	0x08009675
 8009650:	0800967d 	.word	0x0800967d
 8009654:	2302      	movs	r3, #2
 8009656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800965a:	e01a      	b.n	8009692 <UART_SetConfig+0x5a6>
 800965c:	2304      	movs	r3, #4
 800965e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009662:	e016      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009664:	2308      	movs	r3, #8
 8009666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800966a:	e012      	b.n	8009692 <UART_SetConfig+0x5a6>
 800966c:	2310      	movs	r3, #16
 800966e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009672:	e00e      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009674:	2320      	movs	r3, #32
 8009676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800967a:	e00a      	b.n	8009692 <UART_SetConfig+0x5a6>
 800967c:	2340      	movs	r3, #64	@ 0x40
 800967e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009682:	e006      	b.n	8009692 <UART_SetConfig+0x5a6>
 8009684:	2380      	movs	r3, #128	@ 0x80
 8009686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800968a:	e002      	b.n	8009692 <UART_SetConfig+0x5a6>
 800968c:	2380      	movs	r3, #128	@ 0x80
 800968e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4a3f      	ldr	r2, [pc, #252]	@ (8009794 <UART_SetConfig+0x6a8>)
 8009698:	4293      	cmp	r3, r2
 800969a:	f040 80f8 	bne.w	800988e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800969e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80096a2:	2b20      	cmp	r3, #32
 80096a4:	dc46      	bgt.n	8009734 <UART_SetConfig+0x648>
 80096a6:	2b02      	cmp	r3, #2
 80096a8:	f2c0 8082 	blt.w	80097b0 <UART_SetConfig+0x6c4>
 80096ac:	3b02      	subs	r3, #2
 80096ae:	2b1e      	cmp	r3, #30
 80096b0:	d87e      	bhi.n	80097b0 <UART_SetConfig+0x6c4>
 80096b2:	a201      	add	r2, pc, #4	@ (adr r2, 80096b8 <UART_SetConfig+0x5cc>)
 80096b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096b8:	0800973b 	.word	0x0800973b
 80096bc:	080097b1 	.word	0x080097b1
 80096c0:	08009743 	.word	0x08009743
 80096c4:	080097b1 	.word	0x080097b1
 80096c8:	080097b1 	.word	0x080097b1
 80096cc:	080097b1 	.word	0x080097b1
 80096d0:	08009753 	.word	0x08009753
 80096d4:	080097b1 	.word	0x080097b1
 80096d8:	080097b1 	.word	0x080097b1
 80096dc:	080097b1 	.word	0x080097b1
 80096e0:	080097b1 	.word	0x080097b1
 80096e4:	080097b1 	.word	0x080097b1
 80096e8:	080097b1 	.word	0x080097b1
 80096ec:	080097b1 	.word	0x080097b1
 80096f0:	08009763 	.word	0x08009763
 80096f4:	080097b1 	.word	0x080097b1
 80096f8:	080097b1 	.word	0x080097b1
 80096fc:	080097b1 	.word	0x080097b1
 8009700:	080097b1 	.word	0x080097b1
 8009704:	080097b1 	.word	0x080097b1
 8009708:	080097b1 	.word	0x080097b1
 800970c:	080097b1 	.word	0x080097b1
 8009710:	080097b1 	.word	0x080097b1
 8009714:	080097b1 	.word	0x080097b1
 8009718:	080097b1 	.word	0x080097b1
 800971c:	080097b1 	.word	0x080097b1
 8009720:	080097b1 	.word	0x080097b1
 8009724:	080097b1 	.word	0x080097b1
 8009728:	080097b1 	.word	0x080097b1
 800972c:	080097b1 	.word	0x080097b1
 8009730:	080097a3 	.word	0x080097a3
 8009734:	2b40      	cmp	r3, #64	@ 0x40
 8009736:	d037      	beq.n	80097a8 <UART_SetConfig+0x6bc>
 8009738:	e03a      	b.n	80097b0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800973a:	f7fe fbe1 	bl	8007f00 <HAL_RCCEx_GetD3PCLK1Freq>
 800973e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009740:	e03c      	b.n	80097bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009742:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009746:	4618      	mov	r0, r3
 8009748:	f7fe fbf0 	bl	8007f2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800974c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800974e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009750:	e034      	b.n	80097bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009752:	f107 0318 	add.w	r3, r7, #24
 8009756:	4618      	mov	r0, r3
 8009758:	f7fe fd3c 	bl	80081d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800975c:	69fb      	ldr	r3, [r7, #28]
 800975e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009760:	e02c      	b.n	80097bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009762:	4b09      	ldr	r3, [pc, #36]	@ (8009788 <UART_SetConfig+0x69c>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f003 0320 	and.w	r3, r3, #32
 800976a:	2b00      	cmp	r3, #0
 800976c:	d016      	beq.n	800979c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800976e:	4b06      	ldr	r3, [pc, #24]	@ (8009788 <UART_SetConfig+0x69c>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	08db      	lsrs	r3, r3, #3
 8009774:	f003 0303 	and.w	r3, r3, #3
 8009778:	4a07      	ldr	r2, [pc, #28]	@ (8009798 <UART_SetConfig+0x6ac>)
 800977a:	fa22 f303 	lsr.w	r3, r2, r3
 800977e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009780:	e01c      	b.n	80097bc <UART_SetConfig+0x6d0>
 8009782:	bf00      	nop
 8009784:	40011400 	.word	0x40011400
 8009788:	58024400 	.word	0x58024400
 800978c:	40007800 	.word	0x40007800
 8009790:	40007c00 	.word	0x40007c00
 8009794:	58000c00 	.word	0x58000c00
 8009798:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800979c:	4b9d      	ldr	r3, [pc, #628]	@ (8009a14 <UART_SetConfig+0x928>)
 800979e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097a0:	e00c      	b.n	80097bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80097a2:	4b9d      	ldr	r3, [pc, #628]	@ (8009a18 <UART_SetConfig+0x92c>)
 80097a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097a6:	e009      	b.n	80097bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097ae:	e005      	b.n	80097bc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80097b0:	2300      	movs	r3, #0
 80097b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80097b4:	2301      	movs	r3, #1
 80097b6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80097ba:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80097bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097be:	2b00      	cmp	r3, #0
 80097c0:	f000 81de 	beq.w	8009b80 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097c8:	4a94      	ldr	r2, [pc, #592]	@ (8009a1c <UART_SetConfig+0x930>)
 80097ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097ce:	461a      	mov	r2, r3
 80097d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80097d6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	685a      	ldr	r2, [r3, #4]
 80097dc:	4613      	mov	r3, r2
 80097de:	005b      	lsls	r3, r3, #1
 80097e0:	4413      	add	r3, r2
 80097e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d305      	bcc.n	80097f4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80097ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d903      	bls.n	80097fc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80097f4:	2301      	movs	r3, #1
 80097f6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80097fa:	e1c1      	b.n	8009b80 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097fe:	2200      	movs	r2, #0
 8009800:	60bb      	str	r3, [r7, #8]
 8009802:	60fa      	str	r2, [r7, #12]
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009808:	4a84      	ldr	r2, [pc, #528]	@ (8009a1c <UART_SetConfig+0x930>)
 800980a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800980e:	b29b      	uxth	r3, r3
 8009810:	2200      	movs	r2, #0
 8009812:	603b      	str	r3, [r7, #0]
 8009814:	607a      	str	r2, [r7, #4]
 8009816:	e9d7 2300 	ldrd	r2, r3, [r7]
 800981a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800981e:	f7f6 fdb7 	bl	8000390 <__aeabi_uldivmod>
 8009822:	4602      	mov	r2, r0
 8009824:	460b      	mov	r3, r1
 8009826:	4610      	mov	r0, r2
 8009828:	4619      	mov	r1, r3
 800982a:	f04f 0200 	mov.w	r2, #0
 800982e:	f04f 0300 	mov.w	r3, #0
 8009832:	020b      	lsls	r3, r1, #8
 8009834:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009838:	0202      	lsls	r2, r0, #8
 800983a:	6979      	ldr	r1, [r7, #20]
 800983c:	6849      	ldr	r1, [r1, #4]
 800983e:	0849      	lsrs	r1, r1, #1
 8009840:	2000      	movs	r0, #0
 8009842:	460c      	mov	r4, r1
 8009844:	4605      	mov	r5, r0
 8009846:	eb12 0804 	adds.w	r8, r2, r4
 800984a:	eb43 0905 	adc.w	r9, r3, r5
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	685b      	ldr	r3, [r3, #4]
 8009852:	2200      	movs	r2, #0
 8009854:	469a      	mov	sl, r3
 8009856:	4693      	mov	fp, r2
 8009858:	4652      	mov	r2, sl
 800985a:	465b      	mov	r3, fp
 800985c:	4640      	mov	r0, r8
 800985e:	4649      	mov	r1, r9
 8009860:	f7f6 fd96 	bl	8000390 <__aeabi_uldivmod>
 8009864:	4602      	mov	r2, r0
 8009866:	460b      	mov	r3, r1
 8009868:	4613      	mov	r3, r2
 800986a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800986c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800986e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009872:	d308      	bcc.n	8009886 <UART_SetConfig+0x79a>
 8009874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009876:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800987a:	d204      	bcs.n	8009886 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800987c:	697b      	ldr	r3, [r7, #20]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009882:	60da      	str	r2, [r3, #12]
 8009884:	e17c      	b.n	8009b80 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009886:	2301      	movs	r3, #1
 8009888:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800988c:	e178      	b.n	8009b80 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	69db      	ldr	r3, [r3, #28]
 8009892:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009896:	f040 80c5 	bne.w	8009a24 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800989a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800989e:	2b20      	cmp	r3, #32
 80098a0:	dc48      	bgt.n	8009934 <UART_SetConfig+0x848>
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	db7b      	blt.n	800999e <UART_SetConfig+0x8b2>
 80098a6:	2b20      	cmp	r3, #32
 80098a8:	d879      	bhi.n	800999e <UART_SetConfig+0x8b2>
 80098aa:	a201      	add	r2, pc, #4	@ (adr r2, 80098b0 <UART_SetConfig+0x7c4>)
 80098ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098b0:	0800993b 	.word	0x0800993b
 80098b4:	08009943 	.word	0x08009943
 80098b8:	0800999f 	.word	0x0800999f
 80098bc:	0800999f 	.word	0x0800999f
 80098c0:	0800994b 	.word	0x0800994b
 80098c4:	0800999f 	.word	0x0800999f
 80098c8:	0800999f 	.word	0x0800999f
 80098cc:	0800999f 	.word	0x0800999f
 80098d0:	0800995b 	.word	0x0800995b
 80098d4:	0800999f 	.word	0x0800999f
 80098d8:	0800999f 	.word	0x0800999f
 80098dc:	0800999f 	.word	0x0800999f
 80098e0:	0800999f 	.word	0x0800999f
 80098e4:	0800999f 	.word	0x0800999f
 80098e8:	0800999f 	.word	0x0800999f
 80098ec:	0800999f 	.word	0x0800999f
 80098f0:	0800996b 	.word	0x0800996b
 80098f4:	0800999f 	.word	0x0800999f
 80098f8:	0800999f 	.word	0x0800999f
 80098fc:	0800999f 	.word	0x0800999f
 8009900:	0800999f 	.word	0x0800999f
 8009904:	0800999f 	.word	0x0800999f
 8009908:	0800999f 	.word	0x0800999f
 800990c:	0800999f 	.word	0x0800999f
 8009910:	0800999f 	.word	0x0800999f
 8009914:	0800999f 	.word	0x0800999f
 8009918:	0800999f 	.word	0x0800999f
 800991c:	0800999f 	.word	0x0800999f
 8009920:	0800999f 	.word	0x0800999f
 8009924:	0800999f 	.word	0x0800999f
 8009928:	0800999f 	.word	0x0800999f
 800992c:	0800999f 	.word	0x0800999f
 8009930:	08009991 	.word	0x08009991
 8009934:	2b40      	cmp	r3, #64	@ 0x40
 8009936:	d02e      	beq.n	8009996 <UART_SetConfig+0x8aa>
 8009938:	e031      	b.n	800999e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800993a:	f7fd f8ab 	bl	8006a94 <HAL_RCC_GetPCLK1Freq>
 800993e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009940:	e033      	b.n	80099aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009942:	f7fd f8bd 	bl	8006ac0 <HAL_RCC_GetPCLK2Freq>
 8009946:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009948:	e02f      	b.n	80099aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800994a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800994e:	4618      	mov	r0, r3
 8009950:	f7fe faec 	bl	8007f2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009956:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009958:	e027      	b.n	80099aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800995a:	f107 0318 	add.w	r3, r7, #24
 800995e:	4618      	mov	r0, r3
 8009960:	f7fe fc38 	bl	80081d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009964:	69fb      	ldr	r3, [r7, #28]
 8009966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009968:	e01f      	b.n	80099aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800996a:	4b2d      	ldr	r3, [pc, #180]	@ (8009a20 <UART_SetConfig+0x934>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f003 0320 	and.w	r3, r3, #32
 8009972:	2b00      	cmp	r3, #0
 8009974:	d009      	beq.n	800998a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009976:	4b2a      	ldr	r3, [pc, #168]	@ (8009a20 <UART_SetConfig+0x934>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	08db      	lsrs	r3, r3, #3
 800997c:	f003 0303 	and.w	r3, r3, #3
 8009980:	4a24      	ldr	r2, [pc, #144]	@ (8009a14 <UART_SetConfig+0x928>)
 8009982:	fa22 f303 	lsr.w	r3, r2, r3
 8009986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009988:	e00f      	b.n	80099aa <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800998a:	4b22      	ldr	r3, [pc, #136]	@ (8009a14 <UART_SetConfig+0x928>)
 800998c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800998e:	e00c      	b.n	80099aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009990:	4b21      	ldr	r3, [pc, #132]	@ (8009a18 <UART_SetConfig+0x92c>)
 8009992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009994:	e009      	b.n	80099aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009996:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800999a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800999c:	e005      	b.n	80099aa <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800999e:	2300      	movs	r3, #0
 80099a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80099a2:	2301      	movs	r3, #1
 80099a4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80099a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80099aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	f000 80e7 	beq.w	8009b80 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099b6:	4a19      	ldr	r2, [pc, #100]	@ (8009a1c <UART_SetConfig+0x930>)
 80099b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80099bc:	461a      	mov	r2, r3
 80099be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80099c4:	005a      	lsls	r2, r3, #1
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	685b      	ldr	r3, [r3, #4]
 80099ca:	085b      	lsrs	r3, r3, #1
 80099cc:	441a      	add	r2, r3
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80099d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80099d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099da:	2b0f      	cmp	r3, #15
 80099dc:	d916      	bls.n	8009a0c <UART_SetConfig+0x920>
 80099de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80099e4:	d212      	bcs.n	8009a0c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80099e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099e8:	b29b      	uxth	r3, r3
 80099ea:	f023 030f 	bic.w	r3, r3, #15
 80099ee:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80099f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099f2:	085b      	lsrs	r3, r3, #1
 80099f4:	b29b      	uxth	r3, r3
 80099f6:	f003 0307 	and.w	r3, r3, #7
 80099fa:	b29a      	uxth	r2, r3
 80099fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80099fe:	4313      	orrs	r3, r2
 8009a00:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009a08:	60da      	str	r2, [r3, #12]
 8009a0a:	e0b9      	b.n	8009b80 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009a12:	e0b5      	b.n	8009b80 <UART_SetConfig+0xa94>
 8009a14:	03d09000 	.word	0x03d09000
 8009a18:	003d0900 	.word	0x003d0900
 8009a1c:	0800ced4 	.word	0x0800ced4
 8009a20:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009a24:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009a28:	2b20      	cmp	r3, #32
 8009a2a:	dc49      	bgt.n	8009ac0 <UART_SetConfig+0x9d4>
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	db7c      	blt.n	8009b2a <UART_SetConfig+0xa3e>
 8009a30:	2b20      	cmp	r3, #32
 8009a32:	d87a      	bhi.n	8009b2a <UART_SetConfig+0xa3e>
 8009a34:	a201      	add	r2, pc, #4	@ (adr r2, 8009a3c <UART_SetConfig+0x950>)
 8009a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a3a:	bf00      	nop
 8009a3c:	08009ac7 	.word	0x08009ac7
 8009a40:	08009acf 	.word	0x08009acf
 8009a44:	08009b2b 	.word	0x08009b2b
 8009a48:	08009b2b 	.word	0x08009b2b
 8009a4c:	08009ad7 	.word	0x08009ad7
 8009a50:	08009b2b 	.word	0x08009b2b
 8009a54:	08009b2b 	.word	0x08009b2b
 8009a58:	08009b2b 	.word	0x08009b2b
 8009a5c:	08009ae7 	.word	0x08009ae7
 8009a60:	08009b2b 	.word	0x08009b2b
 8009a64:	08009b2b 	.word	0x08009b2b
 8009a68:	08009b2b 	.word	0x08009b2b
 8009a6c:	08009b2b 	.word	0x08009b2b
 8009a70:	08009b2b 	.word	0x08009b2b
 8009a74:	08009b2b 	.word	0x08009b2b
 8009a78:	08009b2b 	.word	0x08009b2b
 8009a7c:	08009af7 	.word	0x08009af7
 8009a80:	08009b2b 	.word	0x08009b2b
 8009a84:	08009b2b 	.word	0x08009b2b
 8009a88:	08009b2b 	.word	0x08009b2b
 8009a8c:	08009b2b 	.word	0x08009b2b
 8009a90:	08009b2b 	.word	0x08009b2b
 8009a94:	08009b2b 	.word	0x08009b2b
 8009a98:	08009b2b 	.word	0x08009b2b
 8009a9c:	08009b2b 	.word	0x08009b2b
 8009aa0:	08009b2b 	.word	0x08009b2b
 8009aa4:	08009b2b 	.word	0x08009b2b
 8009aa8:	08009b2b 	.word	0x08009b2b
 8009aac:	08009b2b 	.word	0x08009b2b
 8009ab0:	08009b2b 	.word	0x08009b2b
 8009ab4:	08009b2b 	.word	0x08009b2b
 8009ab8:	08009b2b 	.word	0x08009b2b
 8009abc:	08009b1d 	.word	0x08009b1d
 8009ac0:	2b40      	cmp	r3, #64	@ 0x40
 8009ac2:	d02e      	beq.n	8009b22 <UART_SetConfig+0xa36>
 8009ac4:	e031      	b.n	8009b2a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ac6:	f7fc ffe5 	bl	8006a94 <HAL_RCC_GetPCLK1Freq>
 8009aca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009acc:	e033      	b.n	8009b36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ace:	f7fc fff7 	bl	8006ac0 <HAL_RCC_GetPCLK2Freq>
 8009ad2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009ad4:	e02f      	b.n	8009b36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ad6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009ada:	4618      	mov	r0, r3
 8009adc:	f7fe fa26 	bl	8007f2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ae4:	e027      	b.n	8009b36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ae6:	f107 0318 	add.w	r3, r7, #24
 8009aea:	4618      	mov	r0, r3
 8009aec:	f7fe fb72 	bl	80081d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009af0:	69fb      	ldr	r3, [r7, #28]
 8009af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009af4:	e01f      	b.n	8009b36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009af6:	4b2d      	ldr	r3, [pc, #180]	@ (8009bac <UART_SetConfig+0xac0>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	f003 0320 	and.w	r3, r3, #32
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d009      	beq.n	8009b16 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009b02:	4b2a      	ldr	r3, [pc, #168]	@ (8009bac <UART_SetConfig+0xac0>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	08db      	lsrs	r3, r3, #3
 8009b08:	f003 0303 	and.w	r3, r3, #3
 8009b0c:	4a28      	ldr	r2, [pc, #160]	@ (8009bb0 <UART_SetConfig+0xac4>)
 8009b0e:	fa22 f303 	lsr.w	r3, r2, r3
 8009b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009b14:	e00f      	b.n	8009b36 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009b16:	4b26      	ldr	r3, [pc, #152]	@ (8009bb0 <UART_SetConfig+0xac4>)
 8009b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b1a:	e00c      	b.n	8009b36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009b1c:	4b25      	ldr	r3, [pc, #148]	@ (8009bb4 <UART_SetConfig+0xac8>)
 8009b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b20:	e009      	b.n	8009b36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b28:	e005      	b.n	8009b36 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009b2e:	2301      	movs	r3, #1
 8009b30:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009b34:	bf00      	nop
    }

    if (pclk != 0U)
 8009b36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d021      	beq.n	8009b80 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b40:	4a1d      	ldr	r2, [pc, #116]	@ (8009bb8 <UART_SetConfig+0xacc>)
 8009b42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b46:	461a      	mov	r2, r3
 8009b48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b4a:	fbb3 f2f2 	udiv	r2, r3, r2
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	685b      	ldr	r3, [r3, #4]
 8009b52:	085b      	lsrs	r3, r3, #1
 8009b54:	441a      	add	r2, r3
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	685b      	ldr	r3, [r3, #4]
 8009b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b5e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b62:	2b0f      	cmp	r3, #15
 8009b64:	d909      	bls.n	8009b7a <UART_SetConfig+0xa8e>
 8009b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b6c:	d205      	bcs.n	8009b7a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b70:	b29a      	uxth	r2, r3
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	60da      	str	r2, [r3, #12]
 8009b78:	e002      	b.n	8009b80 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	2201      	movs	r2, #1
 8009b84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	2200      	movs	r2, #0
 8009b94:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	2200      	movs	r2, #0
 8009b9a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009b9c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	3748      	adds	r7, #72	@ 0x48
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009baa:	bf00      	nop
 8009bac:	58024400 	.word	0x58024400
 8009bb0:	03d09000 	.word	0x03d09000
 8009bb4:	003d0900 	.word	0x003d0900
 8009bb8:	0800ced4 	.word	0x0800ced4

08009bbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b083      	sub	sp, #12
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bc8:	f003 0308 	and.w	r3, r3, #8
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d00a      	beq.n	8009be6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	430a      	orrs	r2, r1
 8009be4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bea:	f003 0301 	and.w	r3, r3, #1
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d00a      	beq.n	8009c08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	430a      	orrs	r2, r1
 8009c06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c0c:	f003 0302 	and.w	r3, r3, #2
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d00a      	beq.n	8009c2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	430a      	orrs	r2, r1
 8009c28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c2e:	f003 0304 	and.w	r3, r3, #4
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d00a      	beq.n	8009c4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	430a      	orrs	r2, r1
 8009c4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c50:	f003 0310 	and.w	r3, r3, #16
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d00a      	beq.n	8009c6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	689b      	ldr	r3, [r3, #8]
 8009c5e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	430a      	orrs	r2, r1
 8009c6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c72:	f003 0320 	and.w	r3, r3, #32
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d00a      	beq.n	8009c90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	689b      	ldr	r3, [r3, #8]
 8009c80:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	430a      	orrs	r2, r1
 8009c8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d01a      	beq.n	8009cd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	685b      	ldr	r3, [r3, #4]
 8009ca2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	430a      	orrs	r2, r1
 8009cb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009cba:	d10a      	bne.n	8009cd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	685b      	ldr	r3, [r3, #4]
 8009cc2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	430a      	orrs	r2, r1
 8009cd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d00a      	beq.n	8009cf4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	685b      	ldr	r3, [r3, #4]
 8009ce4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	430a      	orrs	r2, r1
 8009cf2:	605a      	str	r2, [r3, #4]
  }
}
 8009cf4:	bf00      	nop
 8009cf6:	370c      	adds	r7, #12
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfe:	4770      	bx	lr

08009d00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b098      	sub	sp, #96	@ 0x60
 8009d04:	af02      	add	r7, sp, #8
 8009d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009d10:	f7f7 fc66 	bl	80015e0 <HAL_GetTick>
 8009d14:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f003 0308 	and.w	r3, r3, #8
 8009d20:	2b08      	cmp	r3, #8
 8009d22:	d12f      	bne.n	8009d84 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009d24:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009d28:	9300      	str	r3, [sp, #0]
 8009d2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f000 f88e 	bl	8009e54 <UART_WaitOnFlagUntilTimeout>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d022      	beq.n	8009d84 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d46:	e853 3f00 	ldrex	r3, [r3]
 8009d4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d52:	653b      	str	r3, [r7, #80]	@ 0x50
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	461a      	mov	r2, r3
 8009d5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d5e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d64:	e841 2300 	strex	r3, r2, [r1]
 8009d68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d1e6      	bne.n	8009d3e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2220      	movs	r2, #32
 8009d74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009d80:	2303      	movs	r3, #3
 8009d82:	e063      	b.n	8009e4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f003 0304 	and.w	r3, r3, #4
 8009d8e:	2b04      	cmp	r3, #4
 8009d90:	d149      	bne.n	8009e26 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009d92:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009d96:	9300      	str	r3, [sp, #0]
 8009d98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009da0:	6878      	ldr	r0, [r7, #4]
 8009da2:	f000 f857 	bl	8009e54 <UART_WaitOnFlagUntilTimeout>
 8009da6:	4603      	mov	r3, r0
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d03c      	beq.n	8009e26 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db4:	e853 3f00 	ldrex	r3, [r3]
 8009db8:	623b      	str	r3, [r7, #32]
   return(result);
 8009dba:	6a3b      	ldr	r3, [r7, #32]
 8009dbc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009dc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	461a      	mov	r2, r3
 8009dc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dca:	633b      	str	r3, [r7, #48]	@ 0x30
 8009dcc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009dd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009dd2:	e841 2300 	strex	r3, r2, [r1]
 8009dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d1e6      	bne.n	8009dac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	3308      	adds	r3, #8
 8009de4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	e853 3f00 	ldrex	r3, [r3]
 8009dec:	60fb      	str	r3, [r7, #12]
   return(result);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	f023 0301 	bic.w	r3, r3, #1
 8009df4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	3308      	adds	r3, #8
 8009dfc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009dfe:	61fa      	str	r2, [r7, #28]
 8009e00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e02:	69b9      	ldr	r1, [r7, #24]
 8009e04:	69fa      	ldr	r2, [r7, #28]
 8009e06:	e841 2300 	strex	r3, r2, [r1]
 8009e0a:	617b      	str	r3, [r7, #20]
   return(result);
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d1e5      	bne.n	8009dde <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2220      	movs	r2, #32
 8009e16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e22:	2303      	movs	r3, #3
 8009e24:	e012      	b.n	8009e4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2220      	movs	r2, #32
 8009e2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2220      	movs	r2, #32
 8009e32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2200      	movs	r2, #0
 8009e46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e4a:	2300      	movs	r3, #0
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3758      	adds	r7, #88	@ 0x58
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}

08009e54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b084      	sub	sp, #16
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	60f8      	str	r0, [r7, #12]
 8009e5c:	60b9      	str	r1, [r7, #8]
 8009e5e:	603b      	str	r3, [r7, #0]
 8009e60:	4613      	mov	r3, r2
 8009e62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e64:	e04f      	b.n	8009f06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e66:	69bb      	ldr	r3, [r7, #24]
 8009e68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009e6c:	d04b      	beq.n	8009f06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e6e:	f7f7 fbb7 	bl	80015e0 <HAL_GetTick>
 8009e72:	4602      	mov	r2, r0
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	1ad3      	subs	r3, r2, r3
 8009e78:	69ba      	ldr	r2, [r7, #24]
 8009e7a:	429a      	cmp	r2, r3
 8009e7c:	d302      	bcc.n	8009e84 <UART_WaitOnFlagUntilTimeout+0x30>
 8009e7e:	69bb      	ldr	r3, [r7, #24]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d101      	bne.n	8009e88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009e84:	2303      	movs	r3, #3
 8009e86:	e04e      	b.n	8009f26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f003 0304 	and.w	r3, r3, #4
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d037      	beq.n	8009f06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	2b80      	cmp	r3, #128	@ 0x80
 8009e9a:	d034      	beq.n	8009f06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	2b40      	cmp	r3, #64	@ 0x40
 8009ea0:	d031      	beq.n	8009f06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	69db      	ldr	r3, [r3, #28]
 8009ea8:	f003 0308 	and.w	r3, r3, #8
 8009eac:	2b08      	cmp	r3, #8
 8009eae:	d110      	bne.n	8009ed2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	2208      	movs	r2, #8
 8009eb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009eb8:	68f8      	ldr	r0, [r7, #12]
 8009eba:	f000 f839 	bl	8009f30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	2208      	movs	r2, #8
 8009ec2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009ece:	2301      	movs	r3, #1
 8009ed0:	e029      	b.n	8009f26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	69db      	ldr	r3, [r3, #28]
 8009ed8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009edc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ee0:	d111      	bne.n	8009f06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009eea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009eec:	68f8      	ldr	r0, [r7, #12]
 8009eee:	f000 f81f 	bl	8009f30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	2220      	movs	r2, #32
 8009ef6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	2200      	movs	r2, #0
 8009efe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009f02:	2303      	movs	r3, #3
 8009f04:	e00f      	b.n	8009f26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	69da      	ldr	r2, [r3, #28]
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	4013      	ands	r3, r2
 8009f10:	68ba      	ldr	r2, [r7, #8]
 8009f12:	429a      	cmp	r2, r3
 8009f14:	bf0c      	ite	eq
 8009f16:	2301      	moveq	r3, #1
 8009f18:	2300      	movne	r3, #0
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	461a      	mov	r2, r3
 8009f1e:	79fb      	ldrb	r3, [r7, #7]
 8009f20:	429a      	cmp	r2, r3
 8009f22:	d0a0      	beq.n	8009e66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009f24:	2300      	movs	r3, #0
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3710      	adds	r7, #16
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}
	...

08009f30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009f30:	b480      	push	{r7}
 8009f32:	b095      	sub	sp, #84	@ 0x54
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f40:	e853 3f00 	ldrex	r3, [r3]
 8009f44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	461a      	mov	r2, r3
 8009f54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f56:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f58:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009f5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f5e:	e841 2300 	strex	r3, r2, [r1]
 8009f62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d1e6      	bne.n	8009f38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	3308      	adds	r3, #8
 8009f70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f72:	6a3b      	ldr	r3, [r7, #32]
 8009f74:	e853 3f00 	ldrex	r3, [r3]
 8009f78:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f7a:	69fa      	ldr	r2, [r7, #28]
 8009f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8009ff8 <UART_EndRxTransfer+0xc8>)
 8009f7e:	4013      	ands	r3, r2
 8009f80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	3308      	adds	r3, #8
 8009f88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009f90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f92:	e841 2300 	strex	r3, r2, [r1]
 8009f96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d1e5      	bne.n	8009f6a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fa2:	2b01      	cmp	r3, #1
 8009fa4:	d118      	bne.n	8009fd8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	e853 3f00 	ldrex	r3, [r3]
 8009fb2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	f023 0310 	bic.w	r3, r3, #16
 8009fba:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	461a      	mov	r2, r3
 8009fc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009fc4:	61bb      	str	r3, [r7, #24]
 8009fc6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fc8:	6979      	ldr	r1, [r7, #20]
 8009fca:	69ba      	ldr	r2, [r7, #24]
 8009fcc:	e841 2300 	strex	r3, r2, [r1]
 8009fd0:	613b      	str	r3, [r7, #16]
   return(result);
 8009fd2:	693b      	ldr	r3, [r7, #16]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d1e6      	bne.n	8009fa6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2220      	movs	r2, #32
 8009fdc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2200      	movs	r2, #0
 8009fea:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009fec:	bf00      	nop
 8009fee:	3754      	adds	r7, #84	@ 0x54
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff6:	4770      	bx	lr
 8009ff8:	effffffe 	.word	0xeffffffe

08009ffc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b084      	sub	sp, #16
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a008:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	2200      	movs	r2, #0
 800a00e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a012:	68f8      	ldr	r0, [r7, #12]
 800a014:	f7ff f854 	bl	80090c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a018:	bf00      	nop
 800a01a:	3710      	adds	r7, #16
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b088      	sub	sp, #32
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	e853 3f00 	ldrex	r3, [r3]
 800a034:	60bb      	str	r3, [r7, #8]
   return(result);
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a03c:	61fb      	str	r3, [r7, #28]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	461a      	mov	r2, r3
 800a044:	69fb      	ldr	r3, [r7, #28]
 800a046:	61bb      	str	r3, [r7, #24]
 800a048:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a04a:	6979      	ldr	r1, [r7, #20]
 800a04c:	69ba      	ldr	r2, [r7, #24]
 800a04e:	e841 2300 	strex	r3, r2, [r1]
 800a052:	613b      	str	r3, [r7, #16]
   return(result);
 800a054:	693b      	ldr	r3, [r7, #16]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d1e6      	bne.n	800a028 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2220      	movs	r2, #32
 800a05e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2200      	movs	r2, #0
 800a066:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f7ff f81f 	bl	80090ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a06e:	bf00      	nop
 800a070:	3720      	adds	r7, #32
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}

0800a076 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a076:	b480      	push	{r7}
 800a078:	b083      	sub	sp, #12
 800a07a:	af00      	add	r7, sp, #0
 800a07c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a07e:	bf00      	nop
 800a080:	370c      	adds	r7, #12
 800a082:	46bd      	mov	sp, r7
 800a084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a088:	4770      	bx	lr

0800a08a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a08a:	b480      	push	{r7}
 800a08c:	b083      	sub	sp, #12
 800a08e:	af00      	add	r7, sp, #0
 800a090:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a092:	bf00      	nop
 800a094:	370c      	adds	r7, #12
 800a096:	46bd      	mov	sp, r7
 800a098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09c:	4770      	bx	lr

0800a09e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a09e:	b480      	push	{r7}
 800a0a0:	b083      	sub	sp, #12
 800a0a2:	af00      	add	r7, sp, #0
 800a0a4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a0a6:	bf00      	nop
 800a0a8:	370c      	adds	r7, #12
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b0:	4770      	bx	lr

0800a0b2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a0b2:	b480      	push	{r7}
 800a0b4:	b085      	sub	sp, #20
 800a0b6:	af00      	add	r7, sp, #0
 800a0b8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0c0:	2b01      	cmp	r3, #1
 800a0c2:	d101      	bne.n	800a0c8 <HAL_UARTEx_DisableFifoMode+0x16>
 800a0c4:	2302      	movs	r3, #2
 800a0c6:	e027      	b.n	800a118 <HAL_UARTEx_DisableFifoMode+0x66>
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2201      	movs	r2, #1
 800a0cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2224      	movs	r2, #36	@ 0x24
 800a0d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	681a      	ldr	r2, [r3, #0]
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f022 0201 	bic.w	r2, r2, #1
 800a0ee:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a0f6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	68fa      	ldr	r2, [r7, #12]
 800a104:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2220      	movs	r2, #32
 800a10a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2200      	movs	r2, #0
 800a112:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a116:	2300      	movs	r3, #0
}
 800a118:	4618      	mov	r0, r3
 800a11a:	3714      	adds	r7, #20
 800a11c:	46bd      	mov	sp, r7
 800a11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a122:	4770      	bx	lr

0800a124 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b084      	sub	sp, #16
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
 800a12c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a134:	2b01      	cmp	r3, #1
 800a136:	d101      	bne.n	800a13c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a138:	2302      	movs	r3, #2
 800a13a:	e02d      	b.n	800a198 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2201      	movs	r2, #1
 800a140:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2224      	movs	r2, #36	@ 0x24
 800a148:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	681a      	ldr	r2, [r3, #0]
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	f022 0201 	bic.w	r2, r2, #1
 800a162:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	689b      	ldr	r3, [r3, #8]
 800a16a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	683a      	ldr	r2, [r7, #0]
 800a174:	430a      	orrs	r2, r1
 800a176:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f000 f84f 	bl	800a21c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	68fa      	ldr	r2, [r7, #12]
 800a184:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	2220      	movs	r2, #32
 800a18a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2200      	movs	r2, #0
 800a192:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a196:	2300      	movs	r3, #0
}
 800a198:	4618      	mov	r0, r3
 800a19a:	3710      	adds	r7, #16
 800a19c:	46bd      	mov	sp, r7
 800a19e:	bd80      	pop	{r7, pc}

0800a1a0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b084      	sub	sp, #16
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a1b0:	2b01      	cmp	r3, #1
 800a1b2:	d101      	bne.n	800a1b8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a1b4:	2302      	movs	r3, #2
 800a1b6:	e02d      	b.n	800a214 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2224      	movs	r2, #36	@ 0x24
 800a1c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	681a      	ldr	r2, [r3, #0]
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	f022 0201 	bic.w	r2, r2, #1
 800a1de:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	689b      	ldr	r3, [r3, #8]
 800a1e6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	683a      	ldr	r2, [r7, #0]
 800a1f0:	430a      	orrs	r2, r1
 800a1f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f000 f811 	bl	800a21c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	68fa      	ldr	r2, [r7, #12]
 800a200:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2220      	movs	r2, #32
 800a206:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2200      	movs	r2, #0
 800a20e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a212:	2300      	movs	r3, #0
}
 800a214:	4618      	mov	r0, r3
 800a216:	3710      	adds	r7, #16
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b085      	sub	sp, #20
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d108      	bne.n	800a23e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2201      	movs	r2, #1
 800a230:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2201      	movs	r2, #1
 800a238:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a23c:	e031      	b.n	800a2a2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a23e:	2310      	movs	r3, #16
 800a240:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a242:	2310      	movs	r3, #16
 800a244:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	0e5b      	lsrs	r3, r3, #25
 800a24e:	b2db      	uxtb	r3, r3
 800a250:	f003 0307 	and.w	r3, r3, #7
 800a254:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	689b      	ldr	r3, [r3, #8]
 800a25c:	0f5b      	lsrs	r3, r3, #29
 800a25e:	b2db      	uxtb	r3, r3
 800a260:	f003 0307 	and.w	r3, r3, #7
 800a264:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a266:	7bbb      	ldrb	r3, [r7, #14]
 800a268:	7b3a      	ldrb	r2, [r7, #12]
 800a26a:	4911      	ldr	r1, [pc, #68]	@ (800a2b0 <UARTEx_SetNbDataToProcess+0x94>)
 800a26c:	5c8a      	ldrb	r2, [r1, r2]
 800a26e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a272:	7b3a      	ldrb	r2, [r7, #12]
 800a274:	490f      	ldr	r1, [pc, #60]	@ (800a2b4 <UARTEx_SetNbDataToProcess+0x98>)
 800a276:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a278:	fb93 f3f2 	sdiv	r3, r3, r2
 800a27c:	b29a      	uxth	r2, r3
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a284:	7bfb      	ldrb	r3, [r7, #15]
 800a286:	7b7a      	ldrb	r2, [r7, #13]
 800a288:	4909      	ldr	r1, [pc, #36]	@ (800a2b0 <UARTEx_SetNbDataToProcess+0x94>)
 800a28a:	5c8a      	ldrb	r2, [r1, r2]
 800a28c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a290:	7b7a      	ldrb	r2, [r7, #13]
 800a292:	4908      	ldr	r1, [pc, #32]	@ (800a2b4 <UARTEx_SetNbDataToProcess+0x98>)
 800a294:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a296:	fb93 f3f2 	sdiv	r3, r3, r2
 800a29a:	b29a      	uxth	r2, r3
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a2a2:	bf00      	nop
 800a2a4:	3714      	adds	r7, #20
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ac:	4770      	bx	lr
 800a2ae:	bf00      	nop
 800a2b0:	0800ceec 	.word	0x0800ceec
 800a2b4:	0800cef4 	.word	0x0800cef4

0800a2b8 <__cvt>:
 800a2b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2ba:	ed2d 8b02 	vpush	{d8}
 800a2be:	eeb0 8b40 	vmov.f64	d8, d0
 800a2c2:	b085      	sub	sp, #20
 800a2c4:	4617      	mov	r7, r2
 800a2c6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800a2c8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a2ca:	ee18 2a90 	vmov	r2, s17
 800a2ce:	f025 0520 	bic.w	r5, r5, #32
 800a2d2:	2a00      	cmp	r2, #0
 800a2d4:	bfb6      	itet	lt
 800a2d6:	222d      	movlt	r2, #45	@ 0x2d
 800a2d8:	2200      	movge	r2, #0
 800a2da:	eeb1 8b40 	vneglt.f64	d8, d0
 800a2de:	2d46      	cmp	r5, #70	@ 0x46
 800a2e0:	460c      	mov	r4, r1
 800a2e2:	701a      	strb	r2, [r3, #0]
 800a2e4:	d004      	beq.n	800a2f0 <__cvt+0x38>
 800a2e6:	2d45      	cmp	r5, #69	@ 0x45
 800a2e8:	d100      	bne.n	800a2ec <__cvt+0x34>
 800a2ea:	3401      	adds	r4, #1
 800a2ec:	2102      	movs	r1, #2
 800a2ee:	e000      	b.n	800a2f2 <__cvt+0x3a>
 800a2f0:	2103      	movs	r1, #3
 800a2f2:	ab03      	add	r3, sp, #12
 800a2f4:	9301      	str	r3, [sp, #4]
 800a2f6:	ab02      	add	r3, sp, #8
 800a2f8:	9300      	str	r3, [sp, #0]
 800a2fa:	4622      	mov	r2, r4
 800a2fc:	4633      	mov	r3, r6
 800a2fe:	eeb0 0b48 	vmov.f64	d0, d8
 800a302:	f000 fdc9 	bl	800ae98 <_dtoa_r>
 800a306:	2d47      	cmp	r5, #71	@ 0x47
 800a308:	d114      	bne.n	800a334 <__cvt+0x7c>
 800a30a:	07fb      	lsls	r3, r7, #31
 800a30c:	d50a      	bpl.n	800a324 <__cvt+0x6c>
 800a30e:	1902      	adds	r2, r0, r4
 800a310:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a318:	bf08      	it	eq
 800a31a:	9203      	streq	r2, [sp, #12]
 800a31c:	2130      	movs	r1, #48	@ 0x30
 800a31e:	9b03      	ldr	r3, [sp, #12]
 800a320:	4293      	cmp	r3, r2
 800a322:	d319      	bcc.n	800a358 <__cvt+0xa0>
 800a324:	9b03      	ldr	r3, [sp, #12]
 800a326:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a328:	1a1b      	subs	r3, r3, r0
 800a32a:	6013      	str	r3, [r2, #0]
 800a32c:	b005      	add	sp, #20
 800a32e:	ecbd 8b02 	vpop	{d8}
 800a332:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a334:	2d46      	cmp	r5, #70	@ 0x46
 800a336:	eb00 0204 	add.w	r2, r0, r4
 800a33a:	d1e9      	bne.n	800a310 <__cvt+0x58>
 800a33c:	7803      	ldrb	r3, [r0, #0]
 800a33e:	2b30      	cmp	r3, #48	@ 0x30
 800a340:	d107      	bne.n	800a352 <__cvt+0x9a>
 800a342:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a34a:	bf1c      	itt	ne
 800a34c:	f1c4 0401 	rsbne	r4, r4, #1
 800a350:	6034      	strne	r4, [r6, #0]
 800a352:	6833      	ldr	r3, [r6, #0]
 800a354:	441a      	add	r2, r3
 800a356:	e7db      	b.n	800a310 <__cvt+0x58>
 800a358:	1c5c      	adds	r4, r3, #1
 800a35a:	9403      	str	r4, [sp, #12]
 800a35c:	7019      	strb	r1, [r3, #0]
 800a35e:	e7de      	b.n	800a31e <__cvt+0x66>

0800a360 <__exponent>:
 800a360:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a362:	2900      	cmp	r1, #0
 800a364:	bfba      	itte	lt
 800a366:	4249      	neglt	r1, r1
 800a368:	232d      	movlt	r3, #45	@ 0x2d
 800a36a:	232b      	movge	r3, #43	@ 0x2b
 800a36c:	2909      	cmp	r1, #9
 800a36e:	7002      	strb	r2, [r0, #0]
 800a370:	7043      	strb	r3, [r0, #1]
 800a372:	dd29      	ble.n	800a3c8 <__exponent+0x68>
 800a374:	f10d 0307 	add.w	r3, sp, #7
 800a378:	461d      	mov	r5, r3
 800a37a:	270a      	movs	r7, #10
 800a37c:	461a      	mov	r2, r3
 800a37e:	fbb1 f6f7 	udiv	r6, r1, r7
 800a382:	fb07 1416 	mls	r4, r7, r6, r1
 800a386:	3430      	adds	r4, #48	@ 0x30
 800a388:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a38c:	460c      	mov	r4, r1
 800a38e:	2c63      	cmp	r4, #99	@ 0x63
 800a390:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800a394:	4631      	mov	r1, r6
 800a396:	dcf1      	bgt.n	800a37c <__exponent+0x1c>
 800a398:	3130      	adds	r1, #48	@ 0x30
 800a39a:	1e94      	subs	r4, r2, #2
 800a39c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a3a0:	1c41      	adds	r1, r0, #1
 800a3a2:	4623      	mov	r3, r4
 800a3a4:	42ab      	cmp	r3, r5
 800a3a6:	d30a      	bcc.n	800a3be <__exponent+0x5e>
 800a3a8:	f10d 0309 	add.w	r3, sp, #9
 800a3ac:	1a9b      	subs	r3, r3, r2
 800a3ae:	42ac      	cmp	r4, r5
 800a3b0:	bf88      	it	hi
 800a3b2:	2300      	movhi	r3, #0
 800a3b4:	3302      	adds	r3, #2
 800a3b6:	4403      	add	r3, r0
 800a3b8:	1a18      	subs	r0, r3, r0
 800a3ba:	b003      	add	sp, #12
 800a3bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3be:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a3c2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a3c6:	e7ed      	b.n	800a3a4 <__exponent+0x44>
 800a3c8:	2330      	movs	r3, #48	@ 0x30
 800a3ca:	3130      	adds	r1, #48	@ 0x30
 800a3cc:	7083      	strb	r3, [r0, #2]
 800a3ce:	70c1      	strb	r1, [r0, #3]
 800a3d0:	1d03      	adds	r3, r0, #4
 800a3d2:	e7f1      	b.n	800a3b8 <__exponent+0x58>
 800a3d4:	0000      	movs	r0, r0
	...

0800a3d8 <_printf_float>:
 800a3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3dc:	b08d      	sub	sp, #52	@ 0x34
 800a3de:	460c      	mov	r4, r1
 800a3e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a3e4:	4616      	mov	r6, r2
 800a3e6:	461f      	mov	r7, r3
 800a3e8:	4605      	mov	r5, r0
 800a3ea:	f000 fcc9 	bl	800ad80 <_localeconv_r>
 800a3ee:	f8d0 b000 	ldr.w	fp, [r0]
 800a3f2:	4658      	mov	r0, fp
 800a3f4:	f7f5 ffc4 	bl	8000380 <strlen>
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3fc:	f8d8 3000 	ldr.w	r3, [r8]
 800a400:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a404:	6822      	ldr	r2, [r4, #0]
 800a406:	9005      	str	r0, [sp, #20]
 800a408:	3307      	adds	r3, #7
 800a40a:	f023 0307 	bic.w	r3, r3, #7
 800a40e:	f103 0108 	add.w	r1, r3, #8
 800a412:	f8c8 1000 	str.w	r1, [r8]
 800a416:	ed93 0b00 	vldr	d0, [r3]
 800a41a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800a678 <_printf_float+0x2a0>
 800a41e:	eeb0 7bc0 	vabs.f64	d7, d0
 800a422:	eeb4 7b46 	vcmp.f64	d7, d6
 800a426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a42a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800a42e:	dd24      	ble.n	800a47a <_printf_float+0xa2>
 800a430:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a438:	d502      	bpl.n	800a440 <_printf_float+0x68>
 800a43a:	232d      	movs	r3, #45	@ 0x2d
 800a43c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a440:	498f      	ldr	r1, [pc, #572]	@ (800a680 <_printf_float+0x2a8>)
 800a442:	4b90      	ldr	r3, [pc, #576]	@ (800a684 <_printf_float+0x2ac>)
 800a444:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800a448:	bf8c      	ite	hi
 800a44a:	4688      	movhi	r8, r1
 800a44c:	4698      	movls	r8, r3
 800a44e:	f022 0204 	bic.w	r2, r2, #4
 800a452:	2303      	movs	r3, #3
 800a454:	6123      	str	r3, [r4, #16]
 800a456:	6022      	str	r2, [r4, #0]
 800a458:	f04f 0a00 	mov.w	sl, #0
 800a45c:	9700      	str	r7, [sp, #0]
 800a45e:	4633      	mov	r3, r6
 800a460:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a462:	4621      	mov	r1, r4
 800a464:	4628      	mov	r0, r5
 800a466:	f000 f9d1 	bl	800a80c <_printf_common>
 800a46a:	3001      	adds	r0, #1
 800a46c:	f040 8089 	bne.w	800a582 <_printf_float+0x1aa>
 800a470:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a474:	b00d      	add	sp, #52	@ 0x34
 800a476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a47a:	eeb4 0b40 	vcmp.f64	d0, d0
 800a47e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a482:	d709      	bvc.n	800a498 <_printf_float+0xc0>
 800a484:	ee10 3a90 	vmov	r3, s1
 800a488:	2b00      	cmp	r3, #0
 800a48a:	bfbc      	itt	lt
 800a48c:	232d      	movlt	r3, #45	@ 0x2d
 800a48e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a492:	497d      	ldr	r1, [pc, #500]	@ (800a688 <_printf_float+0x2b0>)
 800a494:	4b7d      	ldr	r3, [pc, #500]	@ (800a68c <_printf_float+0x2b4>)
 800a496:	e7d5      	b.n	800a444 <_printf_float+0x6c>
 800a498:	6863      	ldr	r3, [r4, #4]
 800a49a:	1c59      	adds	r1, r3, #1
 800a49c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800a4a0:	d139      	bne.n	800a516 <_printf_float+0x13e>
 800a4a2:	2306      	movs	r3, #6
 800a4a4:	6063      	str	r3, [r4, #4]
 800a4a6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	6022      	str	r2, [r4, #0]
 800a4ae:	9303      	str	r3, [sp, #12]
 800a4b0:	ab0a      	add	r3, sp, #40	@ 0x28
 800a4b2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800a4b6:	ab09      	add	r3, sp, #36	@ 0x24
 800a4b8:	9300      	str	r3, [sp, #0]
 800a4ba:	6861      	ldr	r1, [r4, #4]
 800a4bc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a4c0:	4628      	mov	r0, r5
 800a4c2:	f7ff fef9 	bl	800a2b8 <__cvt>
 800a4c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a4ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a4cc:	4680      	mov	r8, r0
 800a4ce:	d129      	bne.n	800a524 <_printf_float+0x14c>
 800a4d0:	1cc8      	adds	r0, r1, #3
 800a4d2:	db02      	blt.n	800a4da <_printf_float+0x102>
 800a4d4:	6863      	ldr	r3, [r4, #4]
 800a4d6:	4299      	cmp	r1, r3
 800a4d8:	dd41      	ble.n	800a55e <_printf_float+0x186>
 800a4da:	f1a9 0902 	sub.w	r9, r9, #2
 800a4de:	fa5f f989 	uxtb.w	r9, r9
 800a4e2:	3901      	subs	r1, #1
 800a4e4:	464a      	mov	r2, r9
 800a4e6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a4ea:	9109      	str	r1, [sp, #36]	@ 0x24
 800a4ec:	f7ff ff38 	bl	800a360 <__exponent>
 800a4f0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a4f2:	1813      	adds	r3, r2, r0
 800a4f4:	2a01      	cmp	r2, #1
 800a4f6:	4682      	mov	sl, r0
 800a4f8:	6123      	str	r3, [r4, #16]
 800a4fa:	dc02      	bgt.n	800a502 <_printf_float+0x12a>
 800a4fc:	6822      	ldr	r2, [r4, #0]
 800a4fe:	07d2      	lsls	r2, r2, #31
 800a500:	d501      	bpl.n	800a506 <_printf_float+0x12e>
 800a502:	3301      	adds	r3, #1
 800a504:	6123      	str	r3, [r4, #16]
 800a506:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d0a6      	beq.n	800a45c <_printf_float+0x84>
 800a50e:	232d      	movs	r3, #45	@ 0x2d
 800a510:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a514:	e7a2      	b.n	800a45c <_printf_float+0x84>
 800a516:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a51a:	d1c4      	bne.n	800a4a6 <_printf_float+0xce>
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d1c2      	bne.n	800a4a6 <_printf_float+0xce>
 800a520:	2301      	movs	r3, #1
 800a522:	e7bf      	b.n	800a4a4 <_printf_float+0xcc>
 800a524:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a528:	d9db      	bls.n	800a4e2 <_printf_float+0x10a>
 800a52a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800a52e:	d118      	bne.n	800a562 <_printf_float+0x18a>
 800a530:	2900      	cmp	r1, #0
 800a532:	6863      	ldr	r3, [r4, #4]
 800a534:	dd0b      	ble.n	800a54e <_printf_float+0x176>
 800a536:	6121      	str	r1, [r4, #16]
 800a538:	b913      	cbnz	r3, 800a540 <_printf_float+0x168>
 800a53a:	6822      	ldr	r2, [r4, #0]
 800a53c:	07d0      	lsls	r0, r2, #31
 800a53e:	d502      	bpl.n	800a546 <_printf_float+0x16e>
 800a540:	3301      	adds	r3, #1
 800a542:	440b      	add	r3, r1
 800a544:	6123      	str	r3, [r4, #16]
 800a546:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a548:	f04f 0a00 	mov.w	sl, #0
 800a54c:	e7db      	b.n	800a506 <_printf_float+0x12e>
 800a54e:	b913      	cbnz	r3, 800a556 <_printf_float+0x17e>
 800a550:	6822      	ldr	r2, [r4, #0]
 800a552:	07d2      	lsls	r2, r2, #31
 800a554:	d501      	bpl.n	800a55a <_printf_float+0x182>
 800a556:	3302      	adds	r3, #2
 800a558:	e7f4      	b.n	800a544 <_printf_float+0x16c>
 800a55a:	2301      	movs	r3, #1
 800a55c:	e7f2      	b.n	800a544 <_printf_float+0x16c>
 800a55e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800a562:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a564:	4299      	cmp	r1, r3
 800a566:	db05      	blt.n	800a574 <_printf_float+0x19c>
 800a568:	6823      	ldr	r3, [r4, #0]
 800a56a:	6121      	str	r1, [r4, #16]
 800a56c:	07d8      	lsls	r0, r3, #31
 800a56e:	d5ea      	bpl.n	800a546 <_printf_float+0x16e>
 800a570:	1c4b      	adds	r3, r1, #1
 800a572:	e7e7      	b.n	800a544 <_printf_float+0x16c>
 800a574:	2900      	cmp	r1, #0
 800a576:	bfd4      	ite	le
 800a578:	f1c1 0202 	rsble	r2, r1, #2
 800a57c:	2201      	movgt	r2, #1
 800a57e:	4413      	add	r3, r2
 800a580:	e7e0      	b.n	800a544 <_printf_float+0x16c>
 800a582:	6823      	ldr	r3, [r4, #0]
 800a584:	055a      	lsls	r2, r3, #21
 800a586:	d407      	bmi.n	800a598 <_printf_float+0x1c0>
 800a588:	6923      	ldr	r3, [r4, #16]
 800a58a:	4642      	mov	r2, r8
 800a58c:	4631      	mov	r1, r6
 800a58e:	4628      	mov	r0, r5
 800a590:	47b8      	blx	r7
 800a592:	3001      	adds	r0, #1
 800a594:	d12a      	bne.n	800a5ec <_printf_float+0x214>
 800a596:	e76b      	b.n	800a470 <_printf_float+0x98>
 800a598:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a59c:	f240 80e0 	bls.w	800a760 <_printf_float+0x388>
 800a5a0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a5a4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a5a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5ac:	d133      	bne.n	800a616 <_printf_float+0x23e>
 800a5ae:	4a38      	ldr	r2, [pc, #224]	@ (800a690 <_printf_float+0x2b8>)
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	4631      	mov	r1, r6
 800a5b4:	4628      	mov	r0, r5
 800a5b6:	47b8      	blx	r7
 800a5b8:	3001      	adds	r0, #1
 800a5ba:	f43f af59 	beq.w	800a470 <_printf_float+0x98>
 800a5be:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a5c2:	4543      	cmp	r3, r8
 800a5c4:	db02      	blt.n	800a5cc <_printf_float+0x1f4>
 800a5c6:	6823      	ldr	r3, [r4, #0]
 800a5c8:	07d8      	lsls	r0, r3, #31
 800a5ca:	d50f      	bpl.n	800a5ec <_printf_float+0x214>
 800a5cc:	9b05      	ldr	r3, [sp, #20]
 800a5ce:	465a      	mov	r2, fp
 800a5d0:	4631      	mov	r1, r6
 800a5d2:	4628      	mov	r0, r5
 800a5d4:	47b8      	blx	r7
 800a5d6:	3001      	adds	r0, #1
 800a5d8:	f43f af4a 	beq.w	800a470 <_printf_float+0x98>
 800a5dc:	f04f 0900 	mov.w	r9, #0
 800a5e0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800a5e4:	f104 0a1a 	add.w	sl, r4, #26
 800a5e8:	45c8      	cmp	r8, r9
 800a5ea:	dc09      	bgt.n	800a600 <_printf_float+0x228>
 800a5ec:	6823      	ldr	r3, [r4, #0]
 800a5ee:	079b      	lsls	r3, r3, #30
 800a5f0:	f100 8107 	bmi.w	800a802 <_printf_float+0x42a>
 800a5f4:	68e0      	ldr	r0, [r4, #12]
 800a5f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5f8:	4298      	cmp	r0, r3
 800a5fa:	bfb8      	it	lt
 800a5fc:	4618      	movlt	r0, r3
 800a5fe:	e739      	b.n	800a474 <_printf_float+0x9c>
 800a600:	2301      	movs	r3, #1
 800a602:	4652      	mov	r2, sl
 800a604:	4631      	mov	r1, r6
 800a606:	4628      	mov	r0, r5
 800a608:	47b8      	blx	r7
 800a60a:	3001      	adds	r0, #1
 800a60c:	f43f af30 	beq.w	800a470 <_printf_float+0x98>
 800a610:	f109 0901 	add.w	r9, r9, #1
 800a614:	e7e8      	b.n	800a5e8 <_printf_float+0x210>
 800a616:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a618:	2b00      	cmp	r3, #0
 800a61a:	dc3b      	bgt.n	800a694 <_printf_float+0x2bc>
 800a61c:	4a1c      	ldr	r2, [pc, #112]	@ (800a690 <_printf_float+0x2b8>)
 800a61e:	2301      	movs	r3, #1
 800a620:	4631      	mov	r1, r6
 800a622:	4628      	mov	r0, r5
 800a624:	47b8      	blx	r7
 800a626:	3001      	adds	r0, #1
 800a628:	f43f af22 	beq.w	800a470 <_printf_float+0x98>
 800a62c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a630:	ea59 0303 	orrs.w	r3, r9, r3
 800a634:	d102      	bne.n	800a63c <_printf_float+0x264>
 800a636:	6823      	ldr	r3, [r4, #0]
 800a638:	07d9      	lsls	r1, r3, #31
 800a63a:	d5d7      	bpl.n	800a5ec <_printf_float+0x214>
 800a63c:	9b05      	ldr	r3, [sp, #20]
 800a63e:	465a      	mov	r2, fp
 800a640:	4631      	mov	r1, r6
 800a642:	4628      	mov	r0, r5
 800a644:	47b8      	blx	r7
 800a646:	3001      	adds	r0, #1
 800a648:	f43f af12 	beq.w	800a470 <_printf_float+0x98>
 800a64c:	f04f 0a00 	mov.w	sl, #0
 800a650:	f104 0b1a 	add.w	fp, r4, #26
 800a654:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a656:	425b      	negs	r3, r3
 800a658:	4553      	cmp	r3, sl
 800a65a:	dc01      	bgt.n	800a660 <_printf_float+0x288>
 800a65c:	464b      	mov	r3, r9
 800a65e:	e794      	b.n	800a58a <_printf_float+0x1b2>
 800a660:	2301      	movs	r3, #1
 800a662:	465a      	mov	r2, fp
 800a664:	4631      	mov	r1, r6
 800a666:	4628      	mov	r0, r5
 800a668:	47b8      	blx	r7
 800a66a:	3001      	adds	r0, #1
 800a66c:	f43f af00 	beq.w	800a470 <_printf_float+0x98>
 800a670:	f10a 0a01 	add.w	sl, sl, #1
 800a674:	e7ee      	b.n	800a654 <_printf_float+0x27c>
 800a676:	bf00      	nop
 800a678:	ffffffff 	.word	0xffffffff
 800a67c:	7fefffff 	.word	0x7fefffff
 800a680:	0800cf00 	.word	0x0800cf00
 800a684:	0800cefc 	.word	0x0800cefc
 800a688:	0800cf08 	.word	0x0800cf08
 800a68c:	0800cf04 	.word	0x0800cf04
 800a690:	0800cf0c 	.word	0x0800cf0c
 800a694:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a696:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a69a:	4553      	cmp	r3, sl
 800a69c:	bfa8      	it	ge
 800a69e:	4653      	movge	r3, sl
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	4699      	mov	r9, r3
 800a6a4:	dc37      	bgt.n	800a716 <_printf_float+0x33e>
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	9307      	str	r3, [sp, #28]
 800a6aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a6ae:	f104 021a 	add.w	r2, r4, #26
 800a6b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a6b4:	9907      	ldr	r1, [sp, #28]
 800a6b6:	9306      	str	r3, [sp, #24]
 800a6b8:	eba3 0309 	sub.w	r3, r3, r9
 800a6bc:	428b      	cmp	r3, r1
 800a6be:	dc31      	bgt.n	800a724 <_printf_float+0x34c>
 800a6c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6c2:	459a      	cmp	sl, r3
 800a6c4:	dc3b      	bgt.n	800a73e <_printf_float+0x366>
 800a6c6:	6823      	ldr	r3, [r4, #0]
 800a6c8:	07da      	lsls	r2, r3, #31
 800a6ca:	d438      	bmi.n	800a73e <_printf_float+0x366>
 800a6cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6ce:	ebaa 0903 	sub.w	r9, sl, r3
 800a6d2:	9b06      	ldr	r3, [sp, #24]
 800a6d4:	ebaa 0303 	sub.w	r3, sl, r3
 800a6d8:	4599      	cmp	r9, r3
 800a6da:	bfa8      	it	ge
 800a6dc:	4699      	movge	r9, r3
 800a6de:	f1b9 0f00 	cmp.w	r9, #0
 800a6e2:	dc34      	bgt.n	800a74e <_printf_float+0x376>
 800a6e4:	f04f 0800 	mov.w	r8, #0
 800a6e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a6ec:	f104 0b1a 	add.w	fp, r4, #26
 800a6f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6f2:	ebaa 0303 	sub.w	r3, sl, r3
 800a6f6:	eba3 0309 	sub.w	r3, r3, r9
 800a6fa:	4543      	cmp	r3, r8
 800a6fc:	f77f af76 	ble.w	800a5ec <_printf_float+0x214>
 800a700:	2301      	movs	r3, #1
 800a702:	465a      	mov	r2, fp
 800a704:	4631      	mov	r1, r6
 800a706:	4628      	mov	r0, r5
 800a708:	47b8      	blx	r7
 800a70a:	3001      	adds	r0, #1
 800a70c:	f43f aeb0 	beq.w	800a470 <_printf_float+0x98>
 800a710:	f108 0801 	add.w	r8, r8, #1
 800a714:	e7ec      	b.n	800a6f0 <_printf_float+0x318>
 800a716:	4642      	mov	r2, r8
 800a718:	4631      	mov	r1, r6
 800a71a:	4628      	mov	r0, r5
 800a71c:	47b8      	blx	r7
 800a71e:	3001      	adds	r0, #1
 800a720:	d1c1      	bne.n	800a6a6 <_printf_float+0x2ce>
 800a722:	e6a5      	b.n	800a470 <_printf_float+0x98>
 800a724:	2301      	movs	r3, #1
 800a726:	4631      	mov	r1, r6
 800a728:	4628      	mov	r0, r5
 800a72a:	9206      	str	r2, [sp, #24]
 800a72c:	47b8      	blx	r7
 800a72e:	3001      	adds	r0, #1
 800a730:	f43f ae9e 	beq.w	800a470 <_printf_float+0x98>
 800a734:	9b07      	ldr	r3, [sp, #28]
 800a736:	9a06      	ldr	r2, [sp, #24]
 800a738:	3301      	adds	r3, #1
 800a73a:	9307      	str	r3, [sp, #28]
 800a73c:	e7b9      	b.n	800a6b2 <_printf_float+0x2da>
 800a73e:	9b05      	ldr	r3, [sp, #20]
 800a740:	465a      	mov	r2, fp
 800a742:	4631      	mov	r1, r6
 800a744:	4628      	mov	r0, r5
 800a746:	47b8      	blx	r7
 800a748:	3001      	adds	r0, #1
 800a74a:	d1bf      	bne.n	800a6cc <_printf_float+0x2f4>
 800a74c:	e690      	b.n	800a470 <_printf_float+0x98>
 800a74e:	9a06      	ldr	r2, [sp, #24]
 800a750:	464b      	mov	r3, r9
 800a752:	4442      	add	r2, r8
 800a754:	4631      	mov	r1, r6
 800a756:	4628      	mov	r0, r5
 800a758:	47b8      	blx	r7
 800a75a:	3001      	adds	r0, #1
 800a75c:	d1c2      	bne.n	800a6e4 <_printf_float+0x30c>
 800a75e:	e687      	b.n	800a470 <_printf_float+0x98>
 800a760:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800a764:	f1b9 0f01 	cmp.w	r9, #1
 800a768:	dc01      	bgt.n	800a76e <_printf_float+0x396>
 800a76a:	07db      	lsls	r3, r3, #31
 800a76c:	d536      	bpl.n	800a7dc <_printf_float+0x404>
 800a76e:	2301      	movs	r3, #1
 800a770:	4642      	mov	r2, r8
 800a772:	4631      	mov	r1, r6
 800a774:	4628      	mov	r0, r5
 800a776:	47b8      	blx	r7
 800a778:	3001      	adds	r0, #1
 800a77a:	f43f ae79 	beq.w	800a470 <_printf_float+0x98>
 800a77e:	9b05      	ldr	r3, [sp, #20]
 800a780:	465a      	mov	r2, fp
 800a782:	4631      	mov	r1, r6
 800a784:	4628      	mov	r0, r5
 800a786:	47b8      	blx	r7
 800a788:	3001      	adds	r0, #1
 800a78a:	f43f ae71 	beq.w	800a470 <_printf_float+0x98>
 800a78e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a792:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a79a:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800a79e:	d018      	beq.n	800a7d2 <_printf_float+0x3fa>
 800a7a0:	464b      	mov	r3, r9
 800a7a2:	f108 0201 	add.w	r2, r8, #1
 800a7a6:	4631      	mov	r1, r6
 800a7a8:	4628      	mov	r0, r5
 800a7aa:	47b8      	blx	r7
 800a7ac:	3001      	adds	r0, #1
 800a7ae:	d10c      	bne.n	800a7ca <_printf_float+0x3f2>
 800a7b0:	e65e      	b.n	800a470 <_printf_float+0x98>
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	465a      	mov	r2, fp
 800a7b6:	4631      	mov	r1, r6
 800a7b8:	4628      	mov	r0, r5
 800a7ba:	47b8      	blx	r7
 800a7bc:	3001      	adds	r0, #1
 800a7be:	f43f ae57 	beq.w	800a470 <_printf_float+0x98>
 800a7c2:	f108 0801 	add.w	r8, r8, #1
 800a7c6:	45c8      	cmp	r8, r9
 800a7c8:	dbf3      	blt.n	800a7b2 <_printf_float+0x3da>
 800a7ca:	4653      	mov	r3, sl
 800a7cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a7d0:	e6dc      	b.n	800a58c <_printf_float+0x1b4>
 800a7d2:	f04f 0800 	mov.w	r8, #0
 800a7d6:	f104 0b1a 	add.w	fp, r4, #26
 800a7da:	e7f4      	b.n	800a7c6 <_printf_float+0x3ee>
 800a7dc:	2301      	movs	r3, #1
 800a7de:	4642      	mov	r2, r8
 800a7e0:	e7e1      	b.n	800a7a6 <_printf_float+0x3ce>
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	464a      	mov	r2, r9
 800a7e6:	4631      	mov	r1, r6
 800a7e8:	4628      	mov	r0, r5
 800a7ea:	47b8      	blx	r7
 800a7ec:	3001      	adds	r0, #1
 800a7ee:	f43f ae3f 	beq.w	800a470 <_printf_float+0x98>
 800a7f2:	f108 0801 	add.w	r8, r8, #1
 800a7f6:	68e3      	ldr	r3, [r4, #12]
 800a7f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a7fa:	1a5b      	subs	r3, r3, r1
 800a7fc:	4543      	cmp	r3, r8
 800a7fe:	dcf0      	bgt.n	800a7e2 <_printf_float+0x40a>
 800a800:	e6f8      	b.n	800a5f4 <_printf_float+0x21c>
 800a802:	f04f 0800 	mov.w	r8, #0
 800a806:	f104 0919 	add.w	r9, r4, #25
 800a80a:	e7f4      	b.n	800a7f6 <_printf_float+0x41e>

0800a80c <_printf_common>:
 800a80c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a810:	4616      	mov	r6, r2
 800a812:	4698      	mov	r8, r3
 800a814:	688a      	ldr	r2, [r1, #8]
 800a816:	690b      	ldr	r3, [r1, #16]
 800a818:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a81c:	4293      	cmp	r3, r2
 800a81e:	bfb8      	it	lt
 800a820:	4613      	movlt	r3, r2
 800a822:	6033      	str	r3, [r6, #0]
 800a824:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a828:	4607      	mov	r7, r0
 800a82a:	460c      	mov	r4, r1
 800a82c:	b10a      	cbz	r2, 800a832 <_printf_common+0x26>
 800a82e:	3301      	adds	r3, #1
 800a830:	6033      	str	r3, [r6, #0]
 800a832:	6823      	ldr	r3, [r4, #0]
 800a834:	0699      	lsls	r1, r3, #26
 800a836:	bf42      	ittt	mi
 800a838:	6833      	ldrmi	r3, [r6, #0]
 800a83a:	3302      	addmi	r3, #2
 800a83c:	6033      	strmi	r3, [r6, #0]
 800a83e:	6825      	ldr	r5, [r4, #0]
 800a840:	f015 0506 	ands.w	r5, r5, #6
 800a844:	d106      	bne.n	800a854 <_printf_common+0x48>
 800a846:	f104 0a19 	add.w	sl, r4, #25
 800a84a:	68e3      	ldr	r3, [r4, #12]
 800a84c:	6832      	ldr	r2, [r6, #0]
 800a84e:	1a9b      	subs	r3, r3, r2
 800a850:	42ab      	cmp	r3, r5
 800a852:	dc26      	bgt.n	800a8a2 <_printf_common+0x96>
 800a854:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a858:	6822      	ldr	r2, [r4, #0]
 800a85a:	3b00      	subs	r3, #0
 800a85c:	bf18      	it	ne
 800a85e:	2301      	movne	r3, #1
 800a860:	0692      	lsls	r2, r2, #26
 800a862:	d42b      	bmi.n	800a8bc <_printf_common+0xb0>
 800a864:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a868:	4641      	mov	r1, r8
 800a86a:	4638      	mov	r0, r7
 800a86c:	47c8      	blx	r9
 800a86e:	3001      	adds	r0, #1
 800a870:	d01e      	beq.n	800a8b0 <_printf_common+0xa4>
 800a872:	6823      	ldr	r3, [r4, #0]
 800a874:	6922      	ldr	r2, [r4, #16]
 800a876:	f003 0306 	and.w	r3, r3, #6
 800a87a:	2b04      	cmp	r3, #4
 800a87c:	bf02      	ittt	eq
 800a87e:	68e5      	ldreq	r5, [r4, #12]
 800a880:	6833      	ldreq	r3, [r6, #0]
 800a882:	1aed      	subeq	r5, r5, r3
 800a884:	68a3      	ldr	r3, [r4, #8]
 800a886:	bf0c      	ite	eq
 800a888:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a88c:	2500      	movne	r5, #0
 800a88e:	4293      	cmp	r3, r2
 800a890:	bfc4      	itt	gt
 800a892:	1a9b      	subgt	r3, r3, r2
 800a894:	18ed      	addgt	r5, r5, r3
 800a896:	2600      	movs	r6, #0
 800a898:	341a      	adds	r4, #26
 800a89a:	42b5      	cmp	r5, r6
 800a89c:	d11a      	bne.n	800a8d4 <_printf_common+0xc8>
 800a89e:	2000      	movs	r0, #0
 800a8a0:	e008      	b.n	800a8b4 <_printf_common+0xa8>
 800a8a2:	2301      	movs	r3, #1
 800a8a4:	4652      	mov	r2, sl
 800a8a6:	4641      	mov	r1, r8
 800a8a8:	4638      	mov	r0, r7
 800a8aa:	47c8      	blx	r9
 800a8ac:	3001      	adds	r0, #1
 800a8ae:	d103      	bne.n	800a8b8 <_printf_common+0xac>
 800a8b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a8b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8b8:	3501      	adds	r5, #1
 800a8ba:	e7c6      	b.n	800a84a <_printf_common+0x3e>
 800a8bc:	18e1      	adds	r1, r4, r3
 800a8be:	1c5a      	adds	r2, r3, #1
 800a8c0:	2030      	movs	r0, #48	@ 0x30
 800a8c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a8c6:	4422      	add	r2, r4
 800a8c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a8cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a8d0:	3302      	adds	r3, #2
 800a8d2:	e7c7      	b.n	800a864 <_printf_common+0x58>
 800a8d4:	2301      	movs	r3, #1
 800a8d6:	4622      	mov	r2, r4
 800a8d8:	4641      	mov	r1, r8
 800a8da:	4638      	mov	r0, r7
 800a8dc:	47c8      	blx	r9
 800a8de:	3001      	adds	r0, #1
 800a8e0:	d0e6      	beq.n	800a8b0 <_printf_common+0xa4>
 800a8e2:	3601      	adds	r6, #1
 800a8e4:	e7d9      	b.n	800a89a <_printf_common+0x8e>
	...

0800a8e8 <_printf_i>:
 800a8e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a8ec:	7e0f      	ldrb	r7, [r1, #24]
 800a8ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a8f0:	2f78      	cmp	r7, #120	@ 0x78
 800a8f2:	4691      	mov	r9, r2
 800a8f4:	4680      	mov	r8, r0
 800a8f6:	460c      	mov	r4, r1
 800a8f8:	469a      	mov	sl, r3
 800a8fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a8fe:	d807      	bhi.n	800a910 <_printf_i+0x28>
 800a900:	2f62      	cmp	r7, #98	@ 0x62
 800a902:	d80a      	bhi.n	800a91a <_printf_i+0x32>
 800a904:	2f00      	cmp	r7, #0
 800a906:	f000 80d1 	beq.w	800aaac <_printf_i+0x1c4>
 800a90a:	2f58      	cmp	r7, #88	@ 0x58
 800a90c:	f000 80b8 	beq.w	800aa80 <_printf_i+0x198>
 800a910:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a914:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a918:	e03a      	b.n	800a990 <_printf_i+0xa8>
 800a91a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a91e:	2b15      	cmp	r3, #21
 800a920:	d8f6      	bhi.n	800a910 <_printf_i+0x28>
 800a922:	a101      	add	r1, pc, #4	@ (adr r1, 800a928 <_printf_i+0x40>)
 800a924:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a928:	0800a981 	.word	0x0800a981
 800a92c:	0800a995 	.word	0x0800a995
 800a930:	0800a911 	.word	0x0800a911
 800a934:	0800a911 	.word	0x0800a911
 800a938:	0800a911 	.word	0x0800a911
 800a93c:	0800a911 	.word	0x0800a911
 800a940:	0800a995 	.word	0x0800a995
 800a944:	0800a911 	.word	0x0800a911
 800a948:	0800a911 	.word	0x0800a911
 800a94c:	0800a911 	.word	0x0800a911
 800a950:	0800a911 	.word	0x0800a911
 800a954:	0800aa93 	.word	0x0800aa93
 800a958:	0800a9bf 	.word	0x0800a9bf
 800a95c:	0800aa4d 	.word	0x0800aa4d
 800a960:	0800a911 	.word	0x0800a911
 800a964:	0800a911 	.word	0x0800a911
 800a968:	0800aab5 	.word	0x0800aab5
 800a96c:	0800a911 	.word	0x0800a911
 800a970:	0800a9bf 	.word	0x0800a9bf
 800a974:	0800a911 	.word	0x0800a911
 800a978:	0800a911 	.word	0x0800a911
 800a97c:	0800aa55 	.word	0x0800aa55
 800a980:	6833      	ldr	r3, [r6, #0]
 800a982:	1d1a      	adds	r2, r3, #4
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	6032      	str	r2, [r6, #0]
 800a988:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a98c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a990:	2301      	movs	r3, #1
 800a992:	e09c      	b.n	800aace <_printf_i+0x1e6>
 800a994:	6833      	ldr	r3, [r6, #0]
 800a996:	6820      	ldr	r0, [r4, #0]
 800a998:	1d19      	adds	r1, r3, #4
 800a99a:	6031      	str	r1, [r6, #0]
 800a99c:	0606      	lsls	r6, r0, #24
 800a99e:	d501      	bpl.n	800a9a4 <_printf_i+0xbc>
 800a9a0:	681d      	ldr	r5, [r3, #0]
 800a9a2:	e003      	b.n	800a9ac <_printf_i+0xc4>
 800a9a4:	0645      	lsls	r5, r0, #25
 800a9a6:	d5fb      	bpl.n	800a9a0 <_printf_i+0xb8>
 800a9a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a9ac:	2d00      	cmp	r5, #0
 800a9ae:	da03      	bge.n	800a9b8 <_printf_i+0xd0>
 800a9b0:	232d      	movs	r3, #45	@ 0x2d
 800a9b2:	426d      	negs	r5, r5
 800a9b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9b8:	4858      	ldr	r0, [pc, #352]	@ (800ab1c <_printf_i+0x234>)
 800a9ba:	230a      	movs	r3, #10
 800a9bc:	e011      	b.n	800a9e2 <_printf_i+0xfa>
 800a9be:	6821      	ldr	r1, [r4, #0]
 800a9c0:	6833      	ldr	r3, [r6, #0]
 800a9c2:	0608      	lsls	r0, r1, #24
 800a9c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a9c8:	d402      	bmi.n	800a9d0 <_printf_i+0xe8>
 800a9ca:	0649      	lsls	r1, r1, #25
 800a9cc:	bf48      	it	mi
 800a9ce:	b2ad      	uxthmi	r5, r5
 800a9d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a9d2:	4852      	ldr	r0, [pc, #328]	@ (800ab1c <_printf_i+0x234>)
 800a9d4:	6033      	str	r3, [r6, #0]
 800a9d6:	bf14      	ite	ne
 800a9d8:	230a      	movne	r3, #10
 800a9da:	2308      	moveq	r3, #8
 800a9dc:	2100      	movs	r1, #0
 800a9de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a9e2:	6866      	ldr	r6, [r4, #4]
 800a9e4:	60a6      	str	r6, [r4, #8]
 800a9e6:	2e00      	cmp	r6, #0
 800a9e8:	db05      	blt.n	800a9f6 <_printf_i+0x10e>
 800a9ea:	6821      	ldr	r1, [r4, #0]
 800a9ec:	432e      	orrs	r6, r5
 800a9ee:	f021 0104 	bic.w	r1, r1, #4
 800a9f2:	6021      	str	r1, [r4, #0]
 800a9f4:	d04b      	beq.n	800aa8e <_printf_i+0x1a6>
 800a9f6:	4616      	mov	r6, r2
 800a9f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800a9fc:	fb03 5711 	mls	r7, r3, r1, r5
 800aa00:	5dc7      	ldrb	r7, [r0, r7]
 800aa02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aa06:	462f      	mov	r7, r5
 800aa08:	42bb      	cmp	r3, r7
 800aa0a:	460d      	mov	r5, r1
 800aa0c:	d9f4      	bls.n	800a9f8 <_printf_i+0x110>
 800aa0e:	2b08      	cmp	r3, #8
 800aa10:	d10b      	bne.n	800aa2a <_printf_i+0x142>
 800aa12:	6823      	ldr	r3, [r4, #0]
 800aa14:	07df      	lsls	r7, r3, #31
 800aa16:	d508      	bpl.n	800aa2a <_printf_i+0x142>
 800aa18:	6923      	ldr	r3, [r4, #16]
 800aa1a:	6861      	ldr	r1, [r4, #4]
 800aa1c:	4299      	cmp	r1, r3
 800aa1e:	bfde      	ittt	le
 800aa20:	2330      	movle	r3, #48	@ 0x30
 800aa22:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aa26:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800aa2a:	1b92      	subs	r2, r2, r6
 800aa2c:	6122      	str	r2, [r4, #16]
 800aa2e:	f8cd a000 	str.w	sl, [sp]
 800aa32:	464b      	mov	r3, r9
 800aa34:	aa03      	add	r2, sp, #12
 800aa36:	4621      	mov	r1, r4
 800aa38:	4640      	mov	r0, r8
 800aa3a:	f7ff fee7 	bl	800a80c <_printf_common>
 800aa3e:	3001      	adds	r0, #1
 800aa40:	d14a      	bne.n	800aad8 <_printf_i+0x1f0>
 800aa42:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aa46:	b004      	add	sp, #16
 800aa48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa4c:	6823      	ldr	r3, [r4, #0]
 800aa4e:	f043 0320 	orr.w	r3, r3, #32
 800aa52:	6023      	str	r3, [r4, #0]
 800aa54:	4832      	ldr	r0, [pc, #200]	@ (800ab20 <_printf_i+0x238>)
 800aa56:	2778      	movs	r7, #120	@ 0x78
 800aa58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aa5c:	6823      	ldr	r3, [r4, #0]
 800aa5e:	6831      	ldr	r1, [r6, #0]
 800aa60:	061f      	lsls	r7, r3, #24
 800aa62:	f851 5b04 	ldr.w	r5, [r1], #4
 800aa66:	d402      	bmi.n	800aa6e <_printf_i+0x186>
 800aa68:	065f      	lsls	r7, r3, #25
 800aa6a:	bf48      	it	mi
 800aa6c:	b2ad      	uxthmi	r5, r5
 800aa6e:	6031      	str	r1, [r6, #0]
 800aa70:	07d9      	lsls	r1, r3, #31
 800aa72:	bf44      	itt	mi
 800aa74:	f043 0320 	orrmi.w	r3, r3, #32
 800aa78:	6023      	strmi	r3, [r4, #0]
 800aa7a:	b11d      	cbz	r5, 800aa84 <_printf_i+0x19c>
 800aa7c:	2310      	movs	r3, #16
 800aa7e:	e7ad      	b.n	800a9dc <_printf_i+0xf4>
 800aa80:	4826      	ldr	r0, [pc, #152]	@ (800ab1c <_printf_i+0x234>)
 800aa82:	e7e9      	b.n	800aa58 <_printf_i+0x170>
 800aa84:	6823      	ldr	r3, [r4, #0]
 800aa86:	f023 0320 	bic.w	r3, r3, #32
 800aa8a:	6023      	str	r3, [r4, #0]
 800aa8c:	e7f6      	b.n	800aa7c <_printf_i+0x194>
 800aa8e:	4616      	mov	r6, r2
 800aa90:	e7bd      	b.n	800aa0e <_printf_i+0x126>
 800aa92:	6833      	ldr	r3, [r6, #0]
 800aa94:	6825      	ldr	r5, [r4, #0]
 800aa96:	6961      	ldr	r1, [r4, #20]
 800aa98:	1d18      	adds	r0, r3, #4
 800aa9a:	6030      	str	r0, [r6, #0]
 800aa9c:	062e      	lsls	r6, r5, #24
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	d501      	bpl.n	800aaa6 <_printf_i+0x1be>
 800aaa2:	6019      	str	r1, [r3, #0]
 800aaa4:	e002      	b.n	800aaac <_printf_i+0x1c4>
 800aaa6:	0668      	lsls	r0, r5, #25
 800aaa8:	d5fb      	bpl.n	800aaa2 <_printf_i+0x1ba>
 800aaaa:	8019      	strh	r1, [r3, #0]
 800aaac:	2300      	movs	r3, #0
 800aaae:	6123      	str	r3, [r4, #16]
 800aab0:	4616      	mov	r6, r2
 800aab2:	e7bc      	b.n	800aa2e <_printf_i+0x146>
 800aab4:	6833      	ldr	r3, [r6, #0]
 800aab6:	1d1a      	adds	r2, r3, #4
 800aab8:	6032      	str	r2, [r6, #0]
 800aaba:	681e      	ldr	r6, [r3, #0]
 800aabc:	6862      	ldr	r2, [r4, #4]
 800aabe:	2100      	movs	r1, #0
 800aac0:	4630      	mov	r0, r6
 800aac2:	f7f5 fc0d 	bl	80002e0 <memchr>
 800aac6:	b108      	cbz	r0, 800aacc <_printf_i+0x1e4>
 800aac8:	1b80      	subs	r0, r0, r6
 800aaca:	6060      	str	r0, [r4, #4]
 800aacc:	6863      	ldr	r3, [r4, #4]
 800aace:	6123      	str	r3, [r4, #16]
 800aad0:	2300      	movs	r3, #0
 800aad2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aad6:	e7aa      	b.n	800aa2e <_printf_i+0x146>
 800aad8:	6923      	ldr	r3, [r4, #16]
 800aada:	4632      	mov	r2, r6
 800aadc:	4649      	mov	r1, r9
 800aade:	4640      	mov	r0, r8
 800aae0:	47d0      	blx	sl
 800aae2:	3001      	adds	r0, #1
 800aae4:	d0ad      	beq.n	800aa42 <_printf_i+0x15a>
 800aae6:	6823      	ldr	r3, [r4, #0]
 800aae8:	079b      	lsls	r3, r3, #30
 800aaea:	d413      	bmi.n	800ab14 <_printf_i+0x22c>
 800aaec:	68e0      	ldr	r0, [r4, #12]
 800aaee:	9b03      	ldr	r3, [sp, #12]
 800aaf0:	4298      	cmp	r0, r3
 800aaf2:	bfb8      	it	lt
 800aaf4:	4618      	movlt	r0, r3
 800aaf6:	e7a6      	b.n	800aa46 <_printf_i+0x15e>
 800aaf8:	2301      	movs	r3, #1
 800aafa:	4632      	mov	r2, r6
 800aafc:	4649      	mov	r1, r9
 800aafe:	4640      	mov	r0, r8
 800ab00:	47d0      	blx	sl
 800ab02:	3001      	adds	r0, #1
 800ab04:	d09d      	beq.n	800aa42 <_printf_i+0x15a>
 800ab06:	3501      	adds	r5, #1
 800ab08:	68e3      	ldr	r3, [r4, #12]
 800ab0a:	9903      	ldr	r1, [sp, #12]
 800ab0c:	1a5b      	subs	r3, r3, r1
 800ab0e:	42ab      	cmp	r3, r5
 800ab10:	dcf2      	bgt.n	800aaf8 <_printf_i+0x210>
 800ab12:	e7eb      	b.n	800aaec <_printf_i+0x204>
 800ab14:	2500      	movs	r5, #0
 800ab16:	f104 0619 	add.w	r6, r4, #25
 800ab1a:	e7f5      	b.n	800ab08 <_printf_i+0x220>
 800ab1c:	0800cf0e 	.word	0x0800cf0e
 800ab20:	0800cf1f 	.word	0x0800cf1f

0800ab24 <sniprintf>:
 800ab24:	b40c      	push	{r2, r3}
 800ab26:	b530      	push	{r4, r5, lr}
 800ab28:	4b18      	ldr	r3, [pc, #96]	@ (800ab8c <sniprintf+0x68>)
 800ab2a:	1e0c      	subs	r4, r1, #0
 800ab2c:	681d      	ldr	r5, [r3, #0]
 800ab2e:	b09d      	sub	sp, #116	@ 0x74
 800ab30:	da08      	bge.n	800ab44 <sniprintf+0x20>
 800ab32:	238b      	movs	r3, #139	@ 0x8b
 800ab34:	602b      	str	r3, [r5, #0]
 800ab36:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab3a:	b01d      	add	sp, #116	@ 0x74
 800ab3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab40:	b002      	add	sp, #8
 800ab42:	4770      	bx	lr
 800ab44:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ab48:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ab4c:	f04f 0300 	mov.w	r3, #0
 800ab50:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ab52:	bf14      	ite	ne
 800ab54:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ab58:	4623      	moveq	r3, r4
 800ab5a:	9304      	str	r3, [sp, #16]
 800ab5c:	9307      	str	r3, [sp, #28]
 800ab5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ab62:	9002      	str	r0, [sp, #8]
 800ab64:	9006      	str	r0, [sp, #24]
 800ab66:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ab6a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ab6c:	ab21      	add	r3, sp, #132	@ 0x84
 800ab6e:	a902      	add	r1, sp, #8
 800ab70:	4628      	mov	r0, r5
 800ab72:	9301      	str	r3, [sp, #4]
 800ab74:	f000 ff4a 	bl	800ba0c <_svfiprintf_r>
 800ab78:	1c43      	adds	r3, r0, #1
 800ab7a:	bfbc      	itt	lt
 800ab7c:	238b      	movlt	r3, #139	@ 0x8b
 800ab7e:	602b      	strlt	r3, [r5, #0]
 800ab80:	2c00      	cmp	r4, #0
 800ab82:	d0da      	beq.n	800ab3a <sniprintf+0x16>
 800ab84:	9b02      	ldr	r3, [sp, #8]
 800ab86:	2200      	movs	r2, #0
 800ab88:	701a      	strb	r2, [r3, #0]
 800ab8a:	e7d6      	b.n	800ab3a <sniprintf+0x16>
 800ab8c:	24000034 	.word	0x24000034

0800ab90 <std>:
 800ab90:	2300      	movs	r3, #0
 800ab92:	b510      	push	{r4, lr}
 800ab94:	4604      	mov	r4, r0
 800ab96:	e9c0 3300 	strd	r3, r3, [r0]
 800ab9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ab9e:	6083      	str	r3, [r0, #8]
 800aba0:	8181      	strh	r1, [r0, #12]
 800aba2:	6643      	str	r3, [r0, #100]	@ 0x64
 800aba4:	81c2      	strh	r2, [r0, #14]
 800aba6:	6183      	str	r3, [r0, #24]
 800aba8:	4619      	mov	r1, r3
 800abaa:	2208      	movs	r2, #8
 800abac:	305c      	adds	r0, #92	@ 0x5c
 800abae:	f000 f8b1 	bl	800ad14 <memset>
 800abb2:	4b0d      	ldr	r3, [pc, #52]	@ (800abe8 <std+0x58>)
 800abb4:	6263      	str	r3, [r4, #36]	@ 0x24
 800abb6:	4b0d      	ldr	r3, [pc, #52]	@ (800abec <std+0x5c>)
 800abb8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800abba:	4b0d      	ldr	r3, [pc, #52]	@ (800abf0 <std+0x60>)
 800abbc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800abbe:	4b0d      	ldr	r3, [pc, #52]	@ (800abf4 <std+0x64>)
 800abc0:	6323      	str	r3, [r4, #48]	@ 0x30
 800abc2:	4b0d      	ldr	r3, [pc, #52]	@ (800abf8 <std+0x68>)
 800abc4:	6224      	str	r4, [r4, #32]
 800abc6:	429c      	cmp	r4, r3
 800abc8:	d006      	beq.n	800abd8 <std+0x48>
 800abca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800abce:	4294      	cmp	r4, r2
 800abd0:	d002      	beq.n	800abd8 <std+0x48>
 800abd2:	33d0      	adds	r3, #208	@ 0xd0
 800abd4:	429c      	cmp	r4, r3
 800abd6:	d105      	bne.n	800abe4 <std+0x54>
 800abd8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800abdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abe0:	f000 b8ca 	b.w	800ad78 <__retarget_lock_init_recursive>
 800abe4:	bd10      	pop	{r4, pc}
 800abe6:	bf00      	nop
 800abe8:	0800c5bd 	.word	0x0800c5bd
 800abec:	0800c5df 	.word	0x0800c5df
 800abf0:	0800c617 	.word	0x0800c617
 800abf4:	0800c63b 	.word	0x0800c63b
 800abf8:	240003f4 	.word	0x240003f4

0800abfc <stdio_exit_handler>:
 800abfc:	4a02      	ldr	r2, [pc, #8]	@ (800ac08 <stdio_exit_handler+0xc>)
 800abfe:	4903      	ldr	r1, [pc, #12]	@ (800ac0c <stdio_exit_handler+0x10>)
 800ac00:	4803      	ldr	r0, [pc, #12]	@ (800ac10 <stdio_exit_handler+0x14>)
 800ac02:	f000 b869 	b.w	800acd8 <_fwalk_sglue>
 800ac06:	bf00      	nop
 800ac08:	24000028 	.word	0x24000028
 800ac0c:	0800be61 	.word	0x0800be61
 800ac10:	24000038 	.word	0x24000038

0800ac14 <cleanup_stdio>:
 800ac14:	6841      	ldr	r1, [r0, #4]
 800ac16:	4b0c      	ldr	r3, [pc, #48]	@ (800ac48 <cleanup_stdio+0x34>)
 800ac18:	4299      	cmp	r1, r3
 800ac1a:	b510      	push	{r4, lr}
 800ac1c:	4604      	mov	r4, r0
 800ac1e:	d001      	beq.n	800ac24 <cleanup_stdio+0x10>
 800ac20:	f001 f91e 	bl	800be60 <_fflush_r>
 800ac24:	68a1      	ldr	r1, [r4, #8]
 800ac26:	4b09      	ldr	r3, [pc, #36]	@ (800ac4c <cleanup_stdio+0x38>)
 800ac28:	4299      	cmp	r1, r3
 800ac2a:	d002      	beq.n	800ac32 <cleanup_stdio+0x1e>
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	f001 f917 	bl	800be60 <_fflush_r>
 800ac32:	68e1      	ldr	r1, [r4, #12]
 800ac34:	4b06      	ldr	r3, [pc, #24]	@ (800ac50 <cleanup_stdio+0x3c>)
 800ac36:	4299      	cmp	r1, r3
 800ac38:	d004      	beq.n	800ac44 <cleanup_stdio+0x30>
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac40:	f001 b90e 	b.w	800be60 <_fflush_r>
 800ac44:	bd10      	pop	{r4, pc}
 800ac46:	bf00      	nop
 800ac48:	240003f4 	.word	0x240003f4
 800ac4c:	2400045c 	.word	0x2400045c
 800ac50:	240004c4 	.word	0x240004c4

0800ac54 <global_stdio_init.part.0>:
 800ac54:	b510      	push	{r4, lr}
 800ac56:	4b0b      	ldr	r3, [pc, #44]	@ (800ac84 <global_stdio_init.part.0+0x30>)
 800ac58:	4c0b      	ldr	r4, [pc, #44]	@ (800ac88 <global_stdio_init.part.0+0x34>)
 800ac5a:	4a0c      	ldr	r2, [pc, #48]	@ (800ac8c <global_stdio_init.part.0+0x38>)
 800ac5c:	601a      	str	r2, [r3, #0]
 800ac5e:	4620      	mov	r0, r4
 800ac60:	2200      	movs	r2, #0
 800ac62:	2104      	movs	r1, #4
 800ac64:	f7ff ff94 	bl	800ab90 <std>
 800ac68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ac6c:	2201      	movs	r2, #1
 800ac6e:	2109      	movs	r1, #9
 800ac70:	f7ff ff8e 	bl	800ab90 <std>
 800ac74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ac78:	2202      	movs	r2, #2
 800ac7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac7e:	2112      	movs	r1, #18
 800ac80:	f7ff bf86 	b.w	800ab90 <std>
 800ac84:	2400052c 	.word	0x2400052c
 800ac88:	240003f4 	.word	0x240003f4
 800ac8c:	0800abfd 	.word	0x0800abfd

0800ac90 <__sfp_lock_acquire>:
 800ac90:	4801      	ldr	r0, [pc, #4]	@ (800ac98 <__sfp_lock_acquire+0x8>)
 800ac92:	f000 b872 	b.w	800ad7a <__retarget_lock_acquire_recursive>
 800ac96:	bf00      	nop
 800ac98:	24000531 	.word	0x24000531

0800ac9c <__sfp_lock_release>:
 800ac9c:	4801      	ldr	r0, [pc, #4]	@ (800aca4 <__sfp_lock_release+0x8>)
 800ac9e:	f000 b86d 	b.w	800ad7c <__retarget_lock_release_recursive>
 800aca2:	bf00      	nop
 800aca4:	24000531 	.word	0x24000531

0800aca8 <__sinit>:
 800aca8:	b510      	push	{r4, lr}
 800acaa:	4604      	mov	r4, r0
 800acac:	f7ff fff0 	bl	800ac90 <__sfp_lock_acquire>
 800acb0:	6a23      	ldr	r3, [r4, #32]
 800acb2:	b11b      	cbz	r3, 800acbc <__sinit+0x14>
 800acb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acb8:	f7ff bff0 	b.w	800ac9c <__sfp_lock_release>
 800acbc:	4b04      	ldr	r3, [pc, #16]	@ (800acd0 <__sinit+0x28>)
 800acbe:	6223      	str	r3, [r4, #32]
 800acc0:	4b04      	ldr	r3, [pc, #16]	@ (800acd4 <__sinit+0x2c>)
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d1f5      	bne.n	800acb4 <__sinit+0xc>
 800acc8:	f7ff ffc4 	bl	800ac54 <global_stdio_init.part.0>
 800accc:	e7f2      	b.n	800acb4 <__sinit+0xc>
 800acce:	bf00      	nop
 800acd0:	0800ac15 	.word	0x0800ac15
 800acd4:	2400052c 	.word	0x2400052c

0800acd8 <_fwalk_sglue>:
 800acd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acdc:	4607      	mov	r7, r0
 800acde:	4688      	mov	r8, r1
 800ace0:	4614      	mov	r4, r2
 800ace2:	2600      	movs	r6, #0
 800ace4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ace8:	f1b9 0901 	subs.w	r9, r9, #1
 800acec:	d505      	bpl.n	800acfa <_fwalk_sglue+0x22>
 800acee:	6824      	ldr	r4, [r4, #0]
 800acf0:	2c00      	cmp	r4, #0
 800acf2:	d1f7      	bne.n	800ace4 <_fwalk_sglue+0xc>
 800acf4:	4630      	mov	r0, r6
 800acf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acfa:	89ab      	ldrh	r3, [r5, #12]
 800acfc:	2b01      	cmp	r3, #1
 800acfe:	d907      	bls.n	800ad10 <_fwalk_sglue+0x38>
 800ad00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad04:	3301      	adds	r3, #1
 800ad06:	d003      	beq.n	800ad10 <_fwalk_sglue+0x38>
 800ad08:	4629      	mov	r1, r5
 800ad0a:	4638      	mov	r0, r7
 800ad0c:	47c0      	blx	r8
 800ad0e:	4306      	orrs	r6, r0
 800ad10:	3568      	adds	r5, #104	@ 0x68
 800ad12:	e7e9      	b.n	800ace8 <_fwalk_sglue+0x10>

0800ad14 <memset>:
 800ad14:	4402      	add	r2, r0
 800ad16:	4603      	mov	r3, r0
 800ad18:	4293      	cmp	r3, r2
 800ad1a:	d100      	bne.n	800ad1e <memset+0xa>
 800ad1c:	4770      	bx	lr
 800ad1e:	f803 1b01 	strb.w	r1, [r3], #1
 800ad22:	e7f9      	b.n	800ad18 <memset+0x4>

0800ad24 <__errno>:
 800ad24:	4b01      	ldr	r3, [pc, #4]	@ (800ad2c <__errno+0x8>)
 800ad26:	6818      	ldr	r0, [r3, #0]
 800ad28:	4770      	bx	lr
 800ad2a:	bf00      	nop
 800ad2c:	24000034 	.word	0x24000034

0800ad30 <__libc_init_array>:
 800ad30:	b570      	push	{r4, r5, r6, lr}
 800ad32:	4d0d      	ldr	r5, [pc, #52]	@ (800ad68 <__libc_init_array+0x38>)
 800ad34:	4c0d      	ldr	r4, [pc, #52]	@ (800ad6c <__libc_init_array+0x3c>)
 800ad36:	1b64      	subs	r4, r4, r5
 800ad38:	10a4      	asrs	r4, r4, #2
 800ad3a:	2600      	movs	r6, #0
 800ad3c:	42a6      	cmp	r6, r4
 800ad3e:	d109      	bne.n	800ad54 <__libc_init_array+0x24>
 800ad40:	4d0b      	ldr	r5, [pc, #44]	@ (800ad70 <__libc_init_array+0x40>)
 800ad42:	4c0c      	ldr	r4, [pc, #48]	@ (800ad74 <__libc_init_array+0x44>)
 800ad44:	f002 f884 	bl	800ce50 <_init>
 800ad48:	1b64      	subs	r4, r4, r5
 800ad4a:	10a4      	asrs	r4, r4, #2
 800ad4c:	2600      	movs	r6, #0
 800ad4e:	42a6      	cmp	r6, r4
 800ad50:	d105      	bne.n	800ad5e <__libc_init_array+0x2e>
 800ad52:	bd70      	pop	{r4, r5, r6, pc}
 800ad54:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad58:	4798      	blx	r3
 800ad5a:	3601      	adds	r6, #1
 800ad5c:	e7ee      	b.n	800ad3c <__libc_init_array+0xc>
 800ad5e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad62:	4798      	blx	r3
 800ad64:	3601      	adds	r6, #1
 800ad66:	e7f2      	b.n	800ad4e <__libc_init_array+0x1e>
 800ad68:	0800d27c 	.word	0x0800d27c
 800ad6c:	0800d27c 	.word	0x0800d27c
 800ad70:	0800d27c 	.word	0x0800d27c
 800ad74:	0800d280 	.word	0x0800d280

0800ad78 <__retarget_lock_init_recursive>:
 800ad78:	4770      	bx	lr

0800ad7a <__retarget_lock_acquire_recursive>:
 800ad7a:	4770      	bx	lr

0800ad7c <__retarget_lock_release_recursive>:
 800ad7c:	4770      	bx	lr
	...

0800ad80 <_localeconv_r>:
 800ad80:	4800      	ldr	r0, [pc, #0]	@ (800ad84 <_localeconv_r+0x4>)
 800ad82:	4770      	bx	lr
 800ad84:	24000174 	.word	0x24000174

0800ad88 <quorem>:
 800ad88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad8c:	6903      	ldr	r3, [r0, #16]
 800ad8e:	690c      	ldr	r4, [r1, #16]
 800ad90:	42a3      	cmp	r3, r4
 800ad92:	4607      	mov	r7, r0
 800ad94:	db7e      	blt.n	800ae94 <quorem+0x10c>
 800ad96:	3c01      	subs	r4, #1
 800ad98:	f101 0814 	add.w	r8, r1, #20
 800ad9c:	00a3      	lsls	r3, r4, #2
 800ad9e:	f100 0514 	add.w	r5, r0, #20
 800ada2:	9300      	str	r3, [sp, #0]
 800ada4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ada8:	9301      	str	r3, [sp, #4]
 800adaa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800adae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800adb2:	3301      	adds	r3, #1
 800adb4:	429a      	cmp	r2, r3
 800adb6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800adba:	fbb2 f6f3 	udiv	r6, r2, r3
 800adbe:	d32e      	bcc.n	800ae1e <quorem+0x96>
 800adc0:	f04f 0a00 	mov.w	sl, #0
 800adc4:	46c4      	mov	ip, r8
 800adc6:	46ae      	mov	lr, r5
 800adc8:	46d3      	mov	fp, sl
 800adca:	f85c 3b04 	ldr.w	r3, [ip], #4
 800adce:	b298      	uxth	r0, r3
 800add0:	fb06 a000 	mla	r0, r6, r0, sl
 800add4:	0c02      	lsrs	r2, r0, #16
 800add6:	0c1b      	lsrs	r3, r3, #16
 800add8:	fb06 2303 	mla	r3, r6, r3, r2
 800addc:	f8de 2000 	ldr.w	r2, [lr]
 800ade0:	b280      	uxth	r0, r0
 800ade2:	b292      	uxth	r2, r2
 800ade4:	1a12      	subs	r2, r2, r0
 800ade6:	445a      	add	r2, fp
 800ade8:	f8de 0000 	ldr.w	r0, [lr]
 800adec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800adf0:	b29b      	uxth	r3, r3
 800adf2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800adf6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800adfa:	b292      	uxth	r2, r2
 800adfc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ae00:	45e1      	cmp	r9, ip
 800ae02:	f84e 2b04 	str.w	r2, [lr], #4
 800ae06:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ae0a:	d2de      	bcs.n	800adca <quorem+0x42>
 800ae0c:	9b00      	ldr	r3, [sp, #0]
 800ae0e:	58eb      	ldr	r3, [r5, r3]
 800ae10:	b92b      	cbnz	r3, 800ae1e <quorem+0x96>
 800ae12:	9b01      	ldr	r3, [sp, #4]
 800ae14:	3b04      	subs	r3, #4
 800ae16:	429d      	cmp	r5, r3
 800ae18:	461a      	mov	r2, r3
 800ae1a:	d32f      	bcc.n	800ae7c <quorem+0xf4>
 800ae1c:	613c      	str	r4, [r7, #16]
 800ae1e:	4638      	mov	r0, r7
 800ae20:	f001 fac4 	bl	800c3ac <__mcmp>
 800ae24:	2800      	cmp	r0, #0
 800ae26:	db25      	blt.n	800ae74 <quorem+0xec>
 800ae28:	4629      	mov	r1, r5
 800ae2a:	2000      	movs	r0, #0
 800ae2c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae30:	f8d1 c000 	ldr.w	ip, [r1]
 800ae34:	fa1f fe82 	uxth.w	lr, r2
 800ae38:	fa1f f38c 	uxth.w	r3, ip
 800ae3c:	eba3 030e 	sub.w	r3, r3, lr
 800ae40:	4403      	add	r3, r0
 800ae42:	0c12      	lsrs	r2, r2, #16
 800ae44:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ae48:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ae4c:	b29b      	uxth	r3, r3
 800ae4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae52:	45c1      	cmp	r9, r8
 800ae54:	f841 3b04 	str.w	r3, [r1], #4
 800ae58:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ae5c:	d2e6      	bcs.n	800ae2c <quorem+0xa4>
 800ae5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae66:	b922      	cbnz	r2, 800ae72 <quorem+0xea>
 800ae68:	3b04      	subs	r3, #4
 800ae6a:	429d      	cmp	r5, r3
 800ae6c:	461a      	mov	r2, r3
 800ae6e:	d30b      	bcc.n	800ae88 <quorem+0x100>
 800ae70:	613c      	str	r4, [r7, #16]
 800ae72:	3601      	adds	r6, #1
 800ae74:	4630      	mov	r0, r6
 800ae76:	b003      	add	sp, #12
 800ae78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae7c:	6812      	ldr	r2, [r2, #0]
 800ae7e:	3b04      	subs	r3, #4
 800ae80:	2a00      	cmp	r2, #0
 800ae82:	d1cb      	bne.n	800ae1c <quorem+0x94>
 800ae84:	3c01      	subs	r4, #1
 800ae86:	e7c6      	b.n	800ae16 <quorem+0x8e>
 800ae88:	6812      	ldr	r2, [r2, #0]
 800ae8a:	3b04      	subs	r3, #4
 800ae8c:	2a00      	cmp	r2, #0
 800ae8e:	d1ef      	bne.n	800ae70 <quorem+0xe8>
 800ae90:	3c01      	subs	r4, #1
 800ae92:	e7ea      	b.n	800ae6a <quorem+0xe2>
 800ae94:	2000      	movs	r0, #0
 800ae96:	e7ee      	b.n	800ae76 <quorem+0xee>

0800ae98 <_dtoa_r>:
 800ae98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae9c:	ed2d 8b02 	vpush	{d8}
 800aea0:	69c7      	ldr	r7, [r0, #28]
 800aea2:	b091      	sub	sp, #68	@ 0x44
 800aea4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800aea8:	ec55 4b10 	vmov	r4, r5, d0
 800aeac:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800aeae:	9107      	str	r1, [sp, #28]
 800aeb0:	4681      	mov	r9, r0
 800aeb2:	9209      	str	r2, [sp, #36]	@ 0x24
 800aeb4:	930d      	str	r3, [sp, #52]	@ 0x34
 800aeb6:	b97f      	cbnz	r7, 800aed8 <_dtoa_r+0x40>
 800aeb8:	2010      	movs	r0, #16
 800aeba:	f000 fea3 	bl	800bc04 <malloc>
 800aebe:	4602      	mov	r2, r0
 800aec0:	f8c9 001c 	str.w	r0, [r9, #28]
 800aec4:	b920      	cbnz	r0, 800aed0 <_dtoa_r+0x38>
 800aec6:	4ba0      	ldr	r3, [pc, #640]	@ (800b148 <_dtoa_r+0x2b0>)
 800aec8:	21ef      	movs	r1, #239	@ 0xef
 800aeca:	48a0      	ldr	r0, [pc, #640]	@ (800b14c <_dtoa_r+0x2b4>)
 800aecc:	f001 fc66 	bl	800c79c <__assert_func>
 800aed0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800aed4:	6007      	str	r7, [r0, #0]
 800aed6:	60c7      	str	r7, [r0, #12]
 800aed8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aedc:	6819      	ldr	r1, [r3, #0]
 800aede:	b159      	cbz	r1, 800aef8 <_dtoa_r+0x60>
 800aee0:	685a      	ldr	r2, [r3, #4]
 800aee2:	604a      	str	r2, [r1, #4]
 800aee4:	2301      	movs	r3, #1
 800aee6:	4093      	lsls	r3, r2
 800aee8:	608b      	str	r3, [r1, #8]
 800aeea:	4648      	mov	r0, r9
 800aeec:	f001 f82c 	bl	800bf48 <_Bfree>
 800aef0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aef4:	2200      	movs	r2, #0
 800aef6:	601a      	str	r2, [r3, #0]
 800aef8:	1e2b      	subs	r3, r5, #0
 800aefa:	bfbb      	ittet	lt
 800aefc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800af00:	9303      	strlt	r3, [sp, #12]
 800af02:	2300      	movge	r3, #0
 800af04:	2201      	movlt	r2, #1
 800af06:	bfac      	ite	ge
 800af08:	6033      	strge	r3, [r6, #0]
 800af0a:	6032      	strlt	r2, [r6, #0]
 800af0c:	4b90      	ldr	r3, [pc, #576]	@ (800b150 <_dtoa_r+0x2b8>)
 800af0e:	9e03      	ldr	r6, [sp, #12]
 800af10:	43b3      	bics	r3, r6
 800af12:	d110      	bne.n	800af36 <_dtoa_r+0x9e>
 800af14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800af16:	f242 730f 	movw	r3, #9999	@ 0x270f
 800af1a:	6013      	str	r3, [r2, #0]
 800af1c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800af20:	4323      	orrs	r3, r4
 800af22:	f000 84e6 	beq.w	800b8f2 <_dtoa_r+0xa5a>
 800af26:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800af28:	4f8a      	ldr	r7, [pc, #552]	@ (800b154 <_dtoa_r+0x2bc>)
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	f000 84e8 	beq.w	800b900 <_dtoa_r+0xa68>
 800af30:	1cfb      	adds	r3, r7, #3
 800af32:	f000 bce3 	b.w	800b8fc <_dtoa_r+0xa64>
 800af36:	ed9d 8b02 	vldr	d8, [sp, #8]
 800af3a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800af3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af42:	d10a      	bne.n	800af5a <_dtoa_r+0xc2>
 800af44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800af46:	2301      	movs	r3, #1
 800af48:	6013      	str	r3, [r2, #0]
 800af4a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800af4c:	b113      	cbz	r3, 800af54 <_dtoa_r+0xbc>
 800af4e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800af50:	4b81      	ldr	r3, [pc, #516]	@ (800b158 <_dtoa_r+0x2c0>)
 800af52:	6013      	str	r3, [r2, #0]
 800af54:	4f81      	ldr	r7, [pc, #516]	@ (800b15c <_dtoa_r+0x2c4>)
 800af56:	f000 bcd3 	b.w	800b900 <_dtoa_r+0xa68>
 800af5a:	aa0e      	add	r2, sp, #56	@ 0x38
 800af5c:	a90f      	add	r1, sp, #60	@ 0x3c
 800af5e:	4648      	mov	r0, r9
 800af60:	eeb0 0b48 	vmov.f64	d0, d8
 800af64:	f001 fad2 	bl	800c50c <__d2b>
 800af68:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800af6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af6e:	9001      	str	r0, [sp, #4]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d045      	beq.n	800b000 <_dtoa_r+0x168>
 800af74:	eeb0 7b48 	vmov.f64	d7, d8
 800af78:	ee18 1a90 	vmov	r1, s17
 800af7c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800af80:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800af84:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800af88:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800af8c:	2500      	movs	r5, #0
 800af8e:	ee07 1a90 	vmov	s15, r1
 800af92:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800af96:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b130 <_dtoa_r+0x298>
 800af9a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800af9e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800b138 <_dtoa_r+0x2a0>
 800afa2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800afa6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b140 <_dtoa_r+0x2a8>
 800afaa:	ee07 3a90 	vmov	s15, r3
 800afae:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800afb2:	eeb0 7b46 	vmov.f64	d7, d6
 800afb6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800afba:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800afbe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800afc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afc6:	ee16 8a90 	vmov	r8, s13
 800afca:	d508      	bpl.n	800afde <_dtoa_r+0x146>
 800afcc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800afd0:	eeb4 6b47 	vcmp.f64	d6, d7
 800afd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afd8:	bf18      	it	ne
 800afda:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 800afde:	f1b8 0f16 	cmp.w	r8, #22
 800afe2:	d82b      	bhi.n	800b03c <_dtoa_r+0x1a4>
 800afe4:	495e      	ldr	r1, [pc, #376]	@ (800b160 <_dtoa_r+0x2c8>)
 800afe6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800afea:	ed91 7b00 	vldr	d7, [r1]
 800afee:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800aff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aff6:	d501      	bpl.n	800affc <_dtoa_r+0x164>
 800aff8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800affc:	2100      	movs	r1, #0
 800affe:	e01e      	b.n	800b03e <_dtoa_r+0x1a6>
 800b000:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b002:	4413      	add	r3, r2
 800b004:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800b008:	2920      	cmp	r1, #32
 800b00a:	bfc1      	itttt	gt
 800b00c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800b010:	408e      	lslgt	r6, r1
 800b012:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800b016:	fa24 f101 	lsrgt.w	r1, r4, r1
 800b01a:	bfd6      	itet	le
 800b01c:	f1c1 0120 	rsble	r1, r1, #32
 800b020:	4331      	orrgt	r1, r6
 800b022:	fa04 f101 	lslle.w	r1, r4, r1
 800b026:	ee07 1a90 	vmov	s15, r1
 800b02a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b02e:	3b01      	subs	r3, #1
 800b030:	ee17 1a90 	vmov	r1, s15
 800b034:	2501      	movs	r5, #1
 800b036:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800b03a:	e7a8      	b.n	800af8e <_dtoa_r+0xf6>
 800b03c:	2101      	movs	r1, #1
 800b03e:	1ad2      	subs	r2, r2, r3
 800b040:	1e53      	subs	r3, r2, #1
 800b042:	9306      	str	r3, [sp, #24]
 800b044:	bf45      	ittet	mi
 800b046:	f1c2 0301 	rsbmi	r3, r2, #1
 800b04a:	9304      	strmi	r3, [sp, #16]
 800b04c:	2300      	movpl	r3, #0
 800b04e:	2300      	movmi	r3, #0
 800b050:	bf4c      	ite	mi
 800b052:	9306      	strmi	r3, [sp, #24]
 800b054:	9304      	strpl	r3, [sp, #16]
 800b056:	f1b8 0f00 	cmp.w	r8, #0
 800b05a:	910c      	str	r1, [sp, #48]	@ 0x30
 800b05c:	db18      	blt.n	800b090 <_dtoa_r+0x1f8>
 800b05e:	9b06      	ldr	r3, [sp, #24]
 800b060:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b064:	4443      	add	r3, r8
 800b066:	9306      	str	r3, [sp, #24]
 800b068:	2300      	movs	r3, #0
 800b06a:	9a07      	ldr	r2, [sp, #28]
 800b06c:	2a09      	cmp	r2, #9
 800b06e:	d845      	bhi.n	800b0fc <_dtoa_r+0x264>
 800b070:	2a05      	cmp	r2, #5
 800b072:	bfc4      	itt	gt
 800b074:	3a04      	subgt	r2, #4
 800b076:	9207      	strgt	r2, [sp, #28]
 800b078:	9a07      	ldr	r2, [sp, #28]
 800b07a:	f1a2 0202 	sub.w	r2, r2, #2
 800b07e:	bfcc      	ite	gt
 800b080:	2400      	movgt	r4, #0
 800b082:	2401      	movle	r4, #1
 800b084:	2a03      	cmp	r2, #3
 800b086:	d844      	bhi.n	800b112 <_dtoa_r+0x27a>
 800b088:	e8df f002 	tbb	[pc, r2]
 800b08c:	0b173634 	.word	0x0b173634
 800b090:	9b04      	ldr	r3, [sp, #16]
 800b092:	2200      	movs	r2, #0
 800b094:	eba3 0308 	sub.w	r3, r3, r8
 800b098:	9304      	str	r3, [sp, #16]
 800b09a:	920a      	str	r2, [sp, #40]	@ 0x28
 800b09c:	f1c8 0300 	rsb	r3, r8, #0
 800b0a0:	e7e3      	b.n	800b06a <_dtoa_r+0x1d2>
 800b0a2:	2201      	movs	r2, #1
 800b0a4:	9208      	str	r2, [sp, #32]
 800b0a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0a8:	eb08 0b02 	add.w	fp, r8, r2
 800b0ac:	f10b 0a01 	add.w	sl, fp, #1
 800b0b0:	4652      	mov	r2, sl
 800b0b2:	2a01      	cmp	r2, #1
 800b0b4:	bfb8      	it	lt
 800b0b6:	2201      	movlt	r2, #1
 800b0b8:	e006      	b.n	800b0c8 <_dtoa_r+0x230>
 800b0ba:	2201      	movs	r2, #1
 800b0bc:	9208      	str	r2, [sp, #32]
 800b0be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0c0:	2a00      	cmp	r2, #0
 800b0c2:	dd29      	ble.n	800b118 <_dtoa_r+0x280>
 800b0c4:	4693      	mov	fp, r2
 800b0c6:	4692      	mov	sl, r2
 800b0c8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800b0cc:	2100      	movs	r1, #0
 800b0ce:	2004      	movs	r0, #4
 800b0d0:	f100 0614 	add.w	r6, r0, #20
 800b0d4:	4296      	cmp	r6, r2
 800b0d6:	d926      	bls.n	800b126 <_dtoa_r+0x28e>
 800b0d8:	6079      	str	r1, [r7, #4]
 800b0da:	4648      	mov	r0, r9
 800b0dc:	9305      	str	r3, [sp, #20]
 800b0de:	f000 fef3 	bl	800bec8 <_Balloc>
 800b0e2:	9b05      	ldr	r3, [sp, #20]
 800b0e4:	4607      	mov	r7, r0
 800b0e6:	2800      	cmp	r0, #0
 800b0e8:	d13e      	bne.n	800b168 <_dtoa_r+0x2d0>
 800b0ea:	4b1e      	ldr	r3, [pc, #120]	@ (800b164 <_dtoa_r+0x2cc>)
 800b0ec:	4602      	mov	r2, r0
 800b0ee:	f240 11af 	movw	r1, #431	@ 0x1af
 800b0f2:	e6ea      	b.n	800aeca <_dtoa_r+0x32>
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	e7e1      	b.n	800b0bc <_dtoa_r+0x224>
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	e7d3      	b.n	800b0a4 <_dtoa_r+0x20c>
 800b0fc:	2401      	movs	r4, #1
 800b0fe:	2200      	movs	r2, #0
 800b100:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800b104:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800b108:	2100      	movs	r1, #0
 800b10a:	46da      	mov	sl, fp
 800b10c:	2212      	movs	r2, #18
 800b10e:	9109      	str	r1, [sp, #36]	@ 0x24
 800b110:	e7da      	b.n	800b0c8 <_dtoa_r+0x230>
 800b112:	2201      	movs	r2, #1
 800b114:	9208      	str	r2, [sp, #32]
 800b116:	e7f5      	b.n	800b104 <_dtoa_r+0x26c>
 800b118:	f04f 0b01 	mov.w	fp, #1
 800b11c:	46da      	mov	sl, fp
 800b11e:	465a      	mov	r2, fp
 800b120:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800b124:	e7d0      	b.n	800b0c8 <_dtoa_r+0x230>
 800b126:	3101      	adds	r1, #1
 800b128:	0040      	lsls	r0, r0, #1
 800b12a:	e7d1      	b.n	800b0d0 <_dtoa_r+0x238>
 800b12c:	f3af 8000 	nop.w
 800b130:	636f4361 	.word	0x636f4361
 800b134:	3fd287a7 	.word	0x3fd287a7
 800b138:	8b60c8b3 	.word	0x8b60c8b3
 800b13c:	3fc68a28 	.word	0x3fc68a28
 800b140:	509f79fb 	.word	0x509f79fb
 800b144:	3fd34413 	.word	0x3fd34413
 800b148:	0800cf3d 	.word	0x0800cf3d
 800b14c:	0800cf54 	.word	0x0800cf54
 800b150:	7ff00000 	.word	0x7ff00000
 800b154:	0800cf39 	.word	0x0800cf39
 800b158:	0800cf0d 	.word	0x0800cf0d
 800b15c:	0800cf0c 	.word	0x0800cf0c
 800b160:	0800d0a8 	.word	0x0800d0a8
 800b164:	0800cfac 	.word	0x0800cfac
 800b168:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800b16c:	f1ba 0f0e 	cmp.w	sl, #14
 800b170:	6010      	str	r0, [r2, #0]
 800b172:	d86e      	bhi.n	800b252 <_dtoa_r+0x3ba>
 800b174:	2c00      	cmp	r4, #0
 800b176:	d06c      	beq.n	800b252 <_dtoa_r+0x3ba>
 800b178:	f1b8 0f00 	cmp.w	r8, #0
 800b17c:	f340 80b4 	ble.w	800b2e8 <_dtoa_r+0x450>
 800b180:	4ac8      	ldr	r2, [pc, #800]	@ (800b4a4 <_dtoa_r+0x60c>)
 800b182:	f008 010f 	and.w	r1, r8, #15
 800b186:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b18a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800b18e:	ed92 7b00 	vldr	d7, [r2]
 800b192:	ea4f 1128 	mov.w	r1, r8, asr #4
 800b196:	f000 809b 	beq.w	800b2d0 <_dtoa_r+0x438>
 800b19a:	4ac3      	ldr	r2, [pc, #780]	@ (800b4a8 <_dtoa_r+0x610>)
 800b19c:	ed92 6b08 	vldr	d6, [r2, #32]
 800b1a0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800b1a4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800b1a8:	f001 010f 	and.w	r1, r1, #15
 800b1ac:	2203      	movs	r2, #3
 800b1ae:	48be      	ldr	r0, [pc, #760]	@ (800b4a8 <_dtoa_r+0x610>)
 800b1b0:	2900      	cmp	r1, #0
 800b1b2:	f040 808f 	bne.w	800b2d4 <_dtoa_r+0x43c>
 800b1b6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b1ba:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b1be:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b1c2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b1c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b1c8:	2900      	cmp	r1, #0
 800b1ca:	f000 80b3 	beq.w	800b334 <_dtoa_r+0x49c>
 800b1ce:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800b1d2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b1d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1da:	f140 80ab 	bpl.w	800b334 <_dtoa_r+0x49c>
 800b1de:	f1ba 0f00 	cmp.w	sl, #0
 800b1e2:	f000 80a7 	beq.w	800b334 <_dtoa_r+0x49c>
 800b1e6:	f1bb 0f00 	cmp.w	fp, #0
 800b1ea:	dd30      	ble.n	800b24e <_dtoa_r+0x3b6>
 800b1ec:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800b1f0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b1f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b1f8:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800b1fc:	9105      	str	r1, [sp, #20]
 800b1fe:	3201      	adds	r2, #1
 800b200:	465c      	mov	r4, fp
 800b202:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b206:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800b20a:	ee07 2a90 	vmov	s15, r2
 800b20e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b212:	eea7 5b06 	vfma.f64	d5, d7, d6
 800b216:	ee15 2a90 	vmov	r2, s11
 800b21a:	ec51 0b15 	vmov	r0, r1, d5
 800b21e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800b222:	2c00      	cmp	r4, #0
 800b224:	f040 808a 	bne.w	800b33c <_dtoa_r+0x4a4>
 800b228:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b22c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b230:	ec41 0b17 	vmov	d7, r0, r1
 800b234:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b23c:	f300 826a 	bgt.w	800b714 <_dtoa_r+0x87c>
 800b240:	eeb1 7b47 	vneg.f64	d7, d7
 800b244:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b24c:	d423      	bmi.n	800b296 <_dtoa_r+0x3fe>
 800b24e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b252:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b254:	2a00      	cmp	r2, #0
 800b256:	f2c0 8129 	blt.w	800b4ac <_dtoa_r+0x614>
 800b25a:	f1b8 0f0e 	cmp.w	r8, #14
 800b25e:	f300 8125 	bgt.w	800b4ac <_dtoa_r+0x614>
 800b262:	4b90      	ldr	r3, [pc, #576]	@ (800b4a4 <_dtoa_r+0x60c>)
 800b264:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b268:	ed93 6b00 	vldr	d6, [r3]
 800b26c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b26e:	2b00      	cmp	r3, #0
 800b270:	f280 80c8 	bge.w	800b404 <_dtoa_r+0x56c>
 800b274:	f1ba 0f00 	cmp.w	sl, #0
 800b278:	f300 80c4 	bgt.w	800b404 <_dtoa_r+0x56c>
 800b27c:	d10b      	bne.n	800b296 <_dtoa_r+0x3fe>
 800b27e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b282:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b286:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b28a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b28e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b292:	f2c0 823c 	blt.w	800b70e <_dtoa_r+0x876>
 800b296:	2400      	movs	r4, #0
 800b298:	4625      	mov	r5, r4
 800b29a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b29c:	43db      	mvns	r3, r3
 800b29e:	9305      	str	r3, [sp, #20]
 800b2a0:	463e      	mov	r6, r7
 800b2a2:	f04f 0800 	mov.w	r8, #0
 800b2a6:	4621      	mov	r1, r4
 800b2a8:	4648      	mov	r0, r9
 800b2aa:	f000 fe4d 	bl	800bf48 <_Bfree>
 800b2ae:	2d00      	cmp	r5, #0
 800b2b0:	f000 80a2 	beq.w	800b3f8 <_dtoa_r+0x560>
 800b2b4:	f1b8 0f00 	cmp.w	r8, #0
 800b2b8:	d005      	beq.n	800b2c6 <_dtoa_r+0x42e>
 800b2ba:	45a8      	cmp	r8, r5
 800b2bc:	d003      	beq.n	800b2c6 <_dtoa_r+0x42e>
 800b2be:	4641      	mov	r1, r8
 800b2c0:	4648      	mov	r0, r9
 800b2c2:	f000 fe41 	bl	800bf48 <_Bfree>
 800b2c6:	4629      	mov	r1, r5
 800b2c8:	4648      	mov	r0, r9
 800b2ca:	f000 fe3d 	bl	800bf48 <_Bfree>
 800b2ce:	e093      	b.n	800b3f8 <_dtoa_r+0x560>
 800b2d0:	2202      	movs	r2, #2
 800b2d2:	e76c      	b.n	800b1ae <_dtoa_r+0x316>
 800b2d4:	07cc      	lsls	r4, r1, #31
 800b2d6:	d504      	bpl.n	800b2e2 <_dtoa_r+0x44a>
 800b2d8:	ed90 6b00 	vldr	d6, [r0]
 800b2dc:	3201      	adds	r2, #1
 800b2de:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b2e2:	1049      	asrs	r1, r1, #1
 800b2e4:	3008      	adds	r0, #8
 800b2e6:	e763      	b.n	800b1b0 <_dtoa_r+0x318>
 800b2e8:	d022      	beq.n	800b330 <_dtoa_r+0x498>
 800b2ea:	f1c8 0100 	rsb	r1, r8, #0
 800b2ee:	4a6d      	ldr	r2, [pc, #436]	@ (800b4a4 <_dtoa_r+0x60c>)
 800b2f0:	f001 000f 	and.w	r0, r1, #15
 800b2f4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b2f8:	ed92 7b00 	vldr	d7, [r2]
 800b2fc:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b300:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b304:	4868      	ldr	r0, [pc, #416]	@ (800b4a8 <_dtoa_r+0x610>)
 800b306:	1109      	asrs	r1, r1, #4
 800b308:	2400      	movs	r4, #0
 800b30a:	2202      	movs	r2, #2
 800b30c:	b929      	cbnz	r1, 800b31a <_dtoa_r+0x482>
 800b30e:	2c00      	cmp	r4, #0
 800b310:	f43f af57 	beq.w	800b1c2 <_dtoa_r+0x32a>
 800b314:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b318:	e753      	b.n	800b1c2 <_dtoa_r+0x32a>
 800b31a:	07ce      	lsls	r6, r1, #31
 800b31c:	d505      	bpl.n	800b32a <_dtoa_r+0x492>
 800b31e:	ed90 6b00 	vldr	d6, [r0]
 800b322:	3201      	adds	r2, #1
 800b324:	2401      	movs	r4, #1
 800b326:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b32a:	1049      	asrs	r1, r1, #1
 800b32c:	3008      	adds	r0, #8
 800b32e:	e7ed      	b.n	800b30c <_dtoa_r+0x474>
 800b330:	2202      	movs	r2, #2
 800b332:	e746      	b.n	800b1c2 <_dtoa_r+0x32a>
 800b334:	f8cd 8014 	str.w	r8, [sp, #20]
 800b338:	4654      	mov	r4, sl
 800b33a:	e762      	b.n	800b202 <_dtoa_r+0x36a>
 800b33c:	4a59      	ldr	r2, [pc, #356]	@ (800b4a4 <_dtoa_r+0x60c>)
 800b33e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800b342:	ed12 4b02 	vldr	d4, [r2, #-8]
 800b346:	9a08      	ldr	r2, [sp, #32]
 800b348:	ec41 0b17 	vmov	d7, r0, r1
 800b34c:	443c      	add	r4, r7
 800b34e:	b34a      	cbz	r2, 800b3a4 <_dtoa_r+0x50c>
 800b350:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800b354:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800b358:	463e      	mov	r6, r7
 800b35a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b35e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b362:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b366:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b36a:	ee14 2a90 	vmov	r2, s9
 800b36e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b372:	3230      	adds	r2, #48	@ 0x30
 800b374:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b378:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b37c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b380:	f806 2b01 	strb.w	r2, [r6], #1
 800b384:	d438      	bmi.n	800b3f8 <_dtoa_r+0x560>
 800b386:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b38a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b38e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b392:	d46e      	bmi.n	800b472 <_dtoa_r+0x5da>
 800b394:	42a6      	cmp	r6, r4
 800b396:	f43f af5a 	beq.w	800b24e <_dtoa_r+0x3b6>
 800b39a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b39e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b3a2:	e7e0      	b.n	800b366 <_dtoa_r+0x4ce>
 800b3a4:	4621      	mov	r1, r4
 800b3a6:	463e      	mov	r6, r7
 800b3a8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b3ac:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b3b0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b3b4:	ee14 2a90 	vmov	r2, s9
 800b3b8:	3230      	adds	r2, #48	@ 0x30
 800b3ba:	f806 2b01 	strb.w	r2, [r6], #1
 800b3be:	42a6      	cmp	r6, r4
 800b3c0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b3c4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b3c8:	d119      	bne.n	800b3fe <_dtoa_r+0x566>
 800b3ca:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800b3ce:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b3d2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b3d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3da:	dc4a      	bgt.n	800b472 <_dtoa_r+0x5da>
 800b3dc:	ee35 5b47 	vsub.f64	d5, d5, d7
 800b3e0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800b3e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3e8:	f57f af31 	bpl.w	800b24e <_dtoa_r+0x3b6>
 800b3ec:	460e      	mov	r6, r1
 800b3ee:	3901      	subs	r1, #1
 800b3f0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b3f4:	2b30      	cmp	r3, #48	@ 0x30
 800b3f6:	d0f9      	beq.n	800b3ec <_dtoa_r+0x554>
 800b3f8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b3fc:	e027      	b.n	800b44e <_dtoa_r+0x5b6>
 800b3fe:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b402:	e7d5      	b.n	800b3b0 <_dtoa_r+0x518>
 800b404:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b408:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800b40c:	463e      	mov	r6, r7
 800b40e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b412:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b416:	ee15 3a10 	vmov	r3, s10
 800b41a:	3330      	adds	r3, #48	@ 0x30
 800b41c:	f806 3b01 	strb.w	r3, [r6], #1
 800b420:	1bf3      	subs	r3, r6, r7
 800b422:	459a      	cmp	sl, r3
 800b424:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b428:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b42c:	d132      	bne.n	800b494 <_dtoa_r+0x5fc>
 800b42e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b432:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b43a:	dc18      	bgt.n	800b46e <_dtoa_r+0x5d6>
 800b43c:	eeb4 7b46 	vcmp.f64	d7, d6
 800b440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b444:	d103      	bne.n	800b44e <_dtoa_r+0x5b6>
 800b446:	ee15 3a10 	vmov	r3, s10
 800b44a:	07db      	lsls	r3, r3, #31
 800b44c:	d40f      	bmi.n	800b46e <_dtoa_r+0x5d6>
 800b44e:	9901      	ldr	r1, [sp, #4]
 800b450:	4648      	mov	r0, r9
 800b452:	f000 fd79 	bl	800bf48 <_Bfree>
 800b456:	2300      	movs	r3, #0
 800b458:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b45a:	7033      	strb	r3, [r6, #0]
 800b45c:	f108 0301 	add.w	r3, r8, #1
 800b460:	6013      	str	r3, [r2, #0]
 800b462:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b464:	2b00      	cmp	r3, #0
 800b466:	f000 824b 	beq.w	800b900 <_dtoa_r+0xa68>
 800b46a:	601e      	str	r6, [r3, #0]
 800b46c:	e248      	b.n	800b900 <_dtoa_r+0xa68>
 800b46e:	f8cd 8014 	str.w	r8, [sp, #20]
 800b472:	4633      	mov	r3, r6
 800b474:	461e      	mov	r6, r3
 800b476:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b47a:	2a39      	cmp	r2, #57	@ 0x39
 800b47c:	d106      	bne.n	800b48c <_dtoa_r+0x5f4>
 800b47e:	429f      	cmp	r7, r3
 800b480:	d1f8      	bne.n	800b474 <_dtoa_r+0x5dc>
 800b482:	9a05      	ldr	r2, [sp, #20]
 800b484:	3201      	adds	r2, #1
 800b486:	9205      	str	r2, [sp, #20]
 800b488:	2230      	movs	r2, #48	@ 0x30
 800b48a:	703a      	strb	r2, [r7, #0]
 800b48c:	781a      	ldrb	r2, [r3, #0]
 800b48e:	3201      	adds	r2, #1
 800b490:	701a      	strb	r2, [r3, #0]
 800b492:	e7b1      	b.n	800b3f8 <_dtoa_r+0x560>
 800b494:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b498:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b49c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4a0:	d1b5      	bne.n	800b40e <_dtoa_r+0x576>
 800b4a2:	e7d4      	b.n	800b44e <_dtoa_r+0x5b6>
 800b4a4:	0800d0a8 	.word	0x0800d0a8
 800b4a8:	0800d080 	.word	0x0800d080
 800b4ac:	9908      	ldr	r1, [sp, #32]
 800b4ae:	2900      	cmp	r1, #0
 800b4b0:	f000 80e9 	beq.w	800b686 <_dtoa_r+0x7ee>
 800b4b4:	9907      	ldr	r1, [sp, #28]
 800b4b6:	2901      	cmp	r1, #1
 800b4b8:	f300 80cb 	bgt.w	800b652 <_dtoa_r+0x7ba>
 800b4bc:	2d00      	cmp	r5, #0
 800b4be:	f000 80c4 	beq.w	800b64a <_dtoa_r+0x7b2>
 800b4c2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b4c6:	9e04      	ldr	r6, [sp, #16]
 800b4c8:	461c      	mov	r4, r3
 800b4ca:	9305      	str	r3, [sp, #20]
 800b4cc:	9b04      	ldr	r3, [sp, #16]
 800b4ce:	4413      	add	r3, r2
 800b4d0:	9304      	str	r3, [sp, #16]
 800b4d2:	9b06      	ldr	r3, [sp, #24]
 800b4d4:	2101      	movs	r1, #1
 800b4d6:	4413      	add	r3, r2
 800b4d8:	4648      	mov	r0, r9
 800b4da:	9306      	str	r3, [sp, #24]
 800b4dc:	f000 fde8 	bl	800c0b0 <__i2b>
 800b4e0:	9b05      	ldr	r3, [sp, #20]
 800b4e2:	4605      	mov	r5, r0
 800b4e4:	b166      	cbz	r6, 800b500 <_dtoa_r+0x668>
 800b4e6:	9a06      	ldr	r2, [sp, #24]
 800b4e8:	2a00      	cmp	r2, #0
 800b4ea:	dd09      	ble.n	800b500 <_dtoa_r+0x668>
 800b4ec:	42b2      	cmp	r2, r6
 800b4ee:	9904      	ldr	r1, [sp, #16]
 800b4f0:	bfa8      	it	ge
 800b4f2:	4632      	movge	r2, r6
 800b4f4:	1a89      	subs	r1, r1, r2
 800b4f6:	9104      	str	r1, [sp, #16]
 800b4f8:	9906      	ldr	r1, [sp, #24]
 800b4fa:	1ab6      	subs	r6, r6, r2
 800b4fc:	1a8a      	subs	r2, r1, r2
 800b4fe:	9206      	str	r2, [sp, #24]
 800b500:	b30b      	cbz	r3, 800b546 <_dtoa_r+0x6ae>
 800b502:	9a08      	ldr	r2, [sp, #32]
 800b504:	2a00      	cmp	r2, #0
 800b506:	f000 80c5 	beq.w	800b694 <_dtoa_r+0x7fc>
 800b50a:	2c00      	cmp	r4, #0
 800b50c:	f000 80bf 	beq.w	800b68e <_dtoa_r+0x7f6>
 800b510:	4629      	mov	r1, r5
 800b512:	4622      	mov	r2, r4
 800b514:	4648      	mov	r0, r9
 800b516:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b518:	f000 fe82 	bl	800c220 <__pow5mult>
 800b51c:	9a01      	ldr	r2, [sp, #4]
 800b51e:	4601      	mov	r1, r0
 800b520:	4605      	mov	r5, r0
 800b522:	4648      	mov	r0, r9
 800b524:	f000 fdda 	bl	800c0dc <__multiply>
 800b528:	9901      	ldr	r1, [sp, #4]
 800b52a:	9005      	str	r0, [sp, #20]
 800b52c:	4648      	mov	r0, r9
 800b52e:	f000 fd0b 	bl	800bf48 <_Bfree>
 800b532:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b534:	1b1b      	subs	r3, r3, r4
 800b536:	f000 80b0 	beq.w	800b69a <_dtoa_r+0x802>
 800b53a:	9905      	ldr	r1, [sp, #20]
 800b53c:	461a      	mov	r2, r3
 800b53e:	4648      	mov	r0, r9
 800b540:	f000 fe6e 	bl	800c220 <__pow5mult>
 800b544:	9001      	str	r0, [sp, #4]
 800b546:	2101      	movs	r1, #1
 800b548:	4648      	mov	r0, r9
 800b54a:	f000 fdb1 	bl	800c0b0 <__i2b>
 800b54e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b550:	4604      	mov	r4, r0
 800b552:	2b00      	cmp	r3, #0
 800b554:	f000 81da 	beq.w	800b90c <_dtoa_r+0xa74>
 800b558:	461a      	mov	r2, r3
 800b55a:	4601      	mov	r1, r0
 800b55c:	4648      	mov	r0, r9
 800b55e:	f000 fe5f 	bl	800c220 <__pow5mult>
 800b562:	9b07      	ldr	r3, [sp, #28]
 800b564:	2b01      	cmp	r3, #1
 800b566:	4604      	mov	r4, r0
 800b568:	f300 80a0 	bgt.w	800b6ac <_dtoa_r+0x814>
 800b56c:	9b02      	ldr	r3, [sp, #8]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	f040 8096 	bne.w	800b6a0 <_dtoa_r+0x808>
 800b574:	9b03      	ldr	r3, [sp, #12]
 800b576:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800b57a:	2a00      	cmp	r2, #0
 800b57c:	f040 8092 	bne.w	800b6a4 <_dtoa_r+0x80c>
 800b580:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b584:	0d12      	lsrs	r2, r2, #20
 800b586:	0512      	lsls	r2, r2, #20
 800b588:	2a00      	cmp	r2, #0
 800b58a:	f000 808d 	beq.w	800b6a8 <_dtoa_r+0x810>
 800b58e:	9b04      	ldr	r3, [sp, #16]
 800b590:	3301      	adds	r3, #1
 800b592:	9304      	str	r3, [sp, #16]
 800b594:	9b06      	ldr	r3, [sp, #24]
 800b596:	3301      	adds	r3, #1
 800b598:	9306      	str	r3, [sp, #24]
 800b59a:	2301      	movs	r3, #1
 800b59c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b59e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	f000 81b9 	beq.w	800b918 <_dtoa_r+0xa80>
 800b5a6:	6922      	ldr	r2, [r4, #16]
 800b5a8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b5ac:	6910      	ldr	r0, [r2, #16]
 800b5ae:	f000 fd33 	bl	800c018 <__hi0bits>
 800b5b2:	f1c0 0020 	rsb	r0, r0, #32
 800b5b6:	9b06      	ldr	r3, [sp, #24]
 800b5b8:	4418      	add	r0, r3
 800b5ba:	f010 001f 	ands.w	r0, r0, #31
 800b5be:	f000 8081 	beq.w	800b6c4 <_dtoa_r+0x82c>
 800b5c2:	f1c0 0220 	rsb	r2, r0, #32
 800b5c6:	2a04      	cmp	r2, #4
 800b5c8:	dd73      	ble.n	800b6b2 <_dtoa_r+0x81a>
 800b5ca:	9b04      	ldr	r3, [sp, #16]
 800b5cc:	f1c0 001c 	rsb	r0, r0, #28
 800b5d0:	4403      	add	r3, r0
 800b5d2:	9304      	str	r3, [sp, #16]
 800b5d4:	9b06      	ldr	r3, [sp, #24]
 800b5d6:	4406      	add	r6, r0
 800b5d8:	4403      	add	r3, r0
 800b5da:	9306      	str	r3, [sp, #24]
 800b5dc:	9b04      	ldr	r3, [sp, #16]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	dd05      	ble.n	800b5ee <_dtoa_r+0x756>
 800b5e2:	9901      	ldr	r1, [sp, #4]
 800b5e4:	461a      	mov	r2, r3
 800b5e6:	4648      	mov	r0, r9
 800b5e8:	f000 fe74 	bl	800c2d4 <__lshift>
 800b5ec:	9001      	str	r0, [sp, #4]
 800b5ee:	9b06      	ldr	r3, [sp, #24]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	dd05      	ble.n	800b600 <_dtoa_r+0x768>
 800b5f4:	4621      	mov	r1, r4
 800b5f6:	461a      	mov	r2, r3
 800b5f8:	4648      	mov	r0, r9
 800b5fa:	f000 fe6b 	bl	800c2d4 <__lshift>
 800b5fe:	4604      	mov	r4, r0
 800b600:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b602:	2b00      	cmp	r3, #0
 800b604:	d060      	beq.n	800b6c8 <_dtoa_r+0x830>
 800b606:	9801      	ldr	r0, [sp, #4]
 800b608:	4621      	mov	r1, r4
 800b60a:	f000 fecf 	bl	800c3ac <__mcmp>
 800b60e:	2800      	cmp	r0, #0
 800b610:	da5a      	bge.n	800b6c8 <_dtoa_r+0x830>
 800b612:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800b616:	9305      	str	r3, [sp, #20]
 800b618:	9901      	ldr	r1, [sp, #4]
 800b61a:	2300      	movs	r3, #0
 800b61c:	220a      	movs	r2, #10
 800b61e:	4648      	mov	r0, r9
 800b620:	f000 fcb4 	bl	800bf8c <__multadd>
 800b624:	9b08      	ldr	r3, [sp, #32]
 800b626:	9001      	str	r0, [sp, #4]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	f000 8177 	beq.w	800b91c <_dtoa_r+0xa84>
 800b62e:	4629      	mov	r1, r5
 800b630:	2300      	movs	r3, #0
 800b632:	220a      	movs	r2, #10
 800b634:	4648      	mov	r0, r9
 800b636:	f000 fca9 	bl	800bf8c <__multadd>
 800b63a:	f1bb 0f00 	cmp.w	fp, #0
 800b63e:	4605      	mov	r5, r0
 800b640:	dc6e      	bgt.n	800b720 <_dtoa_r+0x888>
 800b642:	9b07      	ldr	r3, [sp, #28]
 800b644:	2b02      	cmp	r3, #2
 800b646:	dc48      	bgt.n	800b6da <_dtoa_r+0x842>
 800b648:	e06a      	b.n	800b720 <_dtoa_r+0x888>
 800b64a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b64c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b650:	e739      	b.n	800b4c6 <_dtoa_r+0x62e>
 800b652:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 800b656:	42a3      	cmp	r3, r4
 800b658:	db07      	blt.n	800b66a <_dtoa_r+0x7d2>
 800b65a:	f1ba 0f00 	cmp.w	sl, #0
 800b65e:	eba3 0404 	sub.w	r4, r3, r4
 800b662:	db0b      	blt.n	800b67c <_dtoa_r+0x7e4>
 800b664:	9e04      	ldr	r6, [sp, #16]
 800b666:	4652      	mov	r2, sl
 800b668:	e72f      	b.n	800b4ca <_dtoa_r+0x632>
 800b66a:	1ae2      	subs	r2, r4, r3
 800b66c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b66e:	9e04      	ldr	r6, [sp, #16]
 800b670:	4413      	add	r3, r2
 800b672:	930a      	str	r3, [sp, #40]	@ 0x28
 800b674:	4652      	mov	r2, sl
 800b676:	4623      	mov	r3, r4
 800b678:	2400      	movs	r4, #0
 800b67a:	e726      	b.n	800b4ca <_dtoa_r+0x632>
 800b67c:	9a04      	ldr	r2, [sp, #16]
 800b67e:	eba2 060a 	sub.w	r6, r2, sl
 800b682:	2200      	movs	r2, #0
 800b684:	e721      	b.n	800b4ca <_dtoa_r+0x632>
 800b686:	9e04      	ldr	r6, [sp, #16]
 800b688:	9d08      	ldr	r5, [sp, #32]
 800b68a:	461c      	mov	r4, r3
 800b68c:	e72a      	b.n	800b4e4 <_dtoa_r+0x64c>
 800b68e:	9a01      	ldr	r2, [sp, #4]
 800b690:	9205      	str	r2, [sp, #20]
 800b692:	e752      	b.n	800b53a <_dtoa_r+0x6a2>
 800b694:	9901      	ldr	r1, [sp, #4]
 800b696:	461a      	mov	r2, r3
 800b698:	e751      	b.n	800b53e <_dtoa_r+0x6a6>
 800b69a:	9b05      	ldr	r3, [sp, #20]
 800b69c:	9301      	str	r3, [sp, #4]
 800b69e:	e752      	b.n	800b546 <_dtoa_r+0x6ae>
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	e77b      	b.n	800b59c <_dtoa_r+0x704>
 800b6a4:	9b02      	ldr	r3, [sp, #8]
 800b6a6:	e779      	b.n	800b59c <_dtoa_r+0x704>
 800b6a8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b6aa:	e778      	b.n	800b59e <_dtoa_r+0x706>
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b6b0:	e779      	b.n	800b5a6 <_dtoa_r+0x70e>
 800b6b2:	d093      	beq.n	800b5dc <_dtoa_r+0x744>
 800b6b4:	9b04      	ldr	r3, [sp, #16]
 800b6b6:	321c      	adds	r2, #28
 800b6b8:	4413      	add	r3, r2
 800b6ba:	9304      	str	r3, [sp, #16]
 800b6bc:	9b06      	ldr	r3, [sp, #24]
 800b6be:	4416      	add	r6, r2
 800b6c0:	4413      	add	r3, r2
 800b6c2:	e78a      	b.n	800b5da <_dtoa_r+0x742>
 800b6c4:	4602      	mov	r2, r0
 800b6c6:	e7f5      	b.n	800b6b4 <_dtoa_r+0x81c>
 800b6c8:	f1ba 0f00 	cmp.w	sl, #0
 800b6cc:	f8cd 8014 	str.w	r8, [sp, #20]
 800b6d0:	46d3      	mov	fp, sl
 800b6d2:	dc21      	bgt.n	800b718 <_dtoa_r+0x880>
 800b6d4:	9b07      	ldr	r3, [sp, #28]
 800b6d6:	2b02      	cmp	r3, #2
 800b6d8:	dd1e      	ble.n	800b718 <_dtoa_r+0x880>
 800b6da:	f1bb 0f00 	cmp.w	fp, #0
 800b6de:	f47f addc 	bne.w	800b29a <_dtoa_r+0x402>
 800b6e2:	4621      	mov	r1, r4
 800b6e4:	465b      	mov	r3, fp
 800b6e6:	2205      	movs	r2, #5
 800b6e8:	4648      	mov	r0, r9
 800b6ea:	f000 fc4f 	bl	800bf8c <__multadd>
 800b6ee:	4601      	mov	r1, r0
 800b6f0:	4604      	mov	r4, r0
 800b6f2:	9801      	ldr	r0, [sp, #4]
 800b6f4:	f000 fe5a 	bl	800c3ac <__mcmp>
 800b6f8:	2800      	cmp	r0, #0
 800b6fa:	f77f adce 	ble.w	800b29a <_dtoa_r+0x402>
 800b6fe:	463e      	mov	r6, r7
 800b700:	2331      	movs	r3, #49	@ 0x31
 800b702:	f806 3b01 	strb.w	r3, [r6], #1
 800b706:	9b05      	ldr	r3, [sp, #20]
 800b708:	3301      	adds	r3, #1
 800b70a:	9305      	str	r3, [sp, #20]
 800b70c:	e5c9      	b.n	800b2a2 <_dtoa_r+0x40a>
 800b70e:	f8cd 8014 	str.w	r8, [sp, #20]
 800b712:	4654      	mov	r4, sl
 800b714:	4625      	mov	r5, r4
 800b716:	e7f2      	b.n	800b6fe <_dtoa_r+0x866>
 800b718:	9b08      	ldr	r3, [sp, #32]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	f000 8102 	beq.w	800b924 <_dtoa_r+0xa8c>
 800b720:	2e00      	cmp	r6, #0
 800b722:	dd05      	ble.n	800b730 <_dtoa_r+0x898>
 800b724:	4629      	mov	r1, r5
 800b726:	4632      	mov	r2, r6
 800b728:	4648      	mov	r0, r9
 800b72a:	f000 fdd3 	bl	800c2d4 <__lshift>
 800b72e:	4605      	mov	r5, r0
 800b730:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b732:	2b00      	cmp	r3, #0
 800b734:	d058      	beq.n	800b7e8 <_dtoa_r+0x950>
 800b736:	6869      	ldr	r1, [r5, #4]
 800b738:	4648      	mov	r0, r9
 800b73a:	f000 fbc5 	bl	800bec8 <_Balloc>
 800b73e:	4606      	mov	r6, r0
 800b740:	b928      	cbnz	r0, 800b74e <_dtoa_r+0x8b6>
 800b742:	4b82      	ldr	r3, [pc, #520]	@ (800b94c <_dtoa_r+0xab4>)
 800b744:	4602      	mov	r2, r0
 800b746:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b74a:	f7ff bbbe 	b.w	800aeca <_dtoa_r+0x32>
 800b74e:	692a      	ldr	r2, [r5, #16]
 800b750:	3202      	adds	r2, #2
 800b752:	0092      	lsls	r2, r2, #2
 800b754:	f105 010c 	add.w	r1, r5, #12
 800b758:	300c      	adds	r0, #12
 800b75a:	f001 f811 	bl	800c780 <memcpy>
 800b75e:	2201      	movs	r2, #1
 800b760:	4631      	mov	r1, r6
 800b762:	4648      	mov	r0, r9
 800b764:	f000 fdb6 	bl	800c2d4 <__lshift>
 800b768:	1c7b      	adds	r3, r7, #1
 800b76a:	9304      	str	r3, [sp, #16]
 800b76c:	eb07 030b 	add.w	r3, r7, fp
 800b770:	9309      	str	r3, [sp, #36]	@ 0x24
 800b772:	9b02      	ldr	r3, [sp, #8]
 800b774:	f003 0301 	and.w	r3, r3, #1
 800b778:	46a8      	mov	r8, r5
 800b77a:	9308      	str	r3, [sp, #32]
 800b77c:	4605      	mov	r5, r0
 800b77e:	9b04      	ldr	r3, [sp, #16]
 800b780:	9801      	ldr	r0, [sp, #4]
 800b782:	4621      	mov	r1, r4
 800b784:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800b788:	f7ff fafe 	bl	800ad88 <quorem>
 800b78c:	4641      	mov	r1, r8
 800b78e:	9002      	str	r0, [sp, #8]
 800b790:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b794:	9801      	ldr	r0, [sp, #4]
 800b796:	f000 fe09 	bl	800c3ac <__mcmp>
 800b79a:	462a      	mov	r2, r5
 800b79c:	9006      	str	r0, [sp, #24]
 800b79e:	4621      	mov	r1, r4
 800b7a0:	4648      	mov	r0, r9
 800b7a2:	f000 fe1f 	bl	800c3e4 <__mdiff>
 800b7a6:	68c2      	ldr	r2, [r0, #12]
 800b7a8:	4606      	mov	r6, r0
 800b7aa:	b9fa      	cbnz	r2, 800b7ec <_dtoa_r+0x954>
 800b7ac:	4601      	mov	r1, r0
 800b7ae:	9801      	ldr	r0, [sp, #4]
 800b7b0:	f000 fdfc 	bl	800c3ac <__mcmp>
 800b7b4:	4602      	mov	r2, r0
 800b7b6:	4631      	mov	r1, r6
 800b7b8:	4648      	mov	r0, r9
 800b7ba:	920a      	str	r2, [sp, #40]	@ 0x28
 800b7bc:	f000 fbc4 	bl	800bf48 <_Bfree>
 800b7c0:	9b07      	ldr	r3, [sp, #28]
 800b7c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b7c4:	9e04      	ldr	r6, [sp, #16]
 800b7c6:	ea42 0103 	orr.w	r1, r2, r3
 800b7ca:	9b08      	ldr	r3, [sp, #32]
 800b7cc:	4319      	orrs	r1, r3
 800b7ce:	d10f      	bne.n	800b7f0 <_dtoa_r+0x958>
 800b7d0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b7d4:	d028      	beq.n	800b828 <_dtoa_r+0x990>
 800b7d6:	9b06      	ldr	r3, [sp, #24]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	dd02      	ble.n	800b7e2 <_dtoa_r+0x94a>
 800b7dc:	9b02      	ldr	r3, [sp, #8]
 800b7de:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800b7e2:	f88b a000 	strb.w	sl, [fp]
 800b7e6:	e55e      	b.n	800b2a6 <_dtoa_r+0x40e>
 800b7e8:	4628      	mov	r0, r5
 800b7ea:	e7bd      	b.n	800b768 <_dtoa_r+0x8d0>
 800b7ec:	2201      	movs	r2, #1
 800b7ee:	e7e2      	b.n	800b7b6 <_dtoa_r+0x91e>
 800b7f0:	9b06      	ldr	r3, [sp, #24]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	db04      	blt.n	800b800 <_dtoa_r+0x968>
 800b7f6:	9907      	ldr	r1, [sp, #28]
 800b7f8:	430b      	orrs	r3, r1
 800b7fa:	9908      	ldr	r1, [sp, #32]
 800b7fc:	430b      	orrs	r3, r1
 800b7fe:	d120      	bne.n	800b842 <_dtoa_r+0x9aa>
 800b800:	2a00      	cmp	r2, #0
 800b802:	ddee      	ble.n	800b7e2 <_dtoa_r+0x94a>
 800b804:	9901      	ldr	r1, [sp, #4]
 800b806:	2201      	movs	r2, #1
 800b808:	4648      	mov	r0, r9
 800b80a:	f000 fd63 	bl	800c2d4 <__lshift>
 800b80e:	4621      	mov	r1, r4
 800b810:	9001      	str	r0, [sp, #4]
 800b812:	f000 fdcb 	bl	800c3ac <__mcmp>
 800b816:	2800      	cmp	r0, #0
 800b818:	dc03      	bgt.n	800b822 <_dtoa_r+0x98a>
 800b81a:	d1e2      	bne.n	800b7e2 <_dtoa_r+0x94a>
 800b81c:	f01a 0f01 	tst.w	sl, #1
 800b820:	d0df      	beq.n	800b7e2 <_dtoa_r+0x94a>
 800b822:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b826:	d1d9      	bne.n	800b7dc <_dtoa_r+0x944>
 800b828:	2339      	movs	r3, #57	@ 0x39
 800b82a:	f88b 3000 	strb.w	r3, [fp]
 800b82e:	4633      	mov	r3, r6
 800b830:	461e      	mov	r6, r3
 800b832:	3b01      	subs	r3, #1
 800b834:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b838:	2a39      	cmp	r2, #57	@ 0x39
 800b83a:	d052      	beq.n	800b8e2 <_dtoa_r+0xa4a>
 800b83c:	3201      	adds	r2, #1
 800b83e:	701a      	strb	r2, [r3, #0]
 800b840:	e531      	b.n	800b2a6 <_dtoa_r+0x40e>
 800b842:	2a00      	cmp	r2, #0
 800b844:	dd07      	ble.n	800b856 <_dtoa_r+0x9be>
 800b846:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b84a:	d0ed      	beq.n	800b828 <_dtoa_r+0x990>
 800b84c:	f10a 0301 	add.w	r3, sl, #1
 800b850:	f88b 3000 	strb.w	r3, [fp]
 800b854:	e527      	b.n	800b2a6 <_dtoa_r+0x40e>
 800b856:	9b04      	ldr	r3, [sp, #16]
 800b858:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b85a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800b85e:	4293      	cmp	r3, r2
 800b860:	d029      	beq.n	800b8b6 <_dtoa_r+0xa1e>
 800b862:	9901      	ldr	r1, [sp, #4]
 800b864:	2300      	movs	r3, #0
 800b866:	220a      	movs	r2, #10
 800b868:	4648      	mov	r0, r9
 800b86a:	f000 fb8f 	bl	800bf8c <__multadd>
 800b86e:	45a8      	cmp	r8, r5
 800b870:	9001      	str	r0, [sp, #4]
 800b872:	f04f 0300 	mov.w	r3, #0
 800b876:	f04f 020a 	mov.w	r2, #10
 800b87a:	4641      	mov	r1, r8
 800b87c:	4648      	mov	r0, r9
 800b87e:	d107      	bne.n	800b890 <_dtoa_r+0x9f8>
 800b880:	f000 fb84 	bl	800bf8c <__multadd>
 800b884:	4680      	mov	r8, r0
 800b886:	4605      	mov	r5, r0
 800b888:	9b04      	ldr	r3, [sp, #16]
 800b88a:	3301      	adds	r3, #1
 800b88c:	9304      	str	r3, [sp, #16]
 800b88e:	e776      	b.n	800b77e <_dtoa_r+0x8e6>
 800b890:	f000 fb7c 	bl	800bf8c <__multadd>
 800b894:	4629      	mov	r1, r5
 800b896:	4680      	mov	r8, r0
 800b898:	2300      	movs	r3, #0
 800b89a:	220a      	movs	r2, #10
 800b89c:	4648      	mov	r0, r9
 800b89e:	f000 fb75 	bl	800bf8c <__multadd>
 800b8a2:	4605      	mov	r5, r0
 800b8a4:	e7f0      	b.n	800b888 <_dtoa_r+0x9f0>
 800b8a6:	f1bb 0f00 	cmp.w	fp, #0
 800b8aa:	bfcc      	ite	gt
 800b8ac:	465e      	movgt	r6, fp
 800b8ae:	2601      	movle	r6, #1
 800b8b0:	443e      	add	r6, r7
 800b8b2:	f04f 0800 	mov.w	r8, #0
 800b8b6:	9901      	ldr	r1, [sp, #4]
 800b8b8:	2201      	movs	r2, #1
 800b8ba:	4648      	mov	r0, r9
 800b8bc:	f000 fd0a 	bl	800c2d4 <__lshift>
 800b8c0:	4621      	mov	r1, r4
 800b8c2:	9001      	str	r0, [sp, #4]
 800b8c4:	f000 fd72 	bl	800c3ac <__mcmp>
 800b8c8:	2800      	cmp	r0, #0
 800b8ca:	dcb0      	bgt.n	800b82e <_dtoa_r+0x996>
 800b8cc:	d102      	bne.n	800b8d4 <_dtoa_r+0xa3c>
 800b8ce:	f01a 0f01 	tst.w	sl, #1
 800b8d2:	d1ac      	bne.n	800b82e <_dtoa_r+0x996>
 800b8d4:	4633      	mov	r3, r6
 800b8d6:	461e      	mov	r6, r3
 800b8d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b8dc:	2a30      	cmp	r2, #48	@ 0x30
 800b8de:	d0fa      	beq.n	800b8d6 <_dtoa_r+0xa3e>
 800b8e0:	e4e1      	b.n	800b2a6 <_dtoa_r+0x40e>
 800b8e2:	429f      	cmp	r7, r3
 800b8e4:	d1a4      	bne.n	800b830 <_dtoa_r+0x998>
 800b8e6:	9b05      	ldr	r3, [sp, #20]
 800b8e8:	3301      	adds	r3, #1
 800b8ea:	9305      	str	r3, [sp, #20]
 800b8ec:	2331      	movs	r3, #49	@ 0x31
 800b8ee:	703b      	strb	r3, [r7, #0]
 800b8f0:	e4d9      	b.n	800b2a6 <_dtoa_r+0x40e>
 800b8f2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b8f4:	4f16      	ldr	r7, [pc, #88]	@ (800b950 <_dtoa_r+0xab8>)
 800b8f6:	b11b      	cbz	r3, 800b900 <_dtoa_r+0xa68>
 800b8f8:	f107 0308 	add.w	r3, r7, #8
 800b8fc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b8fe:	6013      	str	r3, [r2, #0]
 800b900:	4638      	mov	r0, r7
 800b902:	b011      	add	sp, #68	@ 0x44
 800b904:	ecbd 8b02 	vpop	{d8}
 800b908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b90c:	9b07      	ldr	r3, [sp, #28]
 800b90e:	2b01      	cmp	r3, #1
 800b910:	f77f ae2c 	ble.w	800b56c <_dtoa_r+0x6d4>
 800b914:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b916:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b918:	2001      	movs	r0, #1
 800b91a:	e64c      	b.n	800b5b6 <_dtoa_r+0x71e>
 800b91c:	f1bb 0f00 	cmp.w	fp, #0
 800b920:	f77f aed8 	ble.w	800b6d4 <_dtoa_r+0x83c>
 800b924:	463e      	mov	r6, r7
 800b926:	9801      	ldr	r0, [sp, #4]
 800b928:	4621      	mov	r1, r4
 800b92a:	f7ff fa2d 	bl	800ad88 <quorem>
 800b92e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b932:	f806 ab01 	strb.w	sl, [r6], #1
 800b936:	1bf2      	subs	r2, r6, r7
 800b938:	4593      	cmp	fp, r2
 800b93a:	ddb4      	ble.n	800b8a6 <_dtoa_r+0xa0e>
 800b93c:	9901      	ldr	r1, [sp, #4]
 800b93e:	2300      	movs	r3, #0
 800b940:	220a      	movs	r2, #10
 800b942:	4648      	mov	r0, r9
 800b944:	f000 fb22 	bl	800bf8c <__multadd>
 800b948:	9001      	str	r0, [sp, #4]
 800b94a:	e7ec      	b.n	800b926 <_dtoa_r+0xa8e>
 800b94c:	0800cfac 	.word	0x0800cfac
 800b950:	0800cf30 	.word	0x0800cf30

0800b954 <__ssputs_r>:
 800b954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b958:	688e      	ldr	r6, [r1, #8]
 800b95a:	461f      	mov	r7, r3
 800b95c:	42be      	cmp	r6, r7
 800b95e:	680b      	ldr	r3, [r1, #0]
 800b960:	4682      	mov	sl, r0
 800b962:	460c      	mov	r4, r1
 800b964:	4690      	mov	r8, r2
 800b966:	d82d      	bhi.n	800b9c4 <__ssputs_r+0x70>
 800b968:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b96c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b970:	d026      	beq.n	800b9c0 <__ssputs_r+0x6c>
 800b972:	6965      	ldr	r5, [r4, #20]
 800b974:	6909      	ldr	r1, [r1, #16]
 800b976:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b97a:	eba3 0901 	sub.w	r9, r3, r1
 800b97e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b982:	1c7b      	adds	r3, r7, #1
 800b984:	444b      	add	r3, r9
 800b986:	106d      	asrs	r5, r5, #1
 800b988:	429d      	cmp	r5, r3
 800b98a:	bf38      	it	cc
 800b98c:	461d      	movcc	r5, r3
 800b98e:	0553      	lsls	r3, r2, #21
 800b990:	d527      	bpl.n	800b9e2 <__ssputs_r+0x8e>
 800b992:	4629      	mov	r1, r5
 800b994:	f000 f960 	bl	800bc58 <_malloc_r>
 800b998:	4606      	mov	r6, r0
 800b99a:	b360      	cbz	r0, 800b9f6 <__ssputs_r+0xa2>
 800b99c:	6921      	ldr	r1, [r4, #16]
 800b99e:	464a      	mov	r2, r9
 800b9a0:	f000 feee 	bl	800c780 <memcpy>
 800b9a4:	89a3      	ldrh	r3, [r4, #12]
 800b9a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b9aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9ae:	81a3      	strh	r3, [r4, #12]
 800b9b0:	6126      	str	r6, [r4, #16]
 800b9b2:	6165      	str	r5, [r4, #20]
 800b9b4:	444e      	add	r6, r9
 800b9b6:	eba5 0509 	sub.w	r5, r5, r9
 800b9ba:	6026      	str	r6, [r4, #0]
 800b9bc:	60a5      	str	r5, [r4, #8]
 800b9be:	463e      	mov	r6, r7
 800b9c0:	42be      	cmp	r6, r7
 800b9c2:	d900      	bls.n	800b9c6 <__ssputs_r+0x72>
 800b9c4:	463e      	mov	r6, r7
 800b9c6:	6820      	ldr	r0, [r4, #0]
 800b9c8:	4632      	mov	r2, r6
 800b9ca:	4641      	mov	r1, r8
 800b9cc:	f000 fe67 	bl	800c69e <memmove>
 800b9d0:	68a3      	ldr	r3, [r4, #8]
 800b9d2:	1b9b      	subs	r3, r3, r6
 800b9d4:	60a3      	str	r3, [r4, #8]
 800b9d6:	6823      	ldr	r3, [r4, #0]
 800b9d8:	4433      	add	r3, r6
 800b9da:	6023      	str	r3, [r4, #0]
 800b9dc:	2000      	movs	r0, #0
 800b9de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9e2:	462a      	mov	r2, r5
 800b9e4:	f000 fe2d 	bl	800c642 <_realloc_r>
 800b9e8:	4606      	mov	r6, r0
 800b9ea:	2800      	cmp	r0, #0
 800b9ec:	d1e0      	bne.n	800b9b0 <__ssputs_r+0x5c>
 800b9ee:	6921      	ldr	r1, [r4, #16]
 800b9f0:	4650      	mov	r0, sl
 800b9f2:	f000 ff05 	bl	800c800 <_free_r>
 800b9f6:	230c      	movs	r3, #12
 800b9f8:	f8ca 3000 	str.w	r3, [sl]
 800b9fc:	89a3      	ldrh	r3, [r4, #12]
 800b9fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba02:	81a3      	strh	r3, [r4, #12]
 800ba04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba08:	e7e9      	b.n	800b9de <__ssputs_r+0x8a>
	...

0800ba0c <_svfiprintf_r>:
 800ba0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba10:	4698      	mov	r8, r3
 800ba12:	898b      	ldrh	r3, [r1, #12]
 800ba14:	061b      	lsls	r3, r3, #24
 800ba16:	b09d      	sub	sp, #116	@ 0x74
 800ba18:	4607      	mov	r7, r0
 800ba1a:	460d      	mov	r5, r1
 800ba1c:	4614      	mov	r4, r2
 800ba1e:	d510      	bpl.n	800ba42 <_svfiprintf_r+0x36>
 800ba20:	690b      	ldr	r3, [r1, #16]
 800ba22:	b973      	cbnz	r3, 800ba42 <_svfiprintf_r+0x36>
 800ba24:	2140      	movs	r1, #64	@ 0x40
 800ba26:	f000 f917 	bl	800bc58 <_malloc_r>
 800ba2a:	6028      	str	r0, [r5, #0]
 800ba2c:	6128      	str	r0, [r5, #16]
 800ba2e:	b930      	cbnz	r0, 800ba3e <_svfiprintf_r+0x32>
 800ba30:	230c      	movs	r3, #12
 800ba32:	603b      	str	r3, [r7, #0]
 800ba34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba38:	b01d      	add	sp, #116	@ 0x74
 800ba3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba3e:	2340      	movs	r3, #64	@ 0x40
 800ba40:	616b      	str	r3, [r5, #20]
 800ba42:	2300      	movs	r3, #0
 800ba44:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba46:	2320      	movs	r3, #32
 800ba48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ba4c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba50:	2330      	movs	r3, #48	@ 0x30
 800ba52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bbf0 <_svfiprintf_r+0x1e4>
 800ba56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ba5a:	f04f 0901 	mov.w	r9, #1
 800ba5e:	4623      	mov	r3, r4
 800ba60:	469a      	mov	sl, r3
 800ba62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba66:	b10a      	cbz	r2, 800ba6c <_svfiprintf_r+0x60>
 800ba68:	2a25      	cmp	r2, #37	@ 0x25
 800ba6a:	d1f9      	bne.n	800ba60 <_svfiprintf_r+0x54>
 800ba6c:	ebba 0b04 	subs.w	fp, sl, r4
 800ba70:	d00b      	beq.n	800ba8a <_svfiprintf_r+0x7e>
 800ba72:	465b      	mov	r3, fp
 800ba74:	4622      	mov	r2, r4
 800ba76:	4629      	mov	r1, r5
 800ba78:	4638      	mov	r0, r7
 800ba7a:	f7ff ff6b 	bl	800b954 <__ssputs_r>
 800ba7e:	3001      	adds	r0, #1
 800ba80:	f000 80a7 	beq.w	800bbd2 <_svfiprintf_r+0x1c6>
 800ba84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba86:	445a      	add	r2, fp
 800ba88:	9209      	str	r2, [sp, #36]	@ 0x24
 800ba8a:	f89a 3000 	ldrb.w	r3, [sl]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	f000 809f 	beq.w	800bbd2 <_svfiprintf_r+0x1c6>
 800ba94:	2300      	movs	r3, #0
 800ba96:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ba9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba9e:	f10a 0a01 	add.w	sl, sl, #1
 800baa2:	9304      	str	r3, [sp, #16]
 800baa4:	9307      	str	r3, [sp, #28]
 800baa6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800baaa:	931a      	str	r3, [sp, #104]	@ 0x68
 800baac:	4654      	mov	r4, sl
 800baae:	2205      	movs	r2, #5
 800bab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bab4:	484e      	ldr	r0, [pc, #312]	@ (800bbf0 <_svfiprintf_r+0x1e4>)
 800bab6:	f7f4 fc13 	bl	80002e0 <memchr>
 800baba:	9a04      	ldr	r2, [sp, #16]
 800babc:	b9d8      	cbnz	r0, 800baf6 <_svfiprintf_r+0xea>
 800babe:	06d0      	lsls	r0, r2, #27
 800bac0:	bf44      	itt	mi
 800bac2:	2320      	movmi	r3, #32
 800bac4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bac8:	0711      	lsls	r1, r2, #28
 800baca:	bf44      	itt	mi
 800bacc:	232b      	movmi	r3, #43	@ 0x2b
 800bace:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bad2:	f89a 3000 	ldrb.w	r3, [sl]
 800bad6:	2b2a      	cmp	r3, #42	@ 0x2a
 800bad8:	d015      	beq.n	800bb06 <_svfiprintf_r+0xfa>
 800bada:	9a07      	ldr	r2, [sp, #28]
 800badc:	4654      	mov	r4, sl
 800bade:	2000      	movs	r0, #0
 800bae0:	f04f 0c0a 	mov.w	ip, #10
 800bae4:	4621      	mov	r1, r4
 800bae6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800baea:	3b30      	subs	r3, #48	@ 0x30
 800baec:	2b09      	cmp	r3, #9
 800baee:	d94b      	bls.n	800bb88 <_svfiprintf_r+0x17c>
 800baf0:	b1b0      	cbz	r0, 800bb20 <_svfiprintf_r+0x114>
 800baf2:	9207      	str	r2, [sp, #28]
 800baf4:	e014      	b.n	800bb20 <_svfiprintf_r+0x114>
 800baf6:	eba0 0308 	sub.w	r3, r0, r8
 800bafa:	fa09 f303 	lsl.w	r3, r9, r3
 800bafe:	4313      	orrs	r3, r2
 800bb00:	9304      	str	r3, [sp, #16]
 800bb02:	46a2      	mov	sl, r4
 800bb04:	e7d2      	b.n	800baac <_svfiprintf_r+0xa0>
 800bb06:	9b03      	ldr	r3, [sp, #12]
 800bb08:	1d19      	adds	r1, r3, #4
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	9103      	str	r1, [sp, #12]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	bfbb      	ittet	lt
 800bb12:	425b      	neglt	r3, r3
 800bb14:	f042 0202 	orrlt.w	r2, r2, #2
 800bb18:	9307      	strge	r3, [sp, #28]
 800bb1a:	9307      	strlt	r3, [sp, #28]
 800bb1c:	bfb8      	it	lt
 800bb1e:	9204      	strlt	r2, [sp, #16]
 800bb20:	7823      	ldrb	r3, [r4, #0]
 800bb22:	2b2e      	cmp	r3, #46	@ 0x2e
 800bb24:	d10a      	bne.n	800bb3c <_svfiprintf_r+0x130>
 800bb26:	7863      	ldrb	r3, [r4, #1]
 800bb28:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb2a:	d132      	bne.n	800bb92 <_svfiprintf_r+0x186>
 800bb2c:	9b03      	ldr	r3, [sp, #12]
 800bb2e:	1d1a      	adds	r2, r3, #4
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	9203      	str	r2, [sp, #12]
 800bb34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bb38:	3402      	adds	r4, #2
 800bb3a:	9305      	str	r3, [sp, #20]
 800bb3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bc00 <_svfiprintf_r+0x1f4>
 800bb40:	7821      	ldrb	r1, [r4, #0]
 800bb42:	2203      	movs	r2, #3
 800bb44:	4650      	mov	r0, sl
 800bb46:	f7f4 fbcb 	bl	80002e0 <memchr>
 800bb4a:	b138      	cbz	r0, 800bb5c <_svfiprintf_r+0x150>
 800bb4c:	9b04      	ldr	r3, [sp, #16]
 800bb4e:	eba0 000a 	sub.w	r0, r0, sl
 800bb52:	2240      	movs	r2, #64	@ 0x40
 800bb54:	4082      	lsls	r2, r0
 800bb56:	4313      	orrs	r3, r2
 800bb58:	3401      	adds	r4, #1
 800bb5a:	9304      	str	r3, [sp, #16]
 800bb5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb60:	4824      	ldr	r0, [pc, #144]	@ (800bbf4 <_svfiprintf_r+0x1e8>)
 800bb62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bb66:	2206      	movs	r2, #6
 800bb68:	f7f4 fbba 	bl	80002e0 <memchr>
 800bb6c:	2800      	cmp	r0, #0
 800bb6e:	d036      	beq.n	800bbde <_svfiprintf_r+0x1d2>
 800bb70:	4b21      	ldr	r3, [pc, #132]	@ (800bbf8 <_svfiprintf_r+0x1ec>)
 800bb72:	bb1b      	cbnz	r3, 800bbbc <_svfiprintf_r+0x1b0>
 800bb74:	9b03      	ldr	r3, [sp, #12]
 800bb76:	3307      	adds	r3, #7
 800bb78:	f023 0307 	bic.w	r3, r3, #7
 800bb7c:	3308      	adds	r3, #8
 800bb7e:	9303      	str	r3, [sp, #12]
 800bb80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb82:	4433      	add	r3, r6
 800bb84:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb86:	e76a      	b.n	800ba5e <_svfiprintf_r+0x52>
 800bb88:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb8c:	460c      	mov	r4, r1
 800bb8e:	2001      	movs	r0, #1
 800bb90:	e7a8      	b.n	800bae4 <_svfiprintf_r+0xd8>
 800bb92:	2300      	movs	r3, #0
 800bb94:	3401      	adds	r4, #1
 800bb96:	9305      	str	r3, [sp, #20]
 800bb98:	4619      	mov	r1, r3
 800bb9a:	f04f 0c0a 	mov.w	ip, #10
 800bb9e:	4620      	mov	r0, r4
 800bba0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bba4:	3a30      	subs	r2, #48	@ 0x30
 800bba6:	2a09      	cmp	r2, #9
 800bba8:	d903      	bls.n	800bbb2 <_svfiprintf_r+0x1a6>
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d0c6      	beq.n	800bb3c <_svfiprintf_r+0x130>
 800bbae:	9105      	str	r1, [sp, #20]
 800bbb0:	e7c4      	b.n	800bb3c <_svfiprintf_r+0x130>
 800bbb2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bbb6:	4604      	mov	r4, r0
 800bbb8:	2301      	movs	r3, #1
 800bbba:	e7f0      	b.n	800bb9e <_svfiprintf_r+0x192>
 800bbbc:	ab03      	add	r3, sp, #12
 800bbbe:	9300      	str	r3, [sp, #0]
 800bbc0:	462a      	mov	r2, r5
 800bbc2:	4b0e      	ldr	r3, [pc, #56]	@ (800bbfc <_svfiprintf_r+0x1f0>)
 800bbc4:	a904      	add	r1, sp, #16
 800bbc6:	4638      	mov	r0, r7
 800bbc8:	f7fe fc06 	bl	800a3d8 <_printf_float>
 800bbcc:	1c42      	adds	r2, r0, #1
 800bbce:	4606      	mov	r6, r0
 800bbd0:	d1d6      	bne.n	800bb80 <_svfiprintf_r+0x174>
 800bbd2:	89ab      	ldrh	r3, [r5, #12]
 800bbd4:	065b      	lsls	r3, r3, #25
 800bbd6:	f53f af2d 	bmi.w	800ba34 <_svfiprintf_r+0x28>
 800bbda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bbdc:	e72c      	b.n	800ba38 <_svfiprintf_r+0x2c>
 800bbde:	ab03      	add	r3, sp, #12
 800bbe0:	9300      	str	r3, [sp, #0]
 800bbe2:	462a      	mov	r2, r5
 800bbe4:	4b05      	ldr	r3, [pc, #20]	@ (800bbfc <_svfiprintf_r+0x1f0>)
 800bbe6:	a904      	add	r1, sp, #16
 800bbe8:	4638      	mov	r0, r7
 800bbea:	f7fe fe7d 	bl	800a8e8 <_printf_i>
 800bbee:	e7ed      	b.n	800bbcc <_svfiprintf_r+0x1c0>
 800bbf0:	0800cfbd 	.word	0x0800cfbd
 800bbf4:	0800cfc7 	.word	0x0800cfc7
 800bbf8:	0800a3d9 	.word	0x0800a3d9
 800bbfc:	0800b955 	.word	0x0800b955
 800bc00:	0800cfc3 	.word	0x0800cfc3

0800bc04 <malloc>:
 800bc04:	4b02      	ldr	r3, [pc, #8]	@ (800bc10 <malloc+0xc>)
 800bc06:	4601      	mov	r1, r0
 800bc08:	6818      	ldr	r0, [r3, #0]
 800bc0a:	f000 b825 	b.w	800bc58 <_malloc_r>
 800bc0e:	bf00      	nop
 800bc10:	24000034 	.word	0x24000034

0800bc14 <sbrk_aligned>:
 800bc14:	b570      	push	{r4, r5, r6, lr}
 800bc16:	4e0f      	ldr	r6, [pc, #60]	@ (800bc54 <sbrk_aligned+0x40>)
 800bc18:	460c      	mov	r4, r1
 800bc1a:	6831      	ldr	r1, [r6, #0]
 800bc1c:	4605      	mov	r5, r0
 800bc1e:	b911      	cbnz	r1, 800bc26 <sbrk_aligned+0x12>
 800bc20:	f000 fd7c 	bl	800c71c <_sbrk_r>
 800bc24:	6030      	str	r0, [r6, #0]
 800bc26:	4621      	mov	r1, r4
 800bc28:	4628      	mov	r0, r5
 800bc2a:	f000 fd77 	bl	800c71c <_sbrk_r>
 800bc2e:	1c43      	adds	r3, r0, #1
 800bc30:	d103      	bne.n	800bc3a <sbrk_aligned+0x26>
 800bc32:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800bc36:	4620      	mov	r0, r4
 800bc38:	bd70      	pop	{r4, r5, r6, pc}
 800bc3a:	1cc4      	adds	r4, r0, #3
 800bc3c:	f024 0403 	bic.w	r4, r4, #3
 800bc40:	42a0      	cmp	r0, r4
 800bc42:	d0f8      	beq.n	800bc36 <sbrk_aligned+0x22>
 800bc44:	1a21      	subs	r1, r4, r0
 800bc46:	4628      	mov	r0, r5
 800bc48:	f000 fd68 	bl	800c71c <_sbrk_r>
 800bc4c:	3001      	adds	r0, #1
 800bc4e:	d1f2      	bne.n	800bc36 <sbrk_aligned+0x22>
 800bc50:	e7ef      	b.n	800bc32 <sbrk_aligned+0x1e>
 800bc52:	bf00      	nop
 800bc54:	24000534 	.word	0x24000534

0800bc58 <_malloc_r>:
 800bc58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc5c:	1ccd      	adds	r5, r1, #3
 800bc5e:	f025 0503 	bic.w	r5, r5, #3
 800bc62:	3508      	adds	r5, #8
 800bc64:	2d0c      	cmp	r5, #12
 800bc66:	bf38      	it	cc
 800bc68:	250c      	movcc	r5, #12
 800bc6a:	2d00      	cmp	r5, #0
 800bc6c:	4606      	mov	r6, r0
 800bc6e:	db01      	blt.n	800bc74 <_malloc_r+0x1c>
 800bc70:	42a9      	cmp	r1, r5
 800bc72:	d904      	bls.n	800bc7e <_malloc_r+0x26>
 800bc74:	230c      	movs	r3, #12
 800bc76:	6033      	str	r3, [r6, #0]
 800bc78:	2000      	movs	r0, #0
 800bc7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bd54 <_malloc_r+0xfc>
 800bc82:	f000 f915 	bl	800beb0 <__malloc_lock>
 800bc86:	f8d8 3000 	ldr.w	r3, [r8]
 800bc8a:	461c      	mov	r4, r3
 800bc8c:	bb44      	cbnz	r4, 800bce0 <_malloc_r+0x88>
 800bc8e:	4629      	mov	r1, r5
 800bc90:	4630      	mov	r0, r6
 800bc92:	f7ff ffbf 	bl	800bc14 <sbrk_aligned>
 800bc96:	1c43      	adds	r3, r0, #1
 800bc98:	4604      	mov	r4, r0
 800bc9a:	d158      	bne.n	800bd4e <_malloc_r+0xf6>
 800bc9c:	f8d8 4000 	ldr.w	r4, [r8]
 800bca0:	4627      	mov	r7, r4
 800bca2:	2f00      	cmp	r7, #0
 800bca4:	d143      	bne.n	800bd2e <_malloc_r+0xd6>
 800bca6:	2c00      	cmp	r4, #0
 800bca8:	d04b      	beq.n	800bd42 <_malloc_r+0xea>
 800bcaa:	6823      	ldr	r3, [r4, #0]
 800bcac:	4639      	mov	r1, r7
 800bcae:	4630      	mov	r0, r6
 800bcb0:	eb04 0903 	add.w	r9, r4, r3
 800bcb4:	f000 fd32 	bl	800c71c <_sbrk_r>
 800bcb8:	4581      	cmp	r9, r0
 800bcba:	d142      	bne.n	800bd42 <_malloc_r+0xea>
 800bcbc:	6821      	ldr	r1, [r4, #0]
 800bcbe:	1a6d      	subs	r5, r5, r1
 800bcc0:	4629      	mov	r1, r5
 800bcc2:	4630      	mov	r0, r6
 800bcc4:	f7ff ffa6 	bl	800bc14 <sbrk_aligned>
 800bcc8:	3001      	adds	r0, #1
 800bcca:	d03a      	beq.n	800bd42 <_malloc_r+0xea>
 800bccc:	6823      	ldr	r3, [r4, #0]
 800bcce:	442b      	add	r3, r5
 800bcd0:	6023      	str	r3, [r4, #0]
 800bcd2:	f8d8 3000 	ldr.w	r3, [r8]
 800bcd6:	685a      	ldr	r2, [r3, #4]
 800bcd8:	bb62      	cbnz	r2, 800bd34 <_malloc_r+0xdc>
 800bcda:	f8c8 7000 	str.w	r7, [r8]
 800bcde:	e00f      	b.n	800bd00 <_malloc_r+0xa8>
 800bce0:	6822      	ldr	r2, [r4, #0]
 800bce2:	1b52      	subs	r2, r2, r5
 800bce4:	d420      	bmi.n	800bd28 <_malloc_r+0xd0>
 800bce6:	2a0b      	cmp	r2, #11
 800bce8:	d917      	bls.n	800bd1a <_malloc_r+0xc2>
 800bcea:	1961      	adds	r1, r4, r5
 800bcec:	42a3      	cmp	r3, r4
 800bcee:	6025      	str	r5, [r4, #0]
 800bcf0:	bf18      	it	ne
 800bcf2:	6059      	strne	r1, [r3, #4]
 800bcf4:	6863      	ldr	r3, [r4, #4]
 800bcf6:	bf08      	it	eq
 800bcf8:	f8c8 1000 	streq.w	r1, [r8]
 800bcfc:	5162      	str	r2, [r4, r5]
 800bcfe:	604b      	str	r3, [r1, #4]
 800bd00:	4630      	mov	r0, r6
 800bd02:	f000 f8db 	bl	800bebc <__malloc_unlock>
 800bd06:	f104 000b 	add.w	r0, r4, #11
 800bd0a:	1d23      	adds	r3, r4, #4
 800bd0c:	f020 0007 	bic.w	r0, r0, #7
 800bd10:	1ac2      	subs	r2, r0, r3
 800bd12:	bf1c      	itt	ne
 800bd14:	1a1b      	subne	r3, r3, r0
 800bd16:	50a3      	strne	r3, [r4, r2]
 800bd18:	e7af      	b.n	800bc7a <_malloc_r+0x22>
 800bd1a:	6862      	ldr	r2, [r4, #4]
 800bd1c:	42a3      	cmp	r3, r4
 800bd1e:	bf0c      	ite	eq
 800bd20:	f8c8 2000 	streq.w	r2, [r8]
 800bd24:	605a      	strne	r2, [r3, #4]
 800bd26:	e7eb      	b.n	800bd00 <_malloc_r+0xa8>
 800bd28:	4623      	mov	r3, r4
 800bd2a:	6864      	ldr	r4, [r4, #4]
 800bd2c:	e7ae      	b.n	800bc8c <_malloc_r+0x34>
 800bd2e:	463c      	mov	r4, r7
 800bd30:	687f      	ldr	r7, [r7, #4]
 800bd32:	e7b6      	b.n	800bca2 <_malloc_r+0x4a>
 800bd34:	461a      	mov	r2, r3
 800bd36:	685b      	ldr	r3, [r3, #4]
 800bd38:	42a3      	cmp	r3, r4
 800bd3a:	d1fb      	bne.n	800bd34 <_malloc_r+0xdc>
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	6053      	str	r3, [r2, #4]
 800bd40:	e7de      	b.n	800bd00 <_malloc_r+0xa8>
 800bd42:	230c      	movs	r3, #12
 800bd44:	6033      	str	r3, [r6, #0]
 800bd46:	4630      	mov	r0, r6
 800bd48:	f000 f8b8 	bl	800bebc <__malloc_unlock>
 800bd4c:	e794      	b.n	800bc78 <_malloc_r+0x20>
 800bd4e:	6005      	str	r5, [r0, #0]
 800bd50:	e7d6      	b.n	800bd00 <_malloc_r+0xa8>
 800bd52:	bf00      	nop
 800bd54:	24000538 	.word	0x24000538

0800bd58 <__sflush_r>:
 800bd58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bd5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd60:	0716      	lsls	r6, r2, #28
 800bd62:	4605      	mov	r5, r0
 800bd64:	460c      	mov	r4, r1
 800bd66:	d454      	bmi.n	800be12 <__sflush_r+0xba>
 800bd68:	684b      	ldr	r3, [r1, #4]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	dc02      	bgt.n	800bd74 <__sflush_r+0x1c>
 800bd6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	dd48      	ble.n	800be06 <__sflush_r+0xae>
 800bd74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bd76:	2e00      	cmp	r6, #0
 800bd78:	d045      	beq.n	800be06 <__sflush_r+0xae>
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bd80:	682f      	ldr	r7, [r5, #0]
 800bd82:	6a21      	ldr	r1, [r4, #32]
 800bd84:	602b      	str	r3, [r5, #0]
 800bd86:	d030      	beq.n	800bdea <__sflush_r+0x92>
 800bd88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bd8a:	89a3      	ldrh	r3, [r4, #12]
 800bd8c:	0759      	lsls	r1, r3, #29
 800bd8e:	d505      	bpl.n	800bd9c <__sflush_r+0x44>
 800bd90:	6863      	ldr	r3, [r4, #4]
 800bd92:	1ad2      	subs	r2, r2, r3
 800bd94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bd96:	b10b      	cbz	r3, 800bd9c <__sflush_r+0x44>
 800bd98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bd9a:	1ad2      	subs	r2, r2, r3
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bda0:	6a21      	ldr	r1, [r4, #32]
 800bda2:	4628      	mov	r0, r5
 800bda4:	47b0      	blx	r6
 800bda6:	1c43      	adds	r3, r0, #1
 800bda8:	89a3      	ldrh	r3, [r4, #12]
 800bdaa:	d106      	bne.n	800bdba <__sflush_r+0x62>
 800bdac:	6829      	ldr	r1, [r5, #0]
 800bdae:	291d      	cmp	r1, #29
 800bdb0:	d82b      	bhi.n	800be0a <__sflush_r+0xb2>
 800bdb2:	4a2a      	ldr	r2, [pc, #168]	@ (800be5c <__sflush_r+0x104>)
 800bdb4:	40ca      	lsrs	r2, r1
 800bdb6:	07d6      	lsls	r6, r2, #31
 800bdb8:	d527      	bpl.n	800be0a <__sflush_r+0xb2>
 800bdba:	2200      	movs	r2, #0
 800bdbc:	6062      	str	r2, [r4, #4]
 800bdbe:	04d9      	lsls	r1, r3, #19
 800bdc0:	6922      	ldr	r2, [r4, #16]
 800bdc2:	6022      	str	r2, [r4, #0]
 800bdc4:	d504      	bpl.n	800bdd0 <__sflush_r+0x78>
 800bdc6:	1c42      	adds	r2, r0, #1
 800bdc8:	d101      	bne.n	800bdce <__sflush_r+0x76>
 800bdca:	682b      	ldr	r3, [r5, #0]
 800bdcc:	b903      	cbnz	r3, 800bdd0 <__sflush_r+0x78>
 800bdce:	6560      	str	r0, [r4, #84]	@ 0x54
 800bdd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bdd2:	602f      	str	r7, [r5, #0]
 800bdd4:	b1b9      	cbz	r1, 800be06 <__sflush_r+0xae>
 800bdd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bdda:	4299      	cmp	r1, r3
 800bddc:	d002      	beq.n	800bde4 <__sflush_r+0x8c>
 800bdde:	4628      	mov	r0, r5
 800bde0:	f000 fd0e 	bl	800c800 <_free_r>
 800bde4:	2300      	movs	r3, #0
 800bde6:	6363      	str	r3, [r4, #52]	@ 0x34
 800bde8:	e00d      	b.n	800be06 <__sflush_r+0xae>
 800bdea:	2301      	movs	r3, #1
 800bdec:	4628      	mov	r0, r5
 800bdee:	47b0      	blx	r6
 800bdf0:	4602      	mov	r2, r0
 800bdf2:	1c50      	adds	r0, r2, #1
 800bdf4:	d1c9      	bne.n	800bd8a <__sflush_r+0x32>
 800bdf6:	682b      	ldr	r3, [r5, #0]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d0c6      	beq.n	800bd8a <__sflush_r+0x32>
 800bdfc:	2b1d      	cmp	r3, #29
 800bdfe:	d001      	beq.n	800be04 <__sflush_r+0xac>
 800be00:	2b16      	cmp	r3, #22
 800be02:	d11e      	bne.n	800be42 <__sflush_r+0xea>
 800be04:	602f      	str	r7, [r5, #0]
 800be06:	2000      	movs	r0, #0
 800be08:	e022      	b.n	800be50 <__sflush_r+0xf8>
 800be0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be0e:	b21b      	sxth	r3, r3
 800be10:	e01b      	b.n	800be4a <__sflush_r+0xf2>
 800be12:	690f      	ldr	r7, [r1, #16]
 800be14:	2f00      	cmp	r7, #0
 800be16:	d0f6      	beq.n	800be06 <__sflush_r+0xae>
 800be18:	0793      	lsls	r3, r2, #30
 800be1a:	680e      	ldr	r6, [r1, #0]
 800be1c:	bf08      	it	eq
 800be1e:	694b      	ldreq	r3, [r1, #20]
 800be20:	600f      	str	r7, [r1, #0]
 800be22:	bf18      	it	ne
 800be24:	2300      	movne	r3, #0
 800be26:	eba6 0807 	sub.w	r8, r6, r7
 800be2a:	608b      	str	r3, [r1, #8]
 800be2c:	f1b8 0f00 	cmp.w	r8, #0
 800be30:	dde9      	ble.n	800be06 <__sflush_r+0xae>
 800be32:	6a21      	ldr	r1, [r4, #32]
 800be34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800be36:	4643      	mov	r3, r8
 800be38:	463a      	mov	r2, r7
 800be3a:	4628      	mov	r0, r5
 800be3c:	47b0      	blx	r6
 800be3e:	2800      	cmp	r0, #0
 800be40:	dc08      	bgt.n	800be54 <__sflush_r+0xfc>
 800be42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be4a:	81a3      	strh	r3, [r4, #12]
 800be4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800be50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be54:	4407      	add	r7, r0
 800be56:	eba8 0800 	sub.w	r8, r8, r0
 800be5a:	e7e7      	b.n	800be2c <__sflush_r+0xd4>
 800be5c:	20400001 	.word	0x20400001

0800be60 <_fflush_r>:
 800be60:	b538      	push	{r3, r4, r5, lr}
 800be62:	690b      	ldr	r3, [r1, #16]
 800be64:	4605      	mov	r5, r0
 800be66:	460c      	mov	r4, r1
 800be68:	b913      	cbnz	r3, 800be70 <_fflush_r+0x10>
 800be6a:	2500      	movs	r5, #0
 800be6c:	4628      	mov	r0, r5
 800be6e:	bd38      	pop	{r3, r4, r5, pc}
 800be70:	b118      	cbz	r0, 800be7a <_fflush_r+0x1a>
 800be72:	6a03      	ldr	r3, [r0, #32]
 800be74:	b90b      	cbnz	r3, 800be7a <_fflush_r+0x1a>
 800be76:	f7fe ff17 	bl	800aca8 <__sinit>
 800be7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d0f3      	beq.n	800be6a <_fflush_r+0xa>
 800be82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800be84:	07d0      	lsls	r0, r2, #31
 800be86:	d404      	bmi.n	800be92 <_fflush_r+0x32>
 800be88:	0599      	lsls	r1, r3, #22
 800be8a:	d402      	bmi.n	800be92 <_fflush_r+0x32>
 800be8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800be8e:	f7fe ff74 	bl	800ad7a <__retarget_lock_acquire_recursive>
 800be92:	4628      	mov	r0, r5
 800be94:	4621      	mov	r1, r4
 800be96:	f7ff ff5f 	bl	800bd58 <__sflush_r>
 800be9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800be9c:	07da      	lsls	r2, r3, #31
 800be9e:	4605      	mov	r5, r0
 800bea0:	d4e4      	bmi.n	800be6c <_fflush_r+0xc>
 800bea2:	89a3      	ldrh	r3, [r4, #12]
 800bea4:	059b      	lsls	r3, r3, #22
 800bea6:	d4e1      	bmi.n	800be6c <_fflush_r+0xc>
 800bea8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800beaa:	f7fe ff67 	bl	800ad7c <__retarget_lock_release_recursive>
 800beae:	e7dd      	b.n	800be6c <_fflush_r+0xc>

0800beb0 <__malloc_lock>:
 800beb0:	4801      	ldr	r0, [pc, #4]	@ (800beb8 <__malloc_lock+0x8>)
 800beb2:	f7fe bf62 	b.w	800ad7a <__retarget_lock_acquire_recursive>
 800beb6:	bf00      	nop
 800beb8:	24000530 	.word	0x24000530

0800bebc <__malloc_unlock>:
 800bebc:	4801      	ldr	r0, [pc, #4]	@ (800bec4 <__malloc_unlock+0x8>)
 800bebe:	f7fe bf5d 	b.w	800ad7c <__retarget_lock_release_recursive>
 800bec2:	bf00      	nop
 800bec4:	24000530 	.word	0x24000530

0800bec8 <_Balloc>:
 800bec8:	b570      	push	{r4, r5, r6, lr}
 800beca:	69c6      	ldr	r6, [r0, #28]
 800becc:	4604      	mov	r4, r0
 800bece:	460d      	mov	r5, r1
 800bed0:	b976      	cbnz	r6, 800bef0 <_Balloc+0x28>
 800bed2:	2010      	movs	r0, #16
 800bed4:	f7ff fe96 	bl	800bc04 <malloc>
 800bed8:	4602      	mov	r2, r0
 800beda:	61e0      	str	r0, [r4, #28]
 800bedc:	b920      	cbnz	r0, 800bee8 <_Balloc+0x20>
 800bede:	4b18      	ldr	r3, [pc, #96]	@ (800bf40 <_Balloc+0x78>)
 800bee0:	4818      	ldr	r0, [pc, #96]	@ (800bf44 <_Balloc+0x7c>)
 800bee2:	216b      	movs	r1, #107	@ 0x6b
 800bee4:	f000 fc5a 	bl	800c79c <__assert_func>
 800bee8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800beec:	6006      	str	r6, [r0, #0]
 800beee:	60c6      	str	r6, [r0, #12]
 800bef0:	69e6      	ldr	r6, [r4, #28]
 800bef2:	68f3      	ldr	r3, [r6, #12]
 800bef4:	b183      	cbz	r3, 800bf18 <_Balloc+0x50>
 800bef6:	69e3      	ldr	r3, [r4, #28]
 800bef8:	68db      	ldr	r3, [r3, #12]
 800befa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800befe:	b9b8      	cbnz	r0, 800bf30 <_Balloc+0x68>
 800bf00:	2101      	movs	r1, #1
 800bf02:	fa01 f605 	lsl.w	r6, r1, r5
 800bf06:	1d72      	adds	r2, r6, #5
 800bf08:	0092      	lsls	r2, r2, #2
 800bf0a:	4620      	mov	r0, r4
 800bf0c:	f000 fc64 	bl	800c7d8 <_calloc_r>
 800bf10:	b160      	cbz	r0, 800bf2c <_Balloc+0x64>
 800bf12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bf16:	e00e      	b.n	800bf36 <_Balloc+0x6e>
 800bf18:	2221      	movs	r2, #33	@ 0x21
 800bf1a:	2104      	movs	r1, #4
 800bf1c:	4620      	mov	r0, r4
 800bf1e:	f000 fc5b 	bl	800c7d8 <_calloc_r>
 800bf22:	69e3      	ldr	r3, [r4, #28]
 800bf24:	60f0      	str	r0, [r6, #12]
 800bf26:	68db      	ldr	r3, [r3, #12]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d1e4      	bne.n	800bef6 <_Balloc+0x2e>
 800bf2c:	2000      	movs	r0, #0
 800bf2e:	bd70      	pop	{r4, r5, r6, pc}
 800bf30:	6802      	ldr	r2, [r0, #0]
 800bf32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bf36:	2300      	movs	r3, #0
 800bf38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bf3c:	e7f7      	b.n	800bf2e <_Balloc+0x66>
 800bf3e:	bf00      	nop
 800bf40:	0800cf3d 	.word	0x0800cf3d
 800bf44:	0800cfce 	.word	0x0800cfce

0800bf48 <_Bfree>:
 800bf48:	b570      	push	{r4, r5, r6, lr}
 800bf4a:	69c6      	ldr	r6, [r0, #28]
 800bf4c:	4605      	mov	r5, r0
 800bf4e:	460c      	mov	r4, r1
 800bf50:	b976      	cbnz	r6, 800bf70 <_Bfree+0x28>
 800bf52:	2010      	movs	r0, #16
 800bf54:	f7ff fe56 	bl	800bc04 <malloc>
 800bf58:	4602      	mov	r2, r0
 800bf5a:	61e8      	str	r0, [r5, #28]
 800bf5c:	b920      	cbnz	r0, 800bf68 <_Bfree+0x20>
 800bf5e:	4b09      	ldr	r3, [pc, #36]	@ (800bf84 <_Bfree+0x3c>)
 800bf60:	4809      	ldr	r0, [pc, #36]	@ (800bf88 <_Bfree+0x40>)
 800bf62:	218f      	movs	r1, #143	@ 0x8f
 800bf64:	f000 fc1a 	bl	800c79c <__assert_func>
 800bf68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf6c:	6006      	str	r6, [r0, #0]
 800bf6e:	60c6      	str	r6, [r0, #12]
 800bf70:	b13c      	cbz	r4, 800bf82 <_Bfree+0x3a>
 800bf72:	69eb      	ldr	r3, [r5, #28]
 800bf74:	6862      	ldr	r2, [r4, #4]
 800bf76:	68db      	ldr	r3, [r3, #12]
 800bf78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bf7c:	6021      	str	r1, [r4, #0]
 800bf7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bf82:	bd70      	pop	{r4, r5, r6, pc}
 800bf84:	0800cf3d 	.word	0x0800cf3d
 800bf88:	0800cfce 	.word	0x0800cfce

0800bf8c <__multadd>:
 800bf8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf90:	690d      	ldr	r5, [r1, #16]
 800bf92:	4607      	mov	r7, r0
 800bf94:	460c      	mov	r4, r1
 800bf96:	461e      	mov	r6, r3
 800bf98:	f101 0c14 	add.w	ip, r1, #20
 800bf9c:	2000      	movs	r0, #0
 800bf9e:	f8dc 3000 	ldr.w	r3, [ip]
 800bfa2:	b299      	uxth	r1, r3
 800bfa4:	fb02 6101 	mla	r1, r2, r1, r6
 800bfa8:	0c1e      	lsrs	r6, r3, #16
 800bfaa:	0c0b      	lsrs	r3, r1, #16
 800bfac:	fb02 3306 	mla	r3, r2, r6, r3
 800bfb0:	b289      	uxth	r1, r1
 800bfb2:	3001      	adds	r0, #1
 800bfb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bfb8:	4285      	cmp	r5, r0
 800bfba:	f84c 1b04 	str.w	r1, [ip], #4
 800bfbe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bfc2:	dcec      	bgt.n	800bf9e <__multadd+0x12>
 800bfc4:	b30e      	cbz	r6, 800c00a <__multadd+0x7e>
 800bfc6:	68a3      	ldr	r3, [r4, #8]
 800bfc8:	42ab      	cmp	r3, r5
 800bfca:	dc19      	bgt.n	800c000 <__multadd+0x74>
 800bfcc:	6861      	ldr	r1, [r4, #4]
 800bfce:	4638      	mov	r0, r7
 800bfd0:	3101      	adds	r1, #1
 800bfd2:	f7ff ff79 	bl	800bec8 <_Balloc>
 800bfd6:	4680      	mov	r8, r0
 800bfd8:	b928      	cbnz	r0, 800bfe6 <__multadd+0x5a>
 800bfda:	4602      	mov	r2, r0
 800bfdc:	4b0c      	ldr	r3, [pc, #48]	@ (800c010 <__multadd+0x84>)
 800bfde:	480d      	ldr	r0, [pc, #52]	@ (800c014 <__multadd+0x88>)
 800bfe0:	21ba      	movs	r1, #186	@ 0xba
 800bfe2:	f000 fbdb 	bl	800c79c <__assert_func>
 800bfe6:	6922      	ldr	r2, [r4, #16]
 800bfe8:	3202      	adds	r2, #2
 800bfea:	f104 010c 	add.w	r1, r4, #12
 800bfee:	0092      	lsls	r2, r2, #2
 800bff0:	300c      	adds	r0, #12
 800bff2:	f000 fbc5 	bl	800c780 <memcpy>
 800bff6:	4621      	mov	r1, r4
 800bff8:	4638      	mov	r0, r7
 800bffa:	f7ff ffa5 	bl	800bf48 <_Bfree>
 800bffe:	4644      	mov	r4, r8
 800c000:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c004:	3501      	adds	r5, #1
 800c006:	615e      	str	r6, [r3, #20]
 800c008:	6125      	str	r5, [r4, #16]
 800c00a:	4620      	mov	r0, r4
 800c00c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c010:	0800cfac 	.word	0x0800cfac
 800c014:	0800cfce 	.word	0x0800cfce

0800c018 <__hi0bits>:
 800c018:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c01c:	4603      	mov	r3, r0
 800c01e:	bf36      	itet	cc
 800c020:	0403      	lslcc	r3, r0, #16
 800c022:	2000      	movcs	r0, #0
 800c024:	2010      	movcc	r0, #16
 800c026:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c02a:	bf3c      	itt	cc
 800c02c:	021b      	lslcc	r3, r3, #8
 800c02e:	3008      	addcc	r0, #8
 800c030:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c034:	bf3c      	itt	cc
 800c036:	011b      	lslcc	r3, r3, #4
 800c038:	3004      	addcc	r0, #4
 800c03a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c03e:	bf3c      	itt	cc
 800c040:	009b      	lslcc	r3, r3, #2
 800c042:	3002      	addcc	r0, #2
 800c044:	2b00      	cmp	r3, #0
 800c046:	db05      	blt.n	800c054 <__hi0bits+0x3c>
 800c048:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c04c:	f100 0001 	add.w	r0, r0, #1
 800c050:	bf08      	it	eq
 800c052:	2020      	moveq	r0, #32
 800c054:	4770      	bx	lr

0800c056 <__lo0bits>:
 800c056:	6803      	ldr	r3, [r0, #0]
 800c058:	4602      	mov	r2, r0
 800c05a:	f013 0007 	ands.w	r0, r3, #7
 800c05e:	d00b      	beq.n	800c078 <__lo0bits+0x22>
 800c060:	07d9      	lsls	r1, r3, #31
 800c062:	d421      	bmi.n	800c0a8 <__lo0bits+0x52>
 800c064:	0798      	lsls	r0, r3, #30
 800c066:	bf49      	itett	mi
 800c068:	085b      	lsrmi	r3, r3, #1
 800c06a:	089b      	lsrpl	r3, r3, #2
 800c06c:	2001      	movmi	r0, #1
 800c06e:	6013      	strmi	r3, [r2, #0]
 800c070:	bf5c      	itt	pl
 800c072:	6013      	strpl	r3, [r2, #0]
 800c074:	2002      	movpl	r0, #2
 800c076:	4770      	bx	lr
 800c078:	b299      	uxth	r1, r3
 800c07a:	b909      	cbnz	r1, 800c080 <__lo0bits+0x2a>
 800c07c:	0c1b      	lsrs	r3, r3, #16
 800c07e:	2010      	movs	r0, #16
 800c080:	b2d9      	uxtb	r1, r3
 800c082:	b909      	cbnz	r1, 800c088 <__lo0bits+0x32>
 800c084:	3008      	adds	r0, #8
 800c086:	0a1b      	lsrs	r3, r3, #8
 800c088:	0719      	lsls	r1, r3, #28
 800c08a:	bf04      	itt	eq
 800c08c:	091b      	lsreq	r3, r3, #4
 800c08e:	3004      	addeq	r0, #4
 800c090:	0799      	lsls	r1, r3, #30
 800c092:	bf04      	itt	eq
 800c094:	089b      	lsreq	r3, r3, #2
 800c096:	3002      	addeq	r0, #2
 800c098:	07d9      	lsls	r1, r3, #31
 800c09a:	d403      	bmi.n	800c0a4 <__lo0bits+0x4e>
 800c09c:	085b      	lsrs	r3, r3, #1
 800c09e:	f100 0001 	add.w	r0, r0, #1
 800c0a2:	d003      	beq.n	800c0ac <__lo0bits+0x56>
 800c0a4:	6013      	str	r3, [r2, #0]
 800c0a6:	4770      	bx	lr
 800c0a8:	2000      	movs	r0, #0
 800c0aa:	4770      	bx	lr
 800c0ac:	2020      	movs	r0, #32
 800c0ae:	4770      	bx	lr

0800c0b0 <__i2b>:
 800c0b0:	b510      	push	{r4, lr}
 800c0b2:	460c      	mov	r4, r1
 800c0b4:	2101      	movs	r1, #1
 800c0b6:	f7ff ff07 	bl	800bec8 <_Balloc>
 800c0ba:	4602      	mov	r2, r0
 800c0bc:	b928      	cbnz	r0, 800c0ca <__i2b+0x1a>
 800c0be:	4b05      	ldr	r3, [pc, #20]	@ (800c0d4 <__i2b+0x24>)
 800c0c0:	4805      	ldr	r0, [pc, #20]	@ (800c0d8 <__i2b+0x28>)
 800c0c2:	f240 1145 	movw	r1, #325	@ 0x145
 800c0c6:	f000 fb69 	bl	800c79c <__assert_func>
 800c0ca:	2301      	movs	r3, #1
 800c0cc:	6144      	str	r4, [r0, #20]
 800c0ce:	6103      	str	r3, [r0, #16]
 800c0d0:	bd10      	pop	{r4, pc}
 800c0d2:	bf00      	nop
 800c0d4:	0800cfac 	.word	0x0800cfac
 800c0d8:	0800cfce 	.word	0x0800cfce

0800c0dc <__multiply>:
 800c0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0e0:	4617      	mov	r7, r2
 800c0e2:	690a      	ldr	r2, [r1, #16]
 800c0e4:	693b      	ldr	r3, [r7, #16]
 800c0e6:	429a      	cmp	r2, r3
 800c0e8:	bfa8      	it	ge
 800c0ea:	463b      	movge	r3, r7
 800c0ec:	4689      	mov	r9, r1
 800c0ee:	bfa4      	itt	ge
 800c0f0:	460f      	movge	r7, r1
 800c0f2:	4699      	movge	r9, r3
 800c0f4:	693d      	ldr	r5, [r7, #16]
 800c0f6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c0fa:	68bb      	ldr	r3, [r7, #8]
 800c0fc:	6879      	ldr	r1, [r7, #4]
 800c0fe:	eb05 060a 	add.w	r6, r5, sl
 800c102:	42b3      	cmp	r3, r6
 800c104:	b085      	sub	sp, #20
 800c106:	bfb8      	it	lt
 800c108:	3101      	addlt	r1, #1
 800c10a:	f7ff fedd 	bl	800bec8 <_Balloc>
 800c10e:	b930      	cbnz	r0, 800c11e <__multiply+0x42>
 800c110:	4602      	mov	r2, r0
 800c112:	4b41      	ldr	r3, [pc, #260]	@ (800c218 <__multiply+0x13c>)
 800c114:	4841      	ldr	r0, [pc, #260]	@ (800c21c <__multiply+0x140>)
 800c116:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c11a:	f000 fb3f 	bl	800c79c <__assert_func>
 800c11e:	f100 0414 	add.w	r4, r0, #20
 800c122:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c126:	4623      	mov	r3, r4
 800c128:	2200      	movs	r2, #0
 800c12a:	4573      	cmp	r3, lr
 800c12c:	d320      	bcc.n	800c170 <__multiply+0x94>
 800c12e:	f107 0814 	add.w	r8, r7, #20
 800c132:	f109 0114 	add.w	r1, r9, #20
 800c136:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c13a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c13e:	9302      	str	r3, [sp, #8]
 800c140:	1beb      	subs	r3, r5, r7
 800c142:	3b15      	subs	r3, #21
 800c144:	f023 0303 	bic.w	r3, r3, #3
 800c148:	3304      	adds	r3, #4
 800c14a:	3715      	adds	r7, #21
 800c14c:	42bd      	cmp	r5, r7
 800c14e:	bf38      	it	cc
 800c150:	2304      	movcc	r3, #4
 800c152:	9301      	str	r3, [sp, #4]
 800c154:	9b02      	ldr	r3, [sp, #8]
 800c156:	9103      	str	r1, [sp, #12]
 800c158:	428b      	cmp	r3, r1
 800c15a:	d80c      	bhi.n	800c176 <__multiply+0x9a>
 800c15c:	2e00      	cmp	r6, #0
 800c15e:	dd03      	ble.n	800c168 <__multiply+0x8c>
 800c160:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c164:	2b00      	cmp	r3, #0
 800c166:	d055      	beq.n	800c214 <__multiply+0x138>
 800c168:	6106      	str	r6, [r0, #16]
 800c16a:	b005      	add	sp, #20
 800c16c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c170:	f843 2b04 	str.w	r2, [r3], #4
 800c174:	e7d9      	b.n	800c12a <__multiply+0x4e>
 800c176:	f8b1 a000 	ldrh.w	sl, [r1]
 800c17a:	f1ba 0f00 	cmp.w	sl, #0
 800c17e:	d01f      	beq.n	800c1c0 <__multiply+0xe4>
 800c180:	46c4      	mov	ip, r8
 800c182:	46a1      	mov	r9, r4
 800c184:	2700      	movs	r7, #0
 800c186:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c18a:	f8d9 3000 	ldr.w	r3, [r9]
 800c18e:	fa1f fb82 	uxth.w	fp, r2
 800c192:	b29b      	uxth	r3, r3
 800c194:	fb0a 330b 	mla	r3, sl, fp, r3
 800c198:	443b      	add	r3, r7
 800c19a:	f8d9 7000 	ldr.w	r7, [r9]
 800c19e:	0c12      	lsrs	r2, r2, #16
 800c1a0:	0c3f      	lsrs	r7, r7, #16
 800c1a2:	fb0a 7202 	mla	r2, sl, r2, r7
 800c1a6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c1aa:	b29b      	uxth	r3, r3
 800c1ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1b0:	4565      	cmp	r5, ip
 800c1b2:	f849 3b04 	str.w	r3, [r9], #4
 800c1b6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c1ba:	d8e4      	bhi.n	800c186 <__multiply+0xaa>
 800c1bc:	9b01      	ldr	r3, [sp, #4]
 800c1be:	50e7      	str	r7, [r4, r3]
 800c1c0:	9b03      	ldr	r3, [sp, #12]
 800c1c2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c1c6:	3104      	adds	r1, #4
 800c1c8:	f1b9 0f00 	cmp.w	r9, #0
 800c1cc:	d020      	beq.n	800c210 <__multiply+0x134>
 800c1ce:	6823      	ldr	r3, [r4, #0]
 800c1d0:	4647      	mov	r7, r8
 800c1d2:	46a4      	mov	ip, r4
 800c1d4:	f04f 0a00 	mov.w	sl, #0
 800c1d8:	f8b7 b000 	ldrh.w	fp, [r7]
 800c1dc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c1e0:	fb09 220b 	mla	r2, r9, fp, r2
 800c1e4:	4452      	add	r2, sl
 800c1e6:	b29b      	uxth	r3, r3
 800c1e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1ec:	f84c 3b04 	str.w	r3, [ip], #4
 800c1f0:	f857 3b04 	ldr.w	r3, [r7], #4
 800c1f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c1f8:	f8bc 3000 	ldrh.w	r3, [ip]
 800c1fc:	fb09 330a 	mla	r3, r9, sl, r3
 800c200:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c204:	42bd      	cmp	r5, r7
 800c206:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c20a:	d8e5      	bhi.n	800c1d8 <__multiply+0xfc>
 800c20c:	9a01      	ldr	r2, [sp, #4]
 800c20e:	50a3      	str	r3, [r4, r2]
 800c210:	3404      	adds	r4, #4
 800c212:	e79f      	b.n	800c154 <__multiply+0x78>
 800c214:	3e01      	subs	r6, #1
 800c216:	e7a1      	b.n	800c15c <__multiply+0x80>
 800c218:	0800cfac 	.word	0x0800cfac
 800c21c:	0800cfce 	.word	0x0800cfce

0800c220 <__pow5mult>:
 800c220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c224:	4615      	mov	r5, r2
 800c226:	f012 0203 	ands.w	r2, r2, #3
 800c22a:	4607      	mov	r7, r0
 800c22c:	460e      	mov	r6, r1
 800c22e:	d007      	beq.n	800c240 <__pow5mult+0x20>
 800c230:	4c25      	ldr	r4, [pc, #148]	@ (800c2c8 <__pow5mult+0xa8>)
 800c232:	3a01      	subs	r2, #1
 800c234:	2300      	movs	r3, #0
 800c236:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c23a:	f7ff fea7 	bl	800bf8c <__multadd>
 800c23e:	4606      	mov	r6, r0
 800c240:	10ad      	asrs	r5, r5, #2
 800c242:	d03d      	beq.n	800c2c0 <__pow5mult+0xa0>
 800c244:	69fc      	ldr	r4, [r7, #28]
 800c246:	b97c      	cbnz	r4, 800c268 <__pow5mult+0x48>
 800c248:	2010      	movs	r0, #16
 800c24a:	f7ff fcdb 	bl	800bc04 <malloc>
 800c24e:	4602      	mov	r2, r0
 800c250:	61f8      	str	r0, [r7, #28]
 800c252:	b928      	cbnz	r0, 800c260 <__pow5mult+0x40>
 800c254:	4b1d      	ldr	r3, [pc, #116]	@ (800c2cc <__pow5mult+0xac>)
 800c256:	481e      	ldr	r0, [pc, #120]	@ (800c2d0 <__pow5mult+0xb0>)
 800c258:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c25c:	f000 fa9e 	bl	800c79c <__assert_func>
 800c260:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c264:	6004      	str	r4, [r0, #0]
 800c266:	60c4      	str	r4, [r0, #12]
 800c268:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c26c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c270:	b94c      	cbnz	r4, 800c286 <__pow5mult+0x66>
 800c272:	f240 2171 	movw	r1, #625	@ 0x271
 800c276:	4638      	mov	r0, r7
 800c278:	f7ff ff1a 	bl	800c0b0 <__i2b>
 800c27c:	2300      	movs	r3, #0
 800c27e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c282:	4604      	mov	r4, r0
 800c284:	6003      	str	r3, [r0, #0]
 800c286:	f04f 0900 	mov.w	r9, #0
 800c28a:	07eb      	lsls	r3, r5, #31
 800c28c:	d50a      	bpl.n	800c2a4 <__pow5mult+0x84>
 800c28e:	4631      	mov	r1, r6
 800c290:	4622      	mov	r2, r4
 800c292:	4638      	mov	r0, r7
 800c294:	f7ff ff22 	bl	800c0dc <__multiply>
 800c298:	4631      	mov	r1, r6
 800c29a:	4680      	mov	r8, r0
 800c29c:	4638      	mov	r0, r7
 800c29e:	f7ff fe53 	bl	800bf48 <_Bfree>
 800c2a2:	4646      	mov	r6, r8
 800c2a4:	106d      	asrs	r5, r5, #1
 800c2a6:	d00b      	beq.n	800c2c0 <__pow5mult+0xa0>
 800c2a8:	6820      	ldr	r0, [r4, #0]
 800c2aa:	b938      	cbnz	r0, 800c2bc <__pow5mult+0x9c>
 800c2ac:	4622      	mov	r2, r4
 800c2ae:	4621      	mov	r1, r4
 800c2b0:	4638      	mov	r0, r7
 800c2b2:	f7ff ff13 	bl	800c0dc <__multiply>
 800c2b6:	6020      	str	r0, [r4, #0]
 800c2b8:	f8c0 9000 	str.w	r9, [r0]
 800c2bc:	4604      	mov	r4, r0
 800c2be:	e7e4      	b.n	800c28a <__pow5mult+0x6a>
 800c2c0:	4630      	mov	r0, r6
 800c2c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2c6:	bf00      	nop
 800c2c8:	0800d070 	.word	0x0800d070
 800c2cc:	0800cf3d 	.word	0x0800cf3d
 800c2d0:	0800cfce 	.word	0x0800cfce

0800c2d4 <__lshift>:
 800c2d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2d8:	460c      	mov	r4, r1
 800c2da:	6849      	ldr	r1, [r1, #4]
 800c2dc:	6923      	ldr	r3, [r4, #16]
 800c2de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c2e2:	68a3      	ldr	r3, [r4, #8]
 800c2e4:	4607      	mov	r7, r0
 800c2e6:	4691      	mov	r9, r2
 800c2e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c2ec:	f108 0601 	add.w	r6, r8, #1
 800c2f0:	42b3      	cmp	r3, r6
 800c2f2:	db0b      	blt.n	800c30c <__lshift+0x38>
 800c2f4:	4638      	mov	r0, r7
 800c2f6:	f7ff fde7 	bl	800bec8 <_Balloc>
 800c2fa:	4605      	mov	r5, r0
 800c2fc:	b948      	cbnz	r0, 800c312 <__lshift+0x3e>
 800c2fe:	4602      	mov	r2, r0
 800c300:	4b28      	ldr	r3, [pc, #160]	@ (800c3a4 <__lshift+0xd0>)
 800c302:	4829      	ldr	r0, [pc, #164]	@ (800c3a8 <__lshift+0xd4>)
 800c304:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c308:	f000 fa48 	bl	800c79c <__assert_func>
 800c30c:	3101      	adds	r1, #1
 800c30e:	005b      	lsls	r3, r3, #1
 800c310:	e7ee      	b.n	800c2f0 <__lshift+0x1c>
 800c312:	2300      	movs	r3, #0
 800c314:	f100 0114 	add.w	r1, r0, #20
 800c318:	f100 0210 	add.w	r2, r0, #16
 800c31c:	4618      	mov	r0, r3
 800c31e:	4553      	cmp	r3, sl
 800c320:	db33      	blt.n	800c38a <__lshift+0xb6>
 800c322:	6920      	ldr	r0, [r4, #16]
 800c324:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c328:	f104 0314 	add.w	r3, r4, #20
 800c32c:	f019 091f 	ands.w	r9, r9, #31
 800c330:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c334:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c338:	d02b      	beq.n	800c392 <__lshift+0xbe>
 800c33a:	f1c9 0e20 	rsb	lr, r9, #32
 800c33e:	468a      	mov	sl, r1
 800c340:	2200      	movs	r2, #0
 800c342:	6818      	ldr	r0, [r3, #0]
 800c344:	fa00 f009 	lsl.w	r0, r0, r9
 800c348:	4310      	orrs	r0, r2
 800c34a:	f84a 0b04 	str.w	r0, [sl], #4
 800c34e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c352:	459c      	cmp	ip, r3
 800c354:	fa22 f20e 	lsr.w	r2, r2, lr
 800c358:	d8f3      	bhi.n	800c342 <__lshift+0x6e>
 800c35a:	ebac 0304 	sub.w	r3, ip, r4
 800c35e:	3b15      	subs	r3, #21
 800c360:	f023 0303 	bic.w	r3, r3, #3
 800c364:	3304      	adds	r3, #4
 800c366:	f104 0015 	add.w	r0, r4, #21
 800c36a:	4560      	cmp	r0, ip
 800c36c:	bf88      	it	hi
 800c36e:	2304      	movhi	r3, #4
 800c370:	50ca      	str	r2, [r1, r3]
 800c372:	b10a      	cbz	r2, 800c378 <__lshift+0xa4>
 800c374:	f108 0602 	add.w	r6, r8, #2
 800c378:	3e01      	subs	r6, #1
 800c37a:	4638      	mov	r0, r7
 800c37c:	612e      	str	r6, [r5, #16]
 800c37e:	4621      	mov	r1, r4
 800c380:	f7ff fde2 	bl	800bf48 <_Bfree>
 800c384:	4628      	mov	r0, r5
 800c386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c38a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c38e:	3301      	adds	r3, #1
 800c390:	e7c5      	b.n	800c31e <__lshift+0x4a>
 800c392:	3904      	subs	r1, #4
 800c394:	f853 2b04 	ldr.w	r2, [r3], #4
 800c398:	f841 2f04 	str.w	r2, [r1, #4]!
 800c39c:	459c      	cmp	ip, r3
 800c39e:	d8f9      	bhi.n	800c394 <__lshift+0xc0>
 800c3a0:	e7ea      	b.n	800c378 <__lshift+0xa4>
 800c3a2:	bf00      	nop
 800c3a4:	0800cfac 	.word	0x0800cfac
 800c3a8:	0800cfce 	.word	0x0800cfce

0800c3ac <__mcmp>:
 800c3ac:	690a      	ldr	r2, [r1, #16]
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	6900      	ldr	r0, [r0, #16]
 800c3b2:	1a80      	subs	r0, r0, r2
 800c3b4:	b530      	push	{r4, r5, lr}
 800c3b6:	d10e      	bne.n	800c3d6 <__mcmp+0x2a>
 800c3b8:	3314      	adds	r3, #20
 800c3ba:	3114      	adds	r1, #20
 800c3bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c3c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c3c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c3c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c3cc:	4295      	cmp	r5, r2
 800c3ce:	d003      	beq.n	800c3d8 <__mcmp+0x2c>
 800c3d0:	d205      	bcs.n	800c3de <__mcmp+0x32>
 800c3d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c3d6:	bd30      	pop	{r4, r5, pc}
 800c3d8:	42a3      	cmp	r3, r4
 800c3da:	d3f3      	bcc.n	800c3c4 <__mcmp+0x18>
 800c3dc:	e7fb      	b.n	800c3d6 <__mcmp+0x2a>
 800c3de:	2001      	movs	r0, #1
 800c3e0:	e7f9      	b.n	800c3d6 <__mcmp+0x2a>
	...

0800c3e4 <__mdiff>:
 800c3e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3e8:	4689      	mov	r9, r1
 800c3ea:	4606      	mov	r6, r0
 800c3ec:	4611      	mov	r1, r2
 800c3ee:	4648      	mov	r0, r9
 800c3f0:	4614      	mov	r4, r2
 800c3f2:	f7ff ffdb 	bl	800c3ac <__mcmp>
 800c3f6:	1e05      	subs	r5, r0, #0
 800c3f8:	d112      	bne.n	800c420 <__mdiff+0x3c>
 800c3fa:	4629      	mov	r1, r5
 800c3fc:	4630      	mov	r0, r6
 800c3fe:	f7ff fd63 	bl	800bec8 <_Balloc>
 800c402:	4602      	mov	r2, r0
 800c404:	b928      	cbnz	r0, 800c412 <__mdiff+0x2e>
 800c406:	4b3f      	ldr	r3, [pc, #252]	@ (800c504 <__mdiff+0x120>)
 800c408:	f240 2137 	movw	r1, #567	@ 0x237
 800c40c:	483e      	ldr	r0, [pc, #248]	@ (800c508 <__mdiff+0x124>)
 800c40e:	f000 f9c5 	bl	800c79c <__assert_func>
 800c412:	2301      	movs	r3, #1
 800c414:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c418:	4610      	mov	r0, r2
 800c41a:	b003      	add	sp, #12
 800c41c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c420:	bfbc      	itt	lt
 800c422:	464b      	movlt	r3, r9
 800c424:	46a1      	movlt	r9, r4
 800c426:	4630      	mov	r0, r6
 800c428:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c42c:	bfba      	itte	lt
 800c42e:	461c      	movlt	r4, r3
 800c430:	2501      	movlt	r5, #1
 800c432:	2500      	movge	r5, #0
 800c434:	f7ff fd48 	bl	800bec8 <_Balloc>
 800c438:	4602      	mov	r2, r0
 800c43a:	b918      	cbnz	r0, 800c444 <__mdiff+0x60>
 800c43c:	4b31      	ldr	r3, [pc, #196]	@ (800c504 <__mdiff+0x120>)
 800c43e:	f240 2145 	movw	r1, #581	@ 0x245
 800c442:	e7e3      	b.n	800c40c <__mdiff+0x28>
 800c444:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c448:	6926      	ldr	r6, [r4, #16]
 800c44a:	60c5      	str	r5, [r0, #12]
 800c44c:	f109 0310 	add.w	r3, r9, #16
 800c450:	f109 0514 	add.w	r5, r9, #20
 800c454:	f104 0e14 	add.w	lr, r4, #20
 800c458:	f100 0b14 	add.w	fp, r0, #20
 800c45c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c460:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c464:	9301      	str	r3, [sp, #4]
 800c466:	46d9      	mov	r9, fp
 800c468:	f04f 0c00 	mov.w	ip, #0
 800c46c:	9b01      	ldr	r3, [sp, #4]
 800c46e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c472:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c476:	9301      	str	r3, [sp, #4]
 800c478:	fa1f f38a 	uxth.w	r3, sl
 800c47c:	4619      	mov	r1, r3
 800c47e:	b283      	uxth	r3, r0
 800c480:	1acb      	subs	r3, r1, r3
 800c482:	0c00      	lsrs	r0, r0, #16
 800c484:	4463      	add	r3, ip
 800c486:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c48a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c48e:	b29b      	uxth	r3, r3
 800c490:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c494:	4576      	cmp	r6, lr
 800c496:	f849 3b04 	str.w	r3, [r9], #4
 800c49a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c49e:	d8e5      	bhi.n	800c46c <__mdiff+0x88>
 800c4a0:	1b33      	subs	r3, r6, r4
 800c4a2:	3b15      	subs	r3, #21
 800c4a4:	f023 0303 	bic.w	r3, r3, #3
 800c4a8:	3415      	adds	r4, #21
 800c4aa:	3304      	adds	r3, #4
 800c4ac:	42a6      	cmp	r6, r4
 800c4ae:	bf38      	it	cc
 800c4b0:	2304      	movcc	r3, #4
 800c4b2:	441d      	add	r5, r3
 800c4b4:	445b      	add	r3, fp
 800c4b6:	461e      	mov	r6, r3
 800c4b8:	462c      	mov	r4, r5
 800c4ba:	4544      	cmp	r4, r8
 800c4bc:	d30e      	bcc.n	800c4dc <__mdiff+0xf8>
 800c4be:	f108 0103 	add.w	r1, r8, #3
 800c4c2:	1b49      	subs	r1, r1, r5
 800c4c4:	f021 0103 	bic.w	r1, r1, #3
 800c4c8:	3d03      	subs	r5, #3
 800c4ca:	45a8      	cmp	r8, r5
 800c4cc:	bf38      	it	cc
 800c4ce:	2100      	movcc	r1, #0
 800c4d0:	440b      	add	r3, r1
 800c4d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c4d6:	b191      	cbz	r1, 800c4fe <__mdiff+0x11a>
 800c4d8:	6117      	str	r7, [r2, #16]
 800c4da:	e79d      	b.n	800c418 <__mdiff+0x34>
 800c4dc:	f854 1b04 	ldr.w	r1, [r4], #4
 800c4e0:	46e6      	mov	lr, ip
 800c4e2:	0c08      	lsrs	r0, r1, #16
 800c4e4:	fa1c fc81 	uxtah	ip, ip, r1
 800c4e8:	4471      	add	r1, lr
 800c4ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c4ee:	b289      	uxth	r1, r1
 800c4f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c4f4:	f846 1b04 	str.w	r1, [r6], #4
 800c4f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c4fc:	e7dd      	b.n	800c4ba <__mdiff+0xd6>
 800c4fe:	3f01      	subs	r7, #1
 800c500:	e7e7      	b.n	800c4d2 <__mdiff+0xee>
 800c502:	bf00      	nop
 800c504:	0800cfac 	.word	0x0800cfac
 800c508:	0800cfce 	.word	0x0800cfce

0800c50c <__d2b>:
 800c50c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c510:	460f      	mov	r7, r1
 800c512:	2101      	movs	r1, #1
 800c514:	ec59 8b10 	vmov	r8, r9, d0
 800c518:	4616      	mov	r6, r2
 800c51a:	f7ff fcd5 	bl	800bec8 <_Balloc>
 800c51e:	4604      	mov	r4, r0
 800c520:	b930      	cbnz	r0, 800c530 <__d2b+0x24>
 800c522:	4602      	mov	r2, r0
 800c524:	4b23      	ldr	r3, [pc, #140]	@ (800c5b4 <__d2b+0xa8>)
 800c526:	4824      	ldr	r0, [pc, #144]	@ (800c5b8 <__d2b+0xac>)
 800c528:	f240 310f 	movw	r1, #783	@ 0x30f
 800c52c:	f000 f936 	bl	800c79c <__assert_func>
 800c530:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c534:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c538:	b10d      	cbz	r5, 800c53e <__d2b+0x32>
 800c53a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c53e:	9301      	str	r3, [sp, #4]
 800c540:	f1b8 0300 	subs.w	r3, r8, #0
 800c544:	d023      	beq.n	800c58e <__d2b+0x82>
 800c546:	4668      	mov	r0, sp
 800c548:	9300      	str	r3, [sp, #0]
 800c54a:	f7ff fd84 	bl	800c056 <__lo0bits>
 800c54e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c552:	b1d0      	cbz	r0, 800c58a <__d2b+0x7e>
 800c554:	f1c0 0320 	rsb	r3, r0, #32
 800c558:	fa02 f303 	lsl.w	r3, r2, r3
 800c55c:	430b      	orrs	r3, r1
 800c55e:	40c2      	lsrs	r2, r0
 800c560:	6163      	str	r3, [r4, #20]
 800c562:	9201      	str	r2, [sp, #4]
 800c564:	9b01      	ldr	r3, [sp, #4]
 800c566:	61a3      	str	r3, [r4, #24]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	bf0c      	ite	eq
 800c56c:	2201      	moveq	r2, #1
 800c56e:	2202      	movne	r2, #2
 800c570:	6122      	str	r2, [r4, #16]
 800c572:	b1a5      	cbz	r5, 800c59e <__d2b+0x92>
 800c574:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c578:	4405      	add	r5, r0
 800c57a:	603d      	str	r5, [r7, #0]
 800c57c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c580:	6030      	str	r0, [r6, #0]
 800c582:	4620      	mov	r0, r4
 800c584:	b003      	add	sp, #12
 800c586:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c58a:	6161      	str	r1, [r4, #20]
 800c58c:	e7ea      	b.n	800c564 <__d2b+0x58>
 800c58e:	a801      	add	r0, sp, #4
 800c590:	f7ff fd61 	bl	800c056 <__lo0bits>
 800c594:	9b01      	ldr	r3, [sp, #4]
 800c596:	6163      	str	r3, [r4, #20]
 800c598:	3020      	adds	r0, #32
 800c59a:	2201      	movs	r2, #1
 800c59c:	e7e8      	b.n	800c570 <__d2b+0x64>
 800c59e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c5a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c5a6:	6038      	str	r0, [r7, #0]
 800c5a8:	6918      	ldr	r0, [r3, #16]
 800c5aa:	f7ff fd35 	bl	800c018 <__hi0bits>
 800c5ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c5b2:	e7e5      	b.n	800c580 <__d2b+0x74>
 800c5b4:	0800cfac 	.word	0x0800cfac
 800c5b8:	0800cfce 	.word	0x0800cfce

0800c5bc <__sread>:
 800c5bc:	b510      	push	{r4, lr}
 800c5be:	460c      	mov	r4, r1
 800c5c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5c4:	f000 f898 	bl	800c6f8 <_read_r>
 800c5c8:	2800      	cmp	r0, #0
 800c5ca:	bfab      	itete	ge
 800c5cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c5ce:	89a3      	ldrhlt	r3, [r4, #12]
 800c5d0:	181b      	addge	r3, r3, r0
 800c5d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c5d6:	bfac      	ite	ge
 800c5d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c5da:	81a3      	strhlt	r3, [r4, #12]
 800c5dc:	bd10      	pop	{r4, pc}

0800c5de <__swrite>:
 800c5de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5e2:	461f      	mov	r7, r3
 800c5e4:	898b      	ldrh	r3, [r1, #12]
 800c5e6:	05db      	lsls	r3, r3, #23
 800c5e8:	4605      	mov	r5, r0
 800c5ea:	460c      	mov	r4, r1
 800c5ec:	4616      	mov	r6, r2
 800c5ee:	d505      	bpl.n	800c5fc <__swrite+0x1e>
 800c5f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5f4:	2302      	movs	r3, #2
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	f000 f86c 	bl	800c6d4 <_lseek_r>
 800c5fc:	89a3      	ldrh	r3, [r4, #12]
 800c5fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c602:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c606:	81a3      	strh	r3, [r4, #12]
 800c608:	4632      	mov	r2, r6
 800c60a:	463b      	mov	r3, r7
 800c60c:	4628      	mov	r0, r5
 800c60e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c612:	f000 b893 	b.w	800c73c <_write_r>

0800c616 <__sseek>:
 800c616:	b510      	push	{r4, lr}
 800c618:	460c      	mov	r4, r1
 800c61a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c61e:	f000 f859 	bl	800c6d4 <_lseek_r>
 800c622:	1c43      	adds	r3, r0, #1
 800c624:	89a3      	ldrh	r3, [r4, #12]
 800c626:	bf15      	itete	ne
 800c628:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c62a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c62e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c632:	81a3      	strheq	r3, [r4, #12]
 800c634:	bf18      	it	ne
 800c636:	81a3      	strhne	r3, [r4, #12]
 800c638:	bd10      	pop	{r4, pc}

0800c63a <__sclose>:
 800c63a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c63e:	f000 b88f 	b.w	800c760 <_close_r>

0800c642 <_realloc_r>:
 800c642:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c646:	4607      	mov	r7, r0
 800c648:	4614      	mov	r4, r2
 800c64a:	460d      	mov	r5, r1
 800c64c:	b921      	cbnz	r1, 800c658 <_realloc_r+0x16>
 800c64e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c652:	4611      	mov	r1, r2
 800c654:	f7ff bb00 	b.w	800bc58 <_malloc_r>
 800c658:	b92a      	cbnz	r2, 800c666 <_realloc_r+0x24>
 800c65a:	f000 f8d1 	bl	800c800 <_free_r>
 800c65e:	4625      	mov	r5, r4
 800c660:	4628      	mov	r0, r5
 800c662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c666:	f000 f927 	bl	800c8b8 <_malloc_usable_size_r>
 800c66a:	4284      	cmp	r4, r0
 800c66c:	4606      	mov	r6, r0
 800c66e:	d802      	bhi.n	800c676 <_realloc_r+0x34>
 800c670:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c674:	d8f4      	bhi.n	800c660 <_realloc_r+0x1e>
 800c676:	4621      	mov	r1, r4
 800c678:	4638      	mov	r0, r7
 800c67a:	f7ff faed 	bl	800bc58 <_malloc_r>
 800c67e:	4680      	mov	r8, r0
 800c680:	b908      	cbnz	r0, 800c686 <_realloc_r+0x44>
 800c682:	4645      	mov	r5, r8
 800c684:	e7ec      	b.n	800c660 <_realloc_r+0x1e>
 800c686:	42b4      	cmp	r4, r6
 800c688:	4622      	mov	r2, r4
 800c68a:	4629      	mov	r1, r5
 800c68c:	bf28      	it	cs
 800c68e:	4632      	movcs	r2, r6
 800c690:	f000 f876 	bl	800c780 <memcpy>
 800c694:	4629      	mov	r1, r5
 800c696:	4638      	mov	r0, r7
 800c698:	f000 f8b2 	bl	800c800 <_free_r>
 800c69c:	e7f1      	b.n	800c682 <_realloc_r+0x40>

0800c69e <memmove>:
 800c69e:	4288      	cmp	r0, r1
 800c6a0:	b510      	push	{r4, lr}
 800c6a2:	eb01 0402 	add.w	r4, r1, r2
 800c6a6:	d902      	bls.n	800c6ae <memmove+0x10>
 800c6a8:	4284      	cmp	r4, r0
 800c6aa:	4623      	mov	r3, r4
 800c6ac:	d807      	bhi.n	800c6be <memmove+0x20>
 800c6ae:	1e43      	subs	r3, r0, #1
 800c6b0:	42a1      	cmp	r1, r4
 800c6b2:	d008      	beq.n	800c6c6 <memmove+0x28>
 800c6b4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c6b8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c6bc:	e7f8      	b.n	800c6b0 <memmove+0x12>
 800c6be:	4402      	add	r2, r0
 800c6c0:	4601      	mov	r1, r0
 800c6c2:	428a      	cmp	r2, r1
 800c6c4:	d100      	bne.n	800c6c8 <memmove+0x2a>
 800c6c6:	bd10      	pop	{r4, pc}
 800c6c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c6cc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c6d0:	e7f7      	b.n	800c6c2 <memmove+0x24>
	...

0800c6d4 <_lseek_r>:
 800c6d4:	b538      	push	{r3, r4, r5, lr}
 800c6d6:	4d07      	ldr	r5, [pc, #28]	@ (800c6f4 <_lseek_r+0x20>)
 800c6d8:	4604      	mov	r4, r0
 800c6da:	4608      	mov	r0, r1
 800c6dc:	4611      	mov	r1, r2
 800c6de:	2200      	movs	r2, #0
 800c6e0:	602a      	str	r2, [r5, #0]
 800c6e2:	461a      	mov	r2, r3
 800c6e4:	f7f4 fcc2 	bl	800106c <_lseek>
 800c6e8:	1c43      	adds	r3, r0, #1
 800c6ea:	d102      	bne.n	800c6f2 <_lseek_r+0x1e>
 800c6ec:	682b      	ldr	r3, [r5, #0]
 800c6ee:	b103      	cbz	r3, 800c6f2 <_lseek_r+0x1e>
 800c6f0:	6023      	str	r3, [r4, #0]
 800c6f2:	bd38      	pop	{r3, r4, r5, pc}
 800c6f4:	2400053c 	.word	0x2400053c

0800c6f8 <_read_r>:
 800c6f8:	b538      	push	{r3, r4, r5, lr}
 800c6fa:	4d07      	ldr	r5, [pc, #28]	@ (800c718 <_read_r+0x20>)
 800c6fc:	4604      	mov	r4, r0
 800c6fe:	4608      	mov	r0, r1
 800c700:	4611      	mov	r1, r2
 800c702:	2200      	movs	r2, #0
 800c704:	602a      	str	r2, [r5, #0]
 800c706:	461a      	mov	r2, r3
 800c708:	f7f4 fc50 	bl	8000fac <_read>
 800c70c:	1c43      	adds	r3, r0, #1
 800c70e:	d102      	bne.n	800c716 <_read_r+0x1e>
 800c710:	682b      	ldr	r3, [r5, #0]
 800c712:	b103      	cbz	r3, 800c716 <_read_r+0x1e>
 800c714:	6023      	str	r3, [r4, #0]
 800c716:	bd38      	pop	{r3, r4, r5, pc}
 800c718:	2400053c 	.word	0x2400053c

0800c71c <_sbrk_r>:
 800c71c:	b538      	push	{r3, r4, r5, lr}
 800c71e:	4d06      	ldr	r5, [pc, #24]	@ (800c738 <_sbrk_r+0x1c>)
 800c720:	2300      	movs	r3, #0
 800c722:	4604      	mov	r4, r0
 800c724:	4608      	mov	r0, r1
 800c726:	602b      	str	r3, [r5, #0]
 800c728:	f7f4 fcae 	bl	8001088 <_sbrk>
 800c72c:	1c43      	adds	r3, r0, #1
 800c72e:	d102      	bne.n	800c736 <_sbrk_r+0x1a>
 800c730:	682b      	ldr	r3, [r5, #0]
 800c732:	b103      	cbz	r3, 800c736 <_sbrk_r+0x1a>
 800c734:	6023      	str	r3, [r4, #0]
 800c736:	bd38      	pop	{r3, r4, r5, pc}
 800c738:	2400053c 	.word	0x2400053c

0800c73c <_write_r>:
 800c73c:	b538      	push	{r3, r4, r5, lr}
 800c73e:	4d07      	ldr	r5, [pc, #28]	@ (800c75c <_write_r+0x20>)
 800c740:	4604      	mov	r4, r0
 800c742:	4608      	mov	r0, r1
 800c744:	4611      	mov	r1, r2
 800c746:	2200      	movs	r2, #0
 800c748:	602a      	str	r2, [r5, #0]
 800c74a:	461a      	mov	r2, r3
 800c74c:	f7f4 fc4b 	bl	8000fe6 <_write>
 800c750:	1c43      	adds	r3, r0, #1
 800c752:	d102      	bne.n	800c75a <_write_r+0x1e>
 800c754:	682b      	ldr	r3, [r5, #0]
 800c756:	b103      	cbz	r3, 800c75a <_write_r+0x1e>
 800c758:	6023      	str	r3, [r4, #0]
 800c75a:	bd38      	pop	{r3, r4, r5, pc}
 800c75c:	2400053c 	.word	0x2400053c

0800c760 <_close_r>:
 800c760:	b538      	push	{r3, r4, r5, lr}
 800c762:	4d06      	ldr	r5, [pc, #24]	@ (800c77c <_close_r+0x1c>)
 800c764:	2300      	movs	r3, #0
 800c766:	4604      	mov	r4, r0
 800c768:	4608      	mov	r0, r1
 800c76a:	602b      	str	r3, [r5, #0]
 800c76c:	f7f4 fc57 	bl	800101e <_close>
 800c770:	1c43      	adds	r3, r0, #1
 800c772:	d102      	bne.n	800c77a <_close_r+0x1a>
 800c774:	682b      	ldr	r3, [r5, #0]
 800c776:	b103      	cbz	r3, 800c77a <_close_r+0x1a>
 800c778:	6023      	str	r3, [r4, #0]
 800c77a:	bd38      	pop	{r3, r4, r5, pc}
 800c77c:	2400053c 	.word	0x2400053c

0800c780 <memcpy>:
 800c780:	440a      	add	r2, r1
 800c782:	4291      	cmp	r1, r2
 800c784:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c788:	d100      	bne.n	800c78c <memcpy+0xc>
 800c78a:	4770      	bx	lr
 800c78c:	b510      	push	{r4, lr}
 800c78e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c792:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c796:	4291      	cmp	r1, r2
 800c798:	d1f9      	bne.n	800c78e <memcpy+0xe>
 800c79a:	bd10      	pop	{r4, pc}

0800c79c <__assert_func>:
 800c79c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c79e:	4614      	mov	r4, r2
 800c7a0:	461a      	mov	r2, r3
 800c7a2:	4b09      	ldr	r3, [pc, #36]	@ (800c7c8 <__assert_func+0x2c>)
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	4605      	mov	r5, r0
 800c7a8:	68d8      	ldr	r0, [r3, #12]
 800c7aa:	b14c      	cbz	r4, 800c7c0 <__assert_func+0x24>
 800c7ac:	4b07      	ldr	r3, [pc, #28]	@ (800c7cc <__assert_func+0x30>)
 800c7ae:	9100      	str	r1, [sp, #0]
 800c7b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c7b4:	4906      	ldr	r1, [pc, #24]	@ (800c7d0 <__assert_func+0x34>)
 800c7b6:	462b      	mov	r3, r5
 800c7b8:	f000 f886 	bl	800c8c8 <fiprintf>
 800c7bc:	f000 f8a3 	bl	800c906 <abort>
 800c7c0:	4b04      	ldr	r3, [pc, #16]	@ (800c7d4 <__assert_func+0x38>)
 800c7c2:	461c      	mov	r4, r3
 800c7c4:	e7f3      	b.n	800c7ae <__assert_func+0x12>
 800c7c6:	bf00      	nop
 800c7c8:	24000034 	.word	0x24000034
 800c7cc:	0800d031 	.word	0x0800d031
 800c7d0:	0800d03e 	.word	0x0800d03e
 800c7d4:	0800d06c 	.word	0x0800d06c

0800c7d8 <_calloc_r>:
 800c7d8:	b570      	push	{r4, r5, r6, lr}
 800c7da:	fba1 5402 	umull	r5, r4, r1, r2
 800c7de:	b934      	cbnz	r4, 800c7ee <_calloc_r+0x16>
 800c7e0:	4629      	mov	r1, r5
 800c7e2:	f7ff fa39 	bl	800bc58 <_malloc_r>
 800c7e6:	4606      	mov	r6, r0
 800c7e8:	b928      	cbnz	r0, 800c7f6 <_calloc_r+0x1e>
 800c7ea:	4630      	mov	r0, r6
 800c7ec:	bd70      	pop	{r4, r5, r6, pc}
 800c7ee:	220c      	movs	r2, #12
 800c7f0:	6002      	str	r2, [r0, #0]
 800c7f2:	2600      	movs	r6, #0
 800c7f4:	e7f9      	b.n	800c7ea <_calloc_r+0x12>
 800c7f6:	462a      	mov	r2, r5
 800c7f8:	4621      	mov	r1, r4
 800c7fa:	f7fe fa8b 	bl	800ad14 <memset>
 800c7fe:	e7f4      	b.n	800c7ea <_calloc_r+0x12>

0800c800 <_free_r>:
 800c800:	b538      	push	{r3, r4, r5, lr}
 800c802:	4605      	mov	r5, r0
 800c804:	2900      	cmp	r1, #0
 800c806:	d041      	beq.n	800c88c <_free_r+0x8c>
 800c808:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c80c:	1f0c      	subs	r4, r1, #4
 800c80e:	2b00      	cmp	r3, #0
 800c810:	bfb8      	it	lt
 800c812:	18e4      	addlt	r4, r4, r3
 800c814:	f7ff fb4c 	bl	800beb0 <__malloc_lock>
 800c818:	4a1d      	ldr	r2, [pc, #116]	@ (800c890 <_free_r+0x90>)
 800c81a:	6813      	ldr	r3, [r2, #0]
 800c81c:	b933      	cbnz	r3, 800c82c <_free_r+0x2c>
 800c81e:	6063      	str	r3, [r4, #4]
 800c820:	6014      	str	r4, [r2, #0]
 800c822:	4628      	mov	r0, r5
 800c824:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c828:	f7ff bb48 	b.w	800bebc <__malloc_unlock>
 800c82c:	42a3      	cmp	r3, r4
 800c82e:	d908      	bls.n	800c842 <_free_r+0x42>
 800c830:	6820      	ldr	r0, [r4, #0]
 800c832:	1821      	adds	r1, r4, r0
 800c834:	428b      	cmp	r3, r1
 800c836:	bf01      	itttt	eq
 800c838:	6819      	ldreq	r1, [r3, #0]
 800c83a:	685b      	ldreq	r3, [r3, #4]
 800c83c:	1809      	addeq	r1, r1, r0
 800c83e:	6021      	streq	r1, [r4, #0]
 800c840:	e7ed      	b.n	800c81e <_free_r+0x1e>
 800c842:	461a      	mov	r2, r3
 800c844:	685b      	ldr	r3, [r3, #4]
 800c846:	b10b      	cbz	r3, 800c84c <_free_r+0x4c>
 800c848:	42a3      	cmp	r3, r4
 800c84a:	d9fa      	bls.n	800c842 <_free_r+0x42>
 800c84c:	6811      	ldr	r1, [r2, #0]
 800c84e:	1850      	adds	r0, r2, r1
 800c850:	42a0      	cmp	r0, r4
 800c852:	d10b      	bne.n	800c86c <_free_r+0x6c>
 800c854:	6820      	ldr	r0, [r4, #0]
 800c856:	4401      	add	r1, r0
 800c858:	1850      	adds	r0, r2, r1
 800c85a:	4283      	cmp	r3, r0
 800c85c:	6011      	str	r1, [r2, #0]
 800c85e:	d1e0      	bne.n	800c822 <_free_r+0x22>
 800c860:	6818      	ldr	r0, [r3, #0]
 800c862:	685b      	ldr	r3, [r3, #4]
 800c864:	6053      	str	r3, [r2, #4]
 800c866:	4408      	add	r0, r1
 800c868:	6010      	str	r0, [r2, #0]
 800c86a:	e7da      	b.n	800c822 <_free_r+0x22>
 800c86c:	d902      	bls.n	800c874 <_free_r+0x74>
 800c86e:	230c      	movs	r3, #12
 800c870:	602b      	str	r3, [r5, #0]
 800c872:	e7d6      	b.n	800c822 <_free_r+0x22>
 800c874:	6820      	ldr	r0, [r4, #0]
 800c876:	1821      	adds	r1, r4, r0
 800c878:	428b      	cmp	r3, r1
 800c87a:	bf04      	itt	eq
 800c87c:	6819      	ldreq	r1, [r3, #0]
 800c87e:	685b      	ldreq	r3, [r3, #4]
 800c880:	6063      	str	r3, [r4, #4]
 800c882:	bf04      	itt	eq
 800c884:	1809      	addeq	r1, r1, r0
 800c886:	6021      	streq	r1, [r4, #0]
 800c888:	6054      	str	r4, [r2, #4]
 800c88a:	e7ca      	b.n	800c822 <_free_r+0x22>
 800c88c:	bd38      	pop	{r3, r4, r5, pc}
 800c88e:	bf00      	nop
 800c890:	24000538 	.word	0x24000538

0800c894 <__ascii_mbtowc>:
 800c894:	b082      	sub	sp, #8
 800c896:	b901      	cbnz	r1, 800c89a <__ascii_mbtowc+0x6>
 800c898:	a901      	add	r1, sp, #4
 800c89a:	b142      	cbz	r2, 800c8ae <__ascii_mbtowc+0x1a>
 800c89c:	b14b      	cbz	r3, 800c8b2 <__ascii_mbtowc+0x1e>
 800c89e:	7813      	ldrb	r3, [r2, #0]
 800c8a0:	600b      	str	r3, [r1, #0]
 800c8a2:	7812      	ldrb	r2, [r2, #0]
 800c8a4:	1e10      	subs	r0, r2, #0
 800c8a6:	bf18      	it	ne
 800c8a8:	2001      	movne	r0, #1
 800c8aa:	b002      	add	sp, #8
 800c8ac:	4770      	bx	lr
 800c8ae:	4610      	mov	r0, r2
 800c8b0:	e7fb      	b.n	800c8aa <__ascii_mbtowc+0x16>
 800c8b2:	f06f 0001 	mvn.w	r0, #1
 800c8b6:	e7f8      	b.n	800c8aa <__ascii_mbtowc+0x16>

0800c8b8 <_malloc_usable_size_r>:
 800c8b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8bc:	1f18      	subs	r0, r3, #4
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	bfbc      	itt	lt
 800c8c2:	580b      	ldrlt	r3, [r1, r0]
 800c8c4:	18c0      	addlt	r0, r0, r3
 800c8c6:	4770      	bx	lr

0800c8c8 <fiprintf>:
 800c8c8:	b40e      	push	{r1, r2, r3}
 800c8ca:	b503      	push	{r0, r1, lr}
 800c8cc:	4601      	mov	r1, r0
 800c8ce:	ab03      	add	r3, sp, #12
 800c8d0:	4805      	ldr	r0, [pc, #20]	@ (800c8e8 <fiprintf+0x20>)
 800c8d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c8d6:	6800      	ldr	r0, [r0, #0]
 800c8d8:	9301      	str	r3, [sp, #4]
 800c8da:	f000 f845 	bl	800c968 <_vfiprintf_r>
 800c8de:	b002      	add	sp, #8
 800c8e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c8e4:	b003      	add	sp, #12
 800c8e6:	4770      	bx	lr
 800c8e8:	24000034 	.word	0x24000034

0800c8ec <__ascii_wctomb>:
 800c8ec:	4603      	mov	r3, r0
 800c8ee:	4608      	mov	r0, r1
 800c8f0:	b141      	cbz	r1, 800c904 <__ascii_wctomb+0x18>
 800c8f2:	2aff      	cmp	r2, #255	@ 0xff
 800c8f4:	d904      	bls.n	800c900 <__ascii_wctomb+0x14>
 800c8f6:	228a      	movs	r2, #138	@ 0x8a
 800c8f8:	601a      	str	r2, [r3, #0]
 800c8fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c8fe:	4770      	bx	lr
 800c900:	700a      	strb	r2, [r1, #0]
 800c902:	2001      	movs	r0, #1
 800c904:	4770      	bx	lr

0800c906 <abort>:
 800c906:	b508      	push	{r3, lr}
 800c908:	2006      	movs	r0, #6
 800c90a:	f000 fa63 	bl	800cdd4 <raise>
 800c90e:	2001      	movs	r0, #1
 800c910:	f7f4 fb41 	bl	8000f96 <_exit>

0800c914 <__sfputc_r>:
 800c914:	6893      	ldr	r3, [r2, #8]
 800c916:	3b01      	subs	r3, #1
 800c918:	2b00      	cmp	r3, #0
 800c91a:	b410      	push	{r4}
 800c91c:	6093      	str	r3, [r2, #8]
 800c91e:	da08      	bge.n	800c932 <__sfputc_r+0x1e>
 800c920:	6994      	ldr	r4, [r2, #24]
 800c922:	42a3      	cmp	r3, r4
 800c924:	db01      	blt.n	800c92a <__sfputc_r+0x16>
 800c926:	290a      	cmp	r1, #10
 800c928:	d103      	bne.n	800c932 <__sfputc_r+0x1e>
 800c92a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c92e:	f000 b933 	b.w	800cb98 <__swbuf_r>
 800c932:	6813      	ldr	r3, [r2, #0]
 800c934:	1c58      	adds	r0, r3, #1
 800c936:	6010      	str	r0, [r2, #0]
 800c938:	7019      	strb	r1, [r3, #0]
 800c93a:	4608      	mov	r0, r1
 800c93c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c940:	4770      	bx	lr

0800c942 <__sfputs_r>:
 800c942:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c944:	4606      	mov	r6, r0
 800c946:	460f      	mov	r7, r1
 800c948:	4614      	mov	r4, r2
 800c94a:	18d5      	adds	r5, r2, r3
 800c94c:	42ac      	cmp	r4, r5
 800c94e:	d101      	bne.n	800c954 <__sfputs_r+0x12>
 800c950:	2000      	movs	r0, #0
 800c952:	e007      	b.n	800c964 <__sfputs_r+0x22>
 800c954:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c958:	463a      	mov	r2, r7
 800c95a:	4630      	mov	r0, r6
 800c95c:	f7ff ffda 	bl	800c914 <__sfputc_r>
 800c960:	1c43      	adds	r3, r0, #1
 800c962:	d1f3      	bne.n	800c94c <__sfputs_r+0xa>
 800c964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c968 <_vfiprintf_r>:
 800c968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c96c:	460d      	mov	r5, r1
 800c96e:	b09d      	sub	sp, #116	@ 0x74
 800c970:	4614      	mov	r4, r2
 800c972:	4698      	mov	r8, r3
 800c974:	4606      	mov	r6, r0
 800c976:	b118      	cbz	r0, 800c980 <_vfiprintf_r+0x18>
 800c978:	6a03      	ldr	r3, [r0, #32]
 800c97a:	b90b      	cbnz	r3, 800c980 <_vfiprintf_r+0x18>
 800c97c:	f7fe f994 	bl	800aca8 <__sinit>
 800c980:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c982:	07d9      	lsls	r1, r3, #31
 800c984:	d405      	bmi.n	800c992 <_vfiprintf_r+0x2a>
 800c986:	89ab      	ldrh	r3, [r5, #12]
 800c988:	059a      	lsls	r2, r3, #22
 800c98a:	d402      	bmi.n	800c992 <_vfiprintf_r+0x2a>
 800c98c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c98e:	f7fe f9f4 	bl	800ad7a <__retarget_lock_acquire_recursive>
 800c992:	89ab      	ldrh	r3, [r5, #12]
 800c994:	071b      	lsls	r3, r3, #28
 800c996:	d501      	bpl.n	800c99c <_vfiprintf_r+0x34>
 800c998:	692b      	ldr	r3, [r5, #16]
 800c99a:	b99b      	cbnz	r3, 800c9c4 <_vfiprintf_r+0x5c>
 800c99c:	4629      	mov	r1, r5
 800c99e:	4630      	mov	r0, r6
 800c9a0:	f000 f938 	bl	800cc14 <__swsetup_r>
 800c9a4:	b170      	cbz	r0, 800c9c4 <_vfiprintf_r+0x5c>
 800c9a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c9a8:	07dc      	lsls	r4, r3, #31
 800c9aa:	d504      	bpl.n	800c9b6 <_vfiprintf_r+0x4e>
 800c9ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c9b0:	b01d      	add	sp, #116	@ 0x74
 800c9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9b6:	89ab      	ldrh	r3, [r5, #12]
 800c9b8:	0598      	lsls	r0, r3, #22
 800c9ba:	d4f7      	bmi.n	800c9ac <_vfiprintf_r+0x44>
 800c9bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9be:	f7fe f9dd 	bl	800ad7c <__retarget_lock_release_recursive>
 800c9c2:	e7f3      	b.n	800c9ac <_vfiprintf_r+0x44>
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9c8:	2320      	movs	r3, #32
 800c9ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c9ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800c9d2:	2330      	movs	r3, #48	@ 0x30
 800c9d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cb84 <_vfiprintf_r+0x21c>
 800c9d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c9dc:	f04f 0901 	mov.w	r9, #1
 800c9e0:	4623      	mov	r3, r4
 800c9e2:	469a      	mov	sl, r3
 800c9e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c9e8:	b10a      	cbz	r2, 800c9ee <_vfiprintf_r+0x86>
 800c9ea:	2a25      	cmp	r2, #37	@ 0x25
 800c9ec:	d1f9      	bne.n	800c9e2 <_vfiprintf_r+0x7a>
 800c9ee:	ebba 0b04 	subs.w	fp, sl, r4
 800c9f2:	d00b      	beq.n	800ca0c <_vfiprintf_r+0xa4>
 800c9f4:	465b      	mov	r3, fp
 800c9f6:	4622      	mov	r2, r4
 800c9f8:	4629      	mov	r1, r5
 800c9fa:	4630      	mov	r0, r6
 800c9fc:	f7ff ffa1 	bl	800c942 <__sfputs_r>
 800ca00:	3001      	adds	r0, #1
 800ca02:	f000 80a7 	beq.w	800cb54 <_vfiprintf_r+0x1ec>
 800ca06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca08:	445a      	add	r2, fp
 800ca0a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca0c:	f89a 3000 	ldrb.w	r3, [sl]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	f000 809f 	beq.w	800cb54 <_vfiprintf_r+0x1ec>
 800ca16:	2300      	movs	r3, #0
 800ca18:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ca1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ca20:	f10a 0a01 	add.w	sl, sl, #1
 800ca24:	9304      	str	r3, [sp, #16]
 800ca26:	9307      	str	r3, [sp, #28]
 800ca28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ca2c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ca2e:	4654      	mov	r4, sl
 800ca30:	2205      	movs	r2, #5
 800ca32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca36:	4853      	ldr	r0, [pc, #332]	@ (800cb84 <_vfiprintf_r+0x21c>)
 800ca38:	f7f3 fc52 	bl	80002e0 <memchr>
 800ca3c:	9a04      	ldr	r2, [sp, #16]
 800ca3e:	b9d8      	cbnz	r0, 800ca78 <_vfiprintf_r+0x110>
 800ca40:	06d1      	lsls	r1, r2, #27
 800ca42:	bf44      	itt	mi
 800ca44:	2320      	movmi	r3, #32
 800ca46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca4a:	0713      	lsls	r3, r2, #28
 800ca4c:	bf44      	itt	mi
 800ca4e:	232b      	movmi	r3, #43	@ 0x2b
 800ca50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca54:	f89a 3000 	ldrb.w	r3, [sl]
 800ca58:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca5a:	d015      	beq.n	800ca88 <_vfiprintf_r+0x120>
 800ca5c:	9a07      	ldr	r2, [sp, #28]
 800ca5e:	4654      	mov	r4, sl
 800ca60:	2000      	movs	r0, #0
 800ca62:	f04f 0c0a 	mov.w	ip, #10
 800ca66:	4621      	mov	r1, r4
 800ca68:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca6c:	3b30      	subs	r3, #48	@ 0x30
 800ca6e:	2b09      	cmp	r3, #9
 800ca70:	d94b      	bls.n	800cb0a <_vfiprintf_r+0x1a2>
 800ca72:	b1b0      	cbz	r0, 800caa2 <_vfiprintf_r+0x13a>
 800ca74:	9207      	str	r2, [sp, #28]
 800ca76:	e014      	b.n	800caa2 <_vfiprintf_r+0x13a>
 800ca78:	eba0 0308 	sub.w	r3, r0, r8
 800ca7c:	fa09 f303 	lsl.w	r3, r9, r3
 800ca80:	4313      	orrs	r3, r2
 800ca82:	9304      	str	r3, [sp, #16]
 800ca84:	46a2      	mov	sl, r4
 800ca86:	e7d2      	b.n	800ca2e <_vfiprintf_r+0xc6>
 800ca88:	9b03      	ldr	r3, [sp, #12]
 800ca8a:	1d19      	adds	r1, r3, #4
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	9103      	str	r1, [sp, #12]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	bfbb      	ittet	lt
 800ca94:	425b      	neglt	r3, r3
 800ca96:	f042 0202 	orrlt.w	r2, r2, #2
 800ca9a:	9307      	strge	r3, [sp, #28]
 800ca9c:	9307      	strlt	r3, [sp, #28]
 800ca9e:	bfb8      	it	lt
 800caa0:	9204      	strlt	r2, [sp, #16]
 800caa2:	7823      	ldrb	r3, [r4, #0]
 800caa4:	2b2e      	cmp	r3, #46	@ 0x2e
 800caa6:	d10a      	bne.n	800cabe <_vfiprintf_r+0x156>
 800caa8:	7863      	ldrb	r3, [r4, #1]
 800caaa:	2b2a      	cmp	r3, #42	@ 0x2a
 800caac:	d132      	bne.n	800cb14 <_vfiprintf_r+0x1ac>
 800caae:	9b03      	ldr	r3, [sp, #12]
 800cab0:	1d1a      	adds	r2, r3, #4
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	9203      	str	r2, [sp, #12]
 800cab6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800caba:	3402      	adds	r4, #2
 800cabc:	9305      	str	r3, [sp, #20]
 800cabe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cb94 <_vfiprintf_r+0x22c>
 800cac2:	7821      	ldrb	r1, [r4, #0]
 800cac4:	2203      	movs	r2, #3
 800cac6:	4650      	mov	r0, sl
 800cac8:	f7f3 fc0a 	bl	80002e0 <memchr>
 800cacc:	b138      	cbz	r0, 800cade <_vfiprintf_r+0x176>
 800cace:	9b04      	ldr	r3, [sp, #16]
 800cad0:	eba0 000a 	sub.w	r0, r0, sl
 800cad4:	2240      	movs	r2, #64	@ 0x40
 800cad6:	4082      	lsls	r2, r0
 800cad8:	4313      	orrs	r3, r2
 800cada:	3401      	adds	r4, #1
 800cadc:	9304      	str	r3, [sp, #16]
 800cade:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cae2:	4829      	ldr	r0, [pc, #164]	@ (800cb88 <_vfiprintf_r+0x220>)
 800cae4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cae8:	2206      	movs	r2, #6
 800caea:	f7f3 fbf9 	bl	80002e0 <memchr>
 800caee:	2800      	cmp	r0, #0
 800caf0:	d03f      	beq.n	800cb72 <_vfiprintf_r+0x20a>
 800caf2:	4b26      	ldr	r3, [pc, #152]	@ (800cb8c <_vfiprintf_r+0x224>)
 800caf4:	bb1b      	cbnz	r3, 800cb3e <_vfiprintf_r+0x1d6>
 800caf6:	9b03      	ldr	r3, [sp, #12]
 800caf8:	3307      	adds	r3, #7
 800cafa:	f023 0307 	bic.w	r3, r3, #7
 800cafe:	3308      	adds	r3, #8
 800cb00:	9303      	str	r3, [sp, #12]
 800cb02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb04:	443b      	add	r3, r7
 800cb06:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb08:	e76a      	b.n	800c9e0 <_vfiprintf_r+0x78>
 800cb0a:	fb0c 3202 	mla	r2, ip, r2, r3
 800cb0e:	460c      	mov	r4, r1
 800cb10:	2001      	movs	r0, #1
 800cb12:	e7a8      	b.n	800ca66 <_vfiprintf_r+0xfe>
 800cb14:	2300      	movs	r3, #0
 800cb16:	3401      	adds	r4, #1
 800cb18:	9305      	str	r3, [sp, #20]
 800cb1a:	4619      	mov	r1, r3
 800cb1c:	f04f 0c0a 	mov.w	ip, #10
 800cb20:	4620      	mov	r0, r4
 800cb22:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb26:	3a30      	subs	r2, #48	@ 0x30
 800cb28:	2a09      	cmp	r2, #9
 800cb2a:	d903      	bls.n	800cb34 <_vfiprintf_r+0x1cc>
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d0c6      	beq.n	800cabe <_vfiprintf_r+0x156>
 800cb30:	9105      	str	r1, [sp, #20]
 800cb32:	e7c4      	b.n	800cabe <_vfiprintf_r+0x156>
 800cb34:	fb0c 2101 	mla	r1, ip, r1, r2
 800cb38:	4604      	mov	r4, r0
 800cb3a:	2301      	movs	r3, #1
 800cb3c:	e7f0      	b.n	800cb20 <_vfiprintf_r+0x1b8>
 800cb3e:	ab03      	add	r3, sp, #12
 800cb40:	9300      	str	r3, [sp, #0]
 800cb42:	462a      	mov	r2, r5
 800cb44:	4b12      	ldr	r3, [pc, #72]	@ (800cb90 <_vfiprintf_r+0x228>)
 800cb46:	a904      	add	r1, sp, #16
 800cb48:	4630      	mov	r0, r6
 800cb4a:	f7fd fc45 	bl	800a3d8 <_printf_float>
 800cb4e:	4607      	mov	r7, r0
 800cb50:	1c78      	adds	r0, r7, #1
 800cb52:	d1d6      	bne.n	800cb02 <_vfiprintf_r+0x19a>
 800cb54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb56:	07d9      	lsls	r1, r3, #31
 800cb58:	d405      	bmi.n	800cb66 <_vfiprintf_r+0x1fe>
 800cb5a:	89ab      	ldrh	r3, [r5, #12]
 800cb5c:	059a      	lsls	r2, r3, #22
 800cb5e:	d402      	bmi.n	800cb66 <_vfiprintf_r+0x1fe>
 800cb60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb62:	f7fe f90b 	bl	800ad7c <__retarget_lock_release_recursive>
 800cb66:	89ab      	ldrh	r3, [r5, #12]
 800cb68:	065b      	lsls	r3, r3, #25
 800cb6a:	f53f af1f 	bmi.w	800c9ac <_vfiprintf_r+0x44>
 800cb6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cb70:	e71e      	b.n	800c9b0 <_vfiprintf_r+0x48>
 800cb72:	ab03      	add	r3, sp, #12
 800cb74:	9300      	str	r3, [sp, #0]
 800cb76:	462a      	mov	r2, r5
 800cb78:	4b05      	ldr	r3, [pc, #20]	@ (800cb90 <_vfiprintf_r+0x228>)
 800cb7a:	a904      	add	r1, sp, #16
 800cb7c:	4630      	mov	r0, r6
 800cb7e:	f7fd feb3 	bl	800a8e8 <_printf_i>
 800cb82:	e7e4      	b.n	800cb4e <_vfiprintf_r+0x1e6>
 800cb84:	0800cfbd 	.word	0x0800cfbd
 800cb88:	0800cfc7 	.word	0x0800cfc7
 800cb8c:	0800a3d9 	.word	0x0800a3d9
 800cb90:	0800c943 	.word	0x0800c943
 800cb94:	0800cfc3 	.word	0x0800cfc3

0800cb98 <__swbuf_r>:
 800cb98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb9a:	460e      	mov	r6, r1
 800cb9c:	4614      	mov	r4, r2
 800cb9e:	4605      	mov	r5, r0
 800cba0:	b118      	cbz	r0, 800cbaa <__swbuf_r+0x12>
 800cba2:	6a03      	ldr	r3, [r0, #32]
 800cba4:	b90b      	cbnz	r3, 800cbaa <__swbuf_r+0x12>
 800cba6:	f7fe f87f 	bl	800aca8 <__sinit>
 800cbaa:	69a3      	ldr	r3, [r4, #24]
 800cbac:	60a3      	str	r3, [r4, #8]
 800cbae:	89a3      	ldrh	r3, [r4, #12]
 800cbb0:	071a      	lsls	r2, r3, #28
 800cbb2:	d501      	bpl.n	800cbb8 <__swbuf_r+0x20>
 800cbb4:	6923      	ldr	r3, [r4, #16]
 800cbb6:	b943      	cbnz	r3, 800cbca <__swbuf_r+0x32>
 800cbb8:	4621      	mov	r1, r4
 800cbba:	4628      	mov	r0, r5
 800cbbc:	f000 f82a 	bl	800cc14 <__swsetup_r>
 800cbc0:	b118      	cbz	r0, 800cbca <__swbuf_r+0x32>
 800cbc2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800cbc6:	4638      	mov	r0, r7
 800cbc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbca:	6823      	ldr	r3, [r4, #0]
 800cbcc:	6922      	ldr	r2, [r4, #16]
 800cbce:	1a98      	subs	r0, r3, r2
 800cbd0:	6963      	ldr	r3, [r4, #20]
 800cbd2:	b2f6      	uxtb	r6, r6
 800cbd4:	4283      	cmp	r3, r0
 800cbd6:	4637      	mov	r7, r6
 800cbd8:	dc05      	bgt.n	800cbe6 <__swbuf_r+0x4e>
 800cbda:	4621      	mov	r1, r4
 800cbdc:	4628      	mov	r0, r5
 800cbde:	f7ff f93f 	bl	800be60 <_fflush_r>
 800cbe2:	2800      	cmp	r0, #0
 800cbe4:	d1ed      	bne.n	800cbc2 <__swbuf_r+0x2a>
 800cbe6:	68a3      	ldr	r3, [r4, #8]
 800cbe8:	3b01      	subs	r3, #1
 800cbea:	60a3      	str	r3, [r4, #8]
 800cbec:	6823      	ldr	r3, [r4, #0]
 800cbee:	1c5a      	adds	r2, r3, #1
 800cbf0:	6022      	str	r2, [r4, #0]
 800cbf2:	701e      	strb	r6, [r3, #0]
 800cbf4:	6962      	ldr	r2, [r4, #20]
 800cbf6:	1c43      	adds	r3, r0, #1
 800cbf8:	429a      	cmp	r2, r3
 800cbfa:	d004      	beq.n	800cc06 <__swbuf_r+0x6e>
 800cbfc:	89a3      	ldrh	r3, [r4, #12]
 800cbfe:	07db      	lsls	r3, r3, #31
 800cc00:	d5e1      	bpl.n	800cbc6 <__swbuf_r+0x2e>
 800cc02:	2e0a      	cmp	r6, #10
 800cc04:	d1df      	bne.n	800cbc6 <__swbuf_r+0x2e>
 800cc06:	4621      	mov	r1, r4
 800cc08:	4628      	mov	r0, r5
 800cc0a:	f7ff f929 	bl	800be60 <_fflush_r>
 800cc0e:	2800      	cmp	r0, #0
 800cc10:	d0d9      	beq.n	800cbc6 <__swbuf_r+0x2e>
 800cc12:	e7d6      	b.n	800cbc2 <__swbuf_r+0x2a>

0800cc14 <__swsetup_r>:
 800cc14:	b538      	push	{r3, r4, r5, lr}
 800cc16:	4b29      	ldr	r3, [pc, #164]	@ (800ccbc <__swsetup_r+0xa8>)
 800cc18:	4605      	mov	r5, r0
 800cc1a:	6818      	ldr	r0, [r3, #0]
 800cc1c:	460c      	mov	r4, r1
 800cc1e:	b118      	cbz	r0, 800cc28 <__swsetup_r+0x14>
 800cc20:	6a03      	ldr	r3, [r0, #32]
 800cc22:	b90b      	cbnz	r3, 800cc28 <__swsetup_r+0x14>
 800cc24:	f7fe f840 	bl	800aca8 <__sinit>
 800cc28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc2c:	0719      	lsls	r1, r3, #28
 800cc2e:	d422      	bmi.n	800cc76 <__swsetup_r+0x62>
 800cc30:	06da      	lsls	r2, r3, #27
 800cc32:	d407      	bmi.n	800cc44 <__swsetup_r+0x30>
 800cc34:	2209      	movs	r2, #9
 800cc36:	602a      	str	r2, [r5, #0]
 800cc38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc3c:	81a3      	strh	r3, [r4, #12]
 800cc3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cc42:	e033      	b.n	800ccac <__swsetup_r+0x98>
 800cc44:	0758      	lsls	r0, r3, #29
 800cc46:	d512      	bpl.n	800cc6e <__swsetup_r+0x5a>
 800cc48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cc4a:	b141      	cbz	r1, 800cc5e <__swsetup_r+0x4a>
 800cc4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cc50:	4299      	cmp	r1, r3
 800cc52:	d002      	beq.n	800cc5a <__swsetup_r+0x46>
 800cc54:	4628      	mov	r0, r5
 800cc56:	f7ff fdd3 	bl	800c800 <_free_r>
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	6363      	str	r3, [r4, #52]	@ 0x34
 800cc5e:	89a3      	ldrh	r3, [r4, #12]
 800cc60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cc64:	81a3      	strh	r3, [r4, #12]
 800cc66:	2300      	movs	r3, #0
 800cc68:	6063      	str	r3, [r4, #4]
 800cc6a:	6923      	ldr	r3, [r4, #16]
 800cc6c:	6023      	str	r3, [r4, #0]
 800cc6e:	89a3      	ldrh	r3, [r4, #12]
 800cc70:	f043 0308 	orr.w	r3, r3, #8
 800cc74:	81a3      	strh	r3, [r4, #12]
 800cc76:	6923      	ldr	r3, [r4, #16]
 800cc78:	b94b      	cbnz	r3, 800cc8e <__swsetup_r+0x7a>
 800cc7a:	89a3      	ldrh	r3, [r4, #12]
 800cc7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cc80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc84:	d003      	beq.n	800cc8e <__swsetup_r+0x7a>
 800cc86:	4621      	mov	r1, r4
 800cc88:	4628      	mov	r0, r5
 800cc8a:	f000 f83f 	bl	800cd0c <__smakebuf_r>
 800cc8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc92:	f013 0201 	ands.w	r2, r3, #1
 800cc96:	d00a      	beq.n	800ccae <__swsetup_r+0x9a>
 800cc98:	2200      	movs	r2, #0
 800cc9a:	60a2      	str	r2, [r4, #8]
 800cc9c:	6962      	ldr	r2, [r4, #20]
 800cc9e:	4252      	negs	r2, r2
 800cca0:	61a2      	str	r2, [r4, #24]
 800cca2:	6922      	ldr	r2, [r4, #16]
 800cca4:	b942      	cbnz	r2, 800ccb8 <__swsetup_r+0xa4>
 800cca6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ccaa:	d1c5      	bne.n	800cc38 <__swsetup_r+0x24>
 800ccac:	bd38      	pop	{r3, r4, r5, pc}
 800ccae:	0799      	lsls	r1, r3, #30
 800ccb0:	bf58      	it	pl
 800ccb2:	6962      	ldrpl	r2, [r4, #20]
 800ccb4:	60a2      	str	r2, [r4, #8]
 800ccb6:	e7f4      	b.n	800cca2 <__swsetup_r+0x8e>
 800ccb8:	2000      	movs	r0, #0
 800ccba:	e7f7      	b.n	800ccac <__swsetup_r+0x98>
 800ccbc:	24000034 	.word	0x24000034

0800ccc0 <__swhatbuf_r>:
 800ccc0:	b570      	push	{r4, r5, r6, lr}
 800ccc2:	460c      	mov	r4, r1
 800ccc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccc8:	2900      	cmp	r1, #0
 800ccca:	b096      	sub	sp, #88	@ 0x58
 800cccc:	4615      	mov	r5, r2
 800ccce:	461e      	mov	r6, r3
 800ccd0:	da0d      	bge.n	800ccee <__swhatbuf_r+0x2e>
 800ccd2:	89a3      	ldrh	r3, [r4, #12]
 800ccd4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ccd8:	f04f 0100 	mov.w	r1, #0
 800ccdc:	bf14      	ite	ne
 800ccde:	2340      	movne	r3, #64	@ 0x40
 800cce0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cce4:	2000      	movs	r0, #0
 800cce6:	6031      	str	r1, [r6, #0]
 800cce8:	602b      	str	r3, [r5, #0]
 800ccea:	b016      	add	sp, #88	@ 0x58
 800ccec:	bd70      	pop	{r4, r5, r6, pc}
 800ccee:	466a      	mov	r2, sp
 800ccf0:	f000 f89c 	bl	800ce2c <_fstat_r>
 800ccf4:	2800      	cmp	r0, #0
 800ccf6:	dbec      	blt.n	800ccd2 <__swhatbuf_r+0x12>
 800ccf8:	9901      	ldr	r1, [sp, #4]
 800ccfa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ccfe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cd02:	4259      	negs	r1, r3
 800cd04:	4159      	adcs	r1, r3
 800cd06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cd0a:	e7eb      	b.n	800cce4 <__swhatbuf_r+0x24>

0800cd0c <__smakebuf_r>:
 800cd0c:	898b      	ldrh	r3, [r1, #12]
 800cd0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd10:	079d      	lsls	r5, r3, #30
 800cd12:	4606      	mov	r6, r0
 800cd14:	460c      	mov	r4, r1
 800cd16:	d507      	bpl.n	800cd28 <__smakebuf_r+0x1c>
 800cd18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cd1c:	6023      	str	r3, [r4, #0]
 800cd1e:	6123      	str	r3, [r4, #16]
 800cd20:	2301      	movs	r3, #1
 800cd22:	6163      	str	r3, [r4, #20]
 800cd24:	b003      	add	sp, #12
 800cd26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd28:	ab01      	add	r3, sp, #4
 800cd2a:	466a      	mov	r2, sp
 800cd2c:	f7ff ffc8 	bl	800ccc0 <__swhatbuf_r>
 800cd30:	9f00      	ldr	r7, [sp, #0]
 800cd32:	4605      	mov	r5, r0
 800cd34:	4639      	mov	r1, r7
 800cd36:	4630      	mov	r0, r6
 800cd38:	f7fe ff8e 	bl	800bc58 <_malloc_r>
 800cd3c:	b948      	cbnz	r0, 800cd52 <__smakebuf_r+0x46>
 800cd3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd42:	059a      	lsls	r2, r3, #22
 800cd44:	d4ee      	bmi.n	800cd24 <__smakebuf_r+0x18>
 800cd46:	f023 0303 	bic.w	r3, r3, #3
 800cd4a:	f043 0302 	orr.w	r3, r3, #2
 800cd4e:	81a3      	strh	r3, [r4, #12]
 800cd50:	e7e2      	b.n	800cd18 <__smakebuf_r+0xc>
 800cd52:	89a3      	ldrh	r3, [r4, #12]
 800cd54:	6020      	str	r0, [r4, #0]
 800cd56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd5a:	81a3      	strh	r3, [r4, #12]
 800cd5c:	9b01      	ldr	r3, [sp, #4]
 800cd5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cd62:	b15b      	cbz	r3, 800cd7c <__smakebuf_r+0x70>
 800cd64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd68:	4630      	mov	r0, r6
 800cd6a:	f000 f83b 	bl	800cde4 <_isatty_r>
 800cd6e:	b128      	cbz	r0, 800cd7c <__smakebuf_r+0x70>
 800cd70:	89a3      	ldrh	r3, [r4, #12]
 800cd72:	f023 0303 	bic.w	r3, r3, #3
 800cd76:	f043 0301 	orr.w	r3, r3, #1
 800cd7a:	81a3      	strh	r3, [r4, #12]
 800cd7c:	89a3      	ldrh	r3, [r4, #12]
 800cd7e:	431d      	orrs	r5, r3
 800cd80:	81a5      	strh	r5, [r4, #12]
 800cd82:	e7cf      	b.n	800cd24 <__smakebuf_r+0x18>

0800cd84 <_raise_r>:
 800cd84:	291f      	cmp	r1, #31
 800cd86:	b538      	push	{r3, r4, r5, lr}
 800cd88:	4605      	mov	r5, r0
 800cd8a:	460c      	mov	r4, r1
 800cd8c:	d904      	bls.n	800cd98 <_raise_r+0x14>
 800cd8e:	2316      	movs	r3, #22
 800cd90:	6003      	str	r3, [r0, #0]
 800cd92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cd96:	bd38      	pop	{r3, r4, r5, pc}
 800cd98:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cd9a:	b112      	cbz	r2, 800cda2 <_raise_r+0x1e>
 800cd9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cda0:	b94b      	cbnz	r3, 800cdb6 <_raise_r+0x32>
 800cda2:	4628      	mov	r0, r5
 800cda4:	f000 f840 	bl	800ce28 <_getpid_r>
 800cda8:	4622      	mov	r2, r4
 800cdaa:	4601      	mov	r1, r0
 800cdac:	4628      	mov	r0, r5
 800cdae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cdb2:	f000 b827 	b.w	800ce04 <_kill_r>
 800cdb6:	2b01      	cmp	r3, #1
 800cdb8:	d00a      	beq.n	800cdd0 <_raise_r+0x4c>
 800cdba:	1c59      	adds	r1, r3, #1
 800cdbc:	d103      	bne.n	800cdc6 <_raise_r+0x42>
 800cdbe:	2316      	movs	r3, #22
 800cdc0:	6003      	str	r3, [r0, #0]
 800cdc2:	2001      	movs	r0, #1
 800cdc4:	e7e7      	b.n	800cd96 <_raise_r+0x12>
 800cdc6:	2100      	movs	r1, #0
 800cdc8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cdcc:	4620      	mov	r0, r4
 800cdce:	4798      	blx	r3
 800cdd0:	2000      	movs	r0, #0
 800cdd2:	e7e0      	b.n	800cd96 <_raise_r+0x12>

0800cdd4 <raise>:
 800cdd4:	4b02      	ldr	r3, [pc, #8]	@ (800cde0 <raise+0xc>)
 800cdd6:	4601      	mov	r1, r0
 800cdd8:	6818      	ldr	r0, [r3, #0]
 800cdda:	f7ff bfd3 	b.w	800cd84 <_raise_r>
 800cdde:	bf00      	nop
 800cde0:	24000034 	.word	0x24000034

0800cde4 <_isatty_r>:
 800cde4:	b538      	push	{r3, r4, r5, lr}
 800cde6:	4d06      	ldr	r5, [pc, #24]	@ (800ce00 <_isatty_r+0x1c>)
 800cde8:	2300      	movs	r3, #0
 800cdea:	4604      	mov	r4, r0
 800cdec:	4608      	mov	r0, r1
 800cdee:	602b      	str	r3, [r5, #0]
 800cdf0:	f7f4 f931 	bl	8001056 <_isatty>
 800cdf4:	1c43      	adds	r3, r0, #1
 800cdf6:	d102      	bne.n	800cdfe <_isatty_r+0x1a>
 800cdf8:	682b      	ldr	r3, [r5, #0]
 800cdfa:	b103      	cbz	r3, 800cdfe <_isatty_r+0x1a>
 800cdfc:	6023      	str	r3, [r4, #0]
 800cdfe:	bd38      	pop	{r3, r4, r5, pc}
 800ce00:	2400053c 	.word	0x2400053c

0800ce04 <_kill_r>:
 800ce04:	b538      	push	{r3, r4, r5, lr}
 800ce06:	4d07      	ldr	r5, [pc, #28]	@ (800ce24 <_kill_r+0x20>)
 800ce08:	2300      	movs	r3, #0
 800ce0a:	4604      	mov	r4, r0
 800ce0c:	4608      	mov	r0, r1
 800ce0e:	4611      	mov	r1, r2
 800ce10:	602b      	str	r3, [r5, #0]
 800ce12:	f7f4 f8b0 	bl	8000f76 <_kill>
 800ce16:	1c43      	adds	r3, r0, #1
 800ce18:	d102      	bne.n	800ce20 <_kill_r+0x1c>
 800ce1a:	682b      	ldr	r3, [r5, #0]
 800ce1c:	b103      	cbz	r3, 800ce20 <_kill_r+0x1c>
 800ce1e:	6023      	str	r3, [r4, #0]
 800ce20:	bd38      	pop	{r3, r4, r5, pc}
 800ce22:	bf00      	nop
 800ce24:	2400053c 	.word	0x2400053c

0800ce28 <_getpid_r>:
 800ce28:	f7f4 b89d 	b.w	8000f66 <_getpid>

0800ce2c <_fstat_r>:
 800ce2c:	b538      	push	{r3, r4, r5, lr}
 800ce2e:	4d07      	ldr	r5, [pc, #28]	@ (800ce4c <_fstat_r+0x20>)
 800ce30:	2300      	movs	r3, #0
 800ce32:	4604      	mov	r4, r0
 800ce34:	4608      	mov	r0, r1
 800ce36:	4611      	mov	r1, r2
 800ce38:	602b      	str	r3, [r5, #0]
 800ce3a:	f7f4 f8fc 	bl	8001036 <_fstat>
 800ce3e:	1c43      	adds	r3, r0, #1
 800ce40:	d102      	bne.n	800ce48 <_fstat_r+0x1c>
 800ce42:	682b      	ldr	r3, [r5, #0]
 800ce44:	b103      	cbz	r3, 800ce48 <_fstat_r+0x1c>
 800ce46:	6023      	str	r3, [r4, #0]
 800ce48:	bd38      	pop	{r3, r4, r5, pc}
 800ce4a:	bf00      	nop
 800ce4c:	2400053c 	.word	0x2400053c

0800ce50 <_init>:
 800ce50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce52:	bf00      	nop
 800ce54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce56:	bc08      	pop	{r3}
 800ce58:	469e      	mov	lr, r3
 800ce5a:	4770      	bx	lr

0800ce5c <_fini>:
 800ce5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce5e:	bf00      	nop
 800ce60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce62:	bc08      	pop	{r3}
 800ce64:	469e      	mov	lr, r3
 800ce66:	4770      	bx	lr
