Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Jun 28 11:29:55 2017
| Host         : DESKTOP-V0QK3MI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            4 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                Enable Signal                |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+
| ~design_1_i/pai_1/inst/ClrLED_reg[7]                    |                                             |                                                    |                1 |              2 |
|  design_1_i/FenPin_0/inst/outclk                        | design_1_i/counter_0/inst/sl_reg[3]_i_1_n_0 |                                                    |                1 |              4 |
|  design_1_i/FenPin_0/inst/outclk                        | design_1_i/util_vector_logic_0/Res[0]       | design_1_i/clock_0/inst/p_0_in                     |                1 |              4 |
|  design_1_i/translater_0/inst/outled_inferred__0/i__n_0 |                                             | design_1_i/translater_0/inst/outled_reg[6]_i_2_n_0 |                2 |              7 |
|  design_1_i/translater_1/inst/outled_inferred__0/i__n_0 |                                             | design_1_i/translater_1/inst/outled_reg[6]_i_2_n_0 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                             |                                                    |               12 |             42 |
+---------------------------------------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     2 |
| 7      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


