

================================================================
== Vitis HLS Report for 'D_drain_IO_L3_out_serialize_x0'
================================================================
* Date:           Fri Sep 16 05:57:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.144 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6145|     6145|  20.481 us|  20.481 us|  6145|  6145|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L3_out_serialize_x0_loop_1   |     6144|     6144|         6|          -|          -|  1024|        no|
        | + D_drain_IO_L3_out_serialize_x0_loop_2  |        4|        4|         1|          -|          -|     4|        no|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Repl2_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%br_ln12243 = br void" [./dut.cpp:12243]   --->   Operation 6 'br' 'br_ln12243' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_V = phi i11 0, void, i11 %i_V_1, void"   --->   Operation 7 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.73ns)   --->   "%i_V_1 = add i11 %i_V, i11 1"   --->   Operation 8 'add' 'i_V_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i11 %i_V, i11 1024"   --->   Operation 9 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln12243 = br i1 %icmp_ln878, void %.split7, void" [./dut.cpp:12243]   --->   Operation 11 'br' 'br_ln12243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln12247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1625" [./dut.cpp:12247]   --->   Operation 12 'specloopname' 'specloopname_ln12247' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.38ns)   --->   "%br_ln12249 = br void" [./dut.cpp:12249]   --->   Operation 13 'br' 'br_ln12249' <Predicate = (!icmp_ln878)> <Delay = 0.38>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln12256 = ret" [./dut.cpp:12256]   --->   Operation 14 'ret' 'ret_ln12256' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_V = phi i3 0, void %.split7, i3 %add_ln691, void %.split5"   --->   Operation 15 'phi' 'p_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %p_V, i3 1"   --->   Operation 16 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.49ns)   --->   "%icmp_ln878_1 = icmp_eq  i3 %p_V, i3 4"   --->   Operation 17 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln12249 = br i1 %icmp_ln878_1, void %.split, void" [./dut.cpp:12249]   --->   Operation 19 'br' 'br_ln12249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1624" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.21ns)   --->   "%mem_data_split_V_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'mem_data_split_V_3' <Predicate = (!icmp_ln878_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln12251 = trunc i3 %p_V" [./dut.cpp:12251]   --->   Operation 22 'trunc' 'trunc_ln12251' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.34ns)   --->   "%icmp_ln12251 = icmp_eq  i2 %trunc_ln12251, i2 0" [./dut.cpp:12251]   --->   Operation 23 'icmp' 'icmp_ln12251' <Predicate = (!icmp_ln878_1)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln12251 = br i1 %icmp_ln12251, void %.split5, void %.split..split5_crit_edge" [./dut.cpp:12251]   --->   Operation 24 'br' 'br_ln12251' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln12251 = store i128 %mem_data_split_V_3, i128 %p_Repl2_s" [./dut.cpp:12251]   --->   Operation 25 'store' 'store_ln12251' <Predicate = (!icmp_ln878_1 & icmp_ln12251)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln12251 = br void %.split5" [./dut.cpp:12251]   --->   Operation 26 'br' 'br_ln12251' <Predicate = (!icmp_ln878_1 & icmp_ln12251)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_Repl2_load = load i128 %p_Repl2_s" [./dut.cpp:12254]   --->   Operation 28 'load' 'p_Repl2_load' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i11 %i_V"   --->   Operation 29 'zext' 'zext_ln534' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i128 %D, i64 0, i64 %zext_ln534" [./dut.cpp:12254]   --->   Operation 30 'getelementptr' 'D_addr' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.64ns)   --->   "%store_ln12254 = store i128 %p_Repl2_load, i12 %D_addr" [./dut.cpp:12254]   --->   Operation 31 'store' 'store_ln12254' <Predicate = (icmp_ln878_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (icmp_ln878_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V') [7]  (0.387 ns)

 <State 2>: 0.735ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V') [7]  (0 ns)
	'add' operation ('i.V') [8]  (0.735 ns)

 <State 3>: 2.14ns
The critical path consists of the following:
	'load' operation ('p_Repl2_load', ./dut.cpp:12254) on local variable '__Repl2__' [33]  (0 ns)
	'store' operation ('store_ln12254', ./dut.cpp:12254) of variable 'p_Repl2_load', ./dut.cpp:12254 on array 'D' [36]  (1.65 ns)
	blocking operation 0.499 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
