// Seed: 2757342411
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout tri1 id_1;
  wire id_5;
  ;
  always @(1 or posedge id_2 - id_4);
  assign id_1 = id_2;
  always @(id_3 or posedge 1);
  assign id_5 = id_5;
  assign id_1 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri0 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
