<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3989" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3989{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_3989{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3989{left:684px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3989{left:70px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t5_3989{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t6_3989{left:499px;bottom:1078px;}
#t7_3989{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t8_3989{left:70px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-1.09px;}
#t9_3989{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3989{left:70px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tb_3989{left:70px;bottom:972px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tc_3989{left:260px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3989{left:70px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_3989{left:70px;bottom:938px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#tf_3989{left:70px;bottom:921px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#tg_3989{left:249px;bottom:928px;}
#th_3989{left:260px;bottom:921px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#ti_3989{left:70px;bottom:904px;letter-spacing:-0.17px;word-spacing:-0.63px;}
#tj_3989{left:70px;bottom:888px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tk_3989{left:70px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tl_3989{left:70px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_3989{left:70px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3989{left:70px;bottom:813px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#to_3989{left:70px;bottom:786px;}
#tp_3989{left:96px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_3989{left:324px;bottom:796px;}
#tr_3989{left:335px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#ts_3989{left:96px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_3989{left:96px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_3989{left:96px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_3989{left:70px;bottom:713px;}
#tw_3989{left:96px;bottom:716px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#tx_3989{left:723px;bottom:716px;letter-spacing:-0.17px;word-spacing:-0.74px;}
#ty_3989{left:793px;bottom:716px;letter-spacing:-0.13px;word-spacing:-0.69px;}
#tz_3989{left:96px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t10_3989{left:96px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_3989{left:96px;bottom:666px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_3989{left:96px;bottom:649px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t13_3989{left:96px;bottom:626px;letter-spacing:-0.14px;word-spacing:0.08px;}
#t14_3989{left:96px;bottom:609px;letter-spacing:-0.15px;word-spacing:0.58px;}
#t15_3989{left:96px;bottom:593px;letter-spacing:-0.15px;word-spacing:2.36px;}
#t16_3989{left:96px;bottom:576px;letter-spacing:-0.15px;word-spacing:2.03px;}
#t17_3989{left:96px;bottom:559px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t18_3989{left:70px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3989{left:70px;bottom:518px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1a_3989{left:70px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_3989{left:70px;bottom:484px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1c_3989{left:70px;bottom:460px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#t1d_3989{left:70px;bottom:443px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1e_3989{left:70px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1f_3989{left:70px;bottom:368px;letter-spacing:0.13px;}
#t1g_3989{left:152px;bottom:368px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1h_3989{left:70px;bottom:344px;}
#t1i_3989{left:84px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1j_3989{left:270px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_3989{left:70px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1l_3989{left:70px;bottom:302px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t1m_3989{left:70px;bottom:286px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1n_3989{left:70px;bottom:261px;letter-spacing:-0.17px;word-spacing:-1.16px;}
#t1o_3989{left:70px;bottom:244px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1p_3989{left:70px;bottom:228px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1q_3989{left:70px;bottom:175px;letter-spacing:-0.14px;}
#t1r_3989{left:92px;bottom:175px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1s_3989{left:92px;bottom:159px;letter-spacing:-0.12px;}
#t1t_3989{left:70px;bottom:137px;letter-spacing:-0.12px;}
#t1u_3989{left:92px;bottom:137px;letter-spacing:-0.11px;}
#t1v_3989{left:70px;bottom:116px;letter-spacing:-0.16px;}
#t1w_3989{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_3989{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3989{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3989{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3989{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3989{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3989{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3989{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3989{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3989" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3989Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3989" style="-webkit-user-select: none;"><object width="935" height="1210" data="3989/3989.svg" type="image/svg+xml" id="pdf3989" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3989" class="t s1_3989">Vol. 3C </span><span id="t2_3989" class="t s1_3989">26-19 </span>
<span id="t3_3989" class="t s2_3989">VMX NON-ROOT OPERATION </span>
<span id="t4_3989" class="t s3_3989">If the “Intel PT uses guest physical addresses” VM-execution control is 1 and IA32_RTIT_CTL.TraceEn = 1, any </span>
<span id="t5_3989" class="t s3_3989">execution of the EPTP-switching VM function causes a VM exit. </span>
<span id="t6_3989" class="t s4_3989">1 </span>
<span id="t7_3989" class="t s3_3989">As noted in Section 26.5.6.2, an execution of the EPTP-switching VM function that causes a VM exit (as specified </span>
<span id="t8_3989" class="t s3_3989">above), uses the basic exit reason 59, indicating “VMFUNC”. The length of the VMFUNC instruction is saved into the </span>
<span id="t9_3989" class="t s3_3989">VM-exit instruction-length field. No additional VM-exit information is provided. </span>
<span id="ta_3989" class="t s3_3989">An execution of VMFUNC loads EPTP from the EPTP list (and thus does not cause a fault or VM exit) is called an </span>
<span id="tb_3989" class="t s5_3989">EPTP-switching VMFUNC</span><span id="tc_3989" class="t s3_3989">. After an EPTP-switching VMFUNC, control passes to the next instruction. The logical </span>
<span id="td_3989" class="t s3_3989">processor starts creating and using guest-physical and combined mappings associated with the new value of bits </span>
<span id="te_3989" class="t s3_3989">51:12 of EPTP; the combined mappings created and used are associated with the current VPID and PCID (these are </span>
<span id="tf_3989" class="t s3_3989">not changed by VMFUNC). </span>
<span id="tg_3989" class="t s4_3989">2 </span>
<span id="th_3989" class="t s3_3989">If the “enable VPID” VM-execution control is 0, an EPTP-switching VMFUNC invalidates </span>
<span id="ti_3989" class="t s3_3989">combined mappings associated with VPID 0000H (for all PCIDs and for all EP4TA values, where EP4TA is the value </span>
<span id="tj_3989" class="t s3_3989">of bits 51:12 of EPTP). </span>
<span id="tk_3989" class="t s3_3989">Because an EPTP-switching VMFUNC may change the translation of guest-physical addresses, it may affect use of </span>
<span id="tl_3989" class="t s3_3989">the guest-physical address in CR3. The EPTP-switching VMFUNC cannot itself cause a VM exit due to an EPT viola- </span>
<span id="tm_3989" class="t s3_3989">tion or an EPT misconfiguration due to the translation of that guest-physical address through the new EPT paging </span>
<span id="tn_3989" class="t s3_3989">structures. The following items provide details that apply if CR0.PG = 1: </span>
<span id="to_3989" class="t s6_3989">• </span><span id="tp_3989" class="t s3_3989">If 32-bit paging or 4-level paging </span>
<span id="tq_3989" class="t s4_3989">3 </span>
<span id="tr_3989" class="t s3_3989">is in use (either CR4.PAE = 0 or IA32_EFER.LMA = 1), the next memory </span>
<span id="ts_3989" class="t s3_3989">access with a linear address uses the translation of the guest-physical address in CR3 through the new EPT </span>
<span id="tt_3989" class="t s3_3989">paging structures. As a result, this access may cause a VM exit due to an EPT violation or an EPT misconfigu- </span>
<span id="tu_3989" class="t s3_3989">ration encountered during that translation. </span>
<span id="tv_3989" class="t s6_3989">• </span><span id="tw_3989" class="t s3_3989">If PAE paging is in use (CR4.PAE = 1 and IA32_EFER.LMA = 0), an EPTP-switching VMFUNC </span><span id="tx_3989" class="t s5_3989">does not </span><span id="ty_3989" class="t s3_3989">load the </span>
<span id="tz_3989" class="t s3_3989">four page-directory-pointer-table entries (PDPTEs) from the guest-physical address in CR3. The logical </span>
<span id="t10_3989" class="t s3_3989">processor continues to use the four guest-physical addresses already present in the PDPTEs. The guest- </span>
<span id="t11_3989" class="t s3_3989">physical address in CR3 is not translated through the new EPT paging structures (until some operation that </span>
<span id="t12_3989" class="t s3_3989">would load the PDPTEs). </span>
<span id="t13_3989" class="t s3_3989">The EPTP-switching VMFUNC cannot itself cause a VM exit due to an EPT violation or an EPT misconfiguration </span>
<span id="t14_3989" class="t s3_3989">encountered during the translation of a guest-physical address in any of the PDPTEs. A subsequent memory </span>
<span id="t15_3989" class="t s3_3989">access with a linear address uses the translation of the guest-physical address in the appropriate PDPTE </span>
<span id="t16_3989" class="t s3_3989">through the new EPT paging structures. As a result, such an access may cause a VM exit due to an EPT </span>
<span id="t17_3989" class="t s3_3989">violation or an EPT misconfiguration encountered during that translation. </span>
<span id="t18_3989" class="t s3_3989">If an EPTP-switching VMFUNC establishes an EPTP value that enables accessed and dirty flags for EPT (by setting </span>
<span id="t19_3989" class="t s3_3989">bit 6), subsequent memory accesses may fail to set those flags as specified if there has been no appropriate execu- </span>
<span id="t1a_3989" class="t s3_3989">tion of INVEPT since the last use of an EPTP value that does not enable accessed and dirty flags for EPT (because </span>
<span id="t1b_3989" class="t s3_3989">bit 6 is clear) and that is identical to the new value on bits 51:12. </span>
<span id="t1c_3989" class="t s3_3989">IF the processor supports the 1-setting of the “EPT-violation #VE” VM-execution control, an EPTP-switching </span>
<span id="t1d_3989" class="t s3_3989">VMFUNC loads the value in ECX[15:0] into to EPTP-index field in current VMCS. Subsequent EPT-violation virtual- </span>
<span id="t1e_3989" class="t s3_3989">ization exceptions will save this value into the virtualization-exception information area (see Section 26.5.7.2). </span>
<span id="t1f_3989" class="t s7_3989">26.5.7 </span><span id="t1g_3989" class="t s7_3989">Virtualization Exceptions </span>
<span id="t1h_3989" class="t s3_3989">A </span><span id="t1i_3989" class="t s5_3989">virtualization exception </span><span id="t1j_3989" class="t s3_3989">is a new processor exception. It uses vector 20 and is abbreviated #VE. </span>
<span id="t1k_3989" class="t s3_3989">A virtualization exception can occur only in VMX non-root operation. Virtualization exceptions occur only with </span>
<span id="t1l_3989" class="t s3_3989">certain settings of certain VM-execution controls. Generally, these settings imply that certain conditions that would </span>
<span id="t1m_3989" class="t s3_3989">normally cause VM exits instead cause virtualization exceptions </span>
<span id="t1n_3989" class="t s3_3989">In particular, the 1-setting of the “EPT-violation #VE” VM-execution control causes some EPT violations to generate </span>
<span id="t1o_3989" class="t s3_3989">virtualization exceptions instead of VM exits. Section 26.5.7.1 provides the details of how the processor deter- </span>
<span id="t1p_3989" class="t s3_3989">mines whether an EPT violation causes a virtualization exception or a VM exit. </span>
<span id="t1q_3989" class="t s8_3989">1. </span><span id="t1r_3989" class="t s8_3989">Such a VM exit ensures the proper recording of trace data that might otherwise be lost during the change of EPT paging-structure </span>
<span id="t1s_3989" class="t s8_3989">hierarchy. Software handling the VM exit can change emulate the VM function and then resume the guest. </span>
<span id="t1t_3989" class="t s8_3989">2. </span><span id="t1u_3989" class="t s8_3989">If the “enable VPID” VM-execution control is 0, the current VPID is 0000H; if CR4.PCIDE = 0, the current PCID is 000H. </span>
<span id="t1v_3989" class="t s8_3989">3. </span><span id="t1w_3989" class="t s8_3989">Earlier versions of this manual used the term “IA-32e paging” to identify 4-level paging. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
