0.6
2018.2
Jun 14 2018
20:41:02
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sim_1/new/TestPer.v,1653409168,verilog,,,,TestPer,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer.v,1651257697,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v,,Conv_Layer,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v,1653405166,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/DenseRelu.v,,Convolution,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/DenseRelu.v,1651941972,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v,,DenseRelu,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v,1653406769,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v,,EMB_Layer,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v,1651943514,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v,,MaxComp,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v,1651849814,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v,,MaxPoolLayer,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v,1653405166,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RAM.v,,MaxPoolUnit,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RAM.v,1651938459,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RAMD2.v,,RAM,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RAMD2.v,1653405753,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Ram2.v,,RAMD2,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Ram2.v,1652104271,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RamBig.v,,Ram2,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RamBig.v,1651850217,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Transpose.v,,RamBig,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Transpose.v,1651266333,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v,,Transpose,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v,1652118718,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/top_test.v,,mux_emb,,,,,,,,
E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/top_test.v,1653409351,verilog,,E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sim_1/new/TestPer.v,,top_test,,,,,,,,
