

================================================================
== Synthesis Summary Report of 'accelerate'
================================================================
+ General Information: 
    * Date:           Sun May 15 16:10:22 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        SPMV_CSR
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |    Modules   | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |    & Loops   | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +--------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ accelerate  |    II|  0.38|       23|  230.000|         -|       14|     -|       yes|     -|  12 (5%)|  2136 (2%)|  1356 (2%)|    -|
    | + reduce     |    II|  2.26|        2|   20.000|         -|        1|     -|       yes|     -|        -|  650 (~0%)|  484 (~0%)|    -|
    +--------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------------------+----------+
| Interface                   | Bitwidth |
+-----------------------------+----------+
| init_vector_address0        | 5        |
| init_vector_address1        | 5        |
| init_vector_q0              | 32       |
| init_vector_q1              | 32       |
| mult_enables_address0       | 2        |
| mult_enables_address1       | 2        |
| mult_enables_q0             | 1        |
| mult_enables_q1             | 1        |
| subrow_col_indices_address0 | 2        |
| subrow_col_indices_address1 | 2        |
| subrow_col_indices_q0       | 32       |
| subrow_col_indices_q1       | 32       |
| subrow_vals_address0        | 2        |
| subrow_vals_address1        | 2        |
| subrow_vals_q0              | 32       |
| subrow_vals_q1              | 32       |
+-----------------------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| init      | ap_none | 1        |
| label_r   | ap_none | 32       |
| out_r     | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+----------+
| Argument           | Direction | Datatype |
+--------------------+-----------+----------+
| out                | out       | int&     |
| subrow_vals        | in        | int*     |
| subrow_col_indices | in        | int*     |
| mult_enables       | in        | bool*    |
| label              | in        | int      |
| init_vector        | in        | int*     |
| init               | in        | bool     |
+--------------------+-----------+----------+

* SW-to-HW Mapping
+--------------------+-----------------------------+---------+----------+
| Argument           | HW Interface                | HW Type | HW Usage |
+--------------------+-----------------------------+---------+----------+
| out                | out_r                       | port    |          |
| out                | out_r_ap_vld                | port    |          |
| subrow_vals        | subrow_vals_address0        | port    | offset   |
| subrow_vals        | subrow_vals_ce0             | port    |          |
| subrow_vals        | subrow_vals_q0              | port    |          |
| subrow_vals        | subrow_vals_address1        | port    | offset   |
| subrow_vals        | subrow_vals_ce1             | port    |          |
| subrow_vals        | subrow_vals_q1              | port    |          |
| subrow_col_indices | subrow_col_indices_address0 | port    | offset   |
| subrow_col_indices | subrow_col_indices_ce0      | port    |          |
| subrow_col_indices | subrow_col_indices_q0       | port    |          |
| subrow_col_indices | subrow_col_indices_address1 | port    | offset   |
| subrow_col_indices | subrow_col_indices_ce1      | port    |          |
| subrow_col_indices | subrow_col_indices_q1       | port    |          |
| mult_enables       | mult_enables_address0       | port    | offset   |
| mult_enables       | mult_enables_ce0            | port    |          |
| mult_enables       | mult_enables_q0             | port    |          |
| mult_enables       | mult_enables_address1       | port    | offset   |
| mult_enables       | mult_enables_ce1            | port    |          |
| mult_enables       | mult_enables_q1             | port    |          |
| label              | label_r                     | port    |          |
| init_vector        | init_vector_address0        | port    | offset   |
| init_vector        | init_vector_ce0             | port    |          |
| init_vector        | init_vector_q0              | port    |          |
| init_vector        | init_vector_address1        | port    | offset   |
| init_vector        | init_vector_ce1             | port    |          |
| init_vector        | init_vector_q1              | port    |          |
| init               | init                        | port    |          |
+--------------------+-----------------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------+-----+--------+-----------------+-----+--------+---------+
| Name                         | DSP | Pragma | Variable        | Op  | Impl   | Latency |
+------------------------------+-----+--------+-----------------+-----+--------+---------+
| + accelerate                 | 12  |        |                 |     |        |         |
|   mul_32s_32s_32_2_1_U4      | 3   |        | mul_ln28        | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U5      | 3   |        | mul_ln28_1      | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U6      | 3   |        | mul_ln28_2      | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U7      | 3   |        | mul_ln28_3      | mul | auto   | 1       |
|   add_ln42_fu_667_p2         | -   |        | add_ln42        | add | tadder | 0       |
|   add_ln42_1_fu_671_p2       | -   |        | add_ln42_1      | add | fabric | 0       |
|   x_1_fu_677_p2              | -   |        | x_1             | add | tadder | 0       |
|  + reduce                    | 0   |        |                 |     |        |         |
|    add_ln35_fu_283_p2        | -   |        | add_ln35        | add | fabric | 0       |
|    level_out_value_fu_305_p2 | -   |        | level_out_value | add | fabric | 0       |
|    add_ln35_1_fu_362_p2      | -   |        | add_ln35_1      | add | fabric | 0       |
|    out_data_value_fu_412_p2  | -   |        | out_data_value  | add | fabric | 0       |
+------------------------------+-----+--------+-----------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + accelerate | 0    | 0    |        |          |         |      |         |
|   storage_U  | -    | -    |        | storage  | ram_t2p | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+--------------------+---------+------------------------------------------------------------+
| Type               | Options | Location                                                   |
+--------------------+---------+------------------------------------------------------------+
| unroll             |         | SPMV_CSR_src/accelerator/accelerator.cpp:11 in initialise  |
| unroll             |         | SPMV_CSR_src/accelerator/accelerator.cpp:26 in multipliers |
| expression_balance |         | SPMV_CSR_src/accelerator/accelerator.cpp:36 in adders      |
| pipeline           |         | SPMV_CSR_src/accelerator/accelerator.cpp:41 in adders      |
| pipeline           |         | SPMV_CSR_src/accelerator/accelerator.cpp:59 in accelerate  |
| unroll             |         | SPMV_CSR_src/accelerator/reducer.cpp:46 in reduce          |
+--------------------+---------+------------------------------------------------------------+


