
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v
# synth_design -part xc7z020clg484-3 -top codeBlock88206_18 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top codeBlock88206_18 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 267029 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.535 ; gain = 25.895 ; free physical = 242402 ; free virtual = 310788
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'codeBlock88206_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:3]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO_5_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:644]
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO_5_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:644]
INFO: [Synth 8-6157] synthesizing module 'addfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:555]
INFO: [Synth 8-6155] done synthesizing module 'addfxp_18_1' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:555]
INFO: [Synth 8-6157] synthesizing module 'subfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:676]
INFO: [Synth 8-6155] done synthesizing module 'subfxp_18_1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:676]
INFO: [Synth 8-6157] synthesizing module 'multfix_alt_dsp_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:571]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:607]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:607]
INFO: [Synth 8-6155] done synthesizing module 'multfix_alt_dsp_18' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:571]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock88206_18' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 242428 ; free virtual = 310815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 242431 ; free virtual = 310818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.656 ; free physical = 242431 ; free virtual = 310818
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.297 ; gain = 86.656 ; free physical = 242389 ; free virtual = 310776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 80    
+---Registers : 
	               36 Bit    Registers := 24    
	               18 Bit    Registers := 160   
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module codeBlock88206_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 80    
	                1 Bit    Registers := 1     
Module shiftRegFIFO_5_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module addfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_36_0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'sub88248/res_0_reg[17:0]' into 'add88218/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88263/res_0_reg[17:0]' into 'add88233/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88308/res_0_reg[17:0]' into 'add88278/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88323/res_0_reg[17:0]' into 'add88293/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88456/res_0_reg[17:0]' into 'add88426/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88471/res_0_reg[17:0]' into 'add88441/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88516/res_0_reg[17:0]' into 'add88486/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88531/res_0_reg[17:0]' into 'add88501/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88776/res_0_reg[17:0]' into 'add88746/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88791/res_0_reg[17:0]' into 'add88761/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88836/res_0_reg[17:0]' into 'add88806/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88851/res_0_reg[17:0]' into 'add88821/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub89042/res_0_reg[17:0]' into 'add89012/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub89057/res_0_reg[17:0]' into 'add89027/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub89102/res_0_reg[17:0]' into 'add89072/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub89117/res_0_reg[17:0]' into 'add89087/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88344/res_0_reg[17:0]' into 'add88330/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88351/res_0_reg[17:0]' into 'add88337/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88388/res_0_reg[17:0]' into 'add88374/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'add88395/res_0_reg[17:0]' into 'sub88381/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:563]
INFO: [Synth 8-4471] merging register 'add88538/res_0_reg[17:0]' into 'sub88552/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:563]
INFO: [Synth 8-4471] merging register 'add88545/res_0_reg[17:0]' into 'sub88559/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:563]
INFO: [Synth 8-4471] merging register 'sub88624/res_0_reg[17:0]' into 'add88610/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'add88631/res_0_reg[17:0]' into 'sub88617/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:563]
INFO: [Synth 8-4471] merging register 'sub88872/res_0_reg[17:0]' into 'add88858/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88879/res_0_reg[17:0]' into 'add88865/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88917/res_0_reg[17:0]' into 'add88903/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'add88924/res_0_reg[17:0]' into 'sub88910/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:563]
INFO: [Synth 8-4471] merging register 'add89124/res_0_reg[17:0]' into 'sub89138/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:563]
INFO: [Synth 8-4471] merging register 'add89131/res_0_reg[17:0]' into 'sub89145/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:563]
INFO: [Synth 8-4471] merging register 'sub89211/res_0_reg[17:0]' into 'add89197/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'add89218/res_0_reg[17:0]' into 'sub89204/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:563]
INFO: [Synth 8-4471] merging register 'tm30_reg[17:0]' into 'tm24_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:504]
INFO: [Synth 8-4471] merging register 'tm31_reg[17:0]' into 'tm25_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:520]
INFO: [Synth 8-4471] merging register 'tm32_reg[17:0]' into 'tm26_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:339]
INFO: [Synth 8-4471] merging register 'tm33_reg[17:0]' into 'tm27_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:505]
INFO: [Synth 8-4471] merging register 'tm34_reg[17:0]' into 'tm28_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:521]
INFO: [Synth 8-4471] merging register 'tm35_reg[17:0]' into 'tm29_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:340]
INFO: [Synth 8-4471] merging register 'tm42_reg[17:0]' into 'tm36_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:508]
INFO: [Synth 8-4471] merging register 'tm43_reg[17:0]' into 'tm37_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:524]
INFO: [Synth 8-4471] merging register 'tm44_reg[17:0]' into 'tm38_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:343]
INFO: [Synth 8-4471] merging register 'tm45_reg[17:0]' into 'tm39_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:509]
INFO: [Synth 8-4471] merging register 'tm46_reg[17:0]' into 'tm40_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:525]
INFO: [Synth 8-4471] merging register 'tm47_reg[17:0]' into 'tm41_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:344]
INFO: [Synth 8-4471] merging register 'tm60_reg[17:0]' into 'tm57_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:514]
INFO: [Synth 8-4471] merging register 'tm61_reg[17:0]' into 'tm58_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:530]
INFO: [Synth 8-4471] merging register 'tm62_reg[17:0]' into 'tm59_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:355]
INFO: [Synth 8-4471] merging register 'sub88587/res_0_reg[17:0]' into 'add88580/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'sub88952/res_0_reg[17:0]' into 'add88945/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'add88980/res_0_reg[17:0]' into 'sub88973/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:563]
INFO: [Synth 8-4471] merging register 'add89173/res_0_reg[17:0]' into 'sub89166/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:563]
INFO: [Synth 8-4471] merging register 'm88576/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:624]
INFO: [Synth 8-4471] merging register 'm88574/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
INFO: [Synth 8-4471] merging register 'm88576/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
INFO: [Synth 8-4471] merging register 'm88574/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:624]
INFO: [Synth 8-4471] merging register 'm88580/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:624]
INFO: [Synth 8-4471] merging register 'm88580/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
INFO: [Synth 8-4471] merging register 'm88590/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
INFO: [Synth 8-4471] merging register 'm88588/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
INFO: [Synth 8-4471] merging register 'm88590/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:624]
INFO: [Synth 8-4471] merging register 'm88588/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:624]
INFO: [Synth 8-4471] merging register 'sub88715/res_0_reg[17:0]' into 'add88652/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'add88694/res_0_reg[17:0]' into 'sub88673/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:563]
INFO: [Synth 8-4471] merging register 'sub88973/res_0_reg[17:0]' into 'add88945/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:563]
INFO: [Synth 8-4471] merging register 'sub89302/res_0_reg[17:0]' into 'add89239/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:684]
INFO: [Synth 8-4471] merging register 'add89281/res_0_reg[17:0]' into 'sub89260/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:563]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:624]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:624]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:624]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v:623]
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88910/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register add88903/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub89138/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub89145/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add89197/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub89204/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88559/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88552/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub88617/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add88610/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add88610/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub88617/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub89204/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add89197/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1698.039 ; gain = 222.398 ; free physical = 242158 ; free virtual = 310548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|codeBlock88206_18 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1698.043 ; gain = 222.402 ; free physical = 242183 ; free virtual = 310574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.211 ; gain = 225.570 ; free physical = 242168 ; free virtual = 310559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.215 ; gain = 225.574 ; free physical = 242166 ; free virtual = 310557
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.215 ; gain = 225.574 ; free physical = 242147 ; free virtual = 310538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.215 ; gain = 225.574 ; free physical = 242169 ; free virtual = 310560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.215 ; gain = 225.574 ; free physical = 242169 ; free virtual = 310560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.215 ; gain = 225.574 ; free physical = 242165 ; free virtual = 310556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.215 ; gain = 225.574 ; free physical = 242164 ; free virtual = 310555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+--------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+--------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|codeBlock88206_18 | tm26_reg[17] | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|codeBlock88206_18 | tm29_reg[17] | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|codeBlock88206_18 | tm38_reg[17] | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|codeBlock88206_18 | tm41_reg[17] | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|codeBlock88206_18 | tm50_reg[17] | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|codeBlock88206_18 | tm53_reg[17] | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|codeBlock88206_18 | tm56_reg[17] | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|codeBlock88206_18 | tm59_reg[17] | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|codeBlock88206_18 | tm68_reg[17] | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|codeBlock88206_18 | tm71_reg[17] | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
+------------------+--------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   215|
|2     |DSP48E1 |    14|
|3     |LUT1    |    69|
|4     |LUT2    |   702|
|5     |SRL16E  |   180|
|6     |FDRE    |  1410|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------+--------------------------------------+------+
|      |Instance                                    |Module                                |Cells |
+------+--------------------------------------------+--------------------------------------+------+
|1     |top                                         |                                      |  2590|
|2     |  add88218                                  |addfxp_18_1                           |    77|
|3     |  add88233                                  |addfxp_18_1_0                         |    77|
|4     |  add88278                                  |addfxp_18_1_1                         |    41|
|5     |  add88293                                  |addfxp_18_1_2                         |    41|
|6     |  add88330                                  |addfxp_18_1_3                         |    23|
|7     |  add88337                                  |addfxp_18_1_4                         |    23|
|8     |  add88374                                  |addfxp_18_1_5                         |    23|
|9     |  add88426                                  |addfxp_18_1_6                         |    77|
|10    |  add88441                                  |addfxp_18_1_7                         |    77|
|11    |  add88486                                  |addfxp_18_1_8                         |    41|
|12    |  add88501                                  |addfxp_18_1_9                         |    41|
|13    |  add88538                                  |addfxp_18_1_10                        |     5|
|14    |  add88545                                  |addfxp_18_1_11                        |     5|
|15    |  add88580                                  |addfxp_18_1_12                        |    41|
|16    |  add88610                                  |addfxp_18_1_13                        |     5|
|17    |  add88652                                  |addfxp_18_1_14                        |    41|
|18    |  add88746                                  |addfxp_18_1_15                        |    77|
|19    |  add88761                                  |addfxp_18_1_16                        |    77|
|20    |  add88806                                  |addfxp_18_1_17                        |    41|
|21    |  add88821                                  |addfxp_18_1_18                        |    41|
|22    |  add88858                                  |addfxp_18_1_19                        |    45|
|23    |  add88865                                  |addfxp_18_1_20                        |    23|
|24    |  add88903                                  |addfxp_18_1_21                        |     5|
|25    |  add88945                                  |addfxp_18_1_22                        |    63|
|26    |  add89012                                  |addfxp_18_1_23                        |    77|
|27    |  add89027                                  |addfxp_18_1_24                        |    77|
|28    |  add89072                                  |addfxp_18_1_25                        |    41|
|29    |  add89087                                  |addfxp_18_1_26                        |    41|
|30    |  add89124                                  |addfxp_18_1_27                        |     5|
|31    |  add89131                                  |addfxp_18_1_28                        |     5|
|32    |  add89197                                  |addfxp_18_1_29                        |     5|
|33    |  add89239                                  |addfxp_18_1_30                        |    41|
|34    |  m88566                                    |multfix_alt_dsp_18                    |     2|
|35    |    dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0_52 |     2|
|36    |  m88570                                    |multfix_alt_dsp_18_31                 |     2|
|37    |    dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0_51 |     2|
|38    |  m88572                                    |multfix_alt_dsp_18_32                 |     2|
|39    |    dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0_50 |     2|
|40    |  m88578                                    |multfix_alt_dsp_18_33                 |     2|
|41    |    dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0_49 |     2|
|42    |  m88582                                    |multfix_alt_dsp_18_34                 |     2|
|43    |    dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0_48 |     2|
|44    |  m88584                                    |multfix_alt_dsp_18_35                 |     2|
|45    |    dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0_47 |     2|
|46    |  m88586                                    |multfix_alt_dsp_18_36                 |     2|
|47    |    dsp_signed_mult_18x18_unit_18_36_0_inst |dsp_signed_mult_18x18_unit_18_36_0    |     2|
|48    |  shiftRegFIFO_5_1_inst                     |shiftRegFIFO_5_1                      |     5|
|49    |  sub88381                                  |subfxp_18_1                           |    23|
|50    |  sub88552                                  |subfxp_18_1_37                        |    18|
|51    |  sub88559                                  |subfxp_18_1_38                        |    18|
|52    |  sub88617                                  |subfxp_18_1_39                        |     5|
|53    |  sub88673                                  |subfxp_18_1_40                        |    41|
|54    |  sub88910                                  |subfxp_18_1_41                        |     5|
|55    |  sub89138                                  |subfxp_18_1_42                        |    18|
|56    |  sub89145                                  |subfxp_18_1_43                        |    18|
|57    |  sub89166                                  |subfxp_18_1_44                        |    63|
|58    |  sub89204                                  |subfxp_18_1_45                        |     5|
|59    |  sub89260                                  |subfxp_18_1_46                        |    63|
+------+--------------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.215 ; gain = 225.574 ; free physical = 242164 ; free virtual = 310555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.215 ; gain = 225.574 ; free physical = 242164 ; free virtual = 310555
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.219 ; gain = 225.574 ; free physical = 242173 ; free virtual = 310564
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1796.363 ; gain = 0.000 ; free physical = 242081 ; free virtual = 310473
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1796.363 ; gain = 320.820 ; free physical = 242134 ; free virtual = 310526
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2415.047 ; gain = 618.684 ; free physical = 241682 ; free virtual = 310075
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.047 ; gain = 0.000 ; free physical = 241680 ; free virtual = 310073
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.055 ; gain = 0.000 ; free physical = 241678 ; free virtual = 310073
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2542.320 ; gain = 0.004 ; free physical = 241683 ; free virtual = 310078

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 141995da8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.320 ; gain = 0.000 ; free physical = 241681 ; free virtual = 310076

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 141995da8

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2542.320 ; gain = 0.000 ; free physical = 241721 ; free virtual = 310117
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 141995da8

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2542.320 ; gain = 0.000 ; free physical = 241720 ; free virtual = 310116
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14e1f758e

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2542.320 ; gain = 0.000 ; free physical = 241720 ; free virtual = 310116
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14e1f758e

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2542.320 ; gain = 0.000 ; free physical = 241720 ; free virtual = 310116
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 450009de

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2542.320 ; gain = 0.000 ; free physical = 241710 ; free virtual = 310106
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 450009de

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2542.320 ; gain = 0.000 ; free physical = 241709 ; free virtual = 310105
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.320 ; gain = 0.000 ; free physical = 241709 ; free virtual = 310105
Ending Logic Optimization Task | Checksum: 450009de

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2542.320 ; gain = 0.000 ; free physical = 241707 ; free virtual = 310103

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 450009de

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2542.320 ; gain = 0.000 ; free physical = 241704 ; free virtual = 310100

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 450009de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.320 ; gain = 0.000 ; free physical = 241704 ; free virtual = 310100

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.320 ; gain = 0.000 ; free physical = 241704 ; free virtual = 310100
Ending Netlist Obfuscation Task | Checksum: 450009de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.320 ; gain = 0.000 ; free physical = 241704 ; free virtual = 310100
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2542.320 ; gain = 0.004 ; free physical = 241703 ; free virtual = 310099
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 450009de
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module codeBlock88206_18 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2596.305 ; gain = 21.988 ; free physical = 241605 ; free virtual = 310001
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
IDT: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2597.305 ; gain = 1.000 ; free physical = 241598 ; free virtual = 309994
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.201 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2600.305 ; gain = 25.988 ; free physical = 241598 ; free virtual = 309995
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2788.480 ; gain = 191.176 ; free physical = 241552 ; free virtual = 309949
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2788.480 ; gain = 214.164 ; free physical = 241552 ; free virtual = 309949

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241559 ; free virtual = 309955


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design codeBlock88206_18 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1410
Number of SRLs augmented: 0  newly gated: 0 Total: 180
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 450009de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241554 ; free virtual = 309951
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 450009de
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2788.480 ; gain = 246.160 ; free physical = 241566 ; free virtual = 309963
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27784352 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 450009de

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241584 ; free virtual = 309981
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 450009de

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241581 ; free virtual = 309977
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 450009de

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241574 ; free virtual = 309971
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 450009de

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241572 ; free virtual = 309969
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 450009de

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241571 ; free virtual = 309967

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241571 ; free virtual = 309967
Ending Netlist Obfuscation Task | Checksum: 450009de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241569 ; free virtual = 309966
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241656 ; free virtual = 310082
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2318588f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241656 ; free virtual = 310082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241656 ; free virtual = 310082

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5474d522

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241657 ; free virtual = 310083

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f88eb154

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241685 ; free virtual = 310111

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f88eb154

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241688 ; free virtual = 310115
Phase 1 Placer Initialization | Checksum: f88eb154

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241694 ; free virtual = 310120

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fe8ea6e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241737 ; free virtual = 310164

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241862 ; free virtual = 310187

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1094d6a5e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241857 ; free virtual = 310184
Phase 2 Global Placement | Checksum: 12de89485

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241860 ; free virtual = 310192

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12de89485

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241859 ; free virtual = 310192

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 946e9038

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241846 ; free virtual = 310187

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c466c0dd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241845 ; free virtual = 310185

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b9b845dd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241845 ; free virtual = 310185

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 158965b31

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241888 ; free virtual = 310193

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 158965b31

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241890 ; free virtual = 310195

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17745e031

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241887 ; free virtual = 310193
Phase 3 Detail Placement | Checksum: 17745e031

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241887 ; free virtual = 310193

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c6d00538

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c6d00538

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241884 ; free virtual = 310195
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.989. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11ceee729

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241883 ; free virtual = 310195
Phase 4.1 Post Commit Optimization | Checksum: 11ceee729

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241881 ; free virtual = 310192

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11ceee729

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241879 ; free virtual = 310191

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11ceee729

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241879 ; free virtual = 310190

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241879 ; free virtual = 310190
Phase 4.4 Final Placement Cleanup | Checksum: eb926a96

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241879 ; free virtual = 310190
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eb926a96

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241879 ; free virtual = 310191
Ending Placer Task | Checksum: d7208481

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241896 ; free virtual = 310208
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241894 ; free virtual = 310207
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241847 ; free virtual = 310161
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241856 ; free virtual = 310172
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241806 ; free virtual = 310137
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b4082bf2 ConstDB: 0 ShapeSum: 2318588f RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "X10_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X26_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X26_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X2_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X2_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X18_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X18_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 932342b6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241158 ; free virtual = 309324
Post Restoration Checksum: NetGraph: 4a70fe6c NumContArr: 48b2444a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 932342b6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241160 ; free virtual = 309325

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 932342b6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241137 ; free virtual = 309303

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 932342b6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241136 ; free virtual = 309302
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 277329632

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 241352 ; free virtual = 309440
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.055  | TNS=0.000  | WHS=-0.019 | THS=-0.037 |

Phase 2 Router Initialization | Checksum: 1f6da7dde

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 242077 ; free virtual = 310165

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15f0dca8a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243238 ; free virtual = 311326

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.287  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 27633f479

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243231 ; free virtual = 311318
Phase 4 Rip-up And Reroute | Checksum: 27633f479

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243231 ; free virtual = 311318

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 27633f479

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243231 ; free virtual = 311318

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27633f479

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243231 ; free virtual = 311318
Phase 5 Delay and Skew Optimization | Checksum: 27633f479

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243231 ; free virtual = 311318

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 251e862f6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243229 ; free virtual = 311316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.287  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 251e862f6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243227 ; free virtual = 311315
Phase 6 Post Hold Fix | Checksum: 251e862f6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243226 ; free virtual = 311314

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.149684 %
  Global Horizontal Routing Utilization  = 0.22473 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 251e862f6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243218 ; free virtual = 311306

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 251e862f6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243217 ; free virtual = 311304

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2072359ae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243225 ; free virtual = 311313

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.287  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2072359ae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243225 ; free virtual = 311313
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243260 ; free virtual = 311348

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243260 ; free virtual = 311347
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243259 ; free virtual = 311347
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243241 ; free virtual = 311330
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2788.480 ; gain = 0.000 ; free physical = 243225 ; free virtual = 311316
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2797.566 ; gain = 0.000 ; free physical = 242830 ; free virtual = 310952
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:55:17 2022...
