Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jan 18 23:25:37 2021
| Host         : Windows10-508 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file relu_bd_wrapper_control_sets_placed.rpt
| Design       : relu_bd_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   126 |
|    Minimum number of control sets                        |   126 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   339 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   126 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    32 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     2 |
| >= 16              |    55 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             173 |           64 |
| No           | No                    | Yes                    |              42 |           13 |
| No           | Yes                   | No                     |             175 |           72 |
| Yes          | No                    | No                     |            1104 |          242 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            1323 |          304 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                                                        Enable Signal                                                                                                                        |                                                                                                                               Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/fifo_resp/pop0_0                                                                                                                                                                                           | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | relu_bd_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_0                                                                                                                                                                                    | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/fifo_rctl/full_n_reg_3                                                                                                                                                                                       | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_0                                                                                                                                                                               | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__2_n_0                                                                                                     | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                            | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                         | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                            | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                                                              | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                      | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | relu_bd_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__1_n_0                                                                                                                                                                             | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_0                                                                                                                                                                              | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_0                                                                                                                                                                            | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                             | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                             | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_reg_0[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/wreq_throttle/throttl_cnt[8]_i_1_n_0                                                                                                                                                                                 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                              |                6 |             17 |         2.83 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                              |                8 |             20 |         2.50 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             24 |         2.18 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                              |                5 |             28 |         5.60 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                              |                5 |             28 |         5.60 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                               | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                8 |             29 |         3.62 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                             | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/fifo_resp/wreq_handling_reg[0]                                                                                                                                                                                              |                8 |             29 |         3.62 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/rs_rdata/i_reg_1220                                                                                                                                                                                          | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/rs_rdata/i_reg_122                                                                                                                                                                                                            |                8 |             31 |         3.88 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                8 |             31 |         3.88 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                              |                4 |             32 |         8.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/rs_wreq/D[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                             | relu_bd_i/relu_top_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                              |                4 |             32 |         8.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                          | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/control_s_axi_U/int_cnt[31]_i_1_n_0                                                                                                                                                                                               | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                        | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |               11 |             33 |         3.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                                  | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                5 |             33 |         6.60 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                             | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                5 |             33 |         6.60 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               16 |             34 |         2.12 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               16 |             38 |         2.38 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                7 |             39 |         5.57 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             39 |         2.60 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | relu_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             40 |         2.86 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                              |                8 |             45 |         5.62 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                              |                7 |             45 |         6.43 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                               | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               15 |             52 |         3.47 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_0[0]                                                                                                                                                                           | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               14 |             52 |         3.71 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                            | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               15 |             61 |         4.07 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                            | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               13 |             62 |         4.77 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/fifo_resp/p_26_in                                                                                                                                                                                          | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               11 |             63 |         5.73 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |               12 |             64 |         5.33 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               14 |             64 |         4.57 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/rs_rdata/p_9_in                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               10 |             64 |         6.40 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                            | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/rs_rdata/SR[0]                                                                                                                                                                                                                |                8 |             64 |         8.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               14 |             64 |         4.57 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               17 |             64 |         3.76 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                      | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               12 |             65 |         5.42 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                               | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               10 |             65 |         6.50 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/rs_rdata/icmp_ln3_1_reg_224_reg[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |               11 |             66 |         6.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                              |               15 |             66 |         4.40 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                              |               13 |             68 |         5.23 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                                                                              |               13 |             68 |         5.23 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                             | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               12 |             72 |         6.00 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/dout_WVALID                                                                                                                                                                                     | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               12 |             73 |         6.08 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 | relu_bd_i/relu_top_0/inst/din_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                              | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               12 |             73 |         6.08 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | relu_bd_i/relu_top_0/inst/dout_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               33 |             93 |         2.82 |
|  relu_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               65 |            174 |         2.68 |
+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


