// Seed: 2488432879
module module_0 (
    input wire id_0,
    input wand id_1,
    input wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    input tri1 id_6,
    output wand id_7,
    output supply1 id_8,
    output tri id_9
);
  assign id_7 = ~id_0;
endmodule
module module_1 #(
    parameter id_7 = 32'd63
) (
    output wand id_0,
    output supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input wire id_5,
    output uwire id_6,
    output tri _id_7,
    input tri0 id_8,
    output wor id_9,
    input wor id_10,
    input wire id_11
    , id_16,
    output wor id_12,
    input supply0 id_13,
    output supply1 id_14
    , id_17
);
  logic [1 : id_7] id_18 = id_16;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_2,
      id_12,
      id_3,
      id_4,
      id_8,
      id_12,
      id_1,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
