============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 17:29:39 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(83)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(84)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6269 instances
RUN-0007 : 2453 luts, 2235 seqs, 952 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7415 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4935 nets have 2 pins
RUN-1001 : 1562 nets have [3 - 5] pins
RUN-1001 : 755 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1415     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6267 instances, 2453 luts, 2235 seqs, 1409 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1846 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29656, tnet num: 7413, tinst num: 6267, tnode num: 37002, tedge num: 48957.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.211429s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (99.3%)

RUN-1004 : used memory is 271 MB, reserved memory is 250 MB, peak memory is 271 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.355975s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.8553e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6267.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.24629e+06, overlap = 42.75
PHY-3002 : Step(2): len = 1.05991e+06, overlap = 59.3438
PHY-3002 : Step(3): len = 610846, overlap = 70.8125
PHY-3002 : Step(4): len = 550776, overlap = 91.0625
PHY-3002 : Step(5): len = 428670, overlap = 105.75
PHY-3002 : Step(6): len = 388632, overlap = 118.094
PHY-3002 : Step(7): len = 340978, overlap = 138.25
PHY-3002 : Step(8): len = 315097, overlap = 168.906
PHY-3002 : Step(9): len = 268007, overlap = 188.875
PHY-3002 : Step(10): len = 242147, overlap = 201.844
PHY-3002 : Step(11): len = 231965, overlap = 212.438
PHY-3002 : Step(12): len = 213276, overlap = 238.344
PHY-3002 : Step(13): len = 204785, overlap = 249.5
PHY-3002 : Step(14): len = 191040, overlap = 268.625
PHY-3002 : Step(15): len = 185357, overlap = 290.594
PHY-3002 : Step(16): len = 176819, overlap = 315.656
PHY-3002 : Step(17): len = 170406, overlap = 341.281
PHY-3002 : Step(18): len = 160725, overlap = 357.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.1609e-06
PHY-3002 : Step(19): len = 171388, overlap = 310.156
PHY-3002 : Step(20): len = 178825, overlap = 290.969
PHY-3002 : Step(21): len = 191708, overlap = 217.406
PHY-3002 : Step(22): len = 204232, overlap = 193.625
PHY-3002 : Step(23): len = 199985, overlap = 160.781
PHY-3002 : Step(24): len = 202919, overlap = 134.938
PHY-3002 : Step(25): len = 204238, overlap = 123.969
PHY-3002 : Step(26): len = 196130, overlap = 105.031
PHY-3002 : Step(27): len = 194055, overlap = 101
PHY-3002 : Step(28): len = 193053, overlap = 97.6562
PHY-3002 : Step(29): len = 187355, overlap = 94
PHY-3002 : Step(30): len = 183209, overlap = 92.6562
PHY-3002 : Step(31): len = 179296, overlap = 97.7188
PHY-3002 : Step(32): len = 179574, overlap = 95.3125
PHY-3002 : Step(33): len = 175433, overlap = 89.6562
PHY-3002 : Step(34): len = 173097, overlap = 85.875
PHY-3002 : Step(35): len = 170690, overlap = 85.8125
PHY-3002 : Step(36): len = 167725, overlap = 81.9062
PHY-3002 : Step(37): len = 165747, overlap = 87.2812
PHY-3002 : Step(38): len = 165428, overlap = 85.3438
PHY-3002 : Step(39): len = 163958, overlap = 74.8438
PHY-3002 : Step(40): len = 163732, overlap = 70.7812
PHY-3002 : Step(41): len = 160829, overlap = 75.875
PHY-3002 : Step(42): len = 159848, overlap = 71.75
PHY-3002 : Step(43): len = 158364, overlap = 78.9062
PHY-3002 : Step(44): len = 157016, overlap = 83.0938
PHY-3002 : Step(45): len = 157126, overlap = 79.375
PHY-3002 : Step(46): len = 155141, overlap = 78.0312
PHY-3002 : Step(47): len = 155039, overlap = 81.5938
PHY-3002 : Step(48): len = 154114, overlap = 86.7188
PHY-3002 : Step(49): len = 151789, overlap = 82.0938
PHY-3002 : Step(50): len = 151333, overlap = 81.875
PHY-3002 : Step(51): len = 151298, overlap = 74.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.83218e-05
PHY-3002 : Step(52): len = 150014, overlap = 78.6562
PHY-3002 : Step(53): len = 150127, overlap = 78.6562
PHY-3002 : Step(54): len = 151164, overlap = 78.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.66436e-05
PHY-3002 : Step(55): len = 153795, overlap = 75.4062
PHY-3002 : Step(56): len = 154542, overlap = 79.7188
PHY-3002 : Step(57): len = 161147, overlap = 51.9062
PHY-3002 : Step(58): len = 163863, overlap = 50.6875
PHY-3002 : Step(59): len = 161923, overlap = 56.9062
PHY-3002 : Step(60): len = 161873, overlap = 57.9062
PHY-3002 : Step(61): len = 162972, overlap = 58.3438
PHY-3002 : Step(62): len = 163988, overlap = 60.0938
PHY-3002 : Step(63): len = 164837, overlap = 59.0312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.32872e-05
PHY-3002 : Step(64): len = 163589, overlap = 53.5312
PHY-3002 : Step(65): len = 163634, overlap = 53.5312
PHY-3002 : Step(66): len = 165039, overlap = 57.9062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017481s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (268.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7415.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 207320, over cnt = 816(2%), over = 3903, worst = 51
PHY-1001 : End global iterations;  0.383205s wall, 0.671875s user + 0.109375s system = 0.781250s CPU (203.9%)

PHY-1001 : Congestion index: top1 = 55.99, top5 = 40.64, top10 = 32.72, top15 = 27.84.
PHY-3001 : End congestion estimation;  0.500942s wall, 0.781250s user + 0.109375s system = 0.890625s CPU (177.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167442s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.36487e-06
PHY-3002 : Step(67): len = 174025, overlap = 75.7812
PHY-3002 : Step(68): len = 174356, overlap = 78.6875
PHY-3002 : Step(69): len = 165814, overlap = 91.4375
PHY-3002 : Step(70): len = 165625, overlap = 94.4688
PHY-3002 : Step(71): len = 162777, overlap = 97.4375
PHY-3002 : Step(72): len = 162562, overlap = 96.75
PHY-3002 : Step(73): len = 160420, overlap = 101.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.72974e-06
PHY-3002 : Step(74): len = 159437, overlap = 102.562
PHY-3002 : Step(75): len = 159390, overlap = 102
PHY-3002 : Step(76): len = 159390, overlap = 102
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.34595e-05
PHY-3002 : Step(77): len = 162088, overlap = 76.9375
PHY-3002 : Step(78): len = 162641, overlap = 73.5
PHY-3002 : Step(79): len = 170025, overlap = 59.9062
PHY-3002 : Step(80): len = 165427, overlap = 63.2812
PHY-3002 : Step(81): len = 167002, overlap = 62.0938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1439/7415.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 190320, over cnt = 807(2%), over = 3643, worst = 36
PHY-1001 : End global iterations;  0.272208s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (155.0%)

PHY-1001 : Congestion index: top1 = 52.54, top5 = 38.45, top10 = 30.84, top15 = 26.29.
PHY-3001 : End congestion estimation;  0.378579s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (144.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165449s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.26234e-05
PHY-3002 : Step(82): len = 168205, overlap = 283.656
PHY-3002 : Step(83): len = 168671, overlap = 274.125
PHY-3002 : Step(84): len = 167143, overlap = 277.188
PHY-3002 : Step(85): len = 167040, overlap = 275.031
PHY-3002 : Step(86): len = 166189, overlap = 270.812
PHY-3002 : Step(87): len = 166677, overlap = 264.781
PHY-3002 : Step(88): len = 165841, overlap = 260.344
PHY-3002 : Step(89): len = 165638, overlap = 256.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.52467e-05
PHY-3002 : Step(90): len = 166918, overlap = 252.594
PHY-3002 : Step(91): len = 167361, overlap = 251.594
PHY-3002 : Step(92): len = 169349, overlap = 235.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.04934e-05
PHY-3002 : Step(93): len = 178310, overlap = 179.594
PHY-3002 : Step(94): len = 180204, overlap = 172.531
PHY-3002 : Step(95): len = 193087, overlap = 111.656
PHY-3002 : Step(96): len = 189787, overlap = 115.031
PHY-3002 : Step(97): len = 189641, overlap = 114.75
PHY-3002 : Step(98): len = 187738, overlap = 113.094
PHY-3002 : Step(99): len = 188811, overlap = 103.969
PHY-3002 : Step(100): len = 192400, overlap = 97
PHY-3002 : Step(101): len = 192814, overlap = 96.375
PHY-3002 : Step(102): len = 193847, overlap = 89.0938
PHY-3002 : Step(103): len = 193847, overlap = 89.0938
PHY-3002 : Step(104): len = 192585, overlap = 90.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000100987
PHY-3002 : Step(105): len = 202501, overlap = 77.4688
PHY-3002 : Step(106): len = 204543, overlap = 73.75
PHY-3002 : Step(107): len = 211277, overlap = 64.7812
PHY-3002 : Step(108): len = 213490, overlap = 61.875
PHY-3002 : Step(109): len = 214565, overlap = 59.2812
PHY-3002 : Step(110): len = 213202, overlap = 56.2812
PHY-3002 : Step(111): len = 212822, overlap = 57.1875
PHY-3002 : Step(112): len = 209903, overlap = 55.4062
PHY-3002 : Step(113): len = 208262, overlap = 55.5312
PHY-3002 : Step(114): len = 208114, overlap = 53.625
PHY-3002 : Step(115): len = 208665, overlap = 55.0625
PHY-3002 : Step(116): len = 208985, overlap = 54.5312
PHY-3002 : Step(117): len = 209515, overlap = 57.25
PHY-3002 : Step(118): len = 208314, overlap = 50.9375
PHY-3002 : Step(119): len = 208004, overlap = 50.2812
PHY-3002 : Step(120): len = 207658, overlap = 55.125
PHY-3002 : Step(121): len = 207987, overlap = 53.6562
PHY-3002 : Step(122): len = 208204, overlap = 54.4688
PHY-3002 : Step(123): len = 208275, overlap = 53.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000201974
PHY-3002 : Step(124): len = 213025, overlap = 48.9688
PHY-3002 : Step(125): len = 214809, overlap = 43.375
PHY-3002 : Step(126): len = 217494, overlap = 41.6562
PHY-3002 : Step(127): len = 219233, overlap = 39.3438
PHY-3002 : Step(128): len = 220504, overlap = 39.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000403948
PHY-3002 : Step(129): len = 222733, overlap = 41.25
PHY-3002 : Step(130): len = 223528, overlap = 41.6875
PHY-3002 : Step(131): len = 227235, overlap = 38.625
PHY-3002 : Step(132): len = 231164, overlap = 36.5312
PHY-3002 : Step(133): len = 233251, overlap = 36.4375
PHY-3002 : Step(134): len = 234058, overlap = 35.375
PHY-3002 : Step(135): len = 234406, overlap = 35.0312
PHY-3002 : Step(136): len = 235218, overlap = 30.75
PHY-3002 : Step(137): len = 236136, overlap = 29.125
PHY-3002 : Step(138): len = 236750, overlap = 28.7188
PHY-3002 : Step(139): len = 236280, overlap = 28.7812
PHY-3002 : Step(140): len = 235573, overlap = 25.9688
PHY-3002 : Step(141): len = 235294, overlap = 26.1562
PHY-3002 : Step(142): len = 235306, overlap = 23.0938
PHY-3002 : Step(143): len = 235156, overlap = 21.0938
PHY-3002 : Step(144): len = 234651, overlap = 21.375
PHY-3002 : Step(145): len = 234381, overlap = 20.1875
PHY-3002 : Step(146): len = 234302, overlap = 20.2188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000807895
PHY-3002 : Step(147): len = 235927, overlap = 21.2812
PHY-3002 : Step(148): len = 236647, overlap = 21.4375
PHY-3002 : Step(149): len = 237738, overlap = 19.9375
PHY-3002 : Step(150): len = 238783, overlap = 19.9375
PHY-3002 : Step(151): len = 240928, overlap = 20.625
PHY-3002 : Step(152): len = 242584, overlap = 18.8125
PHY-3002 : Step(153): len = 243649, overlap = 18.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00161579
PHY-3002 : Step(154): len = 244455, overlap = 17
PHY-3002 : Step(155): len = 244802, overlap = 16.75
PHY-3002 : Step(156): len = 245775, overlap = 16.125
PHY-3002 : Step(157): len = 247006, overlap = 14
PHY-3002 : Step(158): len = 249238, overlap = 13.25
PHY-3002 : Step(159): len = 251639, overlap = 12
PHY-3002 : Step(160): len = 253811, overlap = 11.6875
PHY-3002 : Step(161): len = 255219, overlap = 12.1875
PHY-3002 : Step(162): len = 256348, overlap = 12.5625
PHY-3002 : Step(163): len = 257293, overlap = 12.4062
PHY-3002 : Step(164): len = 257611, overlap = 12.7812
PHY-3002 : Step(165): len = 257549, overlap = 12.7812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00323158
PHY-3002 : Step(166): len = 257926, overlap = 12.8438
PHY-3002 : Step(167): len = 258704, overlap = 13.2812
PHY-3002 : Step(168): len = 260031, overlap = 13.2188
PHY-3002 : Step(169): len = 262063, overlap = 13.7188
PHY-3002 : Step(170): len = 262981, overlap = 13.5938
PHY-3002 : Step(171): len = 263573, overlap = 13.1875
PHY-3002 : Step(172): len = 264545, overlap = 12.875
PHY-3002 : Step(173): len = 264742, overlap = 13
PHY-3002 : Step(174): len = 265016, overlap = 13.3125
PHY-3002 : Step(175): len = 265524, overlap = 12.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00549067
PHY-3002 : Step(176): len = 265671, overlap = 13.0625
PHY-3002 : Step(177): len = 266129, overlap = 13.0625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29656, tnet num: 7413, tinst num: 6267, tnode num: 37002, tedge num: 48957.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.228768s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (99.2%)

RUN-1004 : used memory is 308 MB, reserved memory is 289 MB, peak memory is 321 MB
OPT-1001 : Total overflow 177.44 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 42/7415.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 327616, over cnt = 1042(2%), over = 3090, worst = 17
PHY-1001 : End global iterations;  0.576927s wall, 0.875000s user + 0.093750s system = 0.968750s CPU (167.9%)

PHY-1001 : Congestion index: top1 = 42.91, top5 = 33.74, top10 = 29.66, top15 = 26.98.
PHY-1001 : End incremental global routing;  0.695983s wall, 0.984375s user + 0.093750s system = 1.078125s CPU (154.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.197686s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.036072s wall, 1.328125s user + 0.093750s system = 1.421875s CPU (137.2%)

OPT-1001 : Current memory(MB): used = 316, reserve = 298, peak = 321.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6200/7415.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 327616, over cnt = 1042(2%), over = 3090, worst = 17
PHY-1002 : len = 336360, over cnt = 601(1%), over = 1542, worst = 14
PHY-1002 : len = 345328, over cnt = 177(0%), over = 433, worst = 12
PHY-1002 : len = 347776, over cnt = 64(0%), over = 149, worst = 12
PHY-1002 : len = 349240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.492072s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (146.1%)

PHY-1001 : Congestion index: top1 = 36.79, top5 = 30.22, top10 = 26.99, top15 = 24.92.
OPT-1001 : End congestion update;  0.603810s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (139.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.140843s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.8%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.744791s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (132.2%)

OPT-1001 : Current memory(MB): used = 320, reserve = 302, peak = 321.
OPT-1001 : End physical optimization;  3.066632s wall, 3.625000s user + 0.156250s system = 3.781250s CPU (123.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2453 LUT to BLE ...
SYN-4008 : Packed 2453 LUT and 1139 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 569 SEQ with LUT/SLICE
SYN-4006 : 929 single LUT's are left
SYN-4006 : 527 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2980/5621 primitive instances ...
PHY-3001 : End packing;  0.306280s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (96.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3300 instances
RUN-1001 : 1564 mslices, 1564 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6348 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3848 nets have 2 pins
RUN-1001 : 1561 nets have [3 - 5] pins
RUN-1001 : 776 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3298 instances, 3128 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1062 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 265524, Over = 36
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3127/6348.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 339152, over cnt = 372(1%), over = 555, worst = 6
PHY-1002 : len = 340432, over cnt = 242(0%), over = 322, worst = 5
PHY-1002 : len = 341728, over cnt = 122(0%), over = 161, worst = 4
PHY-1002 : len = 342248, over cnt = 77(0%), over = 98, worst = 4
PHY-1002 : len = 343336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.591976s wall, 0.812500s user + 0.156250s system = 0.968750s CPU (163.6%)

PHY-1001 : Congestion index: top1 = 34.91, top5 = 29.31, top10 = 26.02, top15 = 23.96.
PHY-3001 : End congestion estimation;  0.735505s wall, 0.968750s user + 0.156250s system = 1.125000s CPU (153.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25876, tnet num: 6346, tinst num: 3298, tnode num: 31256, tedge num: 44554.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.327901s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (100.0%)

RUN-1004 : used memory is 328 MB, reserved memory is 311 MB, peak memory is 328 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.509738s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.86853e-05
PHY-3002 : Step(178): len = 251382, overlap = 36
PHY-3002 : Step(179): len = 242741, overlap = 38
PHY-3002 : Step(180): len = 232779, overlap = 44.25
PHY-3002 : Step(181): len = 227639, overlap = 50
PHY-3002 : Step(182): len = 224630, overlap = 50.25
PHY-3002 : Step(183): len = 222079, overlap = 48.75
PHY-3002 : Step(184): len = 221040, overlap = 48.75
PHY-3002 : Step(185): len = 220508, overlap = 49
PHY-3002 : Step(186): len = 219051, overlap = 49.5
PHY-3002 : Step(187): len = 218709, overlap = 51.25
PHY-3002 : Step(188): len = 218531, overlap = 54.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.73705e-05
PHY-3002 : Step(189): len = 224229, overlap = 47.25
PHY-3002 : Step(190): len = 226336, overlap = 47
PHY-3002 : Step(191): len = 230010, overlap = 43.25
PHY-3002 : Step(192): len = 231371, overlap = 43.25
PHY-3002 : Step(193): len = 232269, overlap = 43
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000194741
PHY-3002 : Step(194): len = 236905, overlap = 36.75
PHY-3002 : Step(195): len = 239988, overlap = 34.75
PHY-3002 : Step(196): len = 244548, overlap = 31.5
PHY-3002 : Step(197): len = 243471, overlap = 30.5
PHY-3002 : Step(198): len = 243048, overlap = 30.25
PHY-3002 : Step(199): len = 242458, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.902784s wall, 0.625000s user + 1.609375s system = 2.234375s CPU (247.5%)

PHY-3001 : Trial Legalized: Len = 264386
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 224/6348.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 326000, over cnt = 549(1%), over = 899, worst = 9
PHY-1002 : len = 329536, over cnt = 294(0%), over = 408, worst = 9
PHY-1002 : len = 332688, over cnt = 90(0%), over = 122, worst = 4
PHY-1002 : len = 333968, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 334056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.862772s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (153.9%)

PHY-1001 : Congestion index: top1 = 35.30, top5 = 29.56, top10 = 26.53, top15 = 24.42.
PHY-3001 : End congestion estimation;  1.017689s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (145.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.162922s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.16131e-05
PHY-3002 : Step(200): len = 255440, overlap = 2
PHY-3002 : Step(201): len = 247870, overlap = 9
PHY-3002 : Step(202): len = 243409, overlap = 13
PHY-3002 : Step(203): len = 241864, overlap = 15.75
PHY-3002 : Step(204): len = 240717, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008648s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (180.7%)

PHY-3001 : Legalized: Len = 247741, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021708s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (144.0%)

PHY-3001 : 20 instances has been re-located, deltaX = 0, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 248063, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25876, tnet num: 6346, tinst num: 3298, tnode num: 31256, tedge num: 44554.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.326102s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.0%)

RUN-1004 : used memory is 312 MB, reserved memory is 310 MB, peak memory is 332 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2329/6348.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316016, over cnt = 472(1%), over = 710, worst = 6
PHY-1002 : len = 318360, over cnt = 278(0%), over = 378, worst = 5
PHY-1002 : len = 321392, over cnt = 75(0%), over = 97, worst = 4
PHY-1002 : len = 322224, over cnt = 25(0%), over = 31, worst = 2
PHY-1002 : len = 322552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.665528s wall, 0.953125s user + 0.046875s system = 1.000000s CPU (150.3%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 28.68, top10 = 25.84, top15 = 23.91.
PHY-1001 : End incremental global routing;  0.809879s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (140.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.180967s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.115620s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (128.9%)

OPT-1001 : Current memory(MB): used = 320, reserve = 314, peak = 332.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5393/6348.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 322552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042205s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.0%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 28.68, top10 = 25.84, top15 = 23.91.
OPT-1001 : End congestion update;  0.168188s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122592s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.0%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.291008s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.0%)

OPT-1001 : Current memory(MB): used = 320, reserve = 315, peak = 332.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122492s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5393/6348.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 322552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042891s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.3%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 28.68, top10 = 25.84, top15 = 23.91.
PHY-1001 : End incremental global routing;  0.169087s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.167041s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5393/6348.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 322552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045110s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.9%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 28.68, top10 = 25.84, top15 = 23.91.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121608s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.540030s wall, 3.875000s user + 0.078125s system = 3.953125s CPU (111.7%)

RUN-1003 : finish command "place" in  22.342270s wall, 38.390625s user + 9.859375s system = 48.250000s CPU (216.0%)

RUN-1004 : used memory is 299 MB, reserved memory is 287 MB, peak memory is 332 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3300 instances
RUN-1001 : 1564 mslices, 1564 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6348 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3848 nets have 2 pins
RUN-1001 : 1561 nets have [3 - 5] pins
RUN-1001 : 776 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25876, tnet num: 6346, tinst num: 3298, tnode num: 31256, tedge num: 44554.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.368367s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (100.5%)

RUN-1004 : used memory is 317 MB, reserved memory is 305 MB, peak memory is 351 MB
PHY-1001 : 1564 mslices, 1564 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 306928, over cnt = 583(1%), over = 970, worst = 8
PHY-1002 : len = 310720, over cnt = 327(0%), over = 504, worst = 6
PHY-1002 : len = 314456, over cnt = 118(0%), over = 180, worst = 4
PHY-1002 : len = 316328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.837412s wall, 1.109375s user + 0.062500s system = 1.171875s CPU (139.9%)

PHY-1001 : Congestion index: top1 = 34.25, top5 = 28.93, top10 = 25.88, top15 = 23.81.
PHY-1001 : End global routing;  0.974033s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (136.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 351, reserve = 340, peak = 354.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 607, reserve = 598, peak = 607.
PHY-1001 : End build detailed router design. 3.938985s wall, 3.875000s user + 0.062500s system = 3.937500s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 91488, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.169528s wall, 4.171875s user + 0.000000s system = 4.171875s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 640, reserve = 632, peak = 640.
PHY-1001 : End phase 1; 4.175987s wall, 4.171875s user + 0.000000s system = 4.171875s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2452 net; 2.205100s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (99.9%)

PHY-1022 : len = 860504, over cnt = 173(0%), over = 173, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 645, reserve = 636, peak = 645.
PHY-1001 : End initial routed; 10.296535s wall, 18.062500s user + 0.140625s system = 18.203125s CPU (176.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5134(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.651349s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 649, reserve = 641, peak = 649.
PHY-1001 : End phase 2; 11.947954s wall, 19.718750s user + 0.140625s system = 19.859375s CPU (166.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 860504, over cnt = 173(0%), over = 173, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.025309s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 857960, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.142406s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (131.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 858168, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.063021s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (124.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 858224, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.053679s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (116.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 858216, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.052242s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (89.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5134(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.638958s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (99.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 31 feed throughs used by 28 nets
PHY-1001 : End commit to database; 0.762962s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 684, reserve = 677, peak = 684.
PHY-1001 : End phase 3; 2.922694s wall, 2.968750s user + 0.015625s system = 2.984375s CPU (102.1%)

PHY-1003 : Routed, final wirelength = 858216
PHY-1001 : Current memory(MB): used = 686, reserve = 679, peak = 686.
PHY-1001 : End export database. 0.022727s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.8%)

PHY-1001 : End detail routing;  23.291018s wall, 31.031250s user + 0.218750s system = 31.250000s CPU (134.2%)

RUN-1003 : finish command "route" in  25.891104s wall, 33.906250s user + 0.296875s system = 34.203125s CPU (132.1%)

RUN-1004 : used memory is 651 MB, reserved memory is 644 MB, peak memory is 686 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5369   out of  19600   27.39%
#reg                     2238   out of  19600   11.42%
#le                      5896
  #lut only              3658   out of   5896   62.04%
  #reg only               527   out of   5896    8.94%
  #lut&reg               1711   out of   5896   29.02%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   1015
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                193
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                37
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_cam_vga_out/add0_syn_74.q1                        22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_cam_vga_out/add0_syn_74.q0                        17
#7        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_11.f1    11
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_22.f1           10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5896   |3960    |1409    |2238    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |760    |530     |161     |385     |2       |0       |
|    command1                          |command                                    |51     |51      |0       |43      |0       |0       |
|    control1                          |control_interface                          |92     |60      |24      |45      |0       |0       |
|    data_path1                        |sdr_data_path                              |12     |12      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |125    |74      |18      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |125    |74      |18      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |24      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |27      |0       |38      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |90      |18      |95      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |90      |18      |95      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |28      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |30      |0       |30      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |111    |61      |44      |28      |0       |0       |
|  u_camera_init                       |camera_init                                |554    |542     |9       |89      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |161    |160     |0       |50      |0       |0       |
|  u_camera_reader                     |camera_reader                              |91     |50      |17      |55      |0       |0       |
|  u_image_process                     |image_process                              |4142   |2562    |1168    |1614    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |169    |111     |45      |79      |2       |0       |
|      u_three_martix_4                |three_martix                               |157    |104     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |176    |120     |45      |92      |2       |0       |
|      u_three_martix_3                |three_martix                               |163    |107     |45      |79      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |940    |650     |249     |255     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |736    |420     |235     |280     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |503    |305     |190     |136     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |7       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |46     |26      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |233    |115     |45      |144     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |727    |434     |235     |263     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |502    |312     |190     |132     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |85     |55      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |80     |50      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |92     |62      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |52     |32      |20      |14      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |52     |32      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |225    |122     |45      |131     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |722    |416     |235     |268     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |490    |300     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |83     |53      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |66     |36      |30      |14      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |232    |116     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |77     |31      |14      |51      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |372    |217     |92      |172     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |148    |101     |47      |44      |0       |0       |
|      u_three_martix_2                |three_martix                               |224    |116     |45      |128     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |48     |48      |0       |28      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |167    |144     |10      |26      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3767  
    #2          2       665   
    #3          3       584   
    #4          4       259   
    #5        5-10      785   
    #6        11-50     128   
    #7       51-100      9    
    #8       101-500     3    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3298
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6348, pip num: 60129
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 31
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3067 valid insts, and 184514 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.560564s wall, 69.250000s user + 0.500000s system = 69.750000s CPU (1254.4%)

RUN-1004 : used memory is 649 MB, reserved memory is 652 MB, peak memory is 833 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_172939.log"
