/include/ "system-conf.dtsi"
/ {

	gt_pll: gt_pll@a40a0000 {
			reg = <0x0 0xa40a0000 0x0 0x10000>;
	};
	gt_ctrl_common: gt_ctrl_common@a4060000 {
			reg = <0x0 0xa4060000 0x0 0x40000>;
	};
	axi_mux: axi_mux@a40b0000 {
                        reg = <0x0 0xa40b0000 0x0 0x10000>;
        };
	
	/delete-node/ gt_quad_base@a4010000; 
	/delete-node/ gpio@a4060000;
	/delete-node/ gpio@a4070000;
	/delete-node/ gpio@a4080000;
	/delete-node/ gpio@a4090000;
	/delete-node/ gpio@a40b0000;

};

&mrmac_0_gt_wrapper_gt_quad_base{ 
	status = "disabled";

};

&MCDMA_0_axi_mcdma_0 {
    compatible = "xlnx,eth-dma";
    xlnx,addrwidth = <0x20>;
    xlnx,include-dre;
};
&MCDMA_1_axi_mcdma_0 {
    compatible = "xlnx,eth-dma";
    xlnx,addrwidth = <0x20>;
    xlnx,include-dre;
};
&MCDMA_2_axi_mcdma_0 {
    compatible = "xlnx,eth-dma";
    xlnx,addrwidth = <0x20>;
    xlnx,include-dre;
};
&MCDMA_3_axi_mcdma_0 {
    compatible = "xlnx,eth-dma";
    xlnx,addrwidth = <0x20>;
    xlnx,include-dre;
};

&mrmac_0_core{

    axistream-connected = <&MCDMA_0_axi_mcdma_0>;
    xlnx,max-rate=<25000>;
    xlnx,num-queues = /bits/ 16 <0x1>;
    xlnx,gtpll = <&gt_pll>;
    xlnx,gtctrl = <&gt_ctrl_common>;
    local-mac-address = [00 0a 35 00 00 00];
    xlnx,channel-ids = "1";
    xlnx,addrwidth = <0x20>;
    interrupt-names = "mm2s_ch1_introut", "s2mm_ch1_introut";
    interrupt-parent = <&gic>;
    interrupts = <0 84 4 0 85 4>;
    xlnx,axi_mux = <&axi_mux>;
};

&mrmac_0_core_1 {

    axistream-connected = <&MCDMA_1_axi_mcdma_0>;
    xlnx,max-rate=<25000>;
    xlnx,num-queues = /bits/ 16 <0x1>;
    xlnx,gtpll = <&gt_pll>;
    xlnx,gtctrl = <&gt_ctrl_common>;
    local-mac-address = [00 0a 35 00 00 01];
    xlnx,channel-ids = "1";
    xlnx,addrwidth = <0x20>;
    interrupt-names = "mm2s_ch1_introut", "s2mm_ch1_introut";
    interrupt-parent = <&gic>;
    interrupts = <0 86 4 0 87 4>;
    xlnx,axi_mux = <&axi_mux>;


};

&mrmac_0_core_2 {

    axistream-connected = <&MCDMA_2_axi_mcdma_0>;
    xlnx,max-rate=<25000>;
    xlnx,num-queues = /bits/ 16 <0x1>;
    xlnx,gtpll = <&gt_pll>;
    xlnx,gtctrl = <&gt_ctrl_common>;
    local-mac-address = [00 0a 35 00 00 02];
    xlnx,channel-ids = "1";
    xlnx,addrwidth = <0x20>;
    interrupt-names = "mm2s_ch1_introut", "s2mm_ch1_introut";
    interrupt-parent = <&gic>;
    interrupts = <0 88 4 0 89 4>;
    xlnx,axi_mux = <&axi_mux>;


};

&mrmac_0_core_3 {

    axistream-connected = <&MCDMA_3_axi_mcdma_0>;
    xlnx,max-rate=<25000>;
    xlnx,num-queues = /bits/ 16 <0x1>;
    xlnx,gtpll = <&gt_pll>;
    xlnx,gtctrl = <&gt_ctrl_common>;
    local-mac-address = [00 0a 35 00 00 03];
    xlnx,channel-ids = "1";
    xlnx,addrwidth = <0x20>;
    interrupt-names = "mm2s_ch1_introut", "s2mm_ch1_introut";
    interrupt-parent = <&gic>;
    interrupts = <0 90 4 0 91 4>;
    xlnx,axi_mux = <&axi_mux>;


};

&i2c1 { /* PMC_MIO44/45 */
        /* U35 TCA9548A switch */
        tca9548@74 {
                compatible = "nxp,pca9548";
                #pinctrl-names = "default";
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                reg = <0x74>;
                #i2c-mux-idle-disconnect;

                i2c@7 {
                  #address-cells = <0x1>;
                  #size-cells = <0x0>;
                  reg = <0x7>;

                      phc@5b {
                              compatible = "idt,8a34001";
                              reg = <0x5b>;
                      };
              };
      };
};

&i2c0 { /* PMC_MIO46/47 */

        /* U33 TCA9548A switch */
        tca9548@74 {
                compatible = "nxp,pca9548";
                #pinctrl-names = "default";
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                reg = <0x74>;
                #i2c-mux-idle-disconnect;
      };

      /* U233 TCA6416A GPIO Exander */
      gpio@20 {
                compatible = "ti,tca6416, nxp,pca9505";
                reg = <0x20>;
                pinctrl-names = "default";
                gpio-controller;
    };
};


