INFO: [VRFC 10-163] Analyzing VHDL file "/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/gap_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gap_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/clock_select.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_select
