np	,	V_2
ingenic_cgu_register_clocks	,	F_5
jz4740_clock_suspend	,	F_11
jz4740_clock_set_wait_mode	,	F_6
jz4740_clock_udc_enable_auto_suspend	,	F_10
enable_bit	,	V_25
device_node	,	V_1
CLKGR_UDC	,	V_17
JZ_CLOCK_GATE_UART0	,	V_21
cgu	,	V_4
mode	,	V_8
JZ4740_CLK_PLL	,	V_23
JZ4740_WAIT_MODE_IDLE	,	V_12
jz4740_cgu_init	,	F_1
lcr	,	V_9
"%s: failed to register CGU Clocks\n"	,	L_2
JZ_CLOCK_GATE_TCU	,	V_19
JZ_CLOCK_GATE_DMAC	,	V_20
ARRAY_SIZE	,	F_3
readl	,	F_7
LCR_SLEEP	,	V_13
JZ4740_WAIT_MODE_SLEEP	,	V_14
"%s: failed to initialise CGU\n"	,	L_1
writel	,	F_8
jz4740_clock_resume	,	F_13
clkgr	,	V_15
uint32_t	,	T_2
jz4740_wait_mode	,	V_7
BIT	,	F_12
retval	,	V_3
CGU_REG_CPPCR	,	V_22
CGU_REG_LCR	,	V_11
jz4740_clock_udc_disable_auto_suspend	,	F_9
pll	,	V_24
CGU_REG_CLKGR	,	V_16
ingenic_cgu_new	,	F_2
cppcr	,	V_18
stable_bit	,	V_27
__func__	,	V_6
stable	,	V_26
__init	,	T_1
jz4740_cgu_clocks	,	V_5
pr_err	,	F_4
base	,	V_10
