ARM GAS  C:\Users\ncer\AppData\Local\Temp\cc7r5ETL.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_GPIO_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_GPIO_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * File Name          : gpio.c
   4:Core/Src/gpio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/gpio.c ****   *                      of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE END 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  27:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  30:Core/Src/gpio.c **** 
  31:Core/Src/gpio.c **** /* USER CODE END 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  C:\Users\ncer\AppData\Local\Temp\cc7r5ETL.s 			page 2


  33:Core/Src/gpio.c **** /** Configure pins as
  34:Core/Src/gpio.c ****         * Analog
  35:Core/Src/gpio.c ****         * Input
  36:Core/Src/gpio.c ****         * Output
  37:Core/Src/gpio.c ****         * EVENT_OUT
  38:Core/Src/gpio.c ****         * EXTI
  39:Core/Src/gpio.c **** */
  40:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  41:Core/Src/gpio.c **** {
  27              		.loc 1 41 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 28
  34              		.cfi_offset 4, -28
  35              		.cfi_offset 5, -24
  36              		.cfi_offset 6, -20
  37              		.cfi_offset 7, -16
  38              		.cfi_offset 8, -12
  39              		.cfi_offset 9, -8
  40              		.cfi_offset 14, -4
  41 0004 89B0     		sub	sp, sp, #36
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 64
  42:Core/Src/gpio.c **** 
  43:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 43 3 view .LVU1
  45              		.loc 1 43 20 is_stmt 0 view .LVU2
  46 0006 0024     		movs	r4, #0
  47 0008 0494     		str	r4, [sp, #16]
  48 000a 0594     		str	r4, [sp, #20]
  49 000c 0694     		str	r4, [sp, #24]
  50 000e 0794     		str	r4, [sp, #28]
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  51              		.loc 1 46 3 is_stmt 1 view .LVU3
  52              	.LBB2:
  53              		.loc 1 46 3 view .LVU4
  54              		.loc 1 46 3 view .LVU5
  55 0010 4B4B     		ldr	r3, .L3
  56 0012 9A69     		ldr	r2, [r3, #24]
  57 0014 42F02002 		orr	r2, r2, #32
  58 0018 9A61     		str	r2, [r3, #24]
  59              		.loc 1 46 3 view .LVU6
  60 001a 9A69     		ldr	r2, [r3, #24]
  61 001c 02F02002 		and	r2, r2, #32
  62 0020 0092     		str	r2, [sp]
  63              		.loc 1 46 3 view .LVU7
  64 0022 009A     		ldr	r2, [sp]
  65              	.LBE2:
  66              		.loc 1 46 3 view .LVU8
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  67              		.loc 1 47 3 view .LVU9
  68              	.LBB3:
ARM GAS  C:\Users\ncer\AppData\Local\Temp\cc7r5ETL.s 			page 3


  69              		.loc 1 47 3 view .LVU10
  70              		.loc 1 47 3 view .LVU11
  71 0024 9A69     		ldr	r2, [r3, #24]
  72 0026 42F00402 		orr	r2, r2, #4
  73 002a 9A61     		str	r2, [r3, #24]
  74              		.loc 1 47 3 view .LVU12
  75 002c 9A69     		ldr	r2, [r3, #24]
  76 002e 02F00402 		and	r2, r2, #4
  77 0032 0192     		str	r2, [sp, #4]
  78              		.loc 1 47 3 view .LVU13
  79 0034 019A     		ldr	r2, [sp, #4]
  80              	.LBE3:
  81              		.loc 1 47 3 view .LVU14
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  82              		.loc 1 48 3 view .LVU15
  83              	.LBB4:
  84              		.loc 1 48 3 view .LVU16
  85              		.loc 1 48 3 view .LVU17
  86 0036 9A69     		ldr	r2, [r3, #24]
  87 0038 42F01002 		orr	r2, r2, #16
  88 003c 9A61     		str	r2, [r3, #24]
  89              		.loc 1 48 3 view .LVU18
  90 003e 9A69     		ldr	r2, [r3, #24]
  91 0040 02F01002 		and	r2, r2, #16
  92 0044 0292     		str	r2, [sp, #8]
  93              		.loc 1 48 3 view .LVU19
  94 0046 029A     		ldr	r2, [sp, #8]
  95              	.LBE4:
  96              		.loc 1 48 3 view .LVU20
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 49 3 view .LVU21
  98              	.LBB5:
  99              		.loc 1 49 3 view .LVU22
 100              		.loc 1 49 3 view .LVU23
 101 0048 9A69     		ldr	r2, [r3, #24]
 102 004a 42F00802 		orr	r2, r2, #8
 103 004e 9A61     		str	r2, [r3, #24]
 104              		.loc 1 49 3 view .LVU24
 105 0050 9B69     		ldr	r3, [r3, #24]
 106 0052 03F00803 		and	r3, r3, #8
 107 0056 0393     		str	r3, [sp, #12]
 108              		.loc 1 49 3 view .LVU25
 109 0058 039B     		ldr	r3, [sp, #12]
 110              	.LBE5:
 111              		.loc 1 49 3 view .LVU26
  50:Core/Src/gpio.c **** 
  51:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  52:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, NRF_CE_Pin|OLED_DC_Pin, GPIO_PIN_RESET);
 112              		.loc 1 52 3 view .LVU27
 113 005a 3A4F     		ldr	r7, .L3+4
 114 005c 2246     		mov	r2, r4
 115 005e 4FF48451 		mov	r1, #4224
 116 0062 3846     		mov	r0, r7
 117 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 118              	.LVL0:
  53:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, NRF_CSN_Pin, GPIO_PIN_SET); 
 119              		.loc 1 53 3 view .LVU28
ARM GAS  C:\Users\ncer\AppData\Local\Temp\cc7r5ETL.s 			page 4


 120 0068 0122     		movs	r2, #1
 121 006a 4021     		movs	r1, #64
 122 006c 3846     		mov	r0, r7
 123 006e FFF7FEFF 		bl	HAL_GPIO_WritePin
 124              	.LVL1:
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  56:Core/Src/gpio.c ****   HAL_GPIO_WritePin(OLED_RES_GPIO_Port, OLED_RES_Pin, GPIO_PIN_RESET);
 125              		.loc 1 56 3 view .LVU29
 126 0072 DFF8E080 		ldr	r8, .L3+20
 127 0076 2246     		mov	r2, r4
 128 0078 0421     		movs	r1, #4
 129 007a 4046     		mov	r0, r8
 130 007c FFF7FEFF 		bl	HAL_GPIO_WritePin
 131              	.LVL2:
  57:Core/Src/gpio.c **** 
  58:Core/Src/gpio.c ****   /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = KEY_LEFT_Pin|KEY_UP_Pin|KEY_RIGHT_Pin|KEY_DOWN_Pin;
 132              		.loc 1 59 3 view .LVU30
 133              		.loc 1 59 23 is_stmt 0 view .LVU31
 134 0080 0F23     		movs	r3, #15
 135 0082 0493     		str	r3, [sp, #16]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 136              		.loc 1 60 3 is_stmt 1 view .LVU32
 137              		.loc 1 60 24 is_stmt 0 view .LVU33
 138 0084 DFF8D090 		ldr	r9, .L3+24
 139 0088 CDF81490 		str	r9, [sp, #20]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 140              		.loc 1 61 3 is_stmt 1 view .LVU34
 141              		.loc 1 61 24 is_stmt 0 view .LVU35
 142 008c 0226     		movs	r6, #2
 143 008e 0696     		str	r6, [sp, #24]
  62:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 144              		.loc 1 62 3 is_stmt 1 view .LVU36
 145 0090 04A9     		add	r1, sp, #16
 146 0092 2D48     		ldr	r0, .L3+8
 147 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 148              	.LVL3:
  63:Core/Src/gpio.c **** 
  64:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 149              		.loc 1 65 3 view .LVU37
 150              		.loc 1 65 23 is_stmt 0 view .LVU38
 151 0098 4FF48053 		mov	r3, #4096
 152 009c 0493     		str	r3, [sp, #16]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 153              		.loc 1 66 3 is_stmt 1 view .LVU39
 154              		.loc 1 66 24 is_stmt 0 view .LVU40
 155 009e 2B4B     		ldr	r3, .L3+12
 156 00a0 0593     		str	r3, [sp, #20]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 157              		.loc 1 67 3 is_stmt 1 view .LVU41
 158              		.loc 1 67 24 is_stmt 0 view .LVU42
 159 00a2 0125     		movs	r5, #1
 160 00a4 0695     		str	r5, [sp, #24]
  68:Core/Src/gpio.c ****   HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 161              		.loc 1 68 3 is_stmt 1 view .LVU43
ARM GAS  C:\Users\ncer\AppData\Local\Temp\cc7r5ETL.s 			page 5


 162 00a6 04A9     		add	r1, sp, #16
 163 00a8 2948     		ldr	r0, .L3+16
 164 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 165              	.LVL4:
  69:Core/Src/gpio.c **** 
  70:Core/Src/gpio.c ****   /*Configure GPIO pins : PCPin PCPin PCPin */
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = NRF_CSN_Pin|NRF_CE_Pin|OLED_DC_Pin;
 166              		.loc 1 71 3 view .LVU44
 167              		.loc 1 71 23 is_stmt 0 view .LVU45
 168 00ae 4FF48653 		mov	r3, #4288
 169 00b2 0493     		str	r3, [sp, #16]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 170              		.loc 1 72 3 is_stmt 1 view .LVU46
 171              		.loc 1 72 24 is_stmt 0 view .LVU47
 172 00b4 0595     		str	r5, [sp, #20]
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 73 3 is_stmt 1 view .LVU48
 174              		.loc 1 73 24 is_stmt 0 view .LVU49
 175 00b6 0694     		str	r4, [sp, #24]
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 176              		.loc 1 74 3 is_stmt 1 view .LVU50
 177              		.loc 1 74 25 is_stmt 0 view .LVU51
 178 00b8 0796     		str	r6, [sp, #28]
  75:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 179              		.loc 1 75 3 is_stmt 1 view .LVU52
 180 00ba 04A9     		add	r1, sp, #16
 181 00bc 3846     		mov	r0, r7
 182 00be FFF7FEFF 		bl	HAL_GPIO_Init
 183              	.LVL5:
  76:Core/Src/gpio.c **** 
  77:Core/Src/gpio.c ****   /*Configure GPIO pins : PCPin PCPin */
  78:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = KEY_OK_Pin|KEY_CANCEL_Pin;
 184              		.loc 1 78 3 view .LVU53
 185              		.loc 1 78 23 is_stmt 0 view .LVU54
 186 00c2 4FF44073 		mov	r3, #768
 187 00c6 0493     		str	r3, [sp, #16]
  79:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 188              		.loc 1 79 3 is_stmt 1 view .LVU55
 189              		.loc 1 79 24 is_stmt 0 view .LVU56
 190 00c8 CDF81490 		str	r9, [sp, #20]
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 191              		.loc 1 80 3 is_stmt 1 view .LVU57
 192              		.loc 1 80 24 is_stmt 0 view .LVU58
 193 00cc 0696     		str	r6, [sp, #24]
  81:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 194              		.loc 1 81 3 is_stmt 1 view .LVU59
 195 00ce 04A9     		add	r1, sp, #16
 196 00d0 3846     		mov	r0, r7
 197 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL6:
  82:Core/Src/gpio.c **** 
  83:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  84:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = OLED_RES_Pin;
 199              		.loc 1 84 3 view .LVU60
 200              		.loc 1 84 23 is_stmt 0 view .LVU61
 201 00d6 0423     		movs	r3, #4
 202 00d8 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\ncer\AppData\Local\Temp\cc7r5ETL.s 			page 6


  85:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 203              		.loc 1 85 3 is_stmt 1 view .LVU62
 204              		.loc 1 85 24 is_stmt 0 view .LVU63
 205 00da 0595     		str	r5, [sp, #20]
  86:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 206              		.loc 1 86 3 is_stmt 1 view .LVU64
 207              		.loc 1 86 24 is_stmt 0 view .LVU65
 208 00dc 0694     		str	r4, [sp, #24]
  87:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 209              		.loc 1 87 3 is_stmt 1 view .LVU66
 210              		.loc 1 87 25 is_stmt 0 view .LVU67
 211 00de 0796     		str	r6, [sp, #28]
  88:Core/Src/gpio.c ****   HAL_GPIO_Init(OLED_RES_GPIO_Port, &GPIO_InitStruct);
 212              		.loc 1 88 3 is_stmt 1 view .LVU68
 213 00e0 04A9     		add	r1, sp, #16
 214 00e2 4046     		mov	r0, r8
 215 00e4 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL7:
  89:Core/Src/gpio.c **** 
  90:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 217              		.loc 1 90 3 view .LVU69
 218 00e8 2246     		mov	r2, r4
 219 00ea 2946     		mov	r1, r5
 220 00ec 0620     		movs	r0, #6
 221 00ee FFF7FEFF 		bl	HAL_NVIC_SetPriority
 222              	.LVL8:
  91:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 223              		.loc 1 91 3 view .LVU70
 224 00f2 2246     		mov	r2, r4
 225 00f4 2946     		mov	r1, r5
 226 00f6 0720     		movs	r0, #7
 227 00f8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 228              	.LVL9:
  92:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 229              		.loc 1 92 3 view .LVU71
 230 00fc 2246     		mov	r2, r4
 231 00fe 2946     		mov	r1, r5
 232 0100 0820     		movs	r0, #8
 233 0102 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 234              	.LVL10:
  93:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 0);
 235              		.loc 1 93 3 view .LVU72
 236 0106 2246     		mov	r2, r4
 237 0108 2946     		mov	r1, r5
 238 010a 0920     		movs	r0, #9
 239 010c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 240              	.LVL11:
  94:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 241              		.loc 1 94 3 view .LVU73
 242 0110 2246     		mov	r2, r4
 243 0112 2946     		mov	r1, r5
 244 0114 1720     		movs	r0, #23
 245 0116 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 246              	.LVL12:
  95:Core/Src/gpio.c ****   
  96:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 247              		.loc 1 96 3 view .LVU74
ARM GAS  C:\Users\ncer\AppData\Local\Temp\cc7r5ETL.s 			page 7


 248 011a 0620     		movs	r0, #6
 249 011c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 250              	.LVL13:
  97:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 251              		.loc 1 97 3 view .LVU75
 252 0120 0720     		movs	r0, #7
 253 0122 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 254              	.LVL14:
  98:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 255              		.loc 1 98 3 view .LVU76
 256 0126 0820     		movs	r0, #8
 257 0128 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 258              	.LVL15:
  99:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 259              		.loc 1 99 3 view .LVU77
 260 012c 0920     		movs	r0, #9
 261 012e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 262              	.LVL16:
 100:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 263              		.loc 1 100 3 view .LVU78
 264 0132 1720     		movs	r0, #23
 265 0134 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 266              	.LVL17:
 101:Core/Src/gpio.c **** 
 102:Core/Src/gpio.c **** }
 267              		.loc 1 102 1 is_stmt 0 view .LVU79
 268 0138 09B0     		add	sp, sp, #36
 269              	.LCFI2:
 270              		.cfi_def_cfa_offset 28
 271              		@ sp needed
 272 013a BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 273              	.L4:
 274 013e 00BF     		.align	2
 275              	.L3:
 276 0140 00100240 		.word	1073876992
 277 0144 00100140 		.word	1073811456
 278 0148 00080140 		.word	1073809408
 279 014c 00002110 		.word	270598144
 280 0150 000C0140 		.word	1073810432
 281 0154 00140140 		.word	1073812480
 282 0158 00001110 		.word	269549568
 283              		.cfi_endproc
 284              	.LFE65:
 286              		.text
 287              	.Letext0:
 288              		.file 2 "c:\\arm_gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 289              		.file 3 "c:\\arm_gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 290              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 291              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 292              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 293              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 294              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 295              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\ncer\AppData\Local\Temp\cc7r5ETL.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
C:\Users\ncer\AppData\Local\Temp\cc7r5ETL.s:16     .text.MX_GPIO_Init:00000000 $t
C:\Users\ncer\AppData\Local\Temp\cc7r5ETL.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\ncer\AppData\Local\Temp\cc7r5ETL.s:276    .text.MX_GPIO_Init:00000140 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
