
---------- Begin Simulation Statistics ----------
final_tick                                 2916799500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107428                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707300                       # Number of bytes of host memory used
host_op_rate                                   192421                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.09                       # Real time elapsed on the host
host_tick_rate                               31334617                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17911641                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002917                       # Number of seconds simulated
sim_ticks                                  2916799500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4855655                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4235001                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17911641                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.583360                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.583360                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  12297482                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6924649                       # number of floating regfile writes
system.cpu.idleCycles                          139461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                15414                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1113435                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.132026                       # Inst execution rate
system.cpu.iew.exec_refs                      2781009                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     484381                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  172176                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2313569                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 25                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1009                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               495172                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            18544406                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2296628                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             22765                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18270985                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1309                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 41197                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  13212                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 43037                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            151                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11923                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3491                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25020303                       # num instructions consuming a value
system.cpu.iew.wb_count                      18256708                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.573032                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14337426                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.129578                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18262138                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 18659574                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9645150                       # number of integer regfile writes
system.cpu.ipc                               1.714207                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.714207                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            317653      1.74%      1.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9854826     53.87%     55.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1816      0.01%     55.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                100490      0.55%     56.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              424928      2.32%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  42      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3152      0.02%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               851043      4.65%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7443      0.04%     63.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              848328      4.64%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  64      0.00%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2710      0.01%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1405547      7.68%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          702985      3.84%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         984228      5.38%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               743850      4.07%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              478029      2.61%     91.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1558725      8.52%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7882      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18293755                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7361149                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14722434                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7356630                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7415529                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      159466                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008717                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  157008     98.46%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     85      0.05%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     57      0.04%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    12      0.01%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   30      0.02%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1195      0.75%     99.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   713      0.45%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                89      0.06%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              277      0.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10774419                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27722221                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10900078                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11761647                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   18544379                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18293755                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  27                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          632641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3545                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1065052                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5694139                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.212734                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.108243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              577812     10.15%     10.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              735101     12.91%     23.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1090694     19.15%     42.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              900274     15.81%     58.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              880855     15.47%     73.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              478198      8.40%     81.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              574818     10.09%     91.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              337970      5.94%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              118417      2.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5694139                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.135929                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3835                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1658                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2313569                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              495172                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6116306                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          5833600                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21715                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          514                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        33724                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            514                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 1176650                       # Number of BP lookups
system.cpu.branchPred.condPredicted            724918                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             13505                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               344442                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  342298                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.377544                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  145244                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          147986                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             142017                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5969                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1022                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          623199                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             12735                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5605423                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.195413                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.898007                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          829536     14.80%     14.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1607644     28.68%     43.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          743745     13.27%     56.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          464573      8.29%     65.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          155597      2.78%     67.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          297173      5.30%     73.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          155961      2.78%     75.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          430783      7.69%     83.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          920411     16.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5605423                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               17911641                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2712929                       # Number of memory references committed
system.cpu.commit.loads                       2242649                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1090119                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    7334254                       # Number of committed floating point instructions.
system.cpu.commit.integer                    12675624                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                142858                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       304826      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      9580457     53.49%     55.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1379      0.01%     55.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.54%     55.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       422302      2.36%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2254      0.01%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       846525      4.73%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4802      0.03%     62.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       846618      4.73%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           64      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          956      0.01%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1404985      7.84%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       702536      3.92%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult       983477      5.49%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       692039      3.86%     88.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       463873      2.59%     91.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1550610      8.66%     99.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6407      0.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17911641                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        920411                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2591436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2591436                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2591436                       # number of overall hits
system.cpu.dcache.overall_hits::total         2591436                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        26624                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26624                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26624                       # number of overall misses
system.cpu.dcache.overall_misses::total         26624                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1544109996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1544109996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1544109996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1544109996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2618060                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2618060                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2618060                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2618060                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010169                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010169                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010169                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010169                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57996.919922                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57996.919922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57996.919922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57996.919922                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16932                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               480                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.275000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11008                       # number of writebacks
system.cpu.dcache.writebacks::total             11008                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11936                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11936                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14688                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14688                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14688                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14688                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    942391496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    942391496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    942391496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    942391496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005610                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005610                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005610                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005610                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64160.641068                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64160.641068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64160.641068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64160.641068                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14176                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2131840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2131840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15918                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15918                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    792940000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    792940000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2147758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2147758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49814.046991                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49814.046991                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11931                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11931                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    202162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    202162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50705.292200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50705.292200                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       459596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         459596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10706                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10706                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    751169996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    751169996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       470302                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       470302                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70163.459369                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70163.459369                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10701                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10701                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    740229496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    740229496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69173.861882                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69173.861882                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.348119                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2606124                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14688                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            177.432190                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.348119                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5250808                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5250808                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   703240                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2609455                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1064075                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1304157                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  13212                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               337603                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1225                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               18695063                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  5833                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2295872                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      484406                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           577                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           703                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1320066                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10451339                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1176650                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             629559                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4355648                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   28790                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  511                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3447                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1243975                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4170                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            5694139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.317122                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.557310                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2534328     44.51%     44.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   266173      4.67%     49.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   374287      6.57%     55.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   116592      2.05%     57.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   225179      3.95%     61.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   120713      2.12%     63.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    85732      1.51%     65.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   264121      4.64%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1707014     29.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              5694139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.201702                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.791576                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1240305                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1240305                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1240305                       # number of overall hits
system.cpu.icache.overall_hits::total         1240305                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3669                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3669                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3669                       # number of overall misses
system.cpu.icache.overall_misses::total          3669                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    212869500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    212869500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    212869500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    212869500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1243974                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1243974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1243974                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1243974                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002949                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002949                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002949                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002949                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58018.397383                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58018.397383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58018.397383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58018.397383                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          812                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.111111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2174                       # number of writebacks
system.cpu.icache.writebacks::total              2174                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          983                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          983                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          983                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          983                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2686                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2686                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2686                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2686                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160419500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160419500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160419500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160419500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002159                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002159                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002159                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002159                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59724.311243                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59724.311243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59724.311243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59724.311243                       # average overall mshr miss latency
system.cpu.icache.replacements                   2174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1240305                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1240305                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3669                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3669                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    212869500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    212869500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1243974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1243974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002949                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002949                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58018.397383                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58018.397383                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          983                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          983                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2686                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2686                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160419500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160419500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002159                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002159                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59724.311243                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59724.311243                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.404887                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1242991                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2686                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            462.766567                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.404887                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2490634                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2490634                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1244516                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           767                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      147626                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   70905                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   78                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 151                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  24889                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   29                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    362                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   2916799500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  13212                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1086655                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  279333                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2874                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1980049                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2332016                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               18637340                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3032                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1870390                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2034                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 160962                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            21321479                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    43223870                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 19416037                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  12340779                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20388148                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   933182                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      62                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  29                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5301330                       # count of insts added to the skid buffer
system.cpu.rob.reads                         23215120                       # The number of ROB reads
system.cpu.rob.writes                        37159092                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17911641                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  513                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1650                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2163                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 513                       # number of overall hits
system.l2.overall_hits::.cpu.data                1650                       # number of overall hits
system.l2.overall_hits::total                    2163                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2171                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13038                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15209                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2171                       # number of overall misses
system.l2.overall_misses::.cpu.data             13038                       # number of overall misses
system.l2.overall_misses::total                 15209                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    150898500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    902669000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1053567500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    150898500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    902669000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1053567500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14688                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17372                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14688                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17372                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.808867                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.887663                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.875489                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.808867                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.887663                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.875489                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69506.448641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69233.701488                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69272.634624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69506.448641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69233.701488                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69272.634624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2376                       # number of writebacks
system.l2.writebacks::total                      2376                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15209                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15209                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128715500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    769329000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    898044500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128715500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    769329000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    898044500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.808867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.887663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.875489                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.808867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.887663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.875489                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59288.576693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 59006.672803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59046.913012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59288.576693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 59006.672803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59046.913012                       # average overall mshr miss latency
system.l2.replacements                           7020                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11008                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11008                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11008                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11008                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2170                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2170                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2170                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2170                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   249                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10452                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10452                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    721466500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     721466500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.976731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69026.645618                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69026.645618                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    614539500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    614539500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.976731                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976731                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58796.354765                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58796.354765                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            513                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                513                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2171                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2171                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150898500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150898500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.808867                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.808867                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69506.448641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69506.448641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2171                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2171                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128715500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128715500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.808867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.808867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59288.576693                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59288.576693                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1401                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1401                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    181202500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    181202500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.648608                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.648608                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70070.572312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70070.572312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2586                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2586                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    154789500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    154789500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.648608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.648608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59856.728538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 59856.728538                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7094.577138                       # Cycle average of tags in use
system.l2.tags.total_refs                       33713                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15212                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.216211                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.860603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1237.932389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5855.784146                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.151115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.714817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.866037                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4456                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    284916                       # Number of tag accesses
system.l2.tags.data_accesses                   284916                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000937624500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33441                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2216                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15209                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2376                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15209                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2376                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15209                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2376                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     113.373134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.364416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    544.364604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           126     94.03%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      5.22%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.537313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.516152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.846547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               31     23.13%     23.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              103     76.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  973376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               152064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    333.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2916746000                       # Total gap between requests
system.mem_ctrls.avgGap                     165865.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       138944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       834048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       150400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 47635773.387920558453                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 285946291.474611103535                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 51563365.942705348134                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2171                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13038                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2376                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     57072500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    339135000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  62512193250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26288.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26011.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26309845.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       138944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       834432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        973376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       138944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       138944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       152064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       152064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2171                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13038                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15209                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2376                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2376                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     47635773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    286077943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        333713716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     47635773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     47635773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     52133854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        52133854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     52133854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     47635773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    286077943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       385847570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15203                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2350                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           55                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           78                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          191                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               111151250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              76015000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          396207500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7311.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26061.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13225                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1964                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2362                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   475.176969                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   307.475421                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   367.822048                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          474     20.07%     20.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          443     18.76%     38.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          245     10.37%     49.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          177      7.49%     56.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          160      6.77%     63.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           95      4.02%     67.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           99      4.19%     71.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          354     14.99%     86.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          315     13.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2362                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                972992                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             150400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              333.582065                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               51.563366                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         8703660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4618515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       54935160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6269220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 229875360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    902898810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    359715360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1567016085                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   537.238190                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    926458500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     97240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1893101000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         8175300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4345275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       53614260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5997780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 229875360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    932300550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    334956000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1569264525                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.009049                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    862265250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     97240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1957294250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4757                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2376                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4130                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10452                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10452                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4757                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        36924                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        36924                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  36924                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1125440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1125440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1125440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15209                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15209    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15209                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7804750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19011250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2174                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10701                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2686                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3987                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7544                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43552                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 51096                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       310912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1644544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1955456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7022                       # Total snoops (count)
system.tol2bus.snoopTraffic                    152192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24394                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021522                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145118                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23869     97.85%     97.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    525      2.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24394                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2916799500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           30044000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4032493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22032000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
