\hypertarget{struct_p_d_b___mem_map}{}\section{P\+D\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_d_b___mem_map}\index{P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_p_d_b___mem_map_a10fb0324a394cc747b6f7d8b4c811b57}{S\+C}
\item 
uint32\+\_\+t \hyperlink{struct_p_d_b___mem_map_a01bd648b1caa9b6626636fce386b496d}{M\+O\+D}
\item 
uint32\+\_\+t \hyperlink{struct_p_d_b___mem_map_a2e90754ac53cdee38eec08416fee494e}{C\+N\+T}
\item 
uint32\+\_\+t \hyperlink{struct_p_d_b___mem_map_abbda47481fef54f3ab340fec07c8b809}{I\+D\+L\+Y}
\item 
\hypertarget{struct_p_d_b___mem_map_a0c3fc818b58add9b89d434d7a3f31262}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_p_d_b___mem_map_a7f3d427467fd70574b129f2ecd5a84ed}{C1}\\
\>uint32\_t \hyperlink{struct_p_d_b___mem_map_afbd33089148cbb97dedff82c1c91c46d}{S}\\
\>uint32\_t \hyperlink{struct_p_d_b___mem_map_a101a3b427fd438fc5dd9069f9d3f31d6}{DLY} \mbox{[}2\mbox{]}\\
\>uint8\_t {\bfseries RESERVED\_0} \mbox{[}24\mbox{]}\\
\} {\bfseries CH} \mbox{[}4\mbox{]}\label{struct_p_d_b___mem_map_a0c3fc818b58add9b89d434d7a3f31262}
\\

\end{tabbing}\item 
\hypertarget{struct_p_d_b___mem_map_ab295af94c09a3b5d0c1af12adbabc074}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_p_d_b___mem_map_a37fb3d809a70ce9bd67dcc87483064c5}{INTC}\\
\>uint32\_t \hyperlink{struct_p_d_b___mem_map_a94d5425758d6d4b2d3141a05603ff7d1}{INT}\\
\} {\bfseries DAC} \mbox{[}2\mbox{]}\label{struct_p_d_b___mem_map_ab295af94c09a3b5d0c1af12adbabc074}
\\

\end{tabbing}\item 
\hypertarget{struct_p_d_b___mem_map_a7c028c218b26078db2795a35ab315266}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}48\mbox{]}\label{struct_p_d_b___mem_map_a7c028c218b26078db2795a35ab315266}

\item 
uint32\+\_\+t \hyperlink{struct_p_d_b___mem_map_a259dc7b16cc8f12022cb6a5befb1660c}{P\+O\+E\+N}
\item 
uint32\+\_\+t \hyperlink{struct_p_d_b___mem_map_a69081c41b606ea7a699a67e266a785d5}{P\+O\+D\+L\+Y} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+D\+B -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_p_d_b___mem_map_a7f3d427467fd70574b129f2ecd5a84ed}{}\index{P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}!C1@{C1}}
\index{C1@{C1}!P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+B\+\_\+\+Mem\+Map\+::\+C1}\label{struct_p_d_b___mem_map_a7f3d427467fd70574b129f2ecd5a84ed}
Channel n Control Register 1, array offset\+: 0x10, array step\+: 0x28 \hypertarget{struct_p_d_b___mem_map_a2e90754ac53cdee38eec08416fee494e}{}\index{P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}!C\+N\+T@{C\+N\+T}}
\index{C\+N\+T@{C\+N\+T}!P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+N\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+B\+\_\+\+Mem\+Map\+::\+C\+N\+T}\label{struct_p_d_b___mem_map_a2e90754ac53cdee38eec08416fee494e}
Counter Register, offset\+: 0x8 \hypertarget{struct_p_d_b___mem_map_a101a3b427fd438fc5dd9069f9d3f31d6}{}\index{P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}!D\+L\+Y@{D\+L\+Y}}
\index{D\+L\+Y@{D\+L\+Y}!P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}}
\subsubsection[{D\+L\+Y}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+B\+\_\+\+Mem\+Map\+::\+D\+L\+Y\mbox{[}2\mbox{]}}\label{struct_p_d_b___mem_map_a101a3b427fd438fc5dd9069f9d3f31d6}
Channel n Delay 0 Register..Channel n Delay 1 Register, array offset\+: 0x18, array step\+: index$\ast$0x28, index2$\ast$0x4 \hypertarget{struct_p_d_b___mem_map_abbda47481fef54f3ab340fec07c8b809}{}\index{P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}!I\+D\+L\+Y@{I\+D\+L\+Y}}
\index{I\+D\+L\+Y@{I\+D\+L\+Y}!P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}}
\subsubsection[{I\+D\+L\+Y}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+B\+\_\+\+Mem\+Map\+::\+I\+D\+L\+Y}\label{struct_p_d_b___mem_map_abbda47481fef54f3ab340fec07c8b809}
Interrupt Delay Register, offset\+: 0x\+C \hypertarget{struct_p_d_b___mem_map_a94d5425758d6d4b2d3141a05603ff7d1}{}\index{P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}!I\+N\+T@{I\+N\+T}}
\index{I\+N\+T@{I\+N\+T}!P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}}
\subsubsection[{I\+N\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+B\+\_\+\+Mem\+Map\+::\+I\+N\+T}\label{struct_p_d_b___mem_map_a94d5425758d6d4b2d3141a05603ff7d1}
D\+A\+C Interval n Register, array offset\+: 0x154, array step\+: 0x8 \hypertarget{struct_p_d_b___mem_map_a37fb3d809a70ce9bd67dcc87483064c5}{}\index{P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}!I\+N\+T\+C@{I\+N\+T\+C}}
\index{I\+N\+T\+C@{I\+N\+T\+C}!P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}}
\subsubsection[{I\+N\+T\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+B\+\_\+\+Mem\+Map\+::\+I\+N\+T\+C}\label{struct_p_d_b___mem_map_a37fb3d809a70ce9bd67dcc87483064c5}
D\+A\+C Interval Trigger n Control Register, array offset\+: 0x150, array step\+: 0x8 \hypertarget{struct_p_d_b___mem_map_a01bd648b1caa9b6626636fce386b496d}{}\index{P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}!M\+O\+D@{M\+O\+D}}
\index{M\+O\+D@{M\+O\+D}!P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}}
\subsubsection[{M\+O\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+B\+\_\+\+Mem\+Map\+::\+M\+O\+D}\label{struct_p_d_b___mem_map_a01bd648b1caa9b6626636fce386b496d}
Modulus Register, offset\+: 0x4 \hypertarget{struct_p_d_b___mem_map_a69081c41b606ea7a699a67e266a785d5}{}\index{P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}!P\+O\+D\+L\+Y@{P\+O\+D\+L\+Y}}
\index{P\+O\+D\+L\+Y@{P\+O\+D\+L\+Y}!P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+O\+D\+L\+Y}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+B\+\_\+\+Mem\+Map\+::\+P\+O\+D\+L\+Y\mbox{[}4\mbox{]}}\label{struct_p_d_b___mem_map_a69081c41b606ea7a699a67e266a785d5}
Pulse-\/\+Out n Delay Register, array offset\+: 0x194, array step\+: 0x4 \hypertarget{struct_p_d_b___mem_map_a259dc7b16cc8f12022cb6a5befb1660c}{}\index{P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}!P\+O\+E\+N@{P\+O\+E\+N}}
\index{P\+O\+E\+N@{P\+O\+E\+N}!P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+O\+E\+N}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+B\+\_\+\+Mem\+Map\+::\+P\+O\+E\+N}\label{struct_p_d_b___mem_map_a259dc7b16cc8f12022cb6a5befb1660c}
Pulse-\/\+Out n Enable Register, offset\+: 0x190 \hypertarget{struct_p_d_b___mem_map_afbd33089148cbb97dedff82c1c91c46d}{}\index{P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}!S@{S}}
\index{S@{S}!P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}}
\subsubsection[{S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+B\+\_\+\+Mem\+Map\+::\+S}\label{struct_p_d_b___mem_map_afbd33089148cbb97dedff82c1c91c46d}
Channel n Status Register, array offset\+: 0x14, array step\+: 0x28 \hypertarget{struct_p_d_b___mem_map_a10fb0324a394cc747b6f7d8b4c811b57}{}\index{P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}!S\+C@{S\+C}}
\index{S\+C@{S\+C}!P\+D\+B\+\_\+\+Mem\+Map@{P\+D\+B\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+D\+B\+\_\+\+Mem\+Map\+::\+S\+C}\label{struct_p_d_b___mem_map_a10fb0324a394cc747b6f7d8b4c811b57}
Status and Control Register, offset\+: 0x0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
