
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components

design:      sb_1__1_
die area:    ( 0 0 ) ( 672585 683305 )
trackPts:    12
defvias:     4
#components: 35785
#terminals:  86
#snets:      2
#nets:       274

reading guide ...

#guides:     2117
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
#unique instances = 29

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 207290
mcon shape region query size = 528
met1 shape region query size = 74672
via shape region query size = 4392
met2 shape region query size = 2246
via2 shape region query size = 4392
met3 shape region query size = 2230
via3 shape region query size = 4392
met4 shape region query size = 1148
via4 shape region query size = 41
met5 shape region query size = 52


start pin access
  complete 26 pins
  complete 23 unique inst patterns
  complete 394 groups
Expt1 runtime (pin-level access point gen): 0.219197
Expt2 runtime (design-level access pattern gen): 0.0243101
#scanned instances     = 35785
#unique  instances     = 29
#stdCellGenAp          = 264
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 157
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 833
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 40.50 (MB), peak = 44.30 (MB)

post process guides ...
GCELLGRID X -1 DO 99 STEP 6900 ;
GCELLGRID Y -1 DO 97 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 471
mcon guide region query size = 0
met1 guide region query size = 405
via guide region query size = 0
met2 guide region query size = 323
via2 guide region query size = 0
met3 guide region query size = 120
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 794 vertical wires in 2 frboxes and 525 horizontal wires in 2 frboxes.
Done with 114 vertical wires in 2 frboxes and 74 horizontal wires in 2 frboxes.

complete track assignment
cpu time = 00:00:08, elapsed time = 00:00:04, memory = 46.52 (MB), peak = 173.16 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/02-09_13-30//results/routing/sb_1__1_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 46.58 (MB), peak = 173.16 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 70.39 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 73.38 (MB)
    completing 30% with 186 violations
    elapsed time = 00:00:01, memory = 63.14 (MB)
    completing 40% with 186 violations
    elapsed time = 00:00:01, memory = 65.79 (MB)
    completing 50% with 186 violations
    elapsed time = 00:00:01, memory = 64.25 (MB)
    completing 60% with 182 violations
    elapsed time = 00:00:02, memory = 72.70 (MB)
    completing 70% with 182 violations
    elapsed time = 00:00:02, memory = 75.87 (MB)
    completing 80% with 240 violations
    elapsed time = 00:00:03, memory = 69.35 (MB)
    completing 90% with 240 violations
    elapsed time = 00:00:03, memory = 72.13 (MB)
    completing 100% with 178 violations
    elapsed time = 00:00:03, memory = 60.21 (MB)
  number of violations = 239
cpu time = 00:00:14, elapsed time = 00:00:04, memory = 409.13 (MB), peak = 409.20 (MB)
total wire length = 20127 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1868 um
total wire length on LAYER met2 = 10445 um
total wire length on LAYER met3 = 7813 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     657
           met1     755
           met2     114
           met3       0
           met4       0
-----------------------
                   1526


start 1st optimization iteration ...
    completing 10% with 239 violations
    elapsed time = 00:00:00, memory = 432.16 (MB)
    completing 20% with 239 violations
    elapsed time = 00:00:01, memory = 434.54 (MB)
    completing 30% with 193 violations
    elapsed time = 00:00:01, memory = 416.12 (MB)
    completing 40% with 193 violations
    elapsed time = 00:00:01, memory = 417.92 (MB)
    completing 50% with 193 violations
    elapsed time = 00:00:02, memory = 418.22 (MB)
    completing 60% with 187 violations
    elapsed time = 00:00:02, memory = 422.24 (MB)
    completing 70% with 187 violations
    elapsed time = 00:00:02, memory = 426.70 (MB)
    completing 80% with 91 violations
    elapsed time = 00:00:03, memory = 417.04 (MB)
    completing 90% with 91 violations
    elapsed time = 00:00:03, memory = 421.88 (MB)
    completing 100% with 79 violations
    elapsed time = 00:00:03, memory = 412.19 (MB)
  number of violations = 79
cpu time = 00:00:13, elapsed time = 00:00:03, memory = 412.19 (MB), peak = 436.35 (MB)
total wire length = 20112 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1848 um
total wire length on LAYER met2 = 10457 um
total wire length on LAYER met3 = 7802 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 1516
up-via summary (total 1516):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     753
           met2     100
           met3       0
           met4       0
-----------------------
                   1516


start 2nd optimization iteration ...
    completing 10% with 79 violations
    elapsed time = 00:00:00, memory = 415.26 (MB)
    completing 20% with 79 violations
    elapsed time = 00:00:00, memory = 418.43 (MB)
    completing 30% with 82 violations
    elapsed time = 00:00:00, memory = 407.30 (MB)
    completing 40% with 82 violations
    elapsed time = 00:00:00, memory = 421.03 (MB)
    completing 50% with 82 violations
    elapsed time = 00:00:00, memory = 421.40 (MB)
    completing 60% with 80 violations
    elapsed time = 00:00:01, memory = 411.59 (MB)
    completing 70% with 80 violations
    elapsed time = 00:00:01, memory = 410.71 (MB)
    completing 80% with 79 violations
    elapsed time = 00:00:01, memory = 411.50 (MB)
    completing 90% with 79 violations
    elapsed time = 00:00:01, memory = 420.18 (MB)
    completing 100% with 72 violations
    elapsed time = 00:00:01, memory = 419.16 (MB)
  number of violations = 72
cpu time = 00:00:06, elapsed time = 00:00:01, memory = 419.16 (MB), peak = 436.35 (MB)
total wire length = 20118 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1844 um
total wire length on LAYER met2 = 10463 um
total wire length on LAYER met3 = 7806 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     763
           met2     100
           met3       0
           met4       0
-----------------------
                   1526


start 3rd optimization iteration ...
    completing 10% with 72 violations
    elapsed time = 00:00:00, memory = 410.38 (MB)
    completing 20% with 72 violations
    elapsed time = 00:00:00, memory = 420.48 (MB)
    completing 30% with 65 violations
    elapsed time = 00:00:01, memory = 411.77 (MB)
    completing 40% with 65 violations
    elapsed time = 00:00:01, memory = 414.68 (MB)
    completing 50% with 65 violations
    elapsed time = 00:00:01, memory = 418.39 (MB)
    completing 60% with 52 violations
    elapsed time = 00:00:01, memory = 432.04 (MB)
    completing 70% with 52 violations
    elapsed time = 00:00:02, memory = 423.56 (MB)
    completing 80% with 13 violations
    elapsed time = 00:00:02, memory = 418.35 (MB)
    completing 90% with 13 violations
    elapsed time = 00:00:02, memory = 416.91 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:02, memory = 416.93 (MB)
  number of violations = 1
cpu time = 00:00:08, elapsed time = 00:00:02, memory = 416.93 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 4th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 414.63 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 413.11 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 412.83 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 413.09 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 412.83 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 412.83 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 413.86 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 412.06 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 412.83 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 412.92 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 412.92 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 5th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 412.32 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 412.06 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 412.91 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 412.83 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 412.83 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 412.06 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 412.07 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 412.83 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 412.32 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 412.95 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 412.95 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 6th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 413.50 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 412.91 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 410.13 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.43 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.10 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.29 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.94 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 410.61 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.92 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 409.84 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.84 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 7th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.79 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.72 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.80 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 409.68 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.42 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.07 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 410.75 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 411.09 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:01, memory = 409.81 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 409.01 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.01 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 8th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 412.30 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 409.01 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.05 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.57 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.78 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 409.98 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.93 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 411.18 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 409.83 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 410.78 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 410.78 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 9th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.47 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.07 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.24 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.70 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.83 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 409.52 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 410.76 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.82 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 409.79 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 409.81 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.81 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 10th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.43 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.77 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 410.46 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.58 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.73 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.07 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.97 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.93 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.33 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 409.71 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.71 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 11th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 409.86 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.38 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.74 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.76 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.66 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.71 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 410.61 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 410.68 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.40 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 409.86 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.86 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 12th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.09 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 409.81 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 410.20 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 409.69 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.39 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.29 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.32 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.57 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 409.84 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 409.82 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.82 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 13th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.05 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 409.85 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.81 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.18 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.93 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 409.78 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.91 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.70 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.56 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 410.77 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 410.77 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 14th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 411.43 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 409.81 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.88 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 409.77 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.28 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.28 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.52 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 410.77 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.52 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 409.82 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.82 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 15th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.94 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.84 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.51 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.05 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.68 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 411.49 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.80 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.86 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 409.30 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 410.78 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 410.78 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 16th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 411.23 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.10 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.01 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.62 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.65 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.52 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.80 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 410.59 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.04 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 409.92 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.92 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 17th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 409.84 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.62 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 410.05 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.49 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.10 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.11 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.99 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 410.04 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.59 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 410.79 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 410.79 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 18th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 411.91 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 409.70 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.74 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.32 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.61 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.69 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 410.59 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.70 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 409.71 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 409.62 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.62 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 19th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.50 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.73 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 410.61 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.32 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.69 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 409.80 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.51 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.85 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 409.78 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 409.85 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.85 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 20th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 409.04 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 409.88 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 410.21 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.02 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.51 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 411.53 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 410.21 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 410.54 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.14 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 410.73 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 410.73 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 21st optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 409.91 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.79 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.98 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 409.67 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.86 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.47 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.82 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.75 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 409.84 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 409.87 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.87 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 22nd optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 409.08 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.74 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.66 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.07 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.73 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 409.93 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.96 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 410.81 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.91 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 409.85 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.85 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 23rd optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 411.36 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.17 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.32 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.21 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.25 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 409.25 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 410.59 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.30 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:01, memory = 410.81 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 410.10 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 410.10 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 24th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.67 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.04 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.71 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.88 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.13 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 410.12 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 410.61 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:01, memory = 409.53 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 409.85 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.85 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 25th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 409.53 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 409.82 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.73 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 409.83 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.03 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 411.21 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.81 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.55 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 409.65 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 409.70 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.70 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 26th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 409.30 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 409.95 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.04 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 409.88 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.74 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 409.71 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.85 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.87 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.77 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 410.51 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 410.51 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 27th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.24 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 409.51 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 410.12 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.21 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.72 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 409.84 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 410.41 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.96 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.56 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 409.83 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.83 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 28th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 409.31 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 409.86 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 410.23 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 409.70 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.59 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.23 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.89 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 410.13 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.15 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 409.73 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.73 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 29th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.36 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 409.11 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 407.50 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 406.43 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 407.50 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 406.91 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 406.67 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 408.52 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 408.57 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 408.57 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 30th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 407.69 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 407.62 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 407.21 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 406.83 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 407.31 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 407.86 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 406.67 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 408.56 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 407.52 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 407.50 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 407.50 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 31st optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 408.06 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 407.61 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 406.25 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 406.90 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 408.11 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 407.93 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 407.30 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 407.54 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 407.34 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 408.57 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 408.57 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 32nd optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 407.86 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 408.39 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 406.58 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 409.95 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 408.02 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 407.40 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 407.48 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:01, memory = 408.01 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:01, memory = 407.48 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 407.54 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 407.54 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 33rd optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 407.17 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 405.98 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 406.28 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 406.16 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 406.23 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 405.99 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:01, memory = 406.25 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:01, memory = 406.66 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:01, memory = 406.29 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 406.32 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:01, memory = 406.32 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 34th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.32 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 407.91 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 407.36 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 408.48 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 407.36 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.16 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 408.20 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 407.31 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:01, memory = 408.01 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 408.14 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 408.14 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 35th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 407.16 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 407.99 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 407.72 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 408.58 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 407.46 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 409.83 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 408.00 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 410.76 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:01, memory = 410.11 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 410.48 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 410.48 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 36th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.16 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.11 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 410.16 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 409.57 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.82 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 411.25 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.58 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 410.52 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 409.06 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 409.83 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.83 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 37th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.70 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.63 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.65 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 409.55 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.09 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.54 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.86 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.77 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 410.82 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 410.82 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 38th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.09 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.66 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.93 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.58 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.91 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 409.30 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 410.03 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.90 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:01, memory = 410.82 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 409.86 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.86 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 39th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.71 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 409.68 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.23 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 409.83 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.70 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 409.11 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 409.99 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 409.91 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:00, memory = 410.57 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:00, memory = 409.90 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.90 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 40th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 410.49 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.11 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.09 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.91 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.18 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.45 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 410.59 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:01, memory = 409.57 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:01, memory = 410.93 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 409.91 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 409.91 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 41st optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 409.35 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 409.29 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 409.14 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 409.16 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 409.13 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 409.25 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:01, memory = 409.35 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:01, memory = 409.38 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:01, memory = 409.19 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:01, memory = 409.41 (MB)
  number of violations = 1
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 409.41 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 42nd optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 409.62 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 410.05 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 411.13 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 410.39 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 410.43 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:00, memory = 410.11 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 410.91 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 409.73 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 410.59 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 410.53 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 410.53 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 409.50 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 409.25 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 409.39 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 409.15 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 409.17 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 409.15 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 409.35 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 409.06 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 409.27 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 409.26 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 409.26 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 409.37 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 409.21 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 409.29 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 409.35 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 409.38 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 409.09 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 409.35 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 409.62 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 409.35 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 409.38 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 409.38 (MB), peak = 436.35 (MB)
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615


complete detail routing
total wire length = 20142 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1973 um
total wire length on LAYER met2 = 10438 um
total wire length on LAYER met3 = 7675 um
total wire length on LAYER met4 = 50 um
total wire length on LAYER met5 = 0 um
total number of vias = 1615
up-via summary (total 1615):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     790
           met2     148
           met3      14
           met4       0
-----------------------
                   1615

cpu time = 00:03:18, elapsed time = 00:01:01, memory = 409.38 (MB), peak = 436.35 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/02-09_13-30//results/routing/sb_1__1_.def.ref at line 2.


Runtime taken (hrt): 67.2353
