#define CRT_BASE     0xd8000000
#define ISO_BASE     0xd8007000

#define CRT_SOFT_REST           *((volatile*) (CRT_BASE+0x000))
#define CRT_SOFT_REST4          *((volatile*) (CRT_BASE+0x050))
#define PG_DISP_L2H_DLY_CYCLE   *((volatile*) (CRT_BASE+0x360))
#define PG_DISP_H2L_DLY_CYCLE   *((volatile*) (CRT_BASE+0x364))
#define PG_DISP_SD_REG          *((volatile*) (CRT_BASE+0x368))
#define PG_DISP_MUX_REG         *((volatile*) (CRT_BASE+0x36C))
#define PG_DISP_CTRL	        *((volatile*) (CRT_BASE+0x370))
#define PG_DISP_STS             *((volatile*) (CRT_BASE+0x374))
#define PG_DISP_SARM_LAST       *((volatile*) (CRT_BASE+0x378))
#define PG_DISP_INFO	        *((volatile*) (CRT_BASE+0x37C))
#define PG_VE1_L2H_DLY_CYCLE    *((volatile*) (CRT_BASE+0x380))
#define PG_VE1_H2L_DLY_CYCLE    *((volatile*) (CRT_BASE+0x384))
#define PG_VE1_SD_REG           *((volatile*) (CRT_BASE+0x388))
#define PG_VE1_MUX_REG          *((volatile*) (CRT_BASE+0x38C))
#define PG_VE1_CTRL             *((volatile*) (CRT_BASE+0x390))
#define PG_GPU_L2H_DLY_CYCLE    *((volatile*) (CRT_BASE+0x394))
#define PG_GPU_H2L_DLY_CYCLE    *((volatile*) (CRT_BASE+0x398))
#define PG_GPU_SD_REG	        *((volatile*) (CRT_BASE+0x39C))
#define PG_GPU_MUX_REG          *((volatile*) (CRT_BASE+0x3A0))
#define PG_GPU_CTRL	        *((volatile*) (CRT_BASE+0x3A4))
#define PG_VE1_STS              *((volatile*) (CRT_BASE+0x3A8))
#define PG_GPU_STS              *((volatile*) (CRT_BASE+0x3AC))
#define PG_VE1_SARM_LAST        *((volatile*) (CRT_BASE+0x3B0))
#define PG_GPU_SARM_LAST        *((volatile*) (CRT_BASE+0x3B4))
#define PG_VE1_INFO             *((volatile*) (CRT_BASE+0x3B8))
#define PG_GPU_INFO             *((volatile*) (CRT_BASE+0x3BC))
#define PG_VE2_L2H_DLY_CYCLE    *((volatile*) (CRT_BASE+0x3C0))
#define PG_VE2_H2L_DLY_CYCLE    *((volatile*) (CRT_BASE+0x3C4))
#define PG_VE2_SD_REG           *((volatile*) (CRT_BASE+0x3C8))
#define PG_VE2_MUX_REG          *((volatile*) (CRT_BASE+0x3CC))
#define PG_VE2_CTRL	        *((volatile*) (CRT_BASE+0x3D0))
#define PG_VE2_STS              *((volatile*) (CRT_BASE+0x3D4))
#define PG_VE2_SARM_LAST        *((volatile*) (CRT_BASE+0x3D8))
#define PG_VE2_INFO	        *((volatile*) (CRT_BASE+0x3DC))
#define PG_VE3_L2H_DLY_CYCLE    *((volatile*) (CRT_BASE+0x3E0))
#define PG_VE3_H2L_DLY_CYCLE    *((volatile*) (CRT_BASE+0x3E4))
#define PG_VE3_SD_REG           *((volatile*) (CRT_BASE+0x3E8))
#define PG_VE3_MUX_REG          *((volatile*) (CRT_BASE+0x3EC))
#define PG_VE3_CTRL	        *((volatile*) (CRT_BASE+0x3F0))
#define PG_VE3_STS              *((volatile*) (CRT_BASE+0x3F4))
#define PG_VE3_SARM_LAST        *((volatile*) (CRT_BASE+0x3F8))
#define PG_VE3_INFO	        *((volatile*) (CRT_BASE+0x3FC))
#define CRT_PWR_CTRL            *((volatile*) (CRT_BASE+0x400))
#define PG_NAT_L2H_DLY_CYCLE    *((volatile*) (CRT_BASE+0x420))
#define PG_NAT_H2L_DLY_CYCLE    *((volatile*) (CRT_BASE+0x424))
#define PG_NAT_SD_REG           *((volatile*) (CRT_BASE+0x428))
#define PG_NAT_MUX_REG          *((volatile*) (CRT_BASE+0x42C))
#define PG_NAT_CTRL	        *((volatile*) (CRT_BASE+0x430))
#define PG_NAT_STS              *((volatile*) (CRT_BASE+0x434))
#define PG_NAT_SARM_LAST        *((volatile*) (CRT_BASE+0x438))
#define PG_NAT_INFO	        *((volatile*) (CRT_BASE+0x43C))

#define PG_USB1_L2H_DLY_CYCLE   *((volatile*) (ISO_BASE+0xF70))
#define PG_USB1_H2L_DLY_CYCLE   *((volatile*) (ISO_BASE+0xF74))
#define PG_USB1_SD_REG          *((volatile*) (ISO_BASE+0xF78))
#define PG_USB1_MUX_REG         *((volatile*) (ISO_BASE+0xF7C))
#define PG_USB1_CTRL	        *((volatile*) (ISO_BASE+0xF80))
#define PG_USB1_STS             *((volatile*) (ISO_BASE+0xF84))
#define PG_USB1_SARM_LAST       *((volatile*) (ISO_BASE+0xF88))
#define PG_USB1_INFO	        *((volatile*) (ISO_BASE+0xF8C))
#define PG_USB2_L2H_DLY_CYCLE   *((volatile*) (ISO_BASE+0xF90))
#define PG_USB2_H2L_DLY_CYCLE   *((volatile*) (ISO_BASE+0xF94))
#define PG_USB2_SD_REG          *((volatile*) (ISO_BASE+0xF98))
#define PG_USB2_MUX_REG         *((volatile*) (ISO_BASE+0xF9C))
#define PG_USB2_CTRL	        *((volatile*) (ISO_BASE+0xFA0))
#define PG_USB2_STS             *((volatile*) (ISO_BASE+0xFA4))
#define PG_USB2_SARM_LAST       *((volatile*) (ISO_BASE+0xFA8))
#define PG_USB2_INFO	        *((volatile*) (ISO_BASE+0xFAC))
#define ISO_PWR_CTRL            *((volatile*) (ISO_BASE+0xFB0))
