<!DOCTYPE html>
<html lang="vi">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>CEA201 Interactive Quiz - SU25 Collection</title>
    <style>
        * {
            margin: 0;
            padding: 0;
            box-sizing: border-box;
        }

        body {
            font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif;
            line-height: 1.6;
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            min-height: 100vh;
            padding: 20px;
        }

        .quiz-container {
            max-width: 1200px;
            margin: 0 auto;
            background: white;
            border-radius: 15px;
            box-shadow: 0 10px 30px rgba(0,0,0,0.2);
            overflow: hidden;
        }

        .quiz-header {
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            color: white;
            padding: 30px;
            text-align: center;
            position: sticky;
            top: 0;
            z-index: 100;
        }

        .quiz-header h1 {
            font-size: 2.5em;
            margin-bottom: 10px;
        }

        .quiz-header p {
            font-size: 1.2em;
            opacity: 0.9;
        }

        .score-summary {
            background: rgba(255,255,255,0.2);
            padding: 15px;
            border-radius: 10px;
            margin-top: 15px;
            display: flex;
            justify-content: space-between;
            align-items: center;
        }

        .score-item {
            text-align: center;
        }

        .score-number {
            font-size: 1.5em;
            font-weight: bold;
        }

        .score-label {
            font-size: 0.9em;
            opacity: 0.8;
        }

        .quiz-content {
            padding: 40px;
            max-height: 70vh;
            overflow-y: auto;
        }

        .question-item {
            background: #f8f9fa;
            border-radius: 15px;
            padding: 25px;
            margin-bottom: 25px;
            border: 2px solid transparent;
            transition: all 0.3s ease;
        }

        .question-item.answered {
            border-color: #28a745;
            background: #f8fff9;
        }

        .question-item.incorrect {
            border-color: #dc3545;
            background: #fff8f8;
        }

        .question-header {
            display: flex;
            justify-content: space-between;
            align-items: center;
            margin-bottom: 15px;
            padding-bottom: 10px;
            border-bottom: 2px solid #eee;
        }

        .question-number {
            background: #667eea;
            color: white;
            padding: 8px 15px;
            border-radius: 20px;
            font-weight: bold;
            font-size: 0.9em;
        }

        .question-status {
            font-size: 1.2em;
        }

        .question-text {
            font-size: 1.1em;
            margin-bottom: 20px;
            color: #333;
            line-height: 1.5;
            font-weight: 500;
        }

        .options-container {
            margin-bottom: 15px;
        }

        .option-item {
            display: flex;
            align-items: center;
            background: white;
            margin: 8px 0;
            padding: 15px;
            border-radius: 8px;
            border: 2px solid #e9ecef;
            cursor: pointer;
            transition: all 0.3s ease;
        }

        .option-item:hover {
            border-color: #667eea;
            background: #f0f4ff;
        }

        .option-item.selected {
            border-color: #667eea;
            background: #e3f2fd;
        }

        .option-item.correct {
            border-color: #28a745;
            background: #d4edda;
            color: #155724;
            font-weight: bold;
        }

        .option-item.incorrect {
            border-color: #dc3545;
            background: #f8d7da;
            color: #721c24;
        }

        .option-item.user-selected {
            border-color: #007bff;
            background: #cce7ff;
            font-weight: bold;
        }

        .option-item.user-incorrect {
            border-color: #dc3545;
            background: #f8d7da;
            color: #721c24;
            text-decoration: line-through;
        }

        .answer-indicator {
            margin-left: 10px;
            font-weight: bold;
            font-size: 1.1em;
        }

        .correct-indicator {
            color: #28a745;
        }

        .incorrect-indicator {
            color: #dc3545;
        }

        .explanation {
            background: #fff3cd;
            border: 1px solid #ffeaa7;
            border-radius: 10px;
            padding: 15px;
            margin-top: 15px;
            display: none;
        }

        .explanation.show {
            display: block;
            animation: slideDown 0.3s ease;
        }

        @keyframes slideDown {
            from { opacity: 0; transform: translateY(-10px); }
            to { opacity: 1; transform: translateY(0); }
        }

        .explanation h4 {
            color: #856404;
            margin-bottom: 8px;
            display: flex;
            align-items: center;
            font-size: 1em;
        }

        .explanation p {
            color: #533f04;
            line-height: 1.5;
            margin: 0;
        }

        .action-buttons {
            position: sticky;
            bottom: 0;
            background: white;
            padding: 20px 40px;
            border-top: 2px solid #eee;
            display: flex;
            justify-content: space-between;
            align-items: center;
        }

        .btn {
            padding: 12px 25px;
            border: none;
            border-radius: 25px;
            font-size: 1em;
            cursor: pointer;
            transition: all 0.3s ease;
            font-weight: bold;
        }

        .btn-primary {
            background: #667eea;
            color: white;
        }

        .btn-primary:hover {
            background: #5a6fd8;
            transform: translateY(-2px);
        }

        .btn-secondary {
            background: #6c757d;
            color: white;
        }

        .btn-secondary:hover {
            background: #5a6268;
        }

        .btn-success {
            background: #28a745;
            color: white;
        }

        .btn-success:hover {
            background: #218838;
        }

        .icon {
            margin-right: 8px;
        }

        /* Scrollbar styling */
        .quiz-content::-webkit-scrollbar {
            width: 8px;
        }

        .quiz-content::-webkit-scrollbar-track {
            background: #f1f1f1;
            border-radius: 4px;
        }

        .quiz-content::-webkit-scrollbar-thumb {
            background: #667eea;
            border-radius: 4px;
        }

        .quiz-content::-webkit-scrollbar-thumb:hover {
            background: #5a6fd8;
        }
    </style>
</head>
<body>
    <div class="quiz-container">
        <div class="quiz-header">
            <h1>üñ•Ô∏è CEA201 SU25 Quiz</h1>
            <p>Computer Architecture & Organization - T·ªïng h·ª£p 210 c√¢u h·ªèi</p>
            <div class="score-summary">
                <div class="score-item">
                    <div class="score-number" id="totalQuestions">210</div>
                    <div class="score-label">T·ªïng c√¢u</div>
                </div>
                <div class="score-item">
                    <div class="score-number" id="answeredCount">0</div>
                    <div class="score-label">ƒê√£ tr·∫£ l·ªùi</div>
                </div>
                <div class="score-item">
                    <div class="score-number" id="correctCount">0</div>
                    <div class="score-label">ƒê√∫ng</div>
                </div>
                <div class="score-item">
                    <div class="score-number" id="scorePercentage">0%</div>
                    <div class="score-label">ƒêi·ªÉm s·ªë</div>
                </div>
            </div>
        </div>

        <div class="quiz-content" id="quizContent">
            <!-- Questions will be dynamically generated here -->
        </div>

        <div class="action-buttons">
            <button class="btn btn-secondary" onclick="resetQuiz()">
                üîÑ L√†m l·∫°i to√†n b·ªô
            </button>
            <div>
                <button class="btn btn-primary" onclick="showAllAnswers()">
                    üëÅÔ∏è Hi·ªán t·∫•t c·∫£ ƒë√°p √°n
                </button>
                <button class="btn btn-success" onclick="checkAllAnswers()">
                    ‚úÖ Ki·ªÉm tra k·∫øt qu·∫£
                </button>
            </div>
        </div>
    </div>

    <script>
        const questions = [
            { id: 1, question: "With _________ the microchip is organized so that a section of memory cells are erased in a single action.", options: ["flash memory", "EEPROM", "SRAM", "DRAM"], correct: 0, type: "single", explanation: "Flash memory cho ph√©p x√≥a d·ªØ li·ªáu theo t·ª´ng kh·ªëi (section/block), kh√°c v·ªõi EEPROM x√≥a theo t·ª´ng byte." },
            { id: 2, question: "A(n) _________ is generated by some condition that occurs as a result of an instruction execution.", options: ["external interrupt", "hardware interrupt", "program interrupt", "software interrupt"], correct: 2, type: "single", explanation: "Program interrupt (ng·∫Øt ch∆∞∆°ng tr√¨nh) x·∫£y ra do c√°c ƒëi·ªÅu ki·ªán ph√°t sinh t·ª´ vi·ªác th·ª±c thi m·ªôt l·ªánh, v√≠ d·ª• nh∆∞ l·ªói chia cho 0, truy c·∫≠p b·ªô nh·ªõ kh√¥ng h·ª£p l·ªá." },
            { id: 3, question: "A _________ is the high-level set of rules for exchanging packets of data between devices.", options: ["format", "protocol", "connection", "topology"], correct: 1, type: "single", explanation: "Protocol (giao th·ª©c) l√† m·ªôt t·∫≠p h·ª£p c√°c quy t·∫Øc v√† quy ∆∞·ªõc m√† c√°c thi·∫øt b·ªã s·ª≠ d·ª•ng ƒë·ªÉ giao ti·∫øp v√† trao ƒë·ªïi d·ªØ li·ªáu v·ªõi nhau." },
            { id: 4, question: "The processing required for a single instruction is called a(n) __________ cycle.", options: ["fetch", "decode", "instruction", "execute"], correct: 2, type: "single", explanation: "Instruction cycle (chu k·ª≥ l·ªánh) l√† to√†n b·ªô qu√° tr√¨nh m√† CPU th·ª±c hi·ªán ƒë·ªÉ x·ª≠ l√Ω m·ªôt l·ªánh, bao g·ªìm c√°c giai ƒëo·∫°n fetch, decode, execute." },
            { id: 5, question: "A logical cache stores data using __________.", options: ["physical addresses", "virtual addresses", "logical addresses", "page addresses"], correct: 1, type: "single", explanation: "Logical cache (c√≤n g·ªçi l√† virtual cache) s·ª≠ d·ª•ng ƒë·ªãa ch·ªâ ·∫£o (virtual addresses) ƒë·ªÉ l∆∞u tr·ªØ v√† truy xu·∫•t d·ªØ li·ªáu, gi√∫p tƒÉng t·ªëc ƒë·ªô truy c·∫≠p v√¨ kh√¥ng c·∫ßn ƒë·ª£i MMU d·ªãch ƒë·ªãa ch·ªâ." },
            { id: 6, question: "The key advantage of the __________ design is that it eliminates contention for the cache between the instruction fetch/decode unit and the execution unit.", options: ["unified cache", "split cache", "multi-level cache", "associative cache"], correct: 1, type: "single", explanation: "Split cache (cache ph√¢n chia) chia cache th√†nh hai ph·∫ßn ri√™ng bi·ªát: m·ªôt cho l·ªánh (I-cache) v√† m·ªôt cho d·ªØ li·ªáu (D-cache). ƒêi·ªÅu n√†y gi√∫p b·ªô x·ª≠ l√Ω l·ªánh v√† b·ªô th·ª±c thi c√≥ th·ªÉ truy c·∫≠p cache ƒë·ªìng th·ªùi m√† kh√¥ng xung ƒë·ªôt." },
            { id: 7, question: "Theoretically, a DDR module can transfer data at a clock rate in the range of __________ MHz.", options: ["200 to 600", "600 to 1200", "133 to 400", "400 to 800"], correct: 0, type: "single", explanation: "DDR SDRAM (Double Data Rate) th·∫ø h·ªá ƒë·∫ßu ti√™n c√≥ t·ªëc ƒë·ªô xung nh·ªãp bus b·ªô nh·ªõ t·ª´ 100-200 MHz, cho t·ªëc ƒë·ªô truy·ªÅn d·ªØ li·ªáu hi·ªáu qu·∫£ t·ª´ 200-400 MT/s. Ph·∫°m vi 200-600 MHz bao g·ªìm c√°c chu·∫©n DDR ph·ªï bi·∫øn." },
            { id: 8, question: "The QPI _________ layer is used to determine the course that a packet will traverse across the available system interconnects.", options: ["protocol", "link", "routing", "transport"], correct: 2, type: "single", explanation: "Trong ki·∫øn tr√∫c QuickPath Interconnect (QPI), l·ªõp Routing (ƒë·ªãnh tuy·∫øn) ch·ªãu tr√°ch nhi·ªám x√°c ƒë·ªãnh ƒë∆∞·ªùng ƒëi cho c√°c g√≥i tin qua c√°c k·∫øt n·ªëi h·ªá th·ªëng." },
            { id: 9, question: "Internal memory capacity is typically expressed in terms of _________.", options: ["blocks", "bits", "bytes", "registers"], correct: 2, type: "single", explanation: "Dung l∆∞·ª£ng b·ªô nh·ªõ trong (RAM, cache) th∆∞·ªùng ƒë∆∞·ª£c ƒëo b·∫±ng Bytes (v√≠ d·ª•: Gigabytes - GB, Megabytes - MB)." },
            { id: 10, question: "The Pentium 4 _________ component executes micro-operations, fetching the required data from the L1 data cache and temporarily storing results in registers.", options: ["control unit", "fetch unit", "execution unit", "retirement unit"], correct: 2, type: "single", explanation: "Execution unit (ƒë∆°n v·ªã th·ª±c thi) l√† th√†nh ph·∫ßn c·ªßa CPU ch·ªãu tr√°ch nhi·ªám th·ª±c hi·ªán c√°c vi l·ªánh (micro-operations), x·ª≠ l√Ω d·ªØ li·ªáu v√† l∆∞u k·∫øt qu·∫£ t·∫°m th·ªùi." },
            { id: 11, question: "_________ can be caused by power supply problems or alpha particles.", options: ["Soft errors", "Hard errors", "Permanent faults", "Intermittent faults"], correct: 0, type: "single", explanation: "Soft errors (l·ªói m·ªÅm) l√† c√°c l·ªói d·ªØ li·ªáu t·∫°m th·ªùi trong b·ªô nh·ªõ, th∆∞·ªùng do c√°c y·∫øu t·ªë b√™n ngo√†i nh∆∞ bi·∫øn ƒë·ªông ƒëi·ªán √°p ho·∫∑c tia alpha g√¢y ra, v√† c√≥ th·ªÉ ƒë∆∞·ª£c s·ª≠a b·∫±ng c√°ch ghi l·∫°i d·ªØ li·ªáu." },
            { id: 12, question: "In most contemporary systems fixed-length sectors are used, with _________ bytes being the nearly universal sector size.", options: ["128", "256", "512", "1024"], correct: 2, type: "single", explanation: "K√≠ch th∆∞·ªõc sector 512 bytes l√† m·ªôt ti√™u chu·∫©n g·∫ßn nh∆∞ ph·ªï bi·∫øn cho c√°c ·ªï ƒëƒ©a c·ª©ng trong nhi·ªÅu nƒÉm. C√°c ·ªï ƒëƒ©a hi·ªán ƒë·∫°i ƒëang chuy·ªÉn sang 4096 bytes (4K)." },
            { id: 13, question: "Which of the following is a measure of memory capacity?", options: ["RPM", "MHz", "GB", "Latency"], correct: 2, type: "single", explanation: "GB (Gigabyte) l√† ƒë∆°n v·ªã ƒëo dung l∆∞·ª£ng l∆∞u tr·ªØ c·ªßa b·ªô nh·ªõ. RPM ƒëo t·ªëc ƒë·ªô quay, MHz ƒëo t·∫ßn s·ªë, Latency ƒëo ƒë·ªô tr·ªÖ." },
            { id: 14, question: "The _________ register holds the address of the next instruction to be fetched.", options: ["instruction register", "accumulator", "memory address register", "program counter"], correct: 3, type: "single", explanation: "Program Counter (PC) hay b·ªô ƒë·∫øm ch∆∞∆°ng tr√¨nh lu√¥n ch·ª©a ƒë·ªãa ch·ªâ c·ªßa l·ªánh ti·∫øp theo s·∫Ω ƒë∆∞·ª£c n·∫°p ƒë·ªÉ th·ª±c thi." },
            { id: 15, question: "A memory location used to store intermediate values in the CPU is called a ________.", options: ["buffer", "register", "cache", "disk"], correct: 1, type: "single", explanation: "Register (thanh ghi) l√† c√°c v·ªã tr√≠ l∆∞u tr·ªØ nh·ªè, t·ªëc ƒë·ªô cao b√™n trong CPU, ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ gi·ªØ c√°c gi√° tr·ªã trung gian v√† d·ªØ li·ªáu ƒëang ƒë∆∞·ª£c x·ª≠ l√Ω." },
            { id: 16, question: "In computer architecture, the term \"fetch\" means:", options: ["store data", "execute instruction", "retrieve an instruction from memory", "reset the CPU"], correct: 2, type: "single", explanation: "Fetch (n·∫°p l·ªánh) l√† h√†nh ƒë·ªông truy xu·∫•t ho·∫∑c l·∫•y m·ªôt l·ªánh t·ª´ b·ªô nh·ªõ ch√≠nh ƒë·ªÉ CPU x·ª≠ l√Ω." },
            { id: 17, question: "How many bytes of data does each sector in the Winchester hard drive disk have?", options: ["128 bytes", "256 bytes", "512 bytes", "1024 bytes", "4096 bytes"], correct: 2, type: "single", explanation: "·ªî ƒëƒ©a c·ª©ng Winchester l√† m·ªôt trong nh·ªØng thi·∫øt k·∫ø ƒë·∫ßu ti√™n v√† ƒë√£ gi√∫p thi·∫øt l·∫≠p ti√™u chu·∫©n 512 bytes cho m·ªói sector." },
            { id: 18, question: "What electronic component is used to govern operations such as fetching, decoding, and performing arithmetic operations executed by a processor?", options: ["Using a system clock", "Using a quartz crystal", "Using an analog to digital converter", "Using a counter"], correct: 0, type: "single", explanation: "System clock (xung nh·ªãp h·ªá th·ªëng) t·∫°o ra c√°c t√≠n hi·ªáu ƒë·ªãnh th·ªùi ƒë·ªÉ ƒë·ªìng b·ªô h√≥a v√† ƒëi·ªÅu khi·ªÉn t·∫•t c·∫£ c√°c ho·∫°t ƒë·ªông b√™n trong b·ªô x·ª≠ l√Ω." },
            { id: 19, question: "With the hard disk data layout, the set of all the tracks in the same relative position on the platter, is called ______.", options: ["Cylinder", "Tracks", "Inter-track gap", "Sector"], correct: 0, type: "single", explanation: "Cylinder (tr·ª•) l√† t·∫≠p h·ª£p t·∫•t c·∫£ c√°c track c√≥ c√πng b√°n k√≠nh tr√™n t·∫•t c·∫£ c√°c m·∫∑t ƒëƒ©a c·ªßa ·ªï c·ª©ng." },
            { id: 20, question: "A cache that holds recently used data and instructions is called:", options: ["Main memory", "Secondary memory", "RAM", "Cache memory"], correct: 3, type: "single", explanation: "Cache memory l√† m·ªôt b·ªô nh·ªõ ƒë·ªám nh·ªè, nhanh, d√πng ƒë·ªÉ l∆∞u tr·ªØ d·ªØ li·ªáu v√† l·ªánh ƒë∆∞·ª£c s·ª≠ d·ª•ng g·∫ßn ƒë√¢y ƒë·ªÉ tƒÉng t·ªëc ƒë·ªô truy c·∫≠p." },
            { id: 21, question: "Which of the following is not a volatile memory?", options: ["RAM", "Cache", "ROM", "DRAM"], correct: 2, type: "single", explanation: "ROM (Read-Only Memory) l√† b·ªô nh·ªõ kh√¥ng kh·∫£ bi·∫øn (non-volatile), nghƒ©a l√† n√≥ gi·ªØ l·∫°i d·ªØ li·ªáu ngay c·∫£ khi m·∫•t ƒëi·ªán. RAM, Cache, DRAM ƒë·ªÅu l√† b·ªô nh·ªõ kh·∫£ bi·∫øn." },
            { id: 22, question: "Which memory is the fastest?", options: ["DRAM", "SRAM", "Cache", "Register"], correct: 3, type: "single", explanation: "Thanh ghi (Register) l√† lo·∫°i b·ªô nh·ªõ nhanh nh·∫•t v√¨ ch√∫ng n·∫±m ngay b√™n trong CPU. T·ªëc ƒë·ªô gi·∫£m d·∫ßn: Register > Cache (SRAM) > DRAM." },
            { id: 23, question: "DRAM stands for:", options: ["Digital RAM", "Dynamic Read Access Memory", "Dynamic Random Access Memory", "Direct Read Access Memory"], correct: 2, type: "single", explanation: "DRAM l√† vi·∫øt t·∫Øt c·ªßa Dynamic Random Access Memory (B·ªô nh·ªõ truy c·∫≠p ng·∫´u nhi√™n ƒë·ªông)." },
            { id: 24, question: "A CPU consists of the control unit, ALU, and:", options: ["ROM", "Registers", "Cache", "RAM"], correct: 1, type: "single", explanation: "C√°c th√†nh ph·∫ßn ch√≠nh c·ªßa m·ªôt CPU bao g·ªìm ƒê∆°n v·ªã ƒëi·ªÅu khi·ªÉn (CU), ƒê∆°n v·ªã s·ªë h·ªçc v√† logic (ALU), v√† c√°c Thanh ghi (Registers)." },
            { id: 25, question: "The ALU performs:", options: ["Logical operations", "Arithmetic operations", "Both A and B", "Control functions"], correct: 2, type: "single", explanation: "ALU (Arithmetic Logic Unit) th·ª±c hi·ªán c·∫£ hai lo·∫°i ph√©p to√°n: s·ªë h·ªçc (c·ªông, tr·ª´, nh√¢n, chia) v√† logic (AND, OR, NOT)." },
            { id: 26, question: "ROM is:", options: ["Volatile", "Non-volatile", "Temporary", "Slow"], correct: 1, type: "single", explanation: "ROM (Read-Only Memory) l√† b·ªô nh·ªõ kh√¥ng kh·∫£ bi·∫øn (non-volatile), n√≥ l∆∞u tr·ªØ d·ªØ li·ªáu vƒ©nh vi·ªÖn ngay c·∫£ khi kh√¥ng c√≥ ngu·ªìn ƒëi·ªán." },
            { id: 27, question: "Which of the following is NOT an input device?", options: ["Mouse", "Keyboard", "Printer", "Scanner"], correct: 2, type: "single", explanation: "M√°y in (Printer) l√† m·ªôt thi·∫øt b·ªã ƒë·∫ßu ra (output device), d√πng ƒë·ªÉ xu·∫•t d·ªØ li·ªáu. Chu·ªôt, b√†n ph√≠m, m√°y qu√©t l√† c√°c thi·∫øt b·ªã ƒë·∫ßu v√†o." },
            { id: 28, question: "What does CPU stand for?", options: ["Central Programming Unit", "Central Processing Unit", "Computer Processing Unit", "Control Processing Unit"], correct: 1, type: "single", explanation: "CPU l√† vi·∫øt t·∫Øt c·ªßa Central Processing Unit (ƒê∆°n v·ªã x·ª≠ l√Ω trung t√¢m)." },
            { id: 29, question: "Which device is used to connect different computers in a network?", options: ["Router", "Modem", "Hard drive", "RAM"], correct: 0, type: "single", explanation: "Router (b·ªô ƒë·ªãnh tuy·∫øn) l√† thi·∫øt b·ªã ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ k·∫øt n·ªëi c√°c m√°y t√≠nh v√† c√°c m·∫°ng kh√°c nhau l·∫°i v·ªõi nhau." },
            { id: 30, question: "SSD stands for:", options: ["Static Storage Disk", "Solid State Drive", "Secure Storage Device", "System Storage Disk"], correct: 1, type: "single", explanation: "SSD l√† vi·∫øt t·∫Øt c·ªßa Solid State Drive (·ªî ƒëƒ©a th·ªÉ r·∫Øn)." },
            { id: 31, question: "The bus used to connect memory and CPU is called:", options: ["Data bus", "Address bus", "System bus", "Memory bus"], correct: 2, type: "single", explanation: "System bus l√† thu·∫≠t ng·ªØ chung ch·ªâ t·∫≠p h·ª£p c√°c bus (data, address, control) k·∫øt n·ªëi c√°c th√†nh ph·∫ßn ch√≠nh c·ªßa m√°y t√≠nh nh∆∞ CPU v√† b·ªô nh·ªõ." },
            { id: 32, question: "Which of the following memory types is used for cache?", options: ["DRAM", "EEPROM", "SRAM", "Flash"], correct: 2, type: "single", explanation: "SRAM (Static RAM) ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ l√†m b·ªô nh·ªõ cache v√¨ n√≥ nhanh h∆°n ƒë√°ng k·ªÉ so v·ªõi DRAM, m·∫∑c d√π ƒë·∫Øt h∆°n v√† c√≥ m·∫≠t ƒë·ªô th·∫•p h∆°n." },
            { id: 33, question: "Which component interprets program instructions and initiates control operations?", options: ["ALU", "CU", "Register", "Cache"], correct: 1, type: "single", explanation: "CU (Control Unit - ƒê∆°n v·ªã ƒëi·ªÅu khi·ªÉn) ch·ªãu tr√°ch nhi·ªám gi·∫£i m√£ c√°c l·ªánh c·ªßa ch∆∞∆°ng tr√¨nh v√† kh·ªüi t·∫°o c√°c ho·∫°t ƒë·ªông ƒëi·ªÅu khi·ªÉn ƒë·ªÉ th·ª±c thi ch√∫ng." },
            { id: 34, question: "Which type of memory is built directly into the CPU chip?", options: ["RAM", "Cache", "ROM", "Hard disk"], correct: 1, type: "single", explanation: "Cache memory (ƒë·∫∑c bi·ªát l√† L1 v√† L2 cache) th∆∞·ªùng ƒë∆∞·ª£c t√≠ch h·ª£p tr·ª±c ti·∫øp v√†o chip CPU ƒë·ªÉ gi·∫£m ƒë·ªô tr·ªÖ truy c·∫≠p." },
            { id: 35, question: "What is the purpose of the control unit in the CPU?", options: ["Store data", "Perform calculations", "Decode instructions", "Manage input/output devices"], correct: 2, type: "single", explanation: "M·ªôt trong nh·ªØng ch·ª©c nƒÉng ch√≠nh c·ªßa Control Unit (CU) l√† gi·∫£i m√£ (decode) c√°c l·ªánh ƒë∆∞·ª£c n·∫°p t·ª´ b·ªô nh·ªõ." },
            { id: 36, question: "The arithmetic logic unit (ALU) is a part of:", options: ["RAM", "CPU", "ROM", "GPU"], correct: 1, type: "single", explanation: "ALU l√† m·ªôt th√†nh ph·∫ßn c∆° b·∫£n c·ªßa CPU, ch·ªãu tr√°ch nhi·ªám th·ª±c hi·ªán c√°c ph√©p to√°n s·ªë h·ªçc v√† logic." },
            { id: 37, question: "Which component is responsible for the speed of a computer?", options: ["Monitor", "RAM", "CPU", "Power supply"], correct: 2, type: "single", explanation: "CPU (Central Processing Unit) l√† th√†nh ph·∫ßn ch√≠nh quy·∫øt ƒë·ªãnh t·ªëc ƒë·ªô x·ª≠ l√Ω v√† hi·ªáu nƒÉng t·ªïng th·ªÉ c·ªßa m√°y t√≠nh." },
            { id: 38, question: "Which type of ROM can be erased electrically?", options: ["PROM", "EPROM", "EEPROM", "Mask ROM"], correct: 2, type: "single", explanation: "EEPROM (Electrically Erasable Programmable Read-Only Memory) c√≥ th·ªÉ ƒë∆∞·ª£c x√≥a v√† l·∫≠p tr√¨nh l·∫°i b·∫±ng t√≠n hi·ªáu ƒëi·ªán." },
            { id: 39, question: "Which part of the computer holds the operating system?", options: ["RAM", "Hard Disk", "CPU", "ROM"], correct: 1, type: "single", explanation: "H·ªá ƒëi·ªÅu h√†nh ƒë∆∞·ª£c l∆∞u tr·ªØ l√¢u d√†i tr√™n ·ªï c·ª©ng (Hard Disk) ho·∫∑c SSD v√† ƒë∆∞·ª£c n·∫°p v√†o RAM khi m√°y t√≠nh kh·ªüi ƒë·ªông." },
            { id: 40, question: "Which memory type is the slowest?", options: ["RAM", "Cache", "Hard Disk", "Register"], correct: 2, type: "single", explanation: "Trong c√°c l·ª±a ch·ªçn n√†y, ·ªï c·ª©ng (Hard Disk) l√† lo·∫°i b·ªô nh·ªõ c√≥ t·ªëc ƒë·ªô truy c·∫≠p ch·∫≠m nh·∫•t do c√≥ c√°c b·ªô ph·∫≠n c∆° h·ªçc chuy·ªÉn ƒë·ªông." },
            { id: 41, question: "What does BIOS stand for?", options: ["Basic Internal Output System", "Basic Input Output System", "Binary Input Output System", "Basic Integrated Output System"], correct: 1, type: "single", explanation: "BIOS l√† vi·∫øt t·∫Øt c·ªßa Basic Input/Output System (H·ªá th·ªëng ƒë·∫ßu v√†o/ƒë·∫ßu ra c∆° b·∫£n)." },
            { id: 42, question: "Which memory retains its contents even when power is turned off?", options: ["RAM", "ROM", "Cache", "Register"], correct: 1, type: "single", explanation: "ROM (Read-Only Memory) l√† b·ªô nh·ªõ kh√¥ng kh·∫£ bi·∫øn, n√≥ gi·ªØ l·∫°i n·ªôi dung ngay c·∫£ khi kh√¥ng c√≥ ngu·ªìn ƒëi·ªán." },
            { id: 43, question: "Which is the main memory of a computer?", options: ["ROM", "RAM", "Cache", "Register"], correct: 1, type: "single", "explanation": "RAM (Random Access Memory) ƒë∆∞·ª£c coi l√† b·ªô nh·ªõ ch√≠nh c·ªßa m√°y t√≠nh, n∆°i h·ªá ƒëi·ªÅu h√†nh, ·ª©ng d·ª•ng v√† d·ªØ li·ªáu ƒëang s·ª≠ d·ª•ng ƒë∆∞·ª£c l∆∞u tr·ªØ t·∫°m th·ªùi." },
            { id: 44, question: "What is the main function of the CPU?", options: ["Store data", "Display output", "Process data", "Manage memory"], correct: 2, type: "single", explanation: "Ch·ª©c nƒÉng ch√≠nh c·ªßa CPU l√† x·ª≠ l√Ω d·ªØ li·ªáu v√† th·ª±c thi c√°c l·ªánh c·ªßa ch∆∞∆°ng tr√¨nh." },
            { id: 45, question: "The _________ scheduler determines which programs are admitted to the system for processing.", options: ["long-term", "medium-term", "short-term", "I/O"], correct: 0, type: "single", explanation: "Long-term scheduler (b·ªô l·∫≠p l·ªãch d√†i h·∫°n) hay job scheduler, quy·∫øt ƒë·ªãnh ch∆∞∆°ng tr√¨nh n√†o t·ª´ h√†ng ƒë·ª£i c√¥ng vi·ªác s·∫Ω ƒë∆∞·ª£c ƒë∆∞a v√†o h·ªá th·ªëng ƒë·ªÉ x·ª≠ l√Ω." },
            { id: 46, question: "The ________ scheduler is also known as the dispatcher.", options: ["long-term", "medium-term", "short-term", "I/O"], correct: 2, type: "single", explanation: "Short-term scheduler (b·ªô l·∫≠p l·ªãch ng·∫Øn h·∫°n) hay CPU scheduler, ch·ªçn m·ªôt ti·∫øn tr√¨nh t·ª´ h√†ng ƒë·ª£i s·∫µn s√†ng ƒë·ªÉ c·∫•p ph√°t CPU. Qu√° tr√¨nh chuy·ªÉn ƒë·ªïi ng·ªØ c·∫£nh n√†y ƒë∆∞·ª£c th·ª±c hi·ªán b·ªüi dispatcher." },
            { id: 47, question: "A _________ is an actual location in main memory.", options: ["logical address", "partition address", "base address", "physical address"], correct: 3, type: "single", explanation: "Physical address (ƒë·ªãa ch·ªâ v·∫≠t l√Ω) l√† ƒë·ªãa ch·ªâ th·ª±c t·∫ø c·ªßa m·ªôt v·ªã tr√≠ trong b·ªô nh·ªõ ch√≠nh." },
            { id: 48, question: "________ is when the processor spends most of its time swapping pages rather than executing instructions.", options: ["Swapping", "Thrashing", "Paging", "Multitasking"], correct: 1, type: "single", explanation: "Thrashing (t√¨nh tr·∫°ng qu·∫•t) x·∫£y ra khi h·ªá th·ªëng li√™n t·ª•c ho√°n ƒë·ªïi c√°c trang gi·ªØa b·ªô nh·ªõ ch√≠nh v√† ƒëƒ©a, khi·∫øn CPU d√†nh ph·∫ßn l·ªõn th·ªùi gian cho vi·ªác n√†y thay v√¨ th·ª±c thi l·ªánh, l√†m gi·∫£m hi·ªáu su·∫•t nghi√™m tr·ªçng." },
            { id: 49, question: "Virtual memory schemes make use of a special cache called a ________ for page table entries.", options: ["TLB", "HLL", "VMC", "SPB"], correct: 0, type: "single", explanation: "TLB (Translation Lookaside Buffer) l√† m·ªôt b·ªô nh·ªõ cache ƒë·∫∑c bi·ªát d√πng ƒë·ªÉ l∆∞u c√°c m·ª•c c·ªßa b·∫£ng trang (page table entries) ƒë∆∞·ª£c truy c·∫≠p g·∫ßn ƒë√¢y, gi√∫p tƒÉng t·ªëc ƒë·ªô d·ªãch ƒë·ªãa ch·ªâ ·∫£o sang v·∫≠t l√Ω." },
            { id: 50, question: "With _________ the virtual address is the same as the physical address.", options: ["unsegmented unpaged memory", "unsegmented paged memory", "segmented unpaged memory", "segmented paged memory"], correct: 0, type: "single", explanation: "Trong m√¥ h√¨nh b·ªô nh·ªõ kh√¥ng ph√¢n ƒëo·∫°n v√† kh√¥ng ph√¢n trang (unsegmented unpaged memory), kh√¥ng c√≥ c∆° ch·∫ø d·ªãch ƒë·ªãa ch·ªâ, do ƒë√≥ ƒë·ªãa ch·ªâ ·∫£o ch√≠nh l√† ƒë·ªãa ch·ªâ v·∫≠t l√Ω." },
            { id: 51, question: "A _________ is a collection of memory regions.", options: ["APX", "nucleus", "domain", "page table"], correct: 2, type: "single", explanation: "Trong ng·ªØ c·∫£nh qu·∫£n l√Ω b·ªô nh·ªõ c·ªßa m·ªôt s·ªë h·ªá ƒëi·ªÅu h√†nh (nh∆∞ ARM), m·ªôt domain (mi·ªÅn) l√† m·ªôt t·∫≠p h·ª£p c√°c v√πng nh·ªõ (memory regions) c√≥ chung c√°c thu·ªôc t√≠nh truy c·∫≠p." },
            { id: 52, question: "The OS maintains a __________ for each process that shows the frame location for each page of the process.", options: ["kernel", "page table", "TLB", "logical address"], correct: 1, type: "single", explanation: "H·ªá ƒëi·ªÅu h√†nh duy tr√¨ m·ªôt b·∫£ng trang (page table) cho m·ªói ti·∫øn tr√¨nh ƒë·ªÉ √°nh x·∫° c√°c trang (pages) c·ªßa ti·∫øn tr√¨nh ƒë√≥ t·ªõi c√°c khung (frames) trong b·ªô nh·ªõ v·∫≠t l√Ω." },
            { id: 53, question: "The decimal system has a base of _________.", options: ["0", "10", "100", "1000"], correct: 1, type: "single", explanation: "H·ªá th·∫≠p ph√¢n (decimal system) s·ª≠ d·ª•ng 10 ch·ªØ s·ªë (0-9) v√† c√≥ c∆° s·ªë l√† 10." },
            { id: 54, question: "Which digit represents \"hundreds\" in the number 8732?", options: ["8", "7", "3", "2"], correct: 1, type: "single", explanation: "Trong s·ªë 8732, ch·ªØ s·ªë 7 n·∫±m ·ªü h√†ng trƒÉm." },
            { id: 55, question: "Which of the following is correct?", options: ["25 = (2 * 10^2) + (5 * 10^1)", "289 = (2 * 10^2) + (8 * 10^1) + (9 * 10^0)", "7523 = (7 * 10^4) + (5 * 10^3) + (2 * 10^1) + (3 * 10^0)", "0.628 = (6 * 10^-1) + (2 * 10^-2) + (8 * 10^-3)"], correct: 1, type: "single", explanation: "Ph√¢n t√≠ch m·ªôt s·ªë th·∫≠p ph√¢n theo c∆° s·ªë 10: 289 = 2*100 + 8*10 + 9*1 = (2 * 10^2) + (8 * 10^1) + (9 * 10^0)." },
            { id: 56, question: "In the number 3109, the 3 is referred to as the _________.", options: ["most significant digit", "least significant digit", "radix", "base"], correct: 0, type: "single", explanation: "Most significant digit (MSD) l√† ch·ªØ s·ªë c√≥ tr·ªçng s·ªë l·ªõn nh·∫•t trong m·ªôt s·ªë, th∆∞·ªùng l√† ch·ªØ s·ªë ·ªü v·ªã tr√≠ ngo√†i c√πng b√™n tr√°i." },
            { id: 57, question: "In the number 3109, the 9 is referred to as the _________.", options: ["most significant digit", "least significant digit", "radix", "base"], correct: 1, type: "single", explanation: "Least significant digit (LSD) l√† ch·ªØ s·ªë c√≥ tr·ªçng s·ªë nh·ªè nh·∫•t trong m·ªôt s·ªë, th∆∞·ªùng l√† ch·ªØ s·ªë ·ªü v·ªã tr√≠ ngo√†i c√πng b√™n ph·∫£i." },
            { id: 58, question: "Numbers in the binary system are represented to the _________.", options: ["base 0", "base 1", "base 2", "base 10"], correct: 2, type: "single", explanation: "H·ªá nh·ªã ph√¢n (binary system) s·ª≠ d·ª•ng 2 ch·ªØ s·ªë (0 v√† 1) v√† c√≥ c∆° s·ªë l√† 2." },
            { id: 59, question: "Hexadecimal has a base of _________.", options: ["2", "8", "10", "16"], correct: 3, type: "single", explanation: "H·ªá th·∫≠p l·ª•c ph√¢n (hexadecimal) s·ª≠ d·ª•ng 16 k√Ω t·ª± (0-9 v√† A-F) v√† c√≥ c∆° s·ªë l√† 16." },
            { id: 60, question: "The binary string 110111100001 is equivalent to __________.", options: ["DE1_16", "C78_16", "FF64_16", "B8F_16"], correct: 0, type: "single", explanation: "Chia chu·ªói nh·ªã ph√¢n th√†nh c√°c nh√≥m 4 bit: 1101 1110 0001. Chuy·ªÉn ƒë·ªïi t·ª´ng nh√≥m: 1101=D, 1110=E, 0001=1. K·∫øt qu·∫£ l√† DE1 (h·ªá 16)." },
            { id: 61, question: "The _________ system uses only the numbers 0 and 1.", options: ["positional", "binary", "hexadecimal", "decimal"], correct: 1, type: "single", explanation: "H·ªá nh·ªã ph√¢n (binary system) l√† h·ªá ƒë·∫øm ch·ªâ s·ª≠ d·ª•ng hai ch·ªØ s·ªë 0 v√† 1." },
            { id: 62, question: "Decimal \"10\" is __________ in binary.", options: ["1000", "0010", "1010", "0001"], correct: 2, type: "single", explanation: "Chuy·ªÉn ƒë·ªïi 10 th·∫≠p ph√¢n sang nh·ªã ph√¢n: 10 = 8 + 2 = 1*2^3 + 0*2^2 + 1*2^1 + 0*2^0 = 1010." },
            { id: 63, question: "Decimal \"10\" is _________ in hexadecimal.", options: ["1", "A", "0", "FF"], correct: 1, type: "single", explanation: "Trong h·ªá th·∫≠p l·ª•c ph√¢n, c√°c gi√° tr·ªã t·ª´ 10 ƒë·∫øn 15 ƒë∆∞·ª£c bi·ªÉu di·ªÖn b·∫±ng c√°c ch·ªØ c√°i t·ª´ A ƒë·∫øn F. Do ƒë√≥, 10 th·∫≠p ph√¢n l√† A trong h·ªá th·∫≠p l·ª•c ph√¢n." },
            { id: 64, question: "Four bits is called a _________.", options: ["radix point", "byte", "nibble", "binary digit"], correct: 2, type: "single", explanation: "M·ªôt nh√≥m 4 bit ƒë∆∞·ª£c g·ªçi l√† m·ªôt nibble. M·ªôt byte b·∫±ng 2 nibbles (8 bits)." },
            { id: 65, question: "Another term for \"base\" is __________.", options: ["radix", "integer", "position", "digit"], correct: 0, type: "single", explanation: "Radix l√† m·ªôt t·ª´ ƒë·ªìng nghƒ©a v·ªõi base (c∆° s·ªë) trong h·ªá th·ªëng s·ªë." },
            { id: 66, question: "In the number 472.156 the 2 is the _________.", options: ["most significant digit", "radix point", "least significant digit", "none of the above"], correct: 2, type: "single", explanation: "Trong ph·∫ßn nguy√™n c·ªßa m·ªôt s·ªë, ch·ªØ s·ªë ·ªü v·ªã tr√≠ ngo√†i c√πng b√™n ph·∫£i (ngay tr∆∞·ªõc d·∫•u ch·∫•m c∆° s·ªë) l√† ch·ªØ s·ªë c√≥ tr·ªçng s·ªë nh·ªè nh·∫•t (least significant digit)." },
            { id: 67, question: "Binary 0101 is hexadecimal _________.", options: ["0", "5", "A", "10"], correct: 1, type: "single", explanation: "Chuy·ªÉn ƒë·ªïi 0101 nh·ªã ph√¢n sang th·∫≠p ph√¢n: 0*8 + 1*4 + 0*2 + 1*1 = 5. V√¨ 5 < 10, n√™n gi√° tr·ªã th·∫≠p l·ª•c ph√¢n c≈©ng l√† 5." },
            { id: 68, question: "The operand ________ yields true if and only if both of its operands are true.", options: ["XOR", "OR", "AND", "NOT"], correct: 2, type: "single", explanation: "Ph√©p to√°n AND ch·ªâ tr·∫£ v·ªÅ gi√° tr·ªã true (1) khi v√† ch·ªâ khi t·∫•t c·∫£ c√°c to√°n h·∫°ng c·ªßa n√≥ ƒë·ªÅu l√† true." },
            { id: 69, question: "The operation _________ yields true if either or both of its operands are true.", options: ["NOT", "AND", "NAND", "OR"], correct: 3, type: "single", explanation: "Ph√©p to√°n OR tr·∫£ v·ªÅ gi√° tr·ªã true (1) n·∫øu c√≥ √≠t nh·∫•t m·ªôt trong c√°c to√°n h·∫°ng c·ªßa n√≥ l√† true." },
            { id: 70, question: "The unary operation _________ inverts the value of its operand.", options: ["OR", "NOT", "NAND", "XOR"], correct: 1, type: "single", explanation: "Ph√©p to√°n NOT l√† m·ªôt ph√©p to√°n m·ªôt ng√¥i (unary) c√≥ ch·ª©c nƒÉng ƒë·∫£o ng∆∞·ª£c gi√° tr·ªã logic c·ªßa to√°n h·∫°ng (true th√†nh false v√† ng∆∞·ª£c l·∫°i)." },
            { id: 71, question: "A _______ is an electronic circuit that produces an output signal that is a simple Boolean operation on its input signals.", options: ["gate", "decoder", "counter", "flip-flop"], correct: 0, type: "single", explanation: "Gate (c·ªïng logic) l√† m·ªôt m·∫°ch ƒëi·ªán t·ª≠ c∆° b·∫£n th·ª±c hi·ªán m·ªôt ph√©p to√°n Boolean ƒë∆°n gi·∫£n (nh∆∞ AND, OR, NOT) tr√™n c√°c t√≠n hi·ªáu ƒë·∫ßu v√†o." },
            { id: 72, question: "Which of the following is a functionally complete set?", options: ["AND, NOT", "NOR", "AND, OR, NOT", "all of the above"], correct: 3, type: "single", explanation: "M·ªôt t·∫≠p h·ª£p c√°c c·ªïng logic ƒë∆∞·ª£c g·ªçi l√† ƒë·∫ßy ƒë·ªß ch·ª©c nƒÉng (functionally complete) n·∫øu b·∫•t k·ª≥ h√†m Boolean n√†o c≈©ng c√≥ th·ªÉ ƒë∆∞·ª£c t·∫°o ra t·ª´ ch√∫ng. C·∫£ {AND, NOT}, {NOR}, v√† {AND, OR, NOT} ƒë·ªÅu l√† c√°c t·∫≠p h·ª£p ƒë·∫ßy ƒë·ªß ch·ª©c nƒÉng." },
            { id: 73, question: "For more than four variables an alternative approach is a tabular technique referred to as the _________ method.", options: ["DeMorgan", "Quine-McCluskey", "Karnaugh map", "Boole-Shannon"], correct: 1, type: "single", explanation: "Ph∆∞∆°ng ph√°p Quine-McCluskey l√† m·ªôt k·ªπ thu·∫≠t d·∫°ng b·∫£ng ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ t·ªëi thi·ªÉu h√≥a c√°c h√†m Boolean, ƒë·∫∑c bi·ªát hi·ªáu qu·∫£ v·ªõi s·ªë l∆∞·ª£ng bi·∫øn l·ªõn (h∆°n 4), trong khi b·∫£n ƒë·ªì Karnaugh tr·ªü n√™n ph·ª©c t·∫°p." },
            { id: 74, question: "________ are used in digital circuits to control signal and data routing.", options: ["Multiplexers", "Program counters", "Flip-flops", "Gates"], correct: 0, type: "single", explanation: "Multiplexer (b·ªô d·ªìn k√™nh) l√† m·ªôt m·∫°ch logic ch·ªçn m·ªôt trong nhi·ªÅu t√≠n hi·ªáu ƒë·∫ßu v√†o v√† chuy·ªÉn n√≥ ƒë·∫øn m·ªôt ƒë·∫ßu ra duy nh·∫•t, do ƒë√≥ ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ ƒëi·ªÅu khi·ªÉn ƒë·ªãnh tuy·∫øn t√≠n hi·ªáu v√† d·ªØ li·ªáu." },
            { id: 75, question: "________ is implemented with combinational circuits.", options: ["Nano memory", "Random access memory", "Read only memory", "No memory"], correct: 2, type: "single", explanation: "Read-only memory (ROM) ƒë∆∞·ª£c tri·ªÉn khai b·∫±ng c√°c m·∫°ch t·ªï h·ª£p (combinational circuits), v√¨ ƒë·∫ßu ra c·ªßa n√≥ ch·ªâ ph·ª• thu·ªôc v√†o c√°c ƒë·∫ßu v√†o ƒë·ªãa ch·ªâ t·∫°i th·ªùi ƒëi·ªÉm ƒë√≥, kh√¥ng c√≥ tr·∫°ng th√°i l∆∞u tr·ªØ." },
            { id: 76, question: "The ________ exists in one of two states and, in the absence of input, remains in that state.", options: ["assert", "complex PLD", "decoder", "flip-flop"], correct: 3, type: "single", explanation: "Flip-flop l√† m·ªôt m·∫°ch tu·∫ßn t·ª± c√≥ hai tr·∫°ng th√°i ·ªïn ƒë·ªãnh v√† c√≥ th·ªÉ ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ l∆∞u tr·ªØ th√¥ng tin tr·∫°ng th√°i (1 bit). N√≥ s·∫Ω duy tr√¨ tr·∫°ng th√°i c·ªßa m√¨nh cho ƒë·∫øn khi c√≥ t√≠n hi·ªáu ƒë·∫ßu v√†o thay ƒë·ªïi." },
            { id: 77, question: "The ________ flip-flop has two inputs and all possible combinations of input values are valid.", options: ["J-K", "D", "S-R", "clocked S-R"], correct: 0, type: "single", explanation: "J-K flip-flop kh·∫Øc ph·ª•c ƒë∆∞·ª£c tr·∫°ng th√°i kh√¥ng x√°c ƒë·ªãnh (invalid state) c·ªßa S-R flip-flop (khi S=R=1). T·∫•t c·∫£ c√°c t·ªï h·ª£p ƒë·∫ßu v√†o c·ªßa J-K flip-flop ƒë·ªÅu h·ª£p l·ªá." },
            { id: 78, question: "A _________ accepts and/or transfers information serially.", options: ["S-R latch", "shift register", "FPGA", "parallel register"], correct: 1, type: "single", explanation: "Shift register (thanh ghi d·ªãch) l√† m·ªôt chu·ªói c√°c flip-flop, ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ nh·∫≠n v√†/ho·∫∑c truy·ªÅn th√¥ng tin theo ki·ªÉu n·ªëi ti·∫øp (t·ª´ng bit m·ªôt)." },
            { id: 79, question: "Counters can be designated as _________.", options: ["asynchronous", "synchronous", "both asynchronous and synchronous", "neither asynchronous or synchronous"], correct: 2, type: "single", explanation: "B·ªô ƒë·∫øm (counters) c√≥ th·ªÉ ƒë∆∞·ª£c thi·∫øt k·∫ø theo hai ki·ªÉu ch√≠nh: kh√¥ng ƒë·ªìng b·ªô (asynchronous hay ripple counter) v√† ƒë·ªìng b·ªô (synchronous)." },
            { id: 80, question: "CPUs make use of _________ counters, in which all of the flip-flops of the counter change at the same time.", options: ["synchronous", "asynchronous", "clocked S-R", "timed ripple"], correct: 0, type: "single", explanation: "B·ªô ƒë·∫øm ƒë·ªìng b·ªô (synchronous counters) c√≥ t·∫•t c·∫£ c√°c flip-flop ƒë∆∞·ª£c k√≠ch ho·∫°t b·ªüi c√πng m·ªôt t√≠n hi·ªáu xung nh·ªãp, l√†m cho ch√∫ng thay ƒë·ªïi tr·∫°ng th√°i c√πng m·ªôt l√∫c. ƒêi·ªÅu n√†y quan tr·ªçng cho c√°c ho·∫°t ƒë·ªông c·∫ßn s·ª± ch√≠nh x√°c v·ªÅ th·ªùi gian trong CPU." },
            { id: 81, question: "The _________ table provides the value of the next output when the inputs and the present output are known.", options: ["excitation", "Kenough", "J-K flip-flop", "FPGA"], correct: 0, type: "single", explanation: "B·∫£ng k√≠ch th√≠ch (excitation table) trong thi·∫øt k·∫ø m·∫°ch tu·∫ßn t·ª± ch·ªâ ƒë·ªãnh c√°c gi√° tr·ªã ƒë·∫ßu v√†o c·∫ßn thi·∫øt cho flip-flop ƒë·ªÉ t·∫°o ra m·ªôt s·ª± chuy·ªÉn ƒë·ªïi tr·∫°ng th√°i c·ª• th·ªÉ." },
            { id: 82, question: "A _________ is a PLD featuring a general structure that allows very high logic capacity.", options: ["SPLD", "FPGA", "PAL", "PLA"], correct: 1, type: "single", explanation: "FPGA (Field-Programmable Gate Array) l√† m·ªôt lo·∫°i thi·∫øt b·ªã logic l·∫≠p tr√¨nh ƒë∆∞·ª£c (PLD) c√≥ c·∫•u tr√∫c r·∫•t linh ho·∫°t v√† dung l∆∞·ª£ng logic c·ª±c l·ªõn, cho ph√©p tri·ªÉn khai c√°c h·ªá th·ªëng s·ªë ph·ª©c t·∫°p." },
            { id: 83, question: "The ________ specifies the operation to be performed.", options: ["source operand reference", "opcode", "next instruction reference", "processor register"], correct: 1, type: "single", explanation: "Opcode (operation code - m√£ l·ªánh) l√† m·ªôt ph·∫ßn c·ªßa l·ªánh m√°y, ch·ªâ ƒë·ªãnh thao t√°c s·∫Ω ƒë∆∞·ª£c th·ª±c hi·ªán (v√≠ d·ª•: ADD, SUB, LOAD)." },
            { id: 84, question: "A(n) _________ expresses operations in a concise algebraic form using variables.", options: ["opcode", "high-level language", "machine language", "register"], correct: 1, type: "single", explanation: "Ng√¥n ng·ªØ b·∫≠c cao (high-level language) cho ph√©p l·∫≠p tr√¨nh vi√™n bi·ªÉu di·ªÖn c√°c ph√©p to√°n b·∫±ng c√°c bi·ªÉu th·ª©c ƒë·∫°i s·ªë v√† c√°c c·∫•u tr√∫c d·ªÖ ƒë·ªçc, thay v√¨ ph·∫£i l√†m vi·ªác tr·ª±c ti·∫øp v·ªõi m√£ m√°y." },
            { id: 85, question: "There must be ________ instructions for moving data between memory and the registers.", options: ["branch", "logic", "memory", "I/O"], correct: 2, type: "single", explanation: "L·ªánh b·ªô nh·ªõ (memory instructions) nh∆∞ LOAD v√† STORE ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ di chuy·ªÉn d·ªØ li·ªáu qua l·∫°i gi·ªØa b·ªô nh·ªõ ch√≠nh v√† c√°c thanh ghi c·ªßa CPU." },
            { id: 86, question: "________ instructions operate on the bits of a word as bits rather than as numbers.", options: ["Logic", "Arithmetic", "Memory", "Test"], correct: 0, type: "single", explanation: "L·ªánh logic (Logic instructions) nh∆∞ AND, OR, XOR, NOT th·ª±c hi·ªán c√°c thao t√°c tr√™n t·ª´ng bit c·ªßa m·ªôt t·ª´ d·ªØ li·ªáu, coi ch√∫ng l√† c√°c gi√° tr·ªã logic (0 ho·∫∑c 1) thay v√¨ c√°c gi√° tr·ªã s·ªë." },
            { id: 87, question: "_________ instructions provide computational capabilities for processing number data.", options: ["Boolean", "Logic", "Memory", "Arithmetic"], correct: 3, type: "single", explanation: "L·ªánh s·ªë h·ªçc (Arithmetic instructions) nh∆∞ ADD, SUBTRACT, MULTIPLY, DIVIDE cung c·∫•p kh·∫£ nƒÉng t√≠nh to√°n ƒë·ªÉ x·ª≠ l√Ω d·ªØ li·ªáu s·ªë." },
            { id: 88, question: "_______ instructions are needed to transfer programs and data into memory and the results of computations back out to the user.", options: ["I/O", "Transfer", "Control", "Branch"], correct: 0, type: "single", explanation: "L·ªánh I/O (Input/Output) ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ qu·∫£n l√Ω vi·ªác truy·ªÅn d·ªØ li·ªáu gi·ªØa CPU v√† c√°c thi·∫øt b·ªã ngo·∫°i vi, bao g·ªìm vi·ªác n·∫°p ch∆∞∆°ng tr√¨nh v√†o b·ªô nh·ªõ v√† xu·∫•t k·∫øt qu·∫£ ra cho ng∆∞·ªùi d√πng." },
            { id: 89, question: "With _________ the microchip is organized so that a section of memory cells are erased in a single action.", options: ["static RAM", "flash drive", "ROM", "flash memory"], correct: 3, type: "single", explanation: "Flash memory ƒë∆∞·ª£c thi·∫øt k·∫ø ƒë·ªÉ c√≥ th·ªÉ x√≥a d·ªØ li·ªáu theo t·ª´ng kh·ªëi (section/block), gi√∫p qu√° tr√¨nh x√≥a nhanh h∆°n so v·ªõi vi·ªác x√≥a t·ª´ng byte." },
            { id: 90, question: "A(n) _________ is generated by some condition that occurs as a result of an instruction execution.", options: ["instruction", "trap", "program interrupt", "hardware interrupt"], correct: 2, type: "single", explanation: "Program interrupt (ng·∫Øt ch∆∞∆°ng tr√¨nh) ho·∫∑c trap l√† m·ªôt lo·∫°i ng·∫Øt ƒë∆∞·ª£c t·∫°o ra do m·ªôt ƒëi·ªÅu ki·ªán b·∫•t th∆∞·ªùng trong qu√° tr√¨nh th·ª±c thi l·ªánh, ch·∫≥ng h·∫°n nh∆∞ l·ªói s·ªë h·ªçc ho·∫∑c truy c·∫≠p b·ªô nh·ªõ kh√¥ng h·ª£p l·ªá." },
            { id: 91, question: "A _________ is the high-level set of rules for exchanging packets of data between devices.", options: ["cache", "protocol", "register", "link"], correct: 1, type: "single", explanation: "Protocol (giao th·ª©c) ƒë·ªãnh nghƒ©a m·ªôt t·∫≠p h·ª£p c√°c quy t·∫Øc c·∫•p cao cho vi·ªác trao ƒë·ªïi c√°c g√≥i d·ªØ li·ªáu gi·ªØa c√°c thi·∫øt b·ªã ƒë·ªÉ ƒë·∫£m b·∫£o ch√∫ng c√≥ th·ªÉ giao ti·∫øp v·ªõi nhau m·ªôt c√°ch ch√≠nh x√°c." },
            { id: 92, question: "The processing required for a single instruction is called a(n) __________ cycle.", options: ["machine", "processor", "instruction", "control"], correct: 2, type: "single", explanation: "Instruction cycle (chu k·ª≥ l·ªánh) l√† chu·ªói c√°c b∆∞·ªõc m√† CPU th·ª±c hi·ªán ƒë·ªÉ x·ª≠ l√Ω m·ªôt l·ªánh duy nh·∫•t, t·ª´ vi·ªác n·∫°p l·ªánh ƒë·∫øn khi ho√†n th√†nh th·ª±c thi." },
            { id: 93, question: "A logical cache stores data using __________.", options: ["physical addresses", "virtual addresses", "cache tags", "segment registers"], correct: 1, type: "single", explanation: "Logical cache, hay virtual cache, s·ª≠ d·ª•ng ƒë·ªãa ch·ªâ ·∫£o (virtual addresses) ƒë·ªÉ l·∫≠p ch·ªâ m·ª•c v√† g·∫Øn th·∫ª. ƒêi·ªÅu n√†y cho ph√©p truy c·∫≠p cache m√† kh√¥ng c·∫ßn th√¥ng qua MMU, gi√∫p gi·∫£m ƒë·ªô tr·ªÖ." },
            { id: 94, question: "The key advantage of the __________ design is that it is simple, and there is little or no logic involved in the cache access to determine the cache set.", options: ["associative mapping", "direct mapping", "set-associative mapping", "linked mapping"], correct: 1, type: "single", explanation: "Direct mapping (√°nh x·∫° tr·ª±c ti·∫øp) l√† k·ªπ thu·∫≠t ƒë∆°n gi·∫£n nh·∫•t. M·ªói kh·ªëi b·ªô nh·ªõ ch·ªâ c√≥ th·ªÉ ƒë∆∞·ª£c √°nh x·∫° v√†o m·ªôt d√≤ng cache duy nh·∫•t, l√†m cho logic truy c·∫≠p r·∫•t ƒë∆°n gi·∫£n v√† nhanh ch√≥ng." },
            { id: 95, question: "The _________ cache stores individual blocks of data in locations that have no specific correspondence between the memory block address and the cache location.", options: ["direct-mapped", "associative", "fully associative", "set-associative"], correct: 2, type: "single", explanation: "Fully associative cache (cache li√™n k·∫øt to√†n ph·∫ßn) cho ph√©p m·ªôt kh·ªëi b·ªô nh·ªõ c√≥ th·ªÉ ƒë∆∞·ª£c ƒë·∫∑t ·ªü b·∫•t k·ª≥ d√≤ng n√†o trong cache. ƒêi·ªÅu n√†y mang l·∫°i s·ª± linh ho·∫°t cao nh·∫•t nh∆∞ng ƒë√≤i h·ªèi ph·∫ßn c·ª©ng ph·ª©c t·∫°p ƒë·ªÉ t√¨m ki·∫øm." },
            { id: 96, question: "One type of interrupt that is caused by an external device is called a(n) __________ interrupt.", options: ["internal", "software", "hardware", "virtual"], correct: 2, type: "single", explanation: "Hardware interrupt (ng·∫Øt ph·∫ßn c·ª©ng) ƒë∆∞·ª£c t·∫°o ra b·ªüi m·ªôt thi·∫øt b·ªã b√™n ngo√†i CPU, ch·∫≥ng h·∫°n nh∆∞ b√†n ph√≠m, chu·ªôt, ho·∫∑c card m·∫°ng, ƒë·ªÉ y√™u c·∫ßu s·ª± ch√∫ √Ω c·ªßa b·ªô x·ª≠ l√Ω." },
            { id: 97, question: "An instruction pipeline can be divided into two stages: __________ and execution.", options: ["cache", "fetch", "control", "instruction"], correct: 1, type: "single", explanation: "·ªû d·∫°ng ƒë∆°n gi·∫£n nh·∫•t, m·ªôt ƒë∆∞·ªùng ·ªëng l·ªánh (instruction pipeline) c√≥ th·ªÉ ƒë∆∞·ª£c chia th√†nh hai giai ƒëo·∫°n c∆° b·∫£n: Fetch (n·∫°p l·ªánh) v√† Execution (th·ª±c thi l·ªánh)." },
            { id: 98, question: "The __________ maps a logical address into a physical address.", options: ["memory management unit", "control unit", "memory table", "bus"], correct: 0, type: "single", explanation: "Memory Management Unit (MMU) l√† m·ªôt th√†nh ph·∫ßn ph·∫ßn c·ª©ng ch·ªãu tr√°ch nhi·ªám d·ªãch (√°nh x·∫°) ƒë·ªãa ch·ªâ logic (·∫£o) ƒë∆∞·ª£c t·∫°o ra b·ªüi CPU th√†nh ƒë·ªãa ch·ªâ v·∫≠t l√Ω trong b·ªô nh·ªõ ch√≠nh." },
            { id: 99, question: "A __________ cache is introduced to reduce the penalty incurred by a cache miss.", options: ["write-through", "level-0", "victim", "logical"], correct: 2, type: "single", explanation: "Victim cache l√† m·ªôt b·ªô cache nh·ªè, li√™n k·∫øt to√†n ph·∫ßn, ƒë∆∞·ª£c ƒë·∫∑t gi·ªØa cache ch√≠nh v√† ƒë∆∞·ªùng d·∫´n n·∫°p l·∫°i c·ªßa n√≥. N√≥ l∆∞u tr·ªØ c√°c kh·ªëi b·ªã lo·∫°i b·ªè kh·ªèi cache ch√≠nh g·∫ßn ƒë√¢y, gi√∫p gi·∫£m chi ph√≠ khi x·∫£y ra cache miss n·∫øu kh·ªëi ƒë√≥ l·∫°i ƒë∆∞·ª£c c·∫ßn ƒë·∫øn ngay." },
            { id: 100, question: "The process of transferring data from main memory to cache is known as:", options: ["swapping", "paging", "cache mapping", "block transfer"], correct: 3, type: "single", explanation: "D·ªØ li·ªáu ƒë∆∞·ª£c chuy·ªÉn t·ª´ b·ªô nh·ªõ ch√≠nh v√†o cache theo t·ª´ng kh·ªëi (block). Qu√° tr√¨nh n√†y ƒë∆∞·ª£c g·ªçi l√† block transfer." },
            { id: 101, question: "Which of the following is not a cache write policy?", options: ["write-through", "write-back", "write-around", "write-in"], correct: 3, type: "single", explanation: "C√°c ch√≠nh s√°ch ghi cache ph·ªï bi·∫øn l√† write-through, write-back, v√† write-around (ho·∫∑c write-no-allocate). 'write-in' kh√¥ng ph·∫£i l√† m·ªôt thu·∫≠t ng·ªØ ti√™u chu·∫©n cho ch√≠nh s√°ch ghi cache." },
            { id: 102, question: "A computer system‚Äôs bus consists of __________ lines.", options: ["address", "data", "control", "all of the above"], correct: 3, type: "single", explanation: "Bus h·ªá th·ªëng c·ªßa m√°y t√≠nh bao g·ªìm ba lo·∫°i ƒë∆∞·ªùng truy·ªÅn ch√≠nh: address bus (bus ƒë·ªãa ch·ªâ), data bus (bus d·ªØ li·ªáu), v√† control bus (bus ƒëi·ªÅu khi·ªÉn)." },
            { id: 103, question: "Which of the following is a RISC architecture feature?", options: ["Complex instructions", "Variable-length instructions", "Simple addressing modes", "Microcode control"], correct: 2, type: "single", explanation: "Ki·∫øn tr√∫c RISC (Reduced Instruction Set Computer) ƒë·∫∑c tr∆∞ng b·ªüi c√°c ch·∫ø ƒë·ªô ƒë·ªãa ch·ªâ h√≥a ƒë∆°n gi·∫£n (simple addressing modes), t·∫≠p l·ªánh nh·ªè, v√† l·ªánh c√≥ ƒë·ªô d√†i c·ªë ƒë·ªãnh." },
            { id: 104, question: "The goal of instruction pipelining is to:", options: ["increase memory usage", "reduce power consumption", "increase instruction throughput", "simplify control logic"], correct: 2, type: "single", explanation: "M·ª•c ti√™u ch√≠nh c·ªßa k·ªπ thu·∫≠t ƒë∆∞·ªùng ·ªëng l·ªánh (instruction pipelining) l√† tƒÉng th√¥ng l∆∞·ª£ng l·ªánh (instruction throughput), t·ª©c l√† s·ªë l∆∞·ª£ng l·ªánh ƒë∆∞·ª£c ho√†n th√†nh trong m·ªôt ƒë∆°n v·ªã th·ªùi gian, b·∫±ng c√°ch th·ª±c hi·ªán c√°c giai ƒëo·∫°n c·ªßa nhi·ªÅu l·ªánh m·ªôt c√°ch ch·ªìng ch√©o." },
            { id: 105, question: "In pipelining, hazards are situations that:", options: ["improve performance", "cause errors", "prevent the next instruction from executing in the next cycle", "allow parallel execution"], correct: 2, type: "single", explanation: "Hazards (m·ªëi nguy) trong pipelining l√† nh·ªØng t√¨nh hu·ªëng ngƒÉn c·∫£n l·ªánh ti·∫øp theo trong lu·ªìng l·ªánh th·ª±c thi trong chu k·ª≥ xung nh·ªãp ƒë∆∞·ª£c ch·ªâ ƒë·ªãnh c·ªßa n√≥, g√¢y ra s·ª± ƒë√¨nh tr·ªá (stall) trong ƒë∆∞·ªùng ·ªëng." },
            { id: 106, question: "A control hazard occurs due to:", options: ["incorrect data", "cache miss", "branch instructions", "instruction decoding"], correct: 2, type: "single", explanation: "Control hazard (m·ªëi nguy ƒëi·ªÅu khi·ªÉn) hay branch hazard, x·∫£y ra khi ƒë∆∞·ªùng ·ªëng ƒë∆∞a ra quy·∫øt ƒë·ªãnh sai v·ªÅ vi·ªác r·∫Ω nh√°nh v√† do ƒë√≥ n·∫°p c√°c l·ªánh m√† sau ƒë√≥ ph·∫£i b·ªã lo·∫°i b·ªè." },
            { id: 107, question: "The function of the memory data register (MDR) is to:", options: ["store instructions", "store addresses", "hold data being transferred to or from memory", "decode instructions"], correct: 2, type: "single", explanation: "Memory Data Register (MDR) hay Memory Buffer Register (MBR) l√† thanh ghi ch·ª©a d·ªØ li·ªáu ƒëang ƒë∆∞·ª£c truy·ªÅn ƒë·∫øn ho·∫∑c t·ª´ b·ªô nh·ªõ." },
            { id: 108, question: "The MAR (Memory Address Register):", options: ["holds the data to be written to memory", "holds the address of the memory location to access", "holds the current instruction", "is part of the ALU"], correct: 1, type: "single", explanation: "Memory Address Register (MAR) gi·ªØ ƒë·ªãa ch·ªâ c·ªßa v·ªã tr√≠ b·ªô nh·ªõ m√† CPU mu·ªën truy c·∫≠p (ƒë·ªçc ho·∫∑c ghi)." },
            { id: 109, question: "A cache line consists of:", options: ["data only", "tag and data", "index only", "block number"], correct: 1, type: "single", explanation: "M·ªôt d√≤ng cache (cache line) bao g·ªìm kh·ªëi d·ªØ li·ªáu ƒë∆∞·ª£c sao ch√©p t·ª´ b·ªô nh·ªõ ch√≠nh v√† m·ªôt th·∫ª (tag) ƒë·ªÉ x√°c ƒë·ªãnh kh·ªëi b·ªô nh·ªõ n√†o ƒëang ƒë∆∞·ª£c l∆∞u tr·ªØ trong d√≤ng ƒë√≥." },
            { id: 110, question: "A write-through cache:", options: ["writes data only to cache", "writes data only to memory", "writes data to both cache and memory", "delays writing until cache line is replaced"], correct: 2, type: "single", explanation: "V·ªõi ch√≠nh s√°ch write-through, m·ªói khi CPU th·ª±c hi·ªán m·ªôt thao t√°c ghi, d·ªØ li·ªáu ƒë∆∞·ª£c ghi ƒë·ªìng th·ªùi v√†o c·∫£ cache v√† b·ªô nh·ªõ ch√≠nh." },
            { id: 111, question: "Harvard architecture separates:", options: ["input and output", "memory and CPU", "data and instruction memory", "registers and ALU"], correct: 2, type: "single", explanation: "Ki·∫øn tr√∫c Harvard c√≥ c√°c b·ªô nh·ªõ v√† bus ri√™ng bi·ªát cho l·ªánh (instructions) v√† d·ªØ li·ªáu (data), cho ph√©p CPU truy c·∫≠p c·∫£ hai c√πng m·ªôt l√∫c." },
            { id: 112, question: "Von Neumann bottleneck refers to:", options: ["CPU speed limit", "slow memory access", "limited register size", "sequential instruction execution"], correct: 1, type: "single", explanation: "N√∫t th·∫Øt c·ªï chai Von Neumann (Von Neumann bottleneck) l√† t√¨nh tr·∫°ng hi·ªáu su·∫•t b·ªã gi·ªõi h·∫°n b·ªüi vi·ªác CPU ph·∫£i chia s·∫ª c√πng m·ªôt bus ƒë·ªÉ truy c·∫≠p c·∫£ l·ªánh v√† d·ªØ li·ªáu, d·∫´n ƒë·∫øn vi·ªác ph·∫£i ch·ªù ƒë·ª£i v√† l√†m ch·∫≠m qu√° tr√¨nh x·ª≠ l√Ω." },
            { id: 113, question: "Control signals in a CPU are generated by the:", options: ["ALU", "control unit", "register file", "data bus"], correct: 1, type: "single", explanation: "Control Unit (ƒê∆°n v·ªã ƒëi·ªÅu khi·ªÉn) t·∫°o ra c√°c t√≠n hi·ªáu ƒëi·ªÅu khi·ªÉn ƒë·ªÉ ch·ªâ ƒë·∫°o ho·∫°t ƒë·ªông c·ªßa c√°c th√†nh ph·∫ßn kh√°c trong CPU v√† to√†n b·ªô h·ªá th·ªëng." },
            { id: 114, question: "A register that holds the address of the next instruction to execute is:", options: ["MAR", "PC", "MDR", "IR"], correct: 1, type: "single", explanation: "Program Counter (PC) l√† thanh ghi gi·ªØ ƒë·ªãa ch·ªâ c·ªßa l·ªánh ti·∫øp theo s·∫Ω ƒë∆∞·ª£c n·∫°p v√† th·ª±c thi." },
            { id: 115, question: "In a multiprocessor system, processors share:", options: ["registers", "memory", "control unit", "program counter"], correct: 1, type: "single", explanation: "Trong m·ªôt h·ªá th·ªëng ƒëa b·ªô x·ª≠ l√Ω (multiprocessor system), c√°c b·ªô x·ª≠ l√Ω th∆∞·ªùng chia s·∫ª chung b·ªô nh·ªõ ch√≠nh (memory) v√† c√°c thi·∫øt b·ªã I/O." },
            { id: 116, question: "SIMD stands for:", options: ["Simple Instruction Multiple Data", "Single Instruction Multiple Data", "Single Instruction Memory Device", "Synchronous Instruction Memory Device"], correct: 1, type: "single", explanation: "SIMD l√† vi·∫øt t·∫Øt c·ªßa Single Instruction, Multiple Data (M·ªôt l·ªánh, nhi·ªÅu d·ªØ li·ªáu). ƒê√¢y l√† m·ªôt d·∫°ng x·ª≠ l√Ω song song." },
            { id: 117, question: "MIMD stands for:", options: ["Multiple Instruction Multiple Data", "Memory Instruction Mixed Design", "Mixed Instruction Memory Data", "Multiple Input Memory Device"], correct: 0, type: "single", explanation: "MIMD l√† vi·∫øt t·∫Øt c·ªßa Multiple Instruction, Multiple Data (Nhi·ªÅu l·ªánh, nhi·ªÅu d·ªØ li·ªáu). ƒê√¢y l√† m·ªôt d·∫°ng x·ª≠ l√Ω song song trong ƒë√≥ m·ªói b·ªô x·ª≠ l√Ω c√≥ th·ªÉ th·ª±c thi m·ªôt lu·ªìng l·ªánh kh√°c nhau tr√™n m·ªôt lu·ªìng d·ªØ li·ªáu kh√°c nhau." },
            { id: 118, question: "A superscalar processor can:", options: ["execute only one instruction per cycle", "execute multiple instructions per cycle", "execute scalar instructions only", "handle vector processing"], correct: 1, type: "single", explanation: "B·ªô x·ª≠ l√Ω si√™u v√¥ h∆∞·ªõng (superscalar processor) c√≥ kh·∫£ nƒÉng th·ª±c thi nhi·ªÅu h∆°n m·ªôt l·ªánh trong m·ªói chu k·ª≥ xung nh·ªãp b·∫±ng c√°ch s·ª≠ d·ª•ng nhi·ªÅu ƒë∆∞·ªùng ·ªëng (pipelines) song song." },
            { id: 119, question: "Register-to-register instructions are characteristic of:", options: ["CISC", "RISC", "SISD", "MIMD"], correct: 1, type: "single", explanation: "Ki·∫øn tr√∫c RISC ∆∞u ti√™n c√°c l·ªánh ho·∫°t ƒë·ªông tr√™n c√°c thanh ghi (register-to-register), v√† ch·ªâ s·ª≠ d·ª•ng c√°c l·ªánh LOAD/STORE ri√™ng bi·ªát ƒë·ªÉ truy c·∫≠p b·ªô nh·ªõ. ƒêi·ªÅu n√†y gi√∫p ƒë∆°n gi·∫£n h√≥a v√† tƒÉng t·ªëc ƒë·ªô th·ª±c thi." },
            { id: 120, question: "The fetch-decode-execute cycle begins with:", options: ["decode", "execute", "fetch", "write-back"], correct: 2, type: "single", explanation: "Chu k·ª≥ l·ªánh (fetch-decode-execute cycle) lu√¥n b·∫Øt ƒë·∫ßu b·∫±ng giai ƒëo·∫°n Fetch (n·∫°p l·ªánh), trong ƒë√≥ CPU l·∫•y l·ªánh t·ª´ b·ªô nh·ªõ." },
            { id: 121, question: "The CPI (Cycles Per Instruction) of an ideal pipelined processor is:", options: ["0", "1", ">1", "depends on instructions"], correct: 1, type: "single", explanation: "Trong m·ªôt b·ªô x·ª≠ l√Ω ƒë∆∞·ªùng ·ªëng l√Ω t∆∞·ªüng (kh√¥ng c√≥ stalls), m·ªói chu k·ª≥ xung nh·ªãp s·∫Ω ho√†n th√†nh m·ªôt l·ªánh. Do ƒë√≥, s·ªë chu k·ª≥ tr√™n m·ªói l·ªánh (CPI) l√† 1." },
            { id: 122, question: "Which of the following is not a type of pipeline hazard?", options: ["Data hazard", "Control hazard", "Structural hazard", "Memory hazard"], correct: 3, type: "single", explanation: "Ba lo·∫°i m·ªëi nguy (hazard) ch√≠nh trong pipeline l√†: Structural hazard (do xung ƒë·ªôt t√†i nguy√™n), Data hazard (do ph·ª• thu·ªôc d·ªØ li·ªáu), v√† Control hazard (do l·ªánh r·∫Ω nh√°nh). 'Memory hazard' kh√¥ng ph·∫£i l√† m·ªôt lo·∫°i hazard ti√™u chu·∫©n." },
            { id: 123, question: "Structural hazards occur due to:", options: ["cache faults", "conflicting use of hardware", "invalid instruction", "excessive branching"], correct: 1, type: "single", explanation: "Structural hazard (m·ªëi nguy c·∫•u tr√∫c) x·∫£y ra khi hai ho·∫∑c nhi·ªÅu l·ªánh trong ƒë∆∞·ªùng ·ªëng c·∫ßn c√πng m·ªôt t√†i nguy√™n ph·∫ßn c·ª©ng t·∫°i c√πng m·ªôt th·ªùi ƒëi·ªÉm." },
            { id: 124, question: "Out-of-order execution is used to:", options: ["reduce instruction complexity", "improve pipeline performance", "simplify decoding", "reduce memory usage"], correct: 1, type: "single", explanation: "Th·ª±c thi ngo√†i th·ª© t·ª± (Out-of-order execution) l√† m·ªôt k·ªπ thu·∫≠t cho ph√©p b·ªô x·ª≠ l√Ω th·ª±c thi c√°c l·ªánh kh√¥ng theo th·ª© t·ª± l·∫≠p tr√¨nh ban ƒë·∫ßu ƒë·ªÉ tr√°nh c√°c stalls v√† c·∫£i thi·ªán hi·ªáu su·∫•t c·ªßa ƒë∆∞·ªùng ·ªëng." },
            { id: 125, question: "The ALU performs:", options: ["arithmetic and logic operations", "control sequencing", "memory access", "instruction fetch"], correct: 0, type: "single", explanation: "ALU (Arithmetic Logic Unit) l√† th√†nh ph·∫ßn c·ªßa CPU th·ª±c hi·ªán c√°c ph√©p to√°n s·ªë h·ªçc (c·ªông, tr·ª´,...) v√† c√°c ph√©p to√°n logic (AND, OR, NOT,...)." },
            { id: 126, question: "Control Unit types include:", options: ["hardwired and microprogrammed", "parallel and sequential", "RISC and CISC", "logical and physical"], correct: 0, type: "single", explanation: "C√≥ hai c√°ch tri·ªÉn khai ch√≠nh cho ƒê∆°n v·ªã ƒëi·ªÅu khi·ªÉn (Control Unit): Hardwired (n·ªëi d√¢y c·ª©ng) v√† Microprogrammed (vi ch∆∞∆°ng tr√¨nh)." },
            { id: 127, question: "DRAM needs to be:", options: ["refreshed periodically", "backed up", "reset manually", "accessed sequentially"], correct: 0, type: "single", explanation: "DRAM (Dynamic RAM) l∆∞u tr·ªØ d·ªØ li·ªáu trong c√°c t·ª• ƒëi·ªán nh·ªè. V√¨ c√°c t·ª• ƒëi·ªán n√†y b·ªã r√≤ r·ªâ ƒëi·ªán t√≠ch theo th·ªùi gian, ch√∫ng c·∫ßn ƒë∆∞·ª£c l√†m m·ªõi (refreshed) ƒë·ªãnh k·ª≥ ƒë·ªÉ duy tr√¨ d·ªØ li·ªáu." },
            { id: 128, question: "Which memory is faster?", options: ["DRAM", "SRAM", "ROM", "Flash"], correct: 1, type: "single", explanation: "SRAM (Static RAM) nhanh h∆°n ƒë√°ng k·ªÉ so v·ªõi DRAM v√¨ n√≥ s·ª≠ d·ª•ng c√°c flip-flop ƒë·ªÉ l∆∞u tr·ªØ bit, kh√¥ng c·∫ßn l√†m m·ªõi v√† c√≥ th·ªùi gian truy c·∫≠p th·∫•p h∆°n. SRAM th∆∞·ªùng ƒë∆∞·ª£c d√πng l√†m cache." },
            { id: 129, question: "Which memory is non-volatile?", options: ["RAM", "ROM", "SRAM", "DRAM"], correct: 1, type: "single", explanation: "ROM (Read-Only Memory) l√† b·ªô nh·ªõ kh√¥ng kh·∫£ bi·∫øn (non-volatile), c√≥ nghƒ©a l√† n√≥ gi·ªØ l·∫°i d·ªØ li·ªáu ngay c·∫£ khi m·∫•t ƒëi·ªán. C√°c lo·∫°i RAM ƒë·ªÅu l√† b·ªô nh·ªõ kh·∫£ bi·∫øn." },
            { id: 130, question: "The number of address lines determines:", options: ["word length", "number of memory locations", "cache size", "clock speed"], correct: 1, type: "single", explanation: "S·ªë l∆∞·ª£ng ƒë∆∞·ªùng ƒë·ªãa ch·ªâ (address lines) c·ªßa bus ƒë·ªãa ch·ªâ quy·∫øt ƒë·ªãnh s·ªë l∆∞·ª£ng v·ªã tr√≠ b·ªô nh·ªõ t·ªëi ƒëa m√† CPU c√≥ th·ªÉ ƒë·ªãnh v·ªã. N·∫øu c√≥ n ƒë∆∞·ªùng ƒë·ªãa ch·ªâ, CPU c√≥ th·ªÉ truy c·∫≠p 2^n v·ªã tr√≠." },
            { id: 131, question: "Bit-level parallelism means:", options: ["executing multiple instructions", "executing one bit at a time", "increasing processor word size", "reducing clock cycles"], correct: 2, type: "single", explanation: "Song song m·ª©c bit (Bit-level parallelism) l√† m·ªôt h√¨nh th·ª©c t√≠nh to√°n song song d·ª±a tr√™n vi·ªác tƒÉng k√≠ch th∆∞·ªõc t·ª´ c·ªßa b·ªô x·ª≠ l√Ω (processor word size). V√≠ d·ª•, chuy·ªÉn t·ª´ b·ªô x·ª≠ l√Ω 32-bit sang 64-bit." },
            { id: 132, question: "The key advantage of the __________ design is that it eliminates contention for the cache between the instruction fetch/decode unit and the execution unit.", options: ["logical cache", "split cache", "unified cache", "physical cache"], correct: 1, type: "single", explanation: "Split cache chia cache th√†nh I-cache (l·ªánh) v√† D-cache (d·ªØ li·ªáu), cho ph√©p b·ªô n·∫°p l·ªánh v√† b·ªô th·ª±c thi truy c·∫≠p cache c√πng l√∫c m√† kh√¥ng xung ƒë·ªôt." },
            { id: 133, question: "RAM must be provided with a constant power supply.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. RAM l√† b·ªô nh·ªõ kh·∫£ bi·∫øn (volatile), n√≥ c·∫ßn ngu·ªìn ƒëi·ªán li√™n t·ª•c ƒë·ªÉ duy tr√¨ d·ªØ li·ªáu. Khi m·∫•t ƒëi·ªán, d·ªØ li·ªáu trong RAM s·∫Ω b·ªã m·∫•t." },
            { id: 134, question: "With write back updates are made only in the cache.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. V·ªõi ch√≠nh s√°ch write-back, c√°c thao t√°c ghi ch·ªâ ƒë∆∞·ª£c th·ª±c hi·ªán tr√™n cache. D·ªØ li·ªáu ch·ªâ ƒë∆∞·ª£c ghi l·∫°i v√†o b·ªô nh·ªõ ch√≠nh khi d√≤ng cache ƒë√≥ b·ªã thay th·∫ø." },
            { id: 135, question: "All of the Pentium processors include two on-chip L1 caches, one for data and one for instructions.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. B·∫Øt ƒë·∫ßu t·ª´ Pentium, Intel ƒë√£ s·ª≠ d·ª•ng thi·∫øt k·∫ø split cache cho L1, v·ªõi m·ªôt cache cho l·ªánh (I-cache) v√† m·ªôt cache cho d·ªØ li·ªáu (D-cache)." },
            { id: 136, question: "The ________ consists of the access time plus any additional time required before a second access can commence.", options: ["latency", "memory cycle time", "direct access", "transfer rate"], correct: 1, type: "single", explanation: "Memory cycle time (th·ªùi gian chu k·ª≥ b·ªô nh·ªõ) bao g·ªìm th·ªùi gian truy c·∫≠p (access time) c·ªông v·ªõi b·∫•t k·ª≥ th·ªùi gian ph·ª•c h·ªìi n√†o c·∫ßn thi·∫øt tr∆∞·ªõc khi m·ªôt truy c·∫≠p m·ªõi c√≥ th·ªÉ b·∫Øt ƒë·∫ßu." },
            { id: 137, question: "When using the __________ technique all write operations made to main memory are made to the cache as well.", options: ["write back", "LRU", "write through", "unified cache"], correct: 2, type: "single", explanation: "V·ªõi k·ªπ thu·∫≠t write-through, m·ªçi thao t√°c ghi ƒë·ªÅu ƒë∆∞·ª£c th·ª±c hi·ªán ƒë·ªìng th·ªùi v√†o c·∫£ cache v√† b·ªô nh·ªõ ch√≠nh, ƒë·∫£m b·∫£o t√≠nh nh·∫•t qu√°n." },
            { id: 138, question: "\"Memory is organized into records and access must be made in a specific linear sequence\" is a description of __________.", options: ["sequential access", "direct access", "random access", "associative"], correct: 0, type: "single", explanation: "Sequential access (truy c·∫≠p tu·∫ßn t·ª±) y√™u c·∫ßu truy c·∫≠p d·ªØ li·ªáu theo m·ªôt tr√¨nh t·ª± tuy·∫øn t√≠nh c·ª• th·ªÉ, gi·ªëng nh∆∞ ƒë·ªçc m·ªôt cu·ªôn bƒÉng t·ª´." },
            { id: 139, question: "The Pentium 4 _________ component executes micro-operations, fetching the required data from the L1 data cache and temporarily storing results in registers.", options: ["fetch/decode unit", "out-of-order execution logic", "execution unit", "memory subsystem"], correct: 2, type: "single", explanation: "Execution unit (ƒë∆°n v·ªã th·ª±c thi) l√† n∆°i c√°c vi l·ªánh ƒë∆∞·ª£c th·ª±c hi·ªán, d·ªØ li·ªáu ƒë∆∞·ª£c x·ª≠ l√Ω v√† k·∫øt qu·∫£ ƒë∆∞·ª£c l∆∞u tr·ªØ t·∫°m th·ªùi trong c√°c thanh ghi." },
            { id: 140, question: "The basic element of a semiconductor memory is the memory cell.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. Memory cell (√¥ nh·ªõ) l√† ƒë∆°n v·ªã c∆° b·∫£n c·ªßa b·ªô nh·ªõ b√°n d·∫´n, c√≥ kh·∫£ nƒÉng l∆∞u tr·ªØ m·ªôt bit th√¥ng tin (0 ho·∫∑c 1)." },
            { id: 141, question: "The L1 cache is slower than the L3 cache.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. Trong h·ªá th·ªëng ph√¢n c·∫•p b·ªô nh·ªõ, L1 cache l√† cache nhanh nh·∫•t v√† g·∫ßn CPU nh·∫•t. T·ªëc ƒë·ªô gi·∫£m d·∫ßn: L1 > L2 > L3." },
            { id: 142, question: "A static RAM will hold its data as long as power is supplied to it.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. SRAM (Static RAM) s·ª≠ d·ª•ng flip-flop ƒë·ªÉ l∆∞u tr·ªØ d·ªØ li·ªáu v√† s·∫Ω gi·ªØ d·ªØ li·ªáu mi·ªÖn l√† c√≥ ngu·ªìn ƒëi·ªán, kh√¥ng c·∫ßn l√†m m·ªõi nh∆∞ DRAM." },
            { id: 143, question: "A logical cache stores data using __________.", options: ["physical addresses", "virtual addresses", "random addresses", "none of the above"], correct: 1, type: "single", explanation: "Logical cache (hay virtual cache) s·ª≠ d·ª•ng ƒë·ªãa ch·ªâ ·∫£o ƒë·ªÉ truy c·∫≠p, gi√∫p tƒÉng t·ªëc ƒë·ªô v√¨ kh√¥ng c·∫ßn ch·ªù MMU d·ªãch ƒë·ªãa ch·ªâ." },
            { id: 144, question: "A portion of main memory used as a buffer to hold data temporarily that is to be read out to disk is referred to as a _________.", options: ["disk cache", "latency", "virtual address", "miss"], correct: 0, type: "single", explanation: "Disk cache l√† m·ªôt v√πng trong b·ªô nh·ªõ ch√≠nh (RAM) ƒë∆∞·ª£c s·ª≠ d·ª•ng l√†m b·ªô ƒë·ªám ƒë·ªÉ l∆∞u tr·ªØ t·∫°m th·ªùi d·ªØ li·ªáu t·ª´ ƒëƒ©a, gi√∫p tƒÉng t·ªëc ƒë·ªô truy c·∫≠p ƒëƒ©a." },
            { id: 145, question: "A line includes a _________ that identifies which particular block is currently being stored.", options: ["cache", "hit", "tag", "locality"], correct: 2, type: "single", explanation: "M·ªói d√≤ng cache (line) ch·ª©a m·ªôt th·∫ª (tag) ƒë·ªÉ x√°c ƒë·ªãnh kh·ªëi d·ªØ li·ªáu n√†o t·ª´ b·ªô nh·ªõ ch√≠nh ƒëang ƒë∆∞·ª£c l∆∞u tr·ªØ trong d√≤ng ƒë√≥." },
            { id: 146, question: "__________ is the simplest mapping technique and maps each block of main memory into only one possible cache line.", options: ["Direct mapping", "Associative mapping", "Set associative mapping", "None of the above"], correct: 0, type: "single", explanation: "Direct mapping (√°nh x·∫° tr·ª±c ti·∫øp) l√† k·ªπ thu·∫≠t √°nh x·∫° ƒë∆°n gi·∫£n nh·∫•t, trong ƒë√≥ m·ªói kh·ªëi b·ªô nh·ªõ ch·ªâ c√≥ th·ªÉ ƒë∆∞·ª£c ƒë·∫∑t v√†o m·ªôt d√≤ng cache duy nh·∫•t ƒë∆∞·ª£c x√°c ƒë·ªãnh tr∆∞·ªõc." },
            { id: 147, question: "A characteristic of ROM is that it is volatile.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. ROM (Read-Only Memory) l√† b·ªô nh·ªõ kh√¥ng kh·∫£ bi·∫øn (non-volatile), n√≥ gi·ªØ l·∫°i d·ªØ li·ªáu khi m·∫•t ƒëi·ªán." },
            { id: 148, question: "Internal memory capacity is typically expressed in terms of _________.", options: ["hertz", "nanos", "bytes", "LOR"], correct: 2, type: "single", explanation: "Dung l∆∞·ª£ng b·ªô nh·ªõ trong (nh∆∞ RAM) th∆∞·ªùng ƒë∆∞·ª£c ƒëo b·∫±ng bytes (v√≠ d·ª•: megabytes, gigabytes)." },
            { id: 149, question: "For internal memory, the __________ is equal to the number of electrical lines into and out of the memory module.", options: ["access time", "unit of transfer", "capacity", "memory ratio"], correct: 1, type: "single", explanation: "Unit of transfer (ƒë∆°n v·ªã truy·ªÅn) cho b·ªô nh·ªõ trong th∆∞·ªùng b·∫±ng v·ªõi ƒë·ªô r·ªông c·ªßa bus d·ªØ li·ªáu, t·ª©c l√† s·ªë ƒë∆∞·ªùng d√¢y ƒëi·ªán v√†o v√† ra kh·ªèi module b·ªô nh·ªõ." },
            { id: 150, question: "DRAM and SRAM are the two traditional forms of RAM used in computers.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. DRAM (Dynamic RAM) v√† SRAM (Static RAM) l√† hai lo·∫°i b·ªô nh·ªõ truy c·∫≠p ng·∫´u nhi√™n (RAM) b√°n d·∫´n ch√≠nh ƒë∆∞·ª£c s·ª≠ d·ª•ng trong m√°y t√≠nh." },
            { id: 151, question: "In reference to access time to a two-level memory, a _________ occurs if an accessed word is not found in the faster memory.", options: ["miss", "hit", "line", "tag"], correct: 0, type: "single", explanation: "M·ªôt cache miss (truy c·∫≠p tr∆∞·ª£t) x·∫£y ra khi CPU y√™u c·∫ßu m·ªôt t·ª´ d·ªØ li·ªáu nh∆∞ng kh√¥ng t√¨m th·∫•y n√≥ trong b·ªô nh·ªõ cache (b·ªô nh·ªõ nhanh h∆°n)." },
            { id: 152, question: "It has become possible to have a cache on the same chip as the processor.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. Vi·ªác t√≠ch h·ª£p cache l√™n c√πng m·ªôt chip v·ªõi b·ªô x·ª≠ l√Ω (on-chip cache) l√† m·ªôt k·ªπ thu·∫≠t ph·ªï bi·∫øn gi√∫p gi·∫£m ƒë√°ng k·ªÉ ƒë·ªô tr·ªÖ truy c·∫≠p b·ªô nh·ªõ." },
            { id: 153, question: "Cache design for HPC is the same as that for other hardware platforms and applications.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. Thi·∫øt k·∫ø cache cho t√≠nh to√°n hi·ªáu nƒÉng cao (HPC) c√≥ nh·ªØng y√™u c·∫ßu kh√°c bi·ªát, th∆∞·ªùng t·∫≠p trung v√†o vi·ªác t·ªëi ∆∞u h√≥a cho c√°c m·∫´u truy c·∫≠p d·ªØ li·ªáu l·ªõn v√† c√≥ c·∫•u tr√∫c, kh√°c v·ªõi c√°c ·ª©ng d·ª•ng th√¥ng th∆∞·ªùng." },
            { id: 154, question: "__________ refers to whether memory is internal or external to the computer.", options: ["Location", "Access", "Hierarchy", "Tag"], correct: 0, type: "single", explanation: "Location (v·ªã tr√≠) l√† m·ªôt ƒë·∫∑c t√≠nh c·ªßa b·ªô nh·ªõ, ph√¢n lo·∫°i n√≥ l√† b·ªô nh·ªõ trong (internal, v√≠ d·ª•: RAM, cache) hay b·ªô nh·ªõ ngo√†i (external, v√≠ d·ª•: ·ªï c·ª©ng, USB)." },
            { id: 155, question: "individual blocks or records have a unique address based on physical location with __________.", options: ["associative", "physical access", "direct access", "sequential access"], correct: 2, type: "single", explanation: "Direct access (truy c·∫≠p tr·ª±c ti·∫øp) cho ph√©p truy c·∫≠p c√°c kh·ªëi ho·∫∑c b·∫£n ghi ri√™ng l·∫ª th√¥ng qua m·ªôt ƒë·ªãa ch·ªâ duy nh·∫•t d·ª±a tr√™n v·ªã tr√≠ v·∫≠t l√Ω, v√≠ d·ª• nh∆∞ truy c·∫≠p sector tr√™n ƒëƒ©a t·ª´." },
            { id: 156, question: "For random-access memory, __________ is the time from the instant that an address is presented to the memory to the instant that data have been stored or made available for use.", options: ["memory cycle time", "direct access", "transfer rate", "access time"], correct: 3, type: "single", explanation: "Access time (th·ªùi gian truy c·∫≠p) l√† kho·∫£ng th·ªùi gian t·ª´ khi m·ªôt ƒë·ªãa ch·ªâ ƒë∆∞·ª£c ƒë∆∞a ƒë·∫øn b·ªô nh·ªõ cho ƒë·∫øn khi d·ªØ li·ªáu ƒë∆∞·ª£c ƒë·ªçc ra ho·∫∑c ghi v√†o th√†nh c√¥ng." },
            { id: 157, question: "Semiconductor memory comes in packaged chips.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. B·ªô nh·ªõ b√°n d·∫´n (nh∆∞ RAM, ROM) ƒë∆∞·ª£c s·∫£n xu·∫•t d∆∞·ªõi d·∫°ng c√°c m·∫°ch t√≠ch h·ª£p (IC) v√† ƒë∆∞·ª£c ƒë√≥ng g√≥i th√†nh c√°c chip." },
            { id: 158, question: "During a read or write operation, the head rotates while the platter beneath it stays stationary.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. Trong m·ªôt ·ªï ƒëƒ©a c·ª©ng, ƒëƒ©a t·ª´ (platter) quay v·ªõi t·ªëc ƒë·ªô cao, trong khi ƒë·∫ßu ƒë·ªçc/ghi (head) di chuy·ªÉn ra v√†o tr√™n b·ªÅ m·∫∑t ƒëƒ©a." },
            { id: 159, question: "RAID level 0 is not a true member of the RAID family because it does not include redundancy to improve performance.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. RAID 0 (striping) ch·ªâ t·∫≠p trung v√†o vi·ªác tƒÉng hi·ªáu su·∫•t b·∫±ng c√°ch chia d·ªØ li·ªáu ra nhi·ªÅu ƒëƒ©a, nh∆∞ng kh√¥ng cung c·∫•p t√≠nh nƒÉng d·ª± ph√≤ng (redundancy) ƒë·ªÉ b·∫£o v·ªá d·ªØ li·ªáu, do ƒë√≥ n√≥ kh√¥ng ph·∫£i l√† m·ªôt d·∫°ng RAID th·ª±c s·ª± theo ƒë·ªãnh nghƒ©a g·ªëc." },
            { id: 160, question: "The advantage of RAM is that the data or program is permanently in main memory and need never be loaded from a secondary storage device.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. RAM l√† b·ªô nh·ªõ kh·∫£ bi·∫øn (volatile), d·ªØ li·ªáu s·∫Ω m·∫•t khi m·∫•t ƒëi·ªán. D·ªØ li·ªáu v√† ch∆∞∆°ng tr√¨nh ƒë∆∞·ª£c l∆∞u tr·ªØ l√¢u d√†i tr√™n thi·∫øt b·ªã l∆∞u tr·ªØ th·ª© c·∫•p (·ªï c·ª©ng) v√† ƒë∆∞·ª£c n·∫°p v√†o RAM khi c·∫ßn." },
            { id: 161, question: "A __________ contains a permanent pattern of data that cannot be changed, is nonvolatile, and cannot have new data written into it.", options: ["RAM", "SRAM", "ROM", "flash memory"], correct: 2, type: "single", explanation: "ROM (Read-Only Memory) ch·ª©a d·ªØ li·ªáu vƒ©nh vi·ªÖn, kh√¥ng th·ªÉ thay ƒë·ªïi (trong lo·∫°i ROM c∆° b·∫£n), kh√¥ng m·∫•t d·ªØ li·ªáu khi m·∫•t ƒëi·ªán v√† kh√¥ng th·ªÉ ghi d·ªØ li·ªáu m·ªõi v√†o." },
            { id: 162, question: "Flash memory becomes unusable after a certain number of writes.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. C√°c √¥ nh·ªõ flash c√≥ tu·ªïi th·ªç gi·ªõi h·∫°n, ch√∫ng s·∫Ω b·ªã hao m√≤n v√† tr·ªü n√™n kh√¥ng th·ªÉ ghi ƒë∆∞·ª£c sau m·ªôt s·ªë l∆∞·ª£ng chu k·ª≥ ghi/x√≥a nh·∫•t ƒë·ªãnh." },
            { id: 163, question: "__________ can be caused by harsh environmental abuse, manufacturing defects, and wear.", options: ["SEC errors", "Hard errors", "Syndrome errors", "Soft errors"], correct: 1, type: "single", explanation: "Hard errors (l·ªói c·ª©ng) l√† c√°c l·ªói v·∫≠t l√Ω vƒ©nh vi·ªÖn trong √¥ nh·ªõ, g√¢y ra b·ªüi c√°c y·∫øu t·ªë nh∆∞ m√¥i tr∆∞·ªùng kh·∫Øc nghi·ªát, l·ªói s·∫£n xu·∫•t ho·∫∑c s·ª± hao m√≤n." },
            { id: 164, question: "The SRAM on the CDRAM cannot be used as a buffer to support the serial access of a block of data.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. CDRAM (Cache DRAM) t√≠ch h·ª£p m·ªôt b·ªô nh·ªõ cache SRAM nh·ªè tr√™n chip DRAM. SRAM n√†y ch√≠nh l√† ƒë∆∞·ª£c s·ª≠ d·ª•ng l√†m b·ªô ƒë·ªám ƒë·ªÉ h·ªó tr·ª£ truy c·∫≠p n·ªëi ti·∫øp nhanh ch√≥ng m·ªôt kh·ªëi d·ªØ li·ªáu." },
            { id: 165, question: "RAID is a set of physical disk drives viewed by the operating system as a single logical drive.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. RAID (Redundant Array of Independent Disks) k·∫øt h·ª£p nhi·ªÅu ·ªï ƒëƒ©a v·∫≠t l√Ω th√†nh m·ªôt ·ªï ƒëƒ©a logic duy nh·∫•t ƒë·ªëi v·ªõi h·ªá ƒëi·ªÅu h√†nh, nh·∫±m m·ª•c ƒë√≠ch tƒÉng hi·ªáu su·∫•t ho·∫∑c ƒë·ªô tin c·∫≠y." },
            { id: 166, question: "The prefetch buffer is a memory cache located on the RAM chip.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. Trong c√°c lo·∫°i RAM hi·ªán ƒë·∫°i nh∆∞ SDRAM, prefetch buffer l√† m·ªôt b·ªô ƒë·ªám tr√™n chip RAM, gi√∫p n·∫°p tr∆∞·ªõc m·ªôt l∆∞·ª£ng d·ªØ li·ªáu (v√≠ d·ª• 2, 4, ho·∫∑c 8 bit) ƒë·ªÉ tƒÉng t·ªëc ƒë·ªô truy·ªÅn d·ªØ li·ªáu." },
            { id: 167, question: "One distinguishing characteristic of memory that is designated as _________ is that it is possible to both to read data from the memory and to write new data into the memory easily and rapidly.", options: ["RAM", "ROM", "EPROM", "EEPROM"], correct: 0, type: "single", explanation: "RAM (Random Access Memory) ƒë∆∞·ª£c ƒë·ªãnh nghƒ©a l√† b·ªô nh·ªõ c√≥ th·ªÉ ƒë·ªçc v√† ghi d·ªØ li·ªáu m·ªôt c√°ch d·ªÖ d√†ng v√† nhanh ch√≥ng." },
            { id: 168, question: "Magnetic disks are the foundation of external memory on virtually all computer systems.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. M·∫∑c d√π SSD ng√†y c√†ng ph·ªï bi·∫øn, ƒëƒ©a t·ª´ (·ªï c·ª©ng) v·∫´n l√† n·ªÅn t·∫£ng c·ªßa b·ªô nh·ªõ ngo√†i tr√™n h·∫ßu h·∫øt c√°c h·ªá th·ªëng m√°y t√≠nh trong nhi·ªÅu th·∫≠p k·ª∑ qua do chi ph√≠ th·∫•p v√† dung l∆∞·ª£ng l·ªõn." },
            { id: 169, question: "A removable disk can be removed and replaced with another disk.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. ƒêƒ©a th√°o r·ªùi (removable disk) l√† lo·∫°i ƒëƒ©a c√≥ th·ªÉ ƒë∆∞·ª£c g·ª° b·ªè kh·ªèi ·ªï ƒëƒ©a v√† thay th·∫ø b·∫±ng m·ªôt ƒëƒ©a kh√°c, v√≠ d·ª• nh∆∞ ƒëƒ©a m·ªÅm, ƒëƒ©a CD/DVD." },
            { id: 170, question: "A bit near the center of a rotating disk travels past a fixed point slower than a bit on the outside.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. V·ªõi t·ªëc ƒë·ªô g√≥c kh√¥ng ƒë·ªïi (CAV), m·ªôt ƒëi·ªÉm ·ªü g·∫ßn t√¢m ƒëƒ©a c√≥ v·∫≠n t·ªëc d√†i nh·ªè h∆°n m·ªôt ƒëi·ªÉm ·ªü r√¨a ngo√†i, do ƒë√≥ n√≥ di chuy·ªÉn qua m·ªôt ƒëi·ªÉm c·ªë ƒë·ªãnh ch·∫≠m h∆°n." },
            { id: 171, question: "________ can send data to the processor twice per clock cycle.", options: ["CDRAM", "SDRAM", "DDR-DRAM", "RDRAM"], correct: 2, type: "single", explanation: "DDR-DRAM (Double Data Rate DRAM) c√≥ kh·∫£ nƒÉng truy·ªÅn d·ªØ li·ªáu hai l·∫ßn trong m·ªói chu k·ª≥ xung nh·ªãp (·ªü c·∫£ c·∫°nh l√™n v√† c·∫°nh xu·ªëng c·ªßa t√≠n hi·ªáu clock), do ƒë√≥ tƒÉng g·∫•p ƒë√¥i bƒÉng th√¥ng hi·ªáu qu·∫£." },
            { id: 172, question: "_________ can be caused by power supply problems or alpha particles.", options: ["Soft errors", "AGT errors", "Hard errors", "SEC errors"], correct: 0, type: "single", explanation: "Soft errors (l·ªói m·ªÅm) l√† c√°c l·ªói d·ªØ li·ªáu t·∫°m th·ªùi, kh√¥ng g√¢y h∆∞ h·ªèng v·∫≠t l√Ω, th∆∞·ªùng do c√°c y·∫øu t·ªë m√¥i tr∆∞·ªùng nh∆∞ bi·∫øn ƒë·ªông ƒëi·ªán √°p ho·∫∑c c√°c h·∫°t alpha g√¢y ra." },
            { id: 173, question: "All DRAMs require a refresh operation.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. Do c·∫•u t·∫°o t·ª´ t·ª• ƒëi·ªán, c√°c √¥ nh·ªõ DRAM s·∫Ω m·∫•t d·∫ßn ƒëi·ªán t√≠ch v√† do ƒë√≥ c·∫ßn ƒë∆∞·ª£c l√†m m·ªõi (refresh) ƒë·ªãnh k·ª≥ ƒë·ªÉ duy tr√¨ d·ªØ li·ªáu." },
            { id: 174, question: "The ________ enables the RAM chip to preposition bits to be placed on the data bus as rapidly as possible.", options: ["flash memory", "Hamming code", "RamBus", "buffer"], correct: 3, type: "single", explanation: "B·ªô ƒë·ªám (buffer), c·ª• th·ªÉ l√† prefetch buffer tr√™n c√°c chip RAM hi·ªán ƒë·∫°i, cho ph√©p ƒë·ªãnh v·ªã s·∫µn c√°c bit ƒë·ªÉ c√≥ th·ªÉ ƒë·∫∑t ch√∫ng l√™n bus d·ªØ li·ªáu m·ªôt c√°ch nhanh ch√≥ng, tƒÉng t·ªëc ƒë·ªô truy·ªÅn." },
            { id: 175, question: "There are typically hundreds of sectors per track and they may be either fixed or variable lengths.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. M·ªôt track tr√™n ƒëƒ©a c·ª©ng th∆∞·ªùng ch·ª©a h√†ng trƒÉm sector. H·∫ßu h·∫øt c√°c h·ªá th·ªëng hi·ªán ƒë·∫°i s·ª≠ d·ª•ng sector c√≥ ƒë·ªô d√†i c·ªë ƒë·ªãnh, nh∆∞ng c√°c h·ªá th·ªëng c≈© h∆°n c√≥ th·ªÉ s·ª≠ d·ª•ng ƒë·ªô d√†i thay ƒë·ªïi." },
            { id: 176, question: "__________ increases the data transfer rate by increasing the operational frequency of the RAM chip and by increasing the prefetch buffer from 2 bits to 4 bits per chip.", options: ["DDR2", "RDRAM", "CDRAM", "DDR3"], correct: 0, type: "single", explanation: "DDR2 c·∫£i thi·ªán so v·ªõi DDR b·∫±ng c√°ch tƒÉng t·∫ßn s·ªë ho·∫°t ƒë·ªông v√† tƒÉng k√≠ch th∆∞·ªõc prefetch buffer t·ª´ 2n l√™n 4n, cho ph√©p tƒÉng g·∫•p ƒë√¥i bƒÉng th√¥ng." },
            { id: 177, question: "An error-correcting code enhances the reliability of the memory at the cost of added complexity.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. M√£ s·ª≠a l·ªói (ECC) th√™m c√°c bit d·ª± ph√≤ng v√†o d·ªØ li·ªáu ƒë·ªÉ c√≥ th·ªÉ ph√°t hi·ªán v√† s·ª≠a l·ªói, l√†m tƒÉng ƒë·ªô tin c·∫≠y c·ªßa b·ªô nh·ªõ nh∆∞ng c≈©ng l√†m tƒÉng ƒë·ªô ph·ª©c t·∫°p v√† chi ph√≠." },
            { id: 178, question: "The transfer time to or from the disk does not depend on the rotation speed of the disk.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. Th·ªùi gian truy·ªÅn d·ªØ li·ªáu (transfer time) ph·ª• thu·ªôc tr·ª±c ti·∫øp v√†o t·ªëc ƒë·ªô quay c·ªßa ƒëƒ©a. ƒêƒ©a quay c√†ng nhanh, d·ªØ li·ªáu ƒëi qua ƒë·∫ßu ƒë·ªçc/ghi c√†ng nhanh, v√† th·ªùi gian truy·ªÅn c√†ng ng·∫Øn." },
            { id: 179, question: "Theoretically, a DDR module can transfer data at a clock rate in the range of __________ MHz.", options: ["200 to 600", "400 to 1066", "600 to 1400", "800 to 1600"], correct: 0, type: "single", explanation: "DDR SDRAM th·∫ø h·ªá ƒë·∫ßu c√≥ t·ªëc ƒë·ªô truy·ªÅn d·ªØ li·ªáu hi·ªáu qu·∫£ t·ª´ 200 ƒë·∫øn 400 MT/s, t∆∞∆°ng ·ª©ng v·ªõi xung nh·ªãp bus 100-200 MHz. Ph·∫°m vi 200-600 MHz bao g·ªìm c√°c chu·∫©n DDR ph·ªï bi·∫øn v√† m·ªôt s·ªë bi·∫øn th·ªÉ √©p xung." },
            { id: 180, question: "Nonvolatile means that power must be continuously supplied to the memory to preserve the bit values.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. Nonvolatile (kh√¥ng kh·∫£ bi·∫øn) c√≥ nghƒ©a l√† b·ªô nh·ªõ gi·ªØ l·∫°i d·ªØ li·ªáu ngay c·∫£ khi kh√¥ng c√≥ ngu·ªìn ƒëi·ªán. Volatile (kh·∫£ bi·∫øn) m·ªõi l√† lo·∫°i c·∫ßn ngu·ªìn ƒëi·ªán li√™n t·ª•c." },
            { id: 181, question: "In a _________, binary values are stored using traditional flip-flop logic-gate configurations.", options: ["ROM", "SRAM", "DRAM", "RAM"], correct: 1, type: "single", explanation: "SRAM (Static RAM) s·ª≠ d·ª•ng c√°c m·∫°ch flip-flop (th∆∞·ªùng l√† 6 transistor) ƒë·ªÉ l∆∞u tr·ªØ m·ªói bit d·ªØ li·ªáu. C·∫•u tr√∫c n√†y gi√∫p SRAM nhanh v√† kh√¥ng c·∫ßn l√†m m·ªõi, nh∆∞ng t·ªën di·ªán t√≠ch v√† ƒë·∫Øt h∆°n DRAM." },
            { id: 182, question: "DRAM is much costlier than SRAM.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. SRAM ƒë·∫Øt h∆°n nhi·ªÅu so v·ªõi DRAM tr√™n m·ªói bit do c·∫•u tr√∫c ph·ª©c t·∫°p h∆°n (d√πng flip-flop thay v√¨ m·ªôt t·ª• ƒëi·ªán v√† m·ªôt transistor)." },
            { id: 183, question: "A number of chips can be grouped together to form a memory bank.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. M·ªôt memory bank l√† m·ªôt nh√≥m c√°c chip nh·ªõ ho·∫°t ƒë·ªông c√πng nhau ƒë·ªÉ t·∫°o th√†nh m·ªôt t·ª´ d·ªØ li·ªáu c√≥ ƒë·ªô r·ªông b·∫±ng v·ªõi bus d·ªØ li·ªáu c·ªßa h·ªá th·ªëng." },
            { id: 184, question: "Which of the following memory types are nonvolatile?", options: ["erasable PROM", "programmable ROM", "flash memory", "all of the above"], correct: 3, type: "single", explanation: "T·∫•t c·∫£ c√°c lo·∫°i b·ªô nh·ªõ ƒë∆∞·ª£c li·ªát k√™ (EPROM, PROM, Flash memory) ƒë·ªÅu l√† c√°c d·∫°ng c·ªßa ROM v√† ƒë·ªÅu l√† b·ªô nh·ªõ kh√¥ng kh·∫£ bi·∫øn (nonvolatile)." },
            { id: 185, question: "SSD performance has a tendency to speed up as the device is used.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. Hi·ªáu su·∫•t c·ªßa SSD c√≥ xu h∆∞·ªõng gi·∫£m ƒëi theo th·ªùi gian s·ª≠ d·ª•ng, ƒë·∫∑c bi·ªát l√† khi ·ªï ƒëƒ©a ƒë·∫ßy, do c√°c qu√° tr√¨nh ph·ª©c t·∫°p nh∆∞ thu gom r√°c (garbage collection) v√† hao m√≤n ghi (write amplification)." },
            { id: 186, question: "The width of a track is double that of the head.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. ƒê·ªô r·ªông c·ªßa m·ªôt track th∆∞·ªùng x·∫•p x·ªâ b·∫±ng ƒë·ªô r·ªông c·ªßa ƒë·∫ßu ƒë·ªçc/ghi." },
            { id: 187, question: "RDRAM is limited by the fact that it can only send data to the processor once per bus clock cycle.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. RDRAM (Rambus DRAM) c≈©ng s·ª≠ d·ª•ng k·ªπ thu·∫≠t double data rate, truy·ªÅn d·ªØ li·ªáu ·ªü c·∫£ hai c·∫°nh c·ªßa t√≠n hi·ªáu xung nh·ªãp, t∆∞∆°ng t·ª± nh∆∞ DDR SDRAM." },
            { id: 188, question: "DDR3 increases the prefetch buffer size to 8 bits.", options: ["CDRAM", "RDRAM", "DDR3", "all of the above"], correct: 2, type: "single", explanation: "DDR3 tƒÉng g·∫•p ƒë√¥i k√≠ch th∆∞·ªõc prefetch buffer so v·ªõi DDR2, t·ª´ 4n l√™n 8n, cho ph√©p tƒÉng g·∫•p ƒë√¥i bƒÉng th√¥ng d·ªØ li·ªáu ·ªü c√πng m·ªôt t·∫ßn s·ªë l√µi b·ªô nh·ªõ." },
            { id: 189, question: "The SSDs now on the market use a type of semiconductor memory referred to as flash memory.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. H·∫ßu h·∫øt c√°c ·ªï ƒëƒ©a th·ªÉ r·∫Øn (SSD) th∆∞∆°ng m·∫°i hi·ªán nay ƒë·ªÅu s·ª≠ d·ª•ng b·ªô nh·ªõ flash (c·ª• th·ªÉ l√† NAND flash) l√†m ph∆∞∆°ng ti·ªán l∆∞u tr·ªØ." },
            { id: 190, question: "__________ is the technology that exchanges data with the processor synchronized to an external clock signal and runs at the full speed of the processor/memory bus without imposing wait states.", options: ["DDR-DRAM", "SDRAM", "CDRAM", "none of the above"], correct: 1, type: "single", explanation: "SDRAM (Synchronous DRAM) l√† lo·∫°i DRAM ho·∫°t ƒë·ªông ƒë·ªìng b·ªô v·ªõi xung nh·ªãp c·ªßa bus h·ªá th·ªëng, cho ph√©p truy·ªÅn d·ªØ li·ªáu hi·ªáu qu·∫£ h∆°n v√† kh√¥ng c·∫ßn c√°c tr·∫°ng th√°i ch·ªù (wait states) nh∆∞ DRAM kh√¥ng ƒë·ªìng b·ªô." },
            { id: 191, question: "Which properties do all semiconductor memory cells share?", options: ["they exhibit two stable states which can be used to represent binary 1 and 0", "they are capable of being written into to set the state", "they are capable of being read to sense the state", "all of the above"], correct: 3, type: "single", explanation: "T·∫•t c·∫£ c√°c √¥ nh·ªõ b√°n d·∫´n ƒë·ªÅu ph·∫£i c√≥ ba thu·ªôc t√≠nh c∆° b·∫£n: c√≥ hai tr·∫°ng th√°i ·ªïn ƒë·ªãnh ƒë·ªÉ bi·ªÉu di·ªÖn 0 v√† 1, c√≥ kh·∫£ nƒÉng ƒë∆∞·ª£c ghi ƒë·ªÉ thi·∫øt l·∫≠p tr·∫°ng th√°i, v√† c√≥ kh·∫£ nƒÉng ƒë∆∞·ª£c ƒë·ªçc ƒë·ªÉ c·∫£m nh·∫≠n tr·∫°ng th√°i." },
            { id: 192, question: "A DDR3 module transfers data at a clock rate of __________ MHz.", options: ["600 to 1200", "800 to 1600", "1000 to 2000", "1500 to 3000"], correct: 1, type: "single", explanation: "C√°c module DDR3 c√≥ t·ªëc ƒë·ªô truy·ªÅn d·ªØ li·ªáu hi·ªáu qu·∫£ (effective clock rate) trong kho·∫£ng t·ª´ 800 ƒë·∫øn 2133 MT/s, t∆∞∆°ng ·ª©ng v·ªõi xung nh·ªãp bus I/O t·ª´ 400 ƒë·∫øn 1066 MHz. Ph·∫°m vi 800-1600 MHz bao g·ªìm c√°c chu·∫©n DDR3 ph·ªï bi·∫øn nh·∫•t." },
            { id: 193, question: "The disadvantage of using CAV is that individual blocks of data can only be directly addressed by track and sector.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. Vi·ªác c√≥ th·ªÉ ƒë·ªãnh v·ªã c√°c kh·ªëi d·ªØ li·ªáu theo track v√† sector l√† m·ªôt ∆∞u ƒëi·ªÉm, kh√¥ng ph·∫£i nh∆∞·ª£c ƒëi·ªÉm. Nh∆∞·ª£c ƒëi·ªÉm c·ªßa CAV (Constant Angular Velocity) l√† m·∫≠t ƒë·ªô d·ªØ li·ªáu kh√¥ng ƒë·ªìng ƒë·ªÅu, l√£ng ph√≠ kh√¥ng gian ·ªü c√°c track b√™n ngo√†i." },
            { id: 194, question: "With _________ the microchip is organized so that a section of memory cells are erased in a single action.", options: ["flash memory", "SDRAM", "DRAM", "EEPROM"], correct: 0, type: "single", explanation: "Flash memory ƒë∆∞·ª£c t·ªï ch·ª©c ƒë·ªÉ c√≥ th·ªÉ x√≥a m·ªôt ph·∫ßn (m·ªôt kh·ªëi ho·∫∑c m·ªôt sector) c√°c √¥ nh·ªõ trong m·ªôt h√†nh ƒë·ªông duy nh·∫•t, ƒë√¢y l√† ƒë·∫∑c ƒëi·ªÉm ch√≠nh ph√¢n bi·ªát n√≥ v·ªõi EEPROM (x√≥a t·ª´ng byte)." },
            { id: 195, question: "Greater ability to withstand shock and damage, improvement in the uniformity of the magnet film surface to increase disk reliability, and a significant reduction in overall surface defects to help reduce read-write errors, are all benefits of __________.", options: ["magnetic read and write mechanisms", "platters", "the glass substrate", "a solid state drive"], correct: 2, type: "single", explanation: "Vi·ªác s·ª≠ d·ª•ng ƒë·∫ø ƒëƒ©a b·∫±ng th·ªßy tinh (glass substrate) thay v√¨ nh√¥m mang l·∫°i nhi·ªÅu l·ª£i √≠ch, bao g·ªìm ƒë·ªô c·ª©ng cao h∆°n (ch·ªëng s·ªëc t·ªët h∆°n), b·ªÅ m·∫∑t ph·∫≥ng h∆°n (tƒÉng ƒë·ªô tin c·∫≠y) v√† √≠t khuy·∫øt t·∫≠t h∆°n." },
            { id: 196, question: "The advantage of RAM is that the data or program is permanently in main memory and need never be loaded from a secondary storage device.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. RAM l√† b·ªô nh·ªõ kh·∫£ bi·∫øn (volatile). D·ªØ li·ªáu ph·∫£i ƒë∆∞·ª£c n·∫°p t·ª´ thi·∫øt b·ªã l∆∞u tr·ªØ th·ª© c·∫•p (nh∆∞ ·ªï c·ª©ng) v√†o RAM ƒë·ªÉ s·ª≠ d·ª•ng v√† s·∫Ω m·∫•t khi t·∫Øt ngu·ªìn." },
            { id: 197, question: "Semiconductor memory comes in packaged chips.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. B·ªô nh·ªõ b√°n d·∫´n ƒë∆∞·ª£c s·∫£n xu·∫•t d∆∞·ªõi d·∫°ng c√°c m·∫°ch t√≠ch h·ª£p (IC) v√† ƒë∆∞·ª£c ƒë√≥ng g√≥i th√†nh c√°c chip nh·ªõ." },
            { id: 198, question: "All DRAMs require a refresh operation.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. Do c·∫•u tr√∫c l∆∞u tr·ªØ d·ªØ li·ªáu b·∫±ng t·ª• ƒëi·ªán, t·∫•t c·∫£ c√°c lo·∫°i DRAM ƒë·ªÅu c·∫ßn ƒë∆∞·ª£c l√†m m·ªõi ƒë·ªãnh k·ª≥ ƒë·ªÉ ch·ªëng l·∫°i s·ª± r√≤ r·ªâ ƒëi·ªán t√≠ch." },
            { id: 199, question: "A number of chips can be grouped together to form a memory bank.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. C√°c chip nh·ªõ th∆∞·ªùng ƒë∆∞·ª£c nh√≥m l·∫°i v·ªõi nhau ƒë·ªÉ t·∫°o th√†nh m·ªôt memory bank, cho ph√©p truy c·∫≠p ƒë·ªìng th·ªùi ƒë·ªÉ t·∫°o th√†nh m·ªôt t·ª´ d·ªØ li·ªáu c√≥ ƒë·ªô r·ªông mong mu·ªën." },
            { id: 200, question: "An error-correcting code enhances the reliability of the memory at the cost of added complexity.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. M√£ s·ª≠a l·ªói (ECC) tƒÉng c∆∞·ªùng ƒë·ªô tin c·∫≠y c·ªßa b·ªô nh·ªõ b·∫±ng c√°ch th√™m c√°c bit d·ª± ph√≤ng ƒë·ªÉ ph√°t hi·ªán v√† s·ª≠a l·ªói, nh∆∞ng ƒëi·ªÅu n√†y l√†m tƒÉng chi ph√≠ v√† ƒë·ªô ph·ª©c t·∫°p c·ªßa m·∫°ch." },
            { id: 201, question: "DRAM is much costlier than SRAM.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. SRAM ƒë·∫Øt h∆°n nhi·ªÅu so v·ªõi DRAM v√¨ c·∫•u tr√∫c √¥ nh·ªõ c·ªßa n√≥ ph·ª©c t·∫°p h∆°n (s·ª≠ d·ª•ng nhi·ªÅu transistor h∆°n) v√† nhanh h∆°n." },
            { id: 202, question: "RDRAM is limited by the fact that it can only send data to the processor once per bus clock cycle.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. RDRAM (Rambus DRAM) c≈©ng truy·ªÅn d·ªØ li·ªáu ·ªü c·∫£ hai c·∫°nh c·ªßa t√≠n hi·ªáu xung nh·ªãp, t∆∞∆°ng t·ª± nh∆∞ c√¥ng ngh·ªá Double Data Rate." },
            { id: 203, question: "The prefetch buffer is a memory cache located on the RAM chip.", options: ["True", "False"], correct: 0, type: "single", explanation: "ƒê√∫ng. C√°c lo·∫°i SDRAM hi·ªán ƒë·∫°i c√≥ m·ªôt b·ªô ƒë·ªám n·∫°p tr∆∞·ªõc (prefetch buffer) tr√™n chip ƒë·ªÉ tƒÉng t·ªëc ƒë·ªô truy·ªÅn d·ªØ li·ªáu b·∫±ng c√°ch ƒë·ªçc tr∆∞·ªõc m·ªôt kh·ªëi bit." },
            { id: 204, question: "The SRAM on the CDRAM cannot be used as a buffer to support the serial access of a block of data.", options: ["True", "False"], correct: 1, type: "single", explanation: "Sai. Ch·ª©c nƒÉng ch√≠nh c·ªßa SRAM tr√™n chip CDRAM (Cache DRAM) ch√≠nh l√† l√†m b·ªô ƒë·ªám ƒë·ªÉ h·ªó tr·ª£ truy c·∫≠p n·ªëi ti·∫øp nhanh ch√≥ng m·ªôt kh·ªëi d·ªØ li·ªáu." },
            { id: 205, question: "Which properties do all semiconductor memory cells share?", options: ["they exhibit two stable states which can be used to represent binary 1 and 0", "they are capable of being written into to set the state", "they are capable of being read to sense the state", "all of the above"], correct: 3, type: "single", explanation: "M·ªôt √¥ nh·ªõ b√°n d·∫´n ph·∫£i c√≥ ba ƒë·∫∑c t√≠nh c∆° b·∫£n: c√≥ hai tr·∫°ng th√°i ·ªïn ƒë·ªãnh (ƒë·ªÉ l∆∞u 0 v√† 1), c√≥ th·ªÉ ƒë∆∞·ª£c ghi v√†o, v√† c√≥ th·ªÉ ƒë∆∞·ª£c ƒë·ªçc ra." },
            { id: 206, question: "One distinguishing characteristic of memory that is designated as _________ is that it is possible to both to read data from the memory and to write new data into the memory easily and rapidly.", options: ["RAM", "ROM", "EPROM", "EEPROM"], correct: 0, type: "single", explanation: "RAM (Random Access Memory) l√† lo·∫°i b·ªô nh·ªõ cho ph√©p c·∫£ thao t√°c ƒë·ªçc v√† ghi d·ªØ li·ªáu m·ªôt c√°ch d·ªÖ d√†ng v√† nhanh ch√≥ng." },
            { id: 207, question: "Which of the following memory types are nonvolatile?", options: ["erasable PROM", "programmable ROM", "flash memory", "all of the above"], correct: 3, type: "single", explanation: "T·∫•t c·∫£ c√°c lo·∫°i b·ªô nh·ªõ ƒë∆∞·ª£c li·ªát k√™ (EPROM, PROM, Flash) ƒë·ªÅu l√† b·ªô nh·ªõ kh√¥ng kh·∫£ bi·∫øn, ch√∫ng gi·ªØ l·∫°i d·ªØ li·ªáu khi kh√¥ng c√≥ ngu·ªìn ƒëi·ªán." },
            { id: 208, question: "In a _________, binary values are stored using traditional flip-flop logic-gate configurations.", options: ["ROM", "SRAM", "DRAM", "RAM"], correct: 1, type: "single", explanation: "SRAM (Static RAM) s·ª≠ d·ª•ng c√°c m·∫°ch l·∫≠t (flip-flop) ƒë·ªÉ l∆∞u tr·ªØ m·ªói bit, gi√∫p n√≥ nhanh v√† kh√¥ng c·∫ßn l√†m m·ªõi." },
            { id: 209, question: "A __________ contains a permanent pattern of data that cannot be changed, is nonvolatile, and cannot have new data written into it.", options: ["RAM", "SRAM", "ROM", "flash memory"], correct: 2, type: "single", explanation: "ROM (Read-Only Memory) theo ƒë·ªãnh nghƒ©a c∆° b·∫£n l√† b·ªô nh·ªõ ch·ªâ ƒë·ªçc, ch·ª©a d·ªØ li·ªáu vƒ©nh vi·ªÖn kh√¥ng th·ªÉ thay ƒë·ªïi v√† kh√¥ng m·∫•t khi m·∫•t ƒëi·ªán." },
            { id: 210, question: "With _________ the microchip is organized so that a section of memory cells are erased in a single action.", options: ["flash memory", "SDRAM", "DRAM", "EEPROM"], correct: 0, type: "single", explanation: "Flash memory cho ph√©p x√≥a d·ªØ li·ªáu theo t·ª´ng kh·ªëi (section/block), ƒë√¢y l√† m·ªôt ƒë·∫∑c ƒëi·ªÉm quan tr·ªçng gi√∫p n√≥ hi·ªáu qu·∫£ cho vi·ªác l∆∞u tr·ªØ d·ªØ li·ªáu l·ªõn." }
        ];

        let userAnswers = {};
        let showingAnswers = false;

        function initQuiz() {
            renderAllQuestions();
            updateScoreSummary();
        }

        function renderAllQuestions() {
            const quizContent = document.getElementById('quizContent');
            
            quizContent.innerHTML = questions.map(question => `
                <div class="question-item" id="question-${question.id}">
                    <div class="question-header">
                        <div class="question-number">C√¢u ${question.id}</div>
                        <div class="question-status" id="status-${question.id}">‚ùì</div>
                    </div>
                    
                    <div class="question-text">${question.question}</div>
                    
                    <div class="options-container">
                        ${question.options.map((option, index) => `
                            <div class="option-item" onclick="selectOption(${question.id}, ${index})">
                                ${question.type === 'multiple' ? 
                                    `<input type="checkbox" class="option-checkbox" id="q${question.id}-opt${index}" onchange="selectOption(${question.id}, ${index})">` :
                                    `<input type="radio" name="q${question.id}" class="option-radio" id="q${question.id}-opt${index}" onchange="selectOption(${question.id}, ${index})">`
                                }
                                <label class="option-text" for="q${question.id}-opt${index}">
                                    ${String.fromCharCode(65 + index)}. ${option}
                                </label>
                            </div>
                        `).join('')}
                    </div>
                    
                    <div class="explanation" id="explanation-${question.id}">
                        <h4><span class="icon">üí°</span>Gi·∫£i th√≠ch:</h4>
                        <p>${question.explanation}</p>
                    </div>
                </div>
            `).join('');
        }

        function selectOption(questionId, optionIndex) {
            const question = questions.find(q => q.id === questionId);
            const questionElement = document.getElementById(`question-${questionId}`);
            const optionElement = document.getElementById(`q${questionId}-opt${optionIndex}`);
            
            if (showingAnswers) return; // Prevent changes when answers are shown
            
            if (question.type === 'multiple') {
                // Handle multiple choice
                if (!userAnswers[questionId]) {
                    userAnswers[questionId] = [];
                }
                
                if (optionElement.checked) {
                    if (!userAnswers[questionId].includes(optionIndex)) {
                        userAnswers[questionId].push(optionIndex);
                    }
                } else {
                    userAnswers[questionId] = userAnswers[questionId].filter(idx => idx !== optionIndex);
                }
                
                // Check if user has selected the correct number of answers for multiple choice
                const correctAnswers = Array.isArray(question.correct) ? question.correct : [question.correct];
                if (userAnswers[questionId] && userAnswers[questionId].length === correctAnswers.length) {
                    showQuestionFeedback(questionId);
                } else {
                    hideQuestionFeedback(questionId);
                }
            } else {
                // Handle single choice
                userAnswers[questionId] = optionIndex;
                // Show feedback immediately for single choice
                showQuestionFeedback(questionId);
            }
            
            updateQuestionStatus(questionId);
            updateScoreSummary();
        }

        function showQuestionFeedback(questionId) {
            const question = questions.find(q => q.id === questionId);
            const explanationElement = document.getElementById(`explanation-${questionId}`);
            const isCorrect = checkAnswer(questionId);
            
            // Show explanation
            explanationElement.classList.add('show');
            
            // Update option styling to show correct/incorrect
            const optionElements = document.querySelectorAll(`[id^="q${questionId}-opt"]`);
            optionElements.forEach((element, index) => {
                const optionContainer = element.parentElement;
                optionContainer.classList.remove('correct', 'incorrect', 'user-selected', 'user-incorrect');
                
                // Remove existing indicators
                const existingIndicator = optionContainer.querySelector('.answer-indicator');
                if (existingIndicator) {
                    existingIndicator.remove();
                }
                
                const userAnswer = userAnswers[questionId];
                const isUserSelection = question.type === 'multiple' ? 
                    (userAnswer && userAnswer.includes(index)) : 
                    (userAnswer === index);
                
                if (question.type === 'multiple') {
                    const correctAnswers = Array.isArray(question.correct) ? question.correct : [question.correct];
                    
                    if (correctAnswers.includes(index)) {
                        // This is a correct answer
                        optionContainer.classList.add('correct');
                        const indicator = document.createElement('span');
                        indicator.className = 'answer-indicator correct-indicator';
                        indicator.textContent = isUserSelection ? '‚úì ƒê√∫ng' : '‚úì ƒê√°p √°n ƒë√∫ng';
                        optionContainer.appendChild(indicator);
                    } else if (isUserSelection) {
                        // User selected wrong answer
                        optionContainer.classList.add('user-incorrect');
                        const indicator = document.createElement('span');
                        indicator.className = 'answer-indicator incorrect-indicator';
                        indicator.textContent = '‚úó Sai';
                        optionContainer.appendChild(indicator);
                    }
                } else {
                    if (index === question.correct) {
                        // This is the correct answer
                        optionContainer.classList.add('correct');
                        const indicator = document.createElement('span');
                        indicator.className = 'answer-indicator correct-indicator';
                        indicator.textContent = isUserSelection ? '‚úì ƒê√∫ng' : '‚úì ƒê√°p √°n ƒë√∫ng';
                        optionContainer.appendChild(indicator);
                    } else if (isUserSelection) {
                        // User selected wrong answer
                        optionContainer.classList.add('user-incorrect');
                        const indicator = document.createElement('span');
                        indicator.className = 'answer-indicator incorrect-indicator';
                        indicator.textContent = '‚úó Sai';
                        optionContainer.appendChild(indicator);
                    }
                }
            });
        }

        function hideQuestionFeedback(questionId) {
            const explanationElement = document.getElementById(`explanation-${questionId}`);
            explanationElement.classList.remove('show');
            
            // Remove feedback styling from options
            const optionElements = document.querySelectorAll(`[id^="q${questionId}-opt"]`);
            optionElements.forEach((element, index) => {
                const optionContainer = element.parentElement;
                optionContainer.classList.remove('correct', 'incorrect', 'user-selected', 'user-incorrect');
                
                // Remove existing indicators
                const existingIndicator = optionContainer.querySelector('.answer-indicator');
                if (existingIndicator) {
                    existingIndicator.remove();
                }
            });
        }

        function updateQuestionStatus(questionId) {
            const question = questions.find(q => q.id === questionId);
            const statusElement = document.getElementById(`status-${questionId}`);
            const questionElement = document.getElementById(`question-${questionId}`);
            
            // Check if question is properly answered
            let isAnswered = false;
            if (question.type === 'multiple') {
                const correctAnswers = Array.isArray(question.correct) ? question.correct : [question.correct];
                isAnswered = userAnswers[questionId] && userAnswers[questionId].length > 0;
            } else {
                isAnswered = userAnswers[questionId] !== undefined;
            }
            
            if (isAnswered) {
                if (showingAnswers || hasQuestionFeedback(questionId)) {
                    const isCorrect = checkAnswer(questionId);
                    statusElement.textContent = isCorrect ? '‚úÖ' : '‚ùå';
                    questionElement.className = `question-item ${isCorrect ? 'answered' : 'incorrect'}`;
                } else {
                    statusElement.textContent = '‚úèÔ∏è';
                    questionElement.className = 'question-item answered';
                }
            } else {
                statusElement.textContent = '‚ùì';
                questionElement.className = 'question-item';
            }
        }

        function hasQuestionFeedback(questionId) {
            const explanationElement = document.getElementById(`explanation-${questionId}`);
            return explanationElement.classList.contains('show');
        }

        function checkAnswer(questionId) {
            const question = questions.find(q => q.id === questionId);
            const userAnswer = userAnswers[questionId];
            
            if (userAnswer === undefined) return false;

            if (question.type === 'multiple') {
                const correctAnswers = Array.isArray(question.correct) ? question.correct : [question.correct];
                return userAnswer.length === correctAnswers.length && 
                       userAnswer.every(ans => correctAnswers.includes(ans)) &&
                       correctAnswers.every(ans => userAnswer.includes(ans));
            } else {
                return userAnswer === question.correct;
            }
        }

        function updateScoreSummary() {
            const answeredCount = Object.keys(userAnswers).filter(qId => {
                const answer = userAnswers[qId];
                return answer !== undefined && (Array.isArray(answer) ? answer.length > 0 : true);
            }).length;
            
            const correctCount = questions.filter(q => checkAnswer(q.id)).length;
            const percentage = questions.length > 0 ? Math.round((correctCount / questions.length) * 100) : 0;
            
            document.getElementById('answeredCount').textContent = answeredCount;
            document.getElementById('correctCount').textContent = correctCount;
            document.getElementById('scorePercentage').textContent = percentage + '%';
        }

        function showAllAnswers() {
            showingAnswers = true;
            
            questions.forEach(question => {
                const explanationElement = document.getElementById(`explanation-${question.id}`);
                explanationElement.classList.add('show');
                
                // Highlight correct answers only
                const optionElements = document.querySelectorAll(`[id^="q${question.id}-opt"]`);
                optionElements.forEach((element, index) => {
                    const optionContainer = element.parentElement;
                    optionContainer.classList.remove('correct', 'incorrect', 'selected', 'user-selected', 'user-incorrect');
                    
                    // Remove existing indicators
                    const existingIndicator = optionContainer.querySelector('.answer-indicator');
                    if (existingIndicator) {
                        existingIndicator.remove();
                    }
                    
                    const isCorrect = Array.isArray(question.correct) ? question.correct.includes(index) : index === question.correct;

                    if (isCorrect) {
                        optionContainer.classList.add('correct');
                        const indicator = document.createElement('span');
                        indicator.className = 'answer-indicator correct-indicator';
                        indicator.textContent = '‚úì ƒê√°p √°n ƒë√∫ng';
                        optionContainer.appendChild(indicator);
                    }
                    
                    // Disable further interactions
                    element.disabled = true;
                });
                
                updateQuestionStatus(question.id);
            });
            
            updateScoreSummary();
        }

        function checkAllAnswers() {
            showingAnswers = true;
            
            questions.forEach(question => {
                showQuestionFeedback(question.id);
                updateQuestionStatus(question.id);
                
                const optionElements = document.querySelectorAll(`[id^="q${question.id}-opt"]`);
                optionElements.forEach(element => {
                    element.disabled = true;
                });
            });
            
            updateScoreSummary();
        }

        function resetQuiz() {
            userAnswers = {};
            showingAnswers = false;
            
            // Reset all form elements
            document.querySelectorAll('input[type="radio"], input[type="checkbox"]').forEach(input => {
                input.checked = false;
                input.disabled = false;
            });
            
            // Hide all explanations and feedback
            questions.forEach(question => {
                hideQuestionFeedback(question.id);
            });
            
            // Reset all option styling and remove indicators
            document.querySelectorAll('.option-item').forEach(option => {
                option.classList.remove('correct', 'incorrect', 'selected', 'user-selected', 'user-incorrect');
                const indicator = option.querySelector('.answer-indicator');
                if (indicator) {
                    indicator.remove();
                }
            });
            
            // Update all question statuses
            questions.forEach(question => {
                updateQuestionStatus(question.id);
            });
            
            updateScoreSummary();
        }

        // Initialize quiz when page loads
        document.addEventListener('DOMContentLoaded', initQuiz);
    </script>
</body>
</html>
