% !Mode:: "TeX:UTF-8"

%W. Black and D. Hodges, “Time interleaved converter arrays,” Solid-State Circuits, IEEE Journal of, vol. 15, no. 6, pp. 1022 – 1029, dec1980.
@article{black1980time,
  title={Time interleaved converter arrays},
  author={Black Jr, William C and Hodges, David and others},
  journal={Solid-State Circuits, IEEE Journal of},
  volume={15},
  number={6},
  pages={1022--1029},
  year={1980},
  publisher={IEEE}
}

%L. Kull et al., “A 90GS/s 8b 667m W 64-interleaved SAR ADC in32nm digital SOI CMOS,” in Solid-State Circuits Conference Digestof Technical Papers (ISSCC), 2014 IEEE International, Feb 2014, pp.378–379.


@inproceedings{kull201422,
  title={22.1 A 90GS/s 8b 667mW 64$\times$ interleaved SAR ADC in 32nm digital SOI CMOS},
  author={Kull, Lukas and Toifl, Thomas and Schmatz, Martin and Francese, Pier Andrea and Menolfi, Christian and Braendli, Matthias and Kossel, Marcel and Morf, Thomas and Andersen, Toke Meyer and Leblebici, Yusuf},
  booktitle={Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International},
  pages={378--379},
  year={2014},
  organization={IEEE}
}



%D. Fu et al., “A digital background calibration technique for time-interleaved analog-to-digital converters,” Solid-State Circuits, IEEEJournal of, vol. 33, no. 12, pp. 1904 –1911, dec 1998.
@article{fu1998digital,
  title={A digital background calibration technique for time-interleaved analog-to-digital converters},
  author={Fu, Daihong and Dyer, Kenneth C and Lewis, Stephen H and Hurst, Paul J},
  journal={Solid-State Circuits, IEEE Journal of},
  volume={33},
  number={12},
  pages={1904--1911},
  year={1998},
  publisher={IEEE}
}
% J.-E. Eklund and F. Gustafsson, “Digital offset compensation of time-interleaved ADC using random chopper sampling,” in Circuits andSystems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEEInternational Symposium on, vol. 3, 2000, pp. 447 –450 vol.3.

@inproceedings{eklund2000digital,
  title={Digital offset compensation of time-interleaved ADC using random chopper sampling},
  author={Eklund, Jan-Erik and Gustafsson, Fredrik},
  booktitle={Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on},
  volume={3},
  pages={447--450},
  year={2000},
  organization={IEEE}
}

%S. Mendel and C. Vogel, “On the Compensation of Magnitude ResponseMismatches in M-channel Time-interleaved ADCs,” in Circuits andSystems, 2007. ISCAS 2007. IEEE International Symposium on, may2007, pp. 3375 –3378.
@inproceedings{mendel2007compensation,
  title={On the compensation of magnitude response mismatches in m-channel time-interleaved ADCs},
  author={Mendel, Stefan and Vogel, Christian},
  booktitle={Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on},
  pages={3375--3378},
  year={2007},
  organization={IEEE}
}
%[6] N. Le Dortz et al., “A 1.62GS/s time-interleaved SAR ADC with digitalbackground mismatch calibration achieving interleaving spurs below70d BFS,” in Solid-State Circuits Conference Digest of Technical Papers(ISSCC), 2014 IEEE International, Feb 2014, pp. 386–388.
@inproceedings{le201422,
  title={22.5 A 1.62 GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS},
  author={Le Dortz, Nicolas and Blanc, Jean-Pierre and Simon, Thierry and Verhaeren, Sarah and Rouat, Emmanuel and Urard, Pascal and Le Tual, Stéphane and Goguet, Dimitri and Lelandais-Perrault, Caroline and Benabes, Philippe},
  booktitle={Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International},
  pages={386--388},
  year={2014},
  organization={IEEE}
}

%%[7] J. Elbornsson, F. Gustafsson, and J.-E. Eklund, “Blind adaptive equal-ization of mismatch errors in a time-interleaved A/D converter system,”Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 51,no. 1, pp. 151 – 158, jan. 2004.

%%[8] D. Stepanovic and B. Nikolic, “A 2.8 GS/s 44.6 m W Time-InterleavedADC Achieving 50.9 d B SNDR and 3 d B Effective Resolution Band-width of 1.5 GHz in 65 nm CMOS,” Solid-State Circuits, IEEE Journalof, vol. 48, no. 4, pp. 971–982, 2013.
%[9] V. Divi and G. Wornell, “Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters,” Selected Topics in SignalProcessing, IEEE Journal of, vol. 3, no. 3, pp. 509 –522, june 2009.
%[10] C. Luo, L. Zhu, and J. Mc Clellan, “Coordinated blind calibration fortime interleaved ADCS,” in Acoustics, Speech and Signal Processing(ICASSP), 2013 IEEE International Conference on, May 2013, pp.3890–3894.
%[11] H. Jin, E. Lee, and M. Hassoun, “Time-interleaved A/D converter withchannel randomization,” in Circuits and Systems, 1997. ISCAS ’97.,Proceedings of 1997 IEEE International Symposium on, vol. 1, jun1997, pp. 425 –428 vol.1.
%[12] K. El-Sankary, A. Assi, and M. Sawan, “New sampling method toimprove the SFDR of time-interleaved ADCs,” in Circuits and Systems,2003. ISCAS ’03. Proceedings of the 2003 International Symposium on,vol. 1, may 2003, pp. I–833 – I–836 vol.1.
%[13] C. Vogel, D. Draxelmayr, and F. Kuttner, “Compensation of timingmismatches in time-interleaved analog-to-digital converters throughtransfer characteristics tuning,” in Circuits and Systems, 2004. MWSCAS’04. The 2004 47th Midwest Symposium on, vol. 1, july 2004, pp. I –341–4 vol.1.
%[14] I.-N. Ku et al., “A 40-m W 7-bit 2.2-GS/s Time-Interleaved SubrangingCMOS ADC for Low-Power Gigabit Wireless Communications,” Solid-State Circuits, IEEE Journal of, vol. 47, no. 8, pp. 1854 –1865, aug.2012.
%[15] M. El-Chammas and B. Murmann, “A 12-GS/s 81-m W 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration,”Solid-State Circuits, IEEE Journal of, vol. 46, no. 4, pp. 838 –847,april 2011.
%[16] V.-C. Chen and L. Pileggi, “A 69.5m W 20GS/s 6b time-interleavedADC with embedded time-to-digital calibration in 32nm CMOS SOI,”in Solid-State Circuits Conference Digest of Technical Papers (ISSCC),2014 IEEE International, Feb 2014, pp. 380–381.
%[17] S. Lee, A. Chandrakasan, and H.-S. Lee, “A 1GS/s 10b 18.9m W time-interleaved SAR ADC with background timing-skew calibration,” inSolid-State Circuits Conference Digest of Technical Papers (ISSCC),2014 IEEE International, Feb 2014, pp. 384–385.
%[18] M. Seo, M. Rodwell, and U. Madhow, “A Low Computation AdaptiveBlind Mismatch Correction for Time-Interleaved ADCs,” in Circuitsand Systems, 2006. MWSCAS ’06. 49th IEEE International MidwestSymposium on, vol. 1, aug. 2006, pp. 292 –296.
%[19] S. Huang and B. Levy, “Blind Calibration of Timing Offsets for Four-Channel Time-Interleaved ADCs,” Circuits and Systems I: RegularPapers, IEEE Transactions on, vol. 54, no. 4, pp. 863 –876, april 2007.
%[20] B. Razavi, “Design Considerations for Interleaved ADCs,” Solid-StateCircuits, IEEE Journal of, vol. PP, no. 99, pp. 1–12, 2013.



%[1] 王浩刚，聂在平.三维矢量散射积分方程中奇异性分析[J].电子学报，1999, 27(12): 68-71

@article{wang1999sanwei,
  title={三维矢量散射积分方程中奇异性分析},
  author={王浩刚 and 聂在平},
  journal={电子学报},
  volume={27},
  number={12},
  pages={68--71},
  year={1999},
  language =     {Chinese}
}
%[2] X. F. Liu, B. Z. Wang, W. Shao. A marching-on-in-order scheme for exact attenuation constant extraction of lossy transmission lines[C]. China-Japan Joint Microwave Conference Proceedings, Chengdu, 2006, 527-529
@conference{liuxf2006,
  author =       {Liu,X F and Wang,B Z and Shao,W},
  title =        {A marching-on-in-order scheme for exact attenuation constant extraction of lossy transmission lines},
  year =         {2006},
  pages  =       {527-529},
  address =      {Chengdu},
  publisher =    {China-Japan Joint Microwave Conference Proceedings}
}

%[3] 竺可桢.物理学[M].北京：科学出版社，1973, 56-60
@book{zhu1973wulixue,
  title={物理学},
  author={竺可桢},
  year={1973},
  address={北京},
  pages={56-60},
  publisher={科学出版社},
  language =     {Chinese}
}

%[4] 陈念永.毫米波细胞生物效应及抗肿瘤研究[D].成都：电子科技大学，2001, 50-60
@thesis{chen2001hao,
  AUTHOR =       {陈念永},
  TITLE =        {毫米波细胞生物效应及抗肿瘤研究},
  school =       {电子科技大学},
  YEAR =         {2001},
  pages  =       {50-60},
  address =      {成都},
  language =     {Chinese}
}

%[5] 顾春.牢牢把握稳中求进的总基调[N].人民日报，2012年3月31日
@newspaper{gu2012lao,
  AUTHOR =       {顾春},
  TITLE =        {牢牢把握稳中求进的总基调},
  JOURNAL =      {人民日报},
  date =         {2012年3月31日},
  language =     {Chinese}
}

%[6] 冯西桥.核反应堆压力容器的LBB分析[R].北京：清华大学核能技术设计研究院，1997年6月25日
@techreport{feng997he,
  AUTHOR =       {冯西桥},
  TITLE =        {核反应堆压力容器的LBB分析},
  institution =  {清华大学核能技术设计研究院},
  date =         {1997年6月25日},
  address =      {北京},
  language =     {Chinese}
}

%[7] 肖珍新.一种新型排渣阀调节降温装置[P].中国，实用新型专利，ZL201120085830.0, 2012年4月25日
@patent{xiao2012yi,
  AUTHOR =       {肖珍新},
  TITLE =        {一种新型排渣阀调节降温装置},
  date =         {2012年4月25日},
  type =         {实用新型专利},
  country =      {中国},
  patentid =     {ZL201120085830.0},
  language =     {Chinese}
}

%[8] 中华人民共和国国家技术监督局.GB3100-3102.中华人民共和国国家标准--量与单位[S]. 北京：中国标准出版社，1994年11月1日
@standard{zhong1994zhong,
  AUTHOR =       {中华人民共和国国家技术监督局},
  number =       {GB3100-3102},
  TITLE =        {中华人民共和国国家标准--量与单位},
  PUBLISHER =    {中国标准出版社},
  date =         {1994年11月1日},
  address =      {北京},
  language =     {Chinese}
}

%[9] M. Clerc. Discrete particle swarm optimization: a fuzzy combinatorial box[EB/OL]. http://clere.maurice.free.fr/pso/Fuzzy_Discrere_PSO/Fuzzy_DPSO.htm, July 16, 2010
@digital{clerc2010discrete,
  author =       {M. Clerc},
  title =        {Discrete particle swarm optimization: a fuzzy combinatorial box},
  TypeofLit =    {EB/OL},
  date=          {July 16, 2010},
  url =          {http://clere.maurice.free.fr/pso/Fuzzy_Discrere_PSO/Fuzzy_DPSO.htm},
  language =     {}
}

