library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

--------------------------------------------------------------

entity test is

end test;

--------------------------------------------------------------

architecture behav of test is
    component adder is
        Port ( 
           a : in STD_LOGIC_VECTOR (7 downto 0);
           b : in STD_LOGIC_VECTOR (7 downto 0);
           cin : in STD_LOGIC;
           sum : out STD_LOGIC_VECTOR (7 downto 0);
           cout : out STD_LOGIC);
    end component adder;
    signal a,b,sum:std_logic_vector(7 downto 0) :=x"00";
    signal cin, cout: std_logic :='0';
begin
    uut_adder : adder port map(a=>a, b=>b, cin=>cin,sum=>sum,cout=>cout);
    process
    begin
        wait for 1000ns;
        a <= x"44";
        b <= x"25";
        cin<='0';
        wait for 10ns;
        a <= x"65";
        b <= x"63";
        cin <= '1';
        wait for 10ns;
        a <= x"08";
        b <= x"0A";
        cin <= '1';
        wait for 10ns;
        a <= x"11";
        b <= x"ff";
        cin <= '0';
        wait;
    end process;

end behav;