{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 14:38:06 2022 " "Info: Processing started: Sat Dec 17 14:38:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "C\[0\]\$latch " "Warning: Node \"C\[0\]\$latch\" is a latch" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[1\] " "Warning: Node \"temp\[1\]\" is a latch" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "C\[1\]\$latch " "Warning: Node \"C\[1\]\$latch\" is a latch" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "C\[2\]\$latch " "Warning: Node \"C\[2\]\$latch\" is a latch" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "C\[3\]\$latch " "Warning: Node \"C\[3\]\$latch\" is a latch" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ZF\[0\]\$latch " "Warning: Node \"ZF\[0\]\$latch\" is a latch" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CF\[0\]\$latch " "Warning: Node \"CF\[0\]\$latch\" is a latch" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opcode\[2\] " "Info: Assuming node \"opcode\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opcode\[1\] " "Info: Assuming node \"opcode\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opcode\[0\] " "Info: Assuming node \"opcode\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "24 " "Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector0~20 " "Info: Detected gated clock \"Selector0~20\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector0~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S0 " "Info: Detected ripple clock \"add_current_state.add2_S0\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[3\]~0 " "Info: Detected gated clock \"C\[3\]~0\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[3\]~1428 " "Info: Detected gated clock \"C\[3\]~1428\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[3\]~1428" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nor_current_state.nor2_S4 " "Info: Detected ripple clock \"nor_current_state.nor2_S4\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nor_current_state.nor2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "and_current_state.and2_S4 " "Info: Detected ripple clock \"and_current_state.and2_S4\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "and_current_state.and2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S4 " "Info: Detected ripple clock \"add_current_state.add2_S4\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[2\]~5 " "Info: Detected gated clock \"C\[2\]~5\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[2\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[2\]~1425 " "Info: Detected gated clock \"C\[2\]~1425\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[2\]~1425" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nor_current_state.nor2_S3 " "Info: Detected ripple clock \"nor_current_state.nor2_S3\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nor_current_state.nor2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "and_current_state.and2_S3 " "Info: Detected ripple clock \"and_current_state.and2_S3\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "and_current_state.and2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S3 " "Info: Detected ripple clock \"add_current_state.add2_S3\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[1\]~10 " "Info: Detected gated clock \"C\[1\]~10\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[1\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[1\]~1423 " "Info: Detected gated clock \"C\[1\]~1423\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[1\]~1423" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nor_current_state.nor2_S2 " "Info: Detected ripple clock \"nor_current_state.nor2_S2\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nor_current_state.nor2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "and_current_state.and2_S2 " "Info: Detected ripple clock \"and_current_state.and2_S2\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "and_current_state.and2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S2 " "Info: Detected ripple clock \"add_current_state.add2_S2\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[0\]~15 " "Info: Detected gated clock \"C\[0\]~15\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[0\]~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[0\]~1419 " "Info: Detected gated clock \"C\[0\]~1419\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[0\]~1419" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Equal2~13 " "Info: Detected gated clock \"Equal2~13\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 92 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nor_current_state.nor2_S1 " "Info: Detected ripple clock \"nor_current_state.nor2_S1\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nor_current_state.nor2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Equal0~26 " "Info: Detected gated clock \"Equal0~26\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 79 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "and_current_state.and2_S1 " "Info: Detected ripple clock \"and_current_state.and2_S1\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "and_current_state.and2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S1 " "Info: Detected ripple clock \"add_current_state.add2_S1\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register and_current_state.and2_S1 register ZF\[0\]\$latch 80.65 MHz 12.4 ns Internal " "Info: Clock \"clk\" has Internal fmax of 80.65 MHz between source register \"and_current_state.and2_S1\" and destination register \"ZF\[0\]\$latch\" (period= 12.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.200 ns + Longest register register " "Info: + Longest register to register delay is 7.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns and_current_state.and2_S1 1 REG LC1_E30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_E30; Fanout = 3; REG Node = 'and_current_state.and2_S1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { and_current_state.and2_S1 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 1.600 ns C\[0\]~1419 2 COMB LC1_E31 4 " "Info: 2: + IC(0.500 ns) + CELL(1.100 ns) = 1.600 ns; Loc. = LC1_E31; Fanout = 4; COMB Node = 'C\[0\]~1419'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { and_current_state.and2_S1 C[0]~1419 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 3.200 ns ZF\[0\]~330 3 COMB LC8_E32 1 " "Info: 3: + IC(0.500 ns) + CELL(1.100 ns) = 3.200 ns; Loc. = LC8_E32; Fanout = 1; COMB Node = 'ZF\[0\]~330'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { C[0]~1419 ZF[0]~330 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.700 ns) 4.000 ns ZF\[0\]~347 4 COMB LC3_E32 1 " "Info: 4: + IC(0.100 ns) + CELL(0.700 ns) = 4.000 ns; Loc. = LC3_E32; Fanout = 1; COMB Node = 'ZF\[0\]~347'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { ZF[0]~330 ZF[0]~347 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 5.000 ns ZF\[0\]~337 5 COMB LC4_E32 1 " "Info: 5: + IC(0.000 ns) + CELL(1.000 ns) = 5.000 ns; Loc. = LC4_E32; Fanout = 1; COMB Node = 'ZF\[0\]~337'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ZF[0]~347 ZF[0]~337 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 6.100 ns ZF\[0\]~321 6 COMB LC7_E32 1 " "Info: 6: + IC(0.100 ns) + CELL(1.000 ns) = 6.100 ns; Loc. = LC7_E32; Fanout = 1; COMB Node = 'ZF\[0\]~321'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { ZF[0]~337 ZF[0]~321 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 7.200 ns ZF\[0\]\$latch 7 REG LC5_E32 1 " "Info: 7: + IC(0.100 ns) + CELL(1.000 ns) = 7.200 ns; Loc. = LC5_E32; Fanout = 1; REG Node = 'ZF\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { ZF[0]~321 ZF[0]$latch } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.900 ns ( 81.94 % ) " "Info: Total cell delay = 5.900 ns ( 81.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 18.06 % ) " "Info: Total interconnect delay = 1.300 ns ( 18.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { and_current_state.and2_S1 C[0]~1419 ZF[0]~330 ZF[0]~347 ZF[0]~337 ZF[0]~321 ZF[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { and_current_state.and2_S1 {} C[0]~1419 {} ZF[0]~330 {} ZF[0]~347 {} ZF[0]~337 {} ZF[0]~321 {} ZF[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.100ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.100ns 1.100ns 0.700ns 1.000ns 1.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.200 ns - Smallest " "Info: - Smallest clock skew is 3.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.700 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 21 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 21; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns add_current_state.add2_S4 2 REG LC1_E26 7 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_E26; Fanout = 7; REG Node = 'add_current_state.add2_S4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk add_current_state.add2_S4 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 3.400 ns C\[3\]~0 3 COMB LC1_E29 3 " "Info: 3: + IC(0.600 ns) + CELL(1.000 ns) = 3.400 ns; Loc. = LC1_E29; Fanout = 3; COMB Node = 'C\[3\]~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { add_current_state.add2_S4 C[3]~0 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 4.700 ns ZF\[0\]\$latch 4 REG LC5_E32 1 " "Info: 4: + IC(0.500 ns) + CELL(0.800 ns) = 4.700 ns; Loc. = LC5_E32; Fanout = 1; REG Node = 'ZF\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { C[3]~0 ZF[0]$latch } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 72.34 % ) " "Info: Total cell delay = 3.400 ns ( 72.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 27.66 % ) " "Info: Total interconnect delay = 1.300 ns ( 27.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk add_current_state.add2_S4 C[3]~0 ZF[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { clk {} clk~out {} add_current_state.add2_S4 {} C[3]~0 {} ZF[0]$latch {} } { 0.000ns 0.000ns 0.200ns 0.600ns 0.500ns } { 0.000ns 1.300ns 0.300ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 21 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 21; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns and_current_state.and2_S1 2 REG LC1_E30 3 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC1_E30; Fanout = 3; REG Node = 'and_current_state.and2_S1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk and_current_state.and2_S1 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk and_current_state.and2_S1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} and_current_state.and2_S1 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk add_current_state.add2_S4 C[3]~0 ZF[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { clk {} clk~out {} add_current_state.add2_S4 {} C[3]~0 {} ZF[0]$latch {} } { 0.000ns 0.000ns 0.200ns 0.600ns 0.500ns } { 0.000ns 1.300ns 0.300ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk and_current_state.and2_S1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} and_current_state.and2_S1 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.900 ns + " "Info: + Micro setup delay of destination is 1.900 ns" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 13 -1 0 } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { and_current_state.and2_S1 C[0]~1419 ZF[0]~330 ZF[0]~347 ZF[0]~337 ZF[0]~321 ZF[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { and_current_state.and2_S1 {} C[0]~1419 {} ZF[0]~330 {} ZF[0]~347 {} ZF[0]~337 {} ZF[0]~321 {} ZF[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.100ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.100ns 1.100ns 0.700ns 1.000ns 1.000ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk add_current_state.add2_S4 C[3]~0 ZF[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { clk {} clk~out {} add_current_state.add2_S4 {} C[3]~0 {} ZF[0]$latch {} } { 0.000ns 0.000ns 0.200ns 0.600ns 0.500ns } { 0.000ns 1.300ns 0.300ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk and_current_state.and2_S1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} and_current_state.and2_S1 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opcode\[2\] register temp\[1\] register temp\[1\] 93.46 MHz 10.7 ns Internal " "Info: Clock \"opcode\[2\]\" has Internal fmax of 93.46 MHz between source register \"temp\[1\]\" and destination register \"temp\[1\]\" (period= 10.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.800 ns + Longest register register " "Info: + Longest register to register delay is 8.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[1\] 1 REG LC8_E36 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 1.200 ns temp~34 2 COMB LC1_E36 2 " "Info: 2: + IC(0.100 ns) + CELL(1.100 ns) = 1.200 ns; Loc. = LC1_E36; Fanout = 2; COMB Node = 'temp~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { temp[1] temp~34 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 2.400 ns Add0~172 3 COMB LC7_E35 3 " "Info: 3: + IC(0.400 ns) + CELL(0.800 ns) = 2.400 ns; Loc. = LC7_E35; Fanout = 3; COMB Node = 'Add0~172'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { temp~34 Add0~172 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.300 ns Add2~169 4 COMB LC1_E35 3 " "Info: 4: + IC(0.100 ns) + CELL(0.800 ns) = 3.300 ns; Loc. = LC1_E35; Fanout = 3; COMB Node = 'Add2~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Add0~172 Add2~169 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 4.600 ns Add4~75 5 COMB LC1_E34 4 " "Info: 5: + IC(0.500 ns) + CELL(0.800 ns) = 4.600 ns; Loc. = LC1_E34; Fanout = 4; COMB Node = 'Add4~75'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Add2~169 Add4~75 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 6.100 ns Selector1~116 6 COMB LC5_E33 1 " "Info: 6: + IC(0.500 ns) + CELL(1.000 ns) = 6.100 ns; Loc. = LC5_E33; Fanout = 1; COMB Node = 'Selector1~116'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Add4~75 Selector1~116 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 7.700 ns Selector1~118 7 COMB LC5_E36 1 " "Info: 7: + IC(0.500 ns) + CELL(1.100 ns) = 7.700 ns; Loc. = LC5_E36; Fanout = 1; COMB Node = 'Selector1~118'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { Selector1~116 Selector1~118 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 8.800 ns temp\[1\] 8 REG LC8_E36 1 " "Info: 8: + IC(0.100 ns) + CELL(1.000 ns) = 8.800 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Selector1~118 temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.600 ns ( 75.00 % ) " "Info: Total cell delay = 6.600 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.200 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { temp[1] temp~34 Add0~172 Add2~169 Add4~75 Selector1~116 Selector1~118 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { temp[1] {} temp~34 {} Add0~172 {} Add2~169 {} Add4~75 {} Selector1~116 {} Selector1~118 {} temp[1] {} } { 0.000ns 0.100ns 0.400ns 0.100ns 0.500ns 0.500ns 0.500ns 0.100ns } { 0.000ns 1.100ns 0.800ns 0.800ns 0.800ns 1.000ns 1.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opcode\[2\] destination 3.100 ns + Shortest register " "Info: + Shortest clock path from clock \"opcode\[2\]\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns opcode\[2\] 1 CLK PIN_54 5 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 5; CLK Node = 'opcode\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[2] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 2.200 ns Selector0~20 2 COMB LC7_E36 2 " "Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 2.200 ns; Loc. = LC7_E36; Fanout = 2; COMB Node = 'Selector0~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { opcode[2] Selector0~20 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.100 ns temp\[1\] 3 REG LC8_E36 1 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.100 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Selector0~20 temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 93.55 % ) " "Info: Total cell delay = 2.900 ns ( 93.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 6.45 % ) " "Info: Total interconnect delay = 0.200 ns ( 6.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { opcode[2] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { opcode[2] {} opcode[2]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opcode\[2\] source 3.100 ns - Longest register " "Info: - Longest clock path from clock \"opcode\[2\]\" to source register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns opcode\[2\] 1 CLK PIN_54 5 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 5; CLK Node = 'opcode\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[2] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 2.200 ns Selector0~20 2 COMB LC7_E36 2 " "Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 2.200 ns; Loc. = LC7_E36; Fanout = 2; COMB Node = 'Selector0~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { opcode[2] Selector0~20 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.100 ns temp\[1\] 3 REG LC8_E36 1 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.100 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Selector0~20 temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 93.55 % ) " "Info: Total cell delay = 2.900 ns ( 93.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 6.45 % ) " "Info: Total interconnect delay = 0.200 ns ( 6.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { opcode[2] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { opcode[2] {} opcode[2]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { opcode[2] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { opcode[2] {} opcode[2]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { opcode[2] {} opcode[2]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.900 ns + " "Info: + Micro setup delay of destination is 1.900 ns" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { temp[1] temp~34 Add0~172 Add2~169 Add4~75 Selector1~116 Selector1~118 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { temp[1] {} temp~34 {} Add0~172 {} Add2~169 {} Add4~75 {} Selector1~116 {} Selector1~118 {} temp[1] {} } { 0.000ns 0.100ns 0.400ns 0.100ns 0.500ns 0.500ns 0.500ns 0.100ns } { 0.000ns 1.100ns 0.800ns 0.800ns 0.800ns 1.000ns 1.100ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { opcode[2] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { opcode[2] {} opcode[2]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { opcode[2] {} opcode[2]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opcode\[1\] register temp\[1\] register temp\[1\] 93.46 MHz 10.7 ns Internal " "Info: Clock \"opcode\[1\]\" has Internal fmax of 93.46 MHz between source register \"temp\[1\]\" and destination register \"temp\[1\]\" (period= 10.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.800 ns + Longest register register " "Info: + Longest register to register delay is 8.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[1\] 1 REG LC8_E36 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 1.200 ns temp~34 2 COMB LC1_E36 2 " "Info: 2: + IC(0.100 ns) + CELL(1.100 ns) = 1.200 ns; Loc. = LC1_E36; Fanout = 2; COMB Node = 'temp~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { temp[1] temp~34 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 2.400 ns Add0~172 3 COMB LC7_E35 3 " "Info: 3: + IC(0.400 ns) + CELL(0.800 ns) = 2.400 ns; Loc. = LC7_E35; Fanout = 3; COMB Node = 'Add0~172'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { temp~34 Add0~172 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.300 ns Add2~169 4 COMB LC1_E35 3 " "Info: 4: + IC(0.100 ns) + CELL(0.800 ns) = 3.300 ns; Loc. = LC1_E35; Fanout = 3; COMB Node = 'Add2~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Add0~172 Add2~169 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 4.600 ns Add4~75 5 COMB LC1_E34 4 " "Info: 5: + IC(0.500 ns) + CELL(0.800 ns) = 4.600 ns; Loc. = LC1_E34; Fanout = 4; COMB Node = 'Add4~75'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Add2~169 Add4~75 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 6.100 ns Selector1~116 6 COMB LC5_E33 1 " "Info: 6: + IC(0.500 ns) + CELL(1.000 ns) = 6.100 ns; Loc. = LC5_E33; Fanout = 1; COMB Node = 'Selector1~116'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Add4~75 Selector1~116 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 7.700 ns Selector1~118 7 COMB LC5_E36 1 " "Info: 7: + IC(0.500 ns) + CELL(1.100 ns) = 7.700 ns; Loc. = LC5_E36; Fanout = 1; COMB Node = 'Selector1~118'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { Selector1~116 Selector1~118 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 8.800 ns temp\[1\] 8 REG LC8_E36 1 " "Info: 8: + IC(0.100 ns) + CELL(1.000 ns) = 8.800 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Selector1~118 temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.600 ns ( 75.00 % ) " "Info: Total cell delay = 6.600 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.200 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { temp[1] temp~34 Add0~172 Add2~169 Add4~75 Selector1~116 Selector1~118 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { temp[1] {} temp~34 {} Add0~172 {} Add2~169 {} Add4~75 {} Selector1~116 {} Selector1~118 {} temp[1] {} } { 0.000ns 0.100ns 0.400ns 0.100ns 0.500ns 0.500ns 0.500ns 0.100ns } { 0.000ns 1.100ns 0.800ns 0.800ns 0.800ns 1.000ns 1.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opcode\[1\] destination 3.300 ns + Shortest register " "Info: + Shortest clock path from clock \"opcode\[1\]\" to destination register is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns opcode\[1\] 1 CLK PIN_124 5 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 5; CLK Node = 'opcode\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.400 ns Selector0~20 2 COMB LC7_E36 2 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 2.400 ns; Loc. = LC7_E36; Fanout = 2; COMB Node = 'Selector0~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { opcode[1] Selector0~20 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.300 ns temp\[1\] 3 REG LC8_E36 1 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.300 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Selector0~20 temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 93.94 % ) " "Info: Total cell delay = 3.100 ns ( 93.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 6.06 % ) " "Info: Total interconnect delay = 0.200 ns ( 6.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { opcode[1] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { opcode[1] {} opcode[1]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opcode\[1\] source 3.300 ns - Longest register " "Info: - Longest clock path from clock \"opcode\[1\]\" to source register is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns opcode\[1\] 1 CLK PIN_124 5 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 5; CLK Node = 'opcode\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.400 ns Selector0~20 2 COMB LC7_E36 2 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 2.400 ns; Loc. = LC7_E36; Fanout = 2; COMB Node = 'Selector0~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { opcode[1] Selector0~20 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.300 ns temp\[1\] 3 REG LC8_E36 1 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.300 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Selector0~20 temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 93.94 % ) " "Info: Total cell delay = 3.100 ns ( 93.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 6.06 % ) " "Info: Total interconnect delay = 0.200 ns ( 6.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { opcode[1] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { opcode[1] {} opcode[1]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { opcode[1] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { opcode[1] {} opcode[1]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { opcode[1] {} opcode[1]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.900 ns + " "Info: + Micro setup delay of destination is 1.900 ns" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { temp[1] temp~34 Add0~172 Add2~169 Add4~75 Selector1~116 Selector1~118 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { temp[1] {} temp~34 {} Add0~172 {} Add2~169 {} Add4~75 {} Selector1~116 {} Selector1~118 {} temp[1] {} } { 0.000ns 0.100ns 0.400ns 0.100ns 0.500ns 0.500ns 0.500ns 0.100ns } { 0.000ns 1.100ns 0.800ns 0.800ns 0.800ns 1.000ns 1.100ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { opcode[1] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { opcode[1] {} opcode[1]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { opcode[1] {} opcode[1]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opcode\[0\] register temp\[1\] register temp\[1\] 93.46 MHz 10.7 ns Internal " "Info: Clock \"opcode\[0\]\" has Internal fmax of 93.46 MHz between source register \"temp\[1\]\" and destination register \"temp\[1\]\" (period= 10.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.800 ns + Longest register register " "Info: + Longest register to register delay is 8.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[1\] 1 REG LC8_E36 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 1.200 ns temp~34 2 COMB LC1_E36 2 " "Info: 2: + IC(0.100 ns) + CELL(1.100 ns) = 1.200 ns; Loc. = LC1_E36; Fanout = 2; COMB Node = 'temp~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { temp[1] temp~34 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 2.400 ns Add0~172 3 COMB LC7_E35 3 " "Info: 3: + IC(0.400 ns) + CELL(0.800 ns) = 2.400 ns; Loc. = LC7_E35; Fanout = 3; COMB Node = 'Add0~172'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { temp~34 Add0~172 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.300 ns Add2~169 4 COMB LC1_E35 3 " "Info: 4: + IC(0.100 ns) + CELL(0.800 ns) = 3.300 ns; Loc. = LC1_E35; Fanout = 3; COMB Node = 'Add2~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Add0~172 Add2~169 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 4.600 ns Add4~75 5 COMB LC1_E34 4 " "Info: 5: + IC(0.500 ns) + CELL(0.800 ns) = 4.600 ns; Loc. = LC1_E34; Fanout = 4; COMB Node = 'Add4~75'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Add2~169 Add4~75 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 6.100 ns Selector1~116 6 COMB LC5_E33 1 " "Info: 6: + IC(0.500 ns) + CELL(1.000 ns) = 6.100 ns; Loc. = LC5_E33; Fanout = 1; COMB Node = 'Selector1~116'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Add4~75 Selector1~116 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 7.700 ns Selector1~118 7 COMB LC5_E36 1 " "Info: 7: + IC(0.500 ns) + CELL(1.100 ns) = 7.700 ns; Loc. = LC5_E36; Fanout = 1; COMB Node = 'Selector1~118'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { Selector1~116 Selector1~118 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 8.800 ns temp\[1\] 8 REG LC8_E36 1 " "Info: 8: + IC(0.100 ns) + CELL(1.000 ns) = 8.800 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Selector1~118 temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.600 ns ( 75.00 % ) " "Info: Total cell delay = 6.600 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.200 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { temp[1] temp~34 Add0~172 Add2~169 Add4~75 Selector1~116 Selector1~118 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { temp[1] {} temp~34 {} Add0~172 {} Add2~169 {} Add4~75 {} Selector1~116 {} Selector1~118 {} temp[1] {} } { 0.000ns 0.100ns 0.400ns 0.100ns 0.500ns 0.500ns 0.500ns 0.100ns } { 0.000ns 1.100ns 0.800ns 0.800ns 0.800ns 1.000ns 1.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opcode\[0\] destination 3.300 ns + Shortest register " "Info: + Shortest clock path from clock \"opcode\[0\]\" to destination register is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns opcode\[0\] 1 CLK PIN_126 5 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_126; Fanout = 5; CLK Node = 'opcode\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[0] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.400 ns Selector0~20 2 COMB LC7_E36 2 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 2.400 ns; Loc. = LC7_E36; Fanout = 2; COMB Node = 'Selector0~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { opcode[0] Selector0~20 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.300 ns temp\[1\] 3 REG LC8_E36 1 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.300 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Selector0~20 temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 93.94 % ) " "Info: Total cell delay = 3.100 ns ( 93.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 6.06 % ) " "Info: Total interconnect delay = 0.200 ns ( 6.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { opcode[0] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { opcode[0] {} opcode[0]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opcode\[0\] source 3.300 ns - Longest register " "Info: - Longest clock path from clock \"opcode\[0\]\" to source register is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns opcode\[0\] 1 CLK PIN_126 5 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_126; Fanout = 5; CLK Node = 'opcode\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[0] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.400 ns Selector0~20 2 COMB LC7_E36 2 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 2.400 ns; Loc. = LC7_E36; Fanout = 2; COMB Node = 'Selector0~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { opcode[0] Selector0~20 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.300 ns temp\[1\] 3 REG LC8_E36 1 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.300 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Selector0~20 temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 93.94 % ) " "Info: Total cell delay = 3.100 ns ( 93.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 6.06 % ) " "Info: Total interconnect delay = 0.200 ns ( 6.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { opcode[0] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { opcode[0] {} opcode[0]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { opcode[0] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { opcode[0] {} opcode[0]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { opcode[0] {} opcode[0]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.900 ns + " "Info: + Micro setup delay of destination is 1.900 ns" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { temp[1] temp~34 Add0~172 Add2~169 Add4~75 Selector1~116 Selector1~118 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { temp[1] {} temp~34 {} Add0~172 {} Add2~169 {} Add4~75 {} Selector1~116 {} Selector1~118 {} temp[1] {} } { 0.000ns 0.100ns 0.400ns 0.100ns 0.500ns 0.500ns 0.500ns 0.100ns } { 0.000ns 1.100ns 0.800ns 0.800ns 0.800ns 1.000ns 1.100ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { opcode[0] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { opcode[0] {} opcode[0]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { opcode[0] {} opcode[0]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "add_current_state.add2_S2 C\[1\]\$latch clk 1.2 ns " "Info: Found hold time violation between source  pin or register \"add_current_state.add2_S2\" and destination pin or register \"C\[1\]\$latch\" for clock \"clk\" (Hold time is 1.2 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.000 ns + Largest " "Info: + Largest clock skew is 4.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 21 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 21; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns nor_current_state.nor2_S2 2 REG LC2_E31 3 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC2_E31; Fanout = 3; REG Node = 'nor_current_state.nor2_S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk nor_current_state.nor2_S2 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 3.300 ns C\[1\]~1423 3 COMB LC2_E30 4 " "Info: 3: + IC(0.500 ns) + CELL(1.000 ns) = 3.300 ns; Loc. = LC2_E30; Fanout = 4; COMB Node = 'C\[1\]~1423'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { nor_current_state.nor2_S2 C[1]~1423 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 4.600 ns C\[1\]~10 4 COMB LC6_E32 1 " "Info: 4: + IC(0.500 ns) + CELL(0.800 ns) = 4.600 ns; Loc. = LC6_E32; Fanout = 1; COMB Node = 'C\[1\]~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { C[1]~1423 C[1]~10 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 5.500 ns C\[1\]\$latch 5 REG LC1_E32 3 " "Info: 5: + IC(0.100 ns) + CELL(0.800 ns) = 5.500 ns; Loc. = LC1_E32; Fanout = 3; REG Node = 'C\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { C[1]~10 C[1]$latch } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns ( 76.36 % ) " "Info: Total cell delay = 4.200 ns ( 76.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 23.64 % ) " "Info: Total interconnect delay = 1.300 ns ( 23.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk nor_current_state.nor2_S2 C[1]~1423 C[1]~10 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { clk {} clk~out {} nor_current_state.nor2_S2 {} C[1]~1423 {} C[1]~10 {} C[1]$latch {} } { 0.000ns 0.000ns 0.200ns 0.500ns 0.500ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.000ns 0.800ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 21 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 21; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns add_current_state.add2_S2 2 REG LC2_E26 5 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2_E26; Fanout = 5; REG Node = 'add_current_state.add2_S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk add_current_state.add2_S2 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk add_current_state.add2_S2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} add_current_state.add2_S2 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk nor_current_state.nor2_S2 C[1]~1423 C[1]~10 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { clk {} clk~out {} nor_current_state.nor2_S2 {} C[1]~1423 {} C[1]~10 {} C[1]$latch {} } { 0.000ns 0.000ns 0.200ns 0.500ns 0.500ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.000ns 0.800ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk add_current_state.add2_S2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} add_current_state.add2_S2 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns - " "Info: - Micro clock to output delay of source is 0.300 ns" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.500 ns - Shortest register register " "Info: - Shortest register to register delay is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns add_current_state.add2_S2 1 REG LC2_E26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_E26; Fanout = 5; REG Node = 'add_current_state.add2_S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_current_state.add2_S2 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.800 ns) 1.400 ns C\[1\]~1422 2 COMB LC2_E32 1 " "Info: 2: + IC(0.600 ns) + CELL(0.800 ns) = 1.400 ns; Loc. = LC2_E32; Fanout = 1; COMB Node = 'C\[1\]~1422'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { add_current_state.add2_S2 C[1]~1422 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.500 ns C\[1\]\$latch 3 REG LC1_E32 3 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC1_E32; Fanout = 3; REG Node = 'C\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { C[1]~1422 C[1]$latch } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 72.00 % ) " "Info: Total cell delay = 1.800 ns ( 72.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.700 ns ( 28.00 % ) " "Info: Total interconnect delay = 0.700 ns ( 28.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { add_current_state.add2_S2 C[1]~1422 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { add_current_state.add2_S2 {} C[1]~1422 {} C[1]$latch {} } { 0.000ns 0.600ns 0.100ns } { 0.000ns 0.800ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 19 -1 0 } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk nor_current_state.nor2_S2 C[1]~1423 C[1]~10 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { clk {} clk~out {} nor_current_state.nor2_S2 {} C[1]~1423 {} C[1]~10 {} C[1]$latch {} } { 0.000ns 0.000ns 0.200ns 0.500ns 0.500ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.000ns 0.800ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk add_current_state.add2_S2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} add_current_state.add2_S2 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { add_current_state.add2_S2 C[1]~1422 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { add_current_state.add2_S2 {} C[1]~1422 {} C[1]$latch {} } { 0.000ns 0.600ns 0.100ns } { 0.000ns 0.800ns 1.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "temp\[1\] A\[1\] opcode\[2\] 10.000 ns register " "Info: tsu for register \"temp\[1\]\" (data pin = \"A\[1\]\", clock pin = \"opcode\[2\]\") is 10.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.200 ns + Longest pin register " "Info: + Longest pin to register delay is 11.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns A\[1\] 1 PIN PIN_83 4 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_83; Fanout = 4; PIN Node = 'A\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.000 ns) 5.700 ns Add2~169 2 COMB LC1_E35 3 " "Info: 2: + IC(1.900 ns) + CELL(1.000 ns) = 5.700 ns; Loc. = LC1_E35; Fanout = 3; COMB Node = 'Add2~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { A[1] Add2~169 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 7.000 ns Add4~75 3 COMB LC1_E34 4 " "Info: 3: + IC(0.500 ns) + CELL(0.800 ns) = 7.000 ns; Loc. = LC1_E34; Fanout = 4; COMB Node = 'Add4~75'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Add2~169 Add4~75 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 8.500 ns Selector1~116 4 COMB LC5_E33 1 " "Info: 4: + IC(0.500 ns) + CELL(1.000 ns) = 8.500 ns; Loc. = LC5_E33; Fanout = 1; COMB Node = 'Selector1~116'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Add4~75 Selector1~116 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 10.100 ns Selector1~118 5 COMB LC5_E36 1 " "Info: 5: + IC(0.500 ns) + CELL(1.100 ns) = 10.100 ns; Loc. = LC5_E36; Fanout = 1; COMB Node = 'Selector1~118'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { Selector1~116 Selector1~118 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 11.200 ns temp\[1\] 6 REG LC8_E36 1 " "Info: 6: + IC(0.100 ns) + CELL(1.000 ns) = 11.200 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Selector1~118 temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 68.75 % ) " "Info: Total cell delay = 7.700 ns ( 68.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 31.25 % ) " "Info: Total interconnect delay = 3.500 ns ( 31.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { A[1] Add2~169 Add4~75 Selector1~116 Selector1~118 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { A[1] {} A[1]~out {} Add2~169 {} Add4~75 {} Selector1~116 {} Selector1~118 {} temp[1] {} } { 0.000ns 0.000ns 1.900ns 0.500ns 0.500ns 0.500ns 0.100ns } { 0.000ns 2.800ns 1.000ns 0.800ns 1.000ns 1.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.900 ns + " "Info: + Micro setup delay of destination is 1.900 ns" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opcode\[2\] destination 3.100 ns - Shortest register " "Info: - Shortest clock path from clock \"opcode\[2\]\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns opcode\[2\] 1 CLK PIN_54 5 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 5; CLK Node = 'opcode\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[2] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 2.200 ns Selector0~20 2 COMB LC7_E36 2 " "Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 2.200 ns; Loc. = LC7_E36; Fanout = 2; COMB Node = 'Selector0~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { opcode[2] Selector0~20 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.100 ns temp\[1\] 3 REG LC8_E36 1 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.100 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Selector0~20 temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 93.55 % ) " "Info: Total cell delay = 2.900 ns ( 93.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 6.45 % ) " "Info: Total interconnect delay = 0.200 ns ( 6.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { opcode[2] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { opcode[2] {} opcode[2]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { A[1] Add2~169 Add4~75 Selector1~116 Selector1~118 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { A[1] {} A[1]~out {} Add2~169 {} Add4~75 {} Selector1~116 {} Selector1~118 {} temp[1] {} } { 0.000ns 0.000ns 1.900ns 0.500ns 0.500ns 0.500ns 0.100ns } { 0.000ns 2.800ns 1.000ns 0.800ns 1.000ns 1.100ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { opcode[2] Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { opcode[2] {} opcode[2]~out {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk SF\[0\] temp\[1\] 17.200 ns register " "Info: tco from clock \"clk\" to destination pin \"SF\[0\]\" through register \"temp\[1\]\" is 17.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 21 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 21; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns add_current_state.add2_S0 2 REG LC6_E36 1 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC6_E36; Fanout = 1; REG Node = 'add_current_state.add2_S0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk add_current_state.add2_S0 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 3.000 ns Selector0~20 3 COMB LC7_E36 2 " "Info: 3: + IC(0.100 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC7_E36; Fanout = 2; COMB Node = 'Selector0~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { add_current_state.add2_S0 Selector0~20 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.900 ns temp\[1\] 4 REG LC8_E36 1 " "Info: 4: + IC(0.100 ns) + CELL(0.800 ns) = 3.900 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Selector0~20 temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 89.74 % ) " "Info: Total cell delay = 3.500 ns ( 89.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 10.26 % ) " "Info: Total interconnect delay = 0.400 ns ( 10.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk add_current_state.add2_S0 Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} add_current_state.add2_S0 {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.200ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.100ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.300 ns + Longest register pin " "Info: + Longest register to pin delay is 13.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[1\] 1 REG LC8_E36 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_E36; Fanout = 1; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 1.200 ns temp~34 2 COMB LC1_E36 2 " "Info: 2: + IC(0.100 ns) + CELL(1.100 ns) = 1.200 ns; Loc. = LC1_E36; Fanout = 2; COMB Node = 'temp~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { temp[1] temp~34 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 2.400 ns Add0~172 3 COMB LC7_E35 3 " "Info: 3: + IC(0.400 ns) + CELL(0.800 ns) = 2.400 ns; Loc. = LC7_E35; Fanout = 3; COMB Node = 'Add0~172'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { temp~34 Add0~172 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.300 ns Add2~169 4 COMB LC1_E35 3 " "Info: 4: + IC(0.100 ns) + CELL(0.800 ns) = 3.300 ns; Loc. = LC1_E35; Fanout = 3; COMB Node = 'Add2~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Add0~172 Add2~169 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 4.600 ns Add4~75 5 COMB LC1_E34 4 " "Info: 5: + IC(0.500 ns) + CELL(0.800 ns) = 4.600 ns; Loc. = LC1_E34; Fanout = 4; COMB Node = 'Add4~75'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Add2~169 Add4~75 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 6.100 ns Add6~48 6 COMB LC3_E33 2 " "Info: 6: + IC(0.500 ns) + CELL(1.000 ns) = 6.100 ns; Loc. = LC3_E33; Fanout = 2; COMB Node = 'Add6~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Add4~75 Add6~48 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 7.200 ns C\[3\]~1427 7 COMB LC2_E33 2 " "Info: 7: + IC(0.100 ns) + CELL(1.000 ns) = 7.200 ns; Loc. = LC2_E33; Fanout = 2; COMB Node = 'C\[3\]~1427'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Add6~48 C[3]~1427 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 8.800 ns C\[3\]\$latch~3 8 COMB LC7_E29 1 " "Info: 8: + IC(0.600 ns) + CELL(1.000 ns) = 8.800 ns; Loc. = LC7_E29; Fanout = 1; COMB Node = 'C\[3\]\$latch~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { C[3]~1427 C[3]$latch~3 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(3.800 ns) 13.300 ns SF\[0\] 9 PIN PIN_29 0 " "Info: 9: + IC(0.700 ns) + CELL(3.800 ns) = 13.300 ns; Loc. = PIN_29; Fanout = 0; PIN Node = 'SF\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { C[3]$latch~3 SF[0] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 77.44 % ) " "Info: Total cell delay = 10.300 ns ( 77.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 22.56 % ) " "Info: Total interconnect delay = 3.000 ns ( 22.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.300 ns" { temp[1] temp~34 Add0~172 Add2~169 Add4~75 Add6~48 C[3]~1427 C[3]$latch~3 SF[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.300 ns" { temp[1] {} temp~34 {} Add0~172 {} Add2~169 {} Add4~75 {} Add6~48 {} C[3]~1427 {} C[3]$latch~3 {} SF[0] {} } { 0.000ns 0.100ns 0.400ns 0.100ns 0.500ns 0.500ns 0.100ns 0.600ns 0.700ns } { 0.000ns 1.100ns 0.800ns 0.800ns 0.800ns 1.000ns 1.000ns 1.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk add_current_state.add2_S0 Selector0~20 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} add_current_state.add2_S0 {} Selector0~20 {} temp[1] {} } { 0.000ns 0.000ns 0.200ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.100ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.300 ns" { temp[1] temp~34 Add0~172 Add2~169 Add4~75 Add6~48 C[3]~1427 C[3]$latch~3 SF[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.300 ns" { temp[1] {} temp~34 {} Add0~172 {} Add2~169 {} Add4~75 {} Add6~48 {} C[3]~1427 {} C[3]$latch~3 {} SF[0] {} } { 0.000ns 0.100ns 0.400ns 0.100ns 0.500ns 0.500ns 0.100ns 0.600ns 0.700ns } { 0.000ns 1.100ns 0.800ns 0.800ns 0.800ns 1.000ns 1.000ns 1.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[1\] SF\[0\] 15.700 ns Longest " "Info: Longest tpd from source pin \"A\[1\]\" to destination pin \"SF\[0\]\" is 15.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns A\[1\] 1 PIN PIN_83 4 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_83; Fanout = 4; PIN Node = 'A\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.000 ns) 5.700 ns Add2~169 2 COMB LC1_E35 3 " "Info: 2: + IC(1.900 ns) + CELL(1.000 ns) = 5.700 ns; Loc. = LC1_E35; Fanout = 3; COMB Node = 'Add2~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { A[1] Add2~169 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 7.000 ns Add4~75 3 COMB LC1_E34 4 " "Info: 3: + IC(0.500 ns) + CELL(0.800 ns) = 7.000 ns; Loc. = LC1_E34; Fanout = 4; COMB Node = 'Add4~75'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Add2~169 Add4~75 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 8.500 ns Add6~48 4 COMB LC3_E33 2 " "Info: 4: + IC(0.500 ns) + CELL(1.000 ns) = 8.500 ns; Loc. = LC3_E33; Fanout = 2; COMB Node = 'Add6~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Add4~75 Add6~48 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 9.600 ns C\[3\]~1427 5 COMB LC2_E33 2 " "Info: 5: + IC(0.100 ns) + CELL(1.000 ns) = 9.600 ns; Loc. = LC2_E33; Fanout = 2; COMB Node = 'C\[3\]~1427'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Add6~48 C[3]~1427 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 11.200 ns C\[3\]\$latch~3 6 COMB LC7_E29 1 " "Info: 6: + IC(0.600 ns) + CELL(1.000 ns) = 11.200 ns; Loc. = LC7_E29; Fanout = 1; COMB Node = 'C\[3\]\$latch~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { C[3]~1427 C[3]$latch~3 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(3.800 ns) 15.700 ns SF\[0\] 7 PIN PIN_29 0 " "Info: 7: + IC(0.700 ns) + CELL(3.800 ns) = 15.700 ns; Loc. = PIN_29; Fanout = 0; PIN Node = 'SF\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { C[3]$latch~3 SF[0] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.400 ns ( 72.61 % ) " "Info: Total cell delay = 11.400 ns ( 72.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 27.39 % ) " "Info: Total interconnect delay = 4.300 ns ( 27.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { A[1] Add2~169 Add4~75 Add6~48 C[3]~1427 C[3]$latch~3 SF[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { A[1] {} A[1]~out {} Add2~169 {} Add4~75 {} Add6~48 {} C[3]~1427 {} C[3]$latch~3 {} SF[0] {} } { 0.000ns 0.000ns 1.900ns 0.500ns 0.500ns 0.100ns 0.600ns 0.700ns } { 0.000ns 2.800ns 1.000ns 0.800ns 1.000ns 1.000ns 1.000ns 3.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "C\[0\]\$latch B\[0\] opcode\[1\] 2.200 ns register " "Info: th for register \"C\[0\]\$latch\" (data pin = \"B\[0\]\", clock pin = \"opcode\[1\]\") is 2.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opcode\[1\] destination 6.400 ns + Longest register " "Info: + Longest clock path from clock \"opcode\[1\]\" to destination register is 6.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns opcode\[1\] 1 CLK PIN_124 5 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 5; CLK Node = 'opcode\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.400 ns Equal2~13 2 COMB LC4_E36 11 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 2.400 ns; Loc. = LC4_E36; Fanout = 11; COMB Node = 'Equal2~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { opcode[1] Equal2~13 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.000 ns) 4.100 ns C\[0\]~1419 3 COMB LC1_E31 4 " "Info: 3: + IC(0.700 ns) + CELL(1.000 ns) = 4.100 ns; Loc. = LC1_E31; Fanout = 4; COMB Node = 'C\[0\]~1419'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { Equal2~13 C[0]~1419 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.800 ns) 5.500 ns C\[0\]~15 4 COMB LC1_E28 1 " "Info: 4: + IC(0.600 ns) + CELL(0.800 ns) = 5.500 ns; Loc. = LC1_E28; Fanout = 1; COMB Node = 'C\[0\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { C[0]~1419 C[0]~15 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 6.400 ns C\[0\]\$latch 5 REG LC4_E28 3 " "Info: 5: + IC(0.100 ns) + CELL(0.800 ns) = 6.400 ns; Loc. = LC4_E28; Fanout = 3; REG Node = 'C\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { C[0]~15 C[0]$latch } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 76.56 % ) " "Info: Total cell delay = 4.900 ns ( 76.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 23.44 % ) " "Info: Total interconnect delay = 1.500 ns ( 23.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { opcode[1] Equal2~13 C[0]~1419 C[0]~15 C[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { opcode[1] {} opcode[1]~out {} Equal2~13 {} C[0]~1419 {} C[0]~15 {} C[0]$latch {} } { 0.000ns 0.000ns 0.100ns 0.700ns 0.600ns 0.100ns } { 0.000ns 1.300ns 1.000ns 1.000ns 0.800ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns B\[0\] 1 PIN PIN_125 5 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 5; PIN Node = 'B\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 2.500 ns C\[0\]~1443 2 COMB LC5_E35 1 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC5_E35; Fanout = 1; COMB Node = 'C\[0\]~1443'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { B[0] C[0]~1443 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.000 ns) 4.200 ns C\[0\]\$latch 3 REG LC4_E28 3 " "Info: 3: + IC(0.700 ns) + CELL(1.000 ns) = 4.200 ns; Loc. = LC4_E28; Fanout = 3; REG Node = 'C\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { C[0]~1443 C[0]$latch } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/81/quartus/ALU/ALU.v" 136 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 78.57 % ) " "Info: Total cell delay = 3.300 ns ( 78.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 21.43 % ) " "Info: Total interconnect delay = 0.900 ns ( 21.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { B[0] C[0]~1443 C[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { B[0] {} B[0]~out {} C[0]~1443 {} C[0]$latch {} } { 0.000ns 0.000ns 0.200ns 0.700ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { opcode[1] Equal2~13 C[0]~1419 C[0]~15 C[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { opcode[1] {} opcode[1]~out {} Equal2~13 {} C[0]~1419 {} C[0]~15 {} C[0]$latch {} } { 0.000ns 0.000ns 0.100ns 0.700ns 0.600ns 0.100ns } { 0.000ns 1.300ns 1.000ns 1.000ns 0.800ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { B[0] C[0]~1443 C[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { B[0] {} B[0]~out {} C[0]~1443 {} C[0]$latch {} } { 0.000ns 0.000ns 0.200ns 0.700ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 14:38:07 2022 " "Info: Processing ended: Sat Dec 17 14:38:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
