Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 91f4fc90b61b48508184af8a02703952 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_tb_behav xil_defaultlib.my_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_circuit_1
Compiling module xil_defaultlib.my_circuit_2
Compiling module xil_defaultlib.my_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_tb_behav
