<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="352" />
   <clocksource preferredWidth="351" />
   <frequency preferredWidth="333" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Peripherals/Display,Library/Peripherals/Microcontroller Peripherals,Library,Project,Library/Peripherals" />
 <window width="1377" height="888" x="431" y="351" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" />
</preferences>
