Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Feb  5 18:21:15 2023
| Host         : DESKTOP-U61JFH4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FPGAClock_24hr_control_sets_placed.rpt
| Design       : FPGAClock_24hr
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           13 |
| Yes          | No                    | No                     |              35 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | pm_i_2_n_0                           | pm                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | clock_mode_i_2_n_0                   | toggle                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | min[5]_i_2_n_0                       | min[5]_i_1_n_0        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | sec[5]_i_2_n_0                       | sec[5]_i_1_n_0        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | pm_i_2_n_0                           |                       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | pm_i_2_n_0                           | hour_ones             |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | nolabel_line23/display_reg[2]_1      |                       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | nolabel_line23/display_reg[1]_2      |                       |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | nolabel_line23/display_reg[0]_0      |                       |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | nolabel_line23/display[3][6]_i_1_n_0 |                       |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | hrs[5]_i_2_n_0                       | hrs[5]_i_1_n_0        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                      |                       |               12 |             17 |         1.42 |
|  clk_IBUF_BUFG |                                      | nolabel_line23/clear  |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG |                                      | counter[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
+----------------+--------------------------------------+-----------------------+------------------+----------------+--------------+


