$date
	Tue Nov 27 22:52:28 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_pc $end
$var wire 32 ! pc_addr [31:0] $end
$var wire 1 " ce $end
$var reg 1 # rstn $end
$var reg 1 $ sys_clk $end
$scope module u0 $end
$var wire 1 # rstn $end
$var wire 1 $ sys_clk $end
$var reg 1 " ce $end
$var reg 32 % pc_addr [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
0$
0#
0"
bx !
$end
#100
b0 !
b0 %
1$
#200
0$
#300
1$
#400
0$
#500
1$
#600
0$
#700
1$
#800
0$
#900
1$
#1000
1"
b100 !
b100 %
0$
1#
#1100
b1000 !
b1000 %
1$
#1200
0$
#1300
b1100 !
b1100 %
1$
#1400
0$
#1500
b10000 !
b10000 %
1$
#1600
0$
#1700
b10100 !
b10100 %
1$
#1800
0$
#1900
b11000 !
b11000 %
1$
#2000
0$
#2100
b11100 !
b11100 %
1$
#2200
0$
#2300
b100000 !
b100000 %
1$
#2400
0$
#2500
b100100 !
b100100 %
1$
#2600
0$
#2700
b101000 !
b101000 %
1$
#2800
0$
#2900
b101100 !
b101100 %
1$
#3000
0$
#3100
b110000 !
b110000 %
1$
#3200
0$
#3300
b110100 !
b110100 %
1$
#3400
0$
#3500
b111000 !
b111000 %
1$
#3600
0$
#3700
b111100 !
b111100 %
1$
#3800
0$
#3900
b1000000 !
b1000000 %
1$
#4000
0$
