// Seed: 4036657561
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 ();
  wor id_1;
  always begin
    id_1 = 1;
  end
  module_0(
      id_1, id_1, id_1
  );
  assign id_1 = 1'd0;
  assign id_1 = 1;
  assign id_1 = ~1 + id_1;
  wire id_3;
  wire id_4;
endmodule
module module_2 (
    input  wand id_0,
    output wire id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3
  );
endmodule
module module_3 (
    output tri  id_0,
    output wand id_1,
    input  wand id_2,
    input  wand id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5
  );
endmodule
