// Seed: 1329053950
module module_0 (
    input tri0  id_0,
    input uwire id_1
);
  supply1 [-1 : 1] id_3 = id_0 == id_3;
  wire id_4 = !id_0;
endmodule
module module_1 (
    output tri0 id_0
    , id_7,
    input wand id_1,
    input uwire id_2,
    output supply0 id_3,
    output wor id_4,
    input wand id_5
);
  supply1 id_8;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign id_8 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_13;
endmodule
module module_3 #(
    parameter id_1 = 32'd38,
    parameter id_2 = 32'd59,
    parameter id_4 = 32'd51
) (
    _id_1,
    _id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  output wire id_3;
  inout wire _id_2;
  input wire _id_1;
  struct packed {
    logic [id_1  +  id_2 : -1] id_5;
    logic ["" : 1] id_6;
  } [1 : id_4] id_7 = 1;
  logic id_8;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_5,
      id_6,
      id_8,
      id_7,
      id_8,
      id_6,
      id_5
  );
endmodule
