APEX_CPU : Initialized APEX CPU, loaded 6 instructions
APEX_CPU : Printing Code Memory
opcode    rd        rs1       rs2       imm      
MOVC      0         -1        -1        0        
MOVC      1         -1        -1        1        
MOVC      2         -1        -1        2        
MUL       6         2         2         2147483647
ADD       1         1         1         2147483647
SUB       1         1         1         2147483647
================================================================================
after Clock Cycle #: 1
================================================================================
           ROB : empty

MEM            : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
           LSQ : empty

intFU          : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
mulFU          : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
            IQ : empty

DRD            : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
Fetch          : pc(4000,-01,-1) MOVC,R0[U-1 -1],#0  UNSTALLED 10
================================================================================
after Clock Cycle #: 2
================================================================================
           ROB : empty

MEM            : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
           LSQ : empty

intFU          : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
mulFU          : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
            IQ : empty

DRD            : pc(4000,-01,-1) MOVC,R0[U-1 -1],#0  UNSTALLED 10
Fetch          : pc(4004,-01,-1) MOVC,R1[U-1 -1],#1  UNSTALLED 10
================================================================================
after Clock Cycle #: 3
================================================================================
           ROB : pc(4000,003,-1) MOVC,R0[U00 -1],#0  

MEM            : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
           LSQ : empty

intFU          : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
mulFU          : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
        IQ[00] : pc(4000,003,-1) MOVC,R0[U00 -1],#0 

DRD            : pc(4004,-01,-1) MOVC,R1[U-1 -1],#1  UNSTALLED 10
Fetch          : pc(4008,-01,-1) MOVC,R2[U-1 -1],#2  UNSTALLED 10
================================================================================
after Clock Cycle #: 4
================================================================================
           ROB : pc(4000,003,-1) MOVC,R0[U00 -1],#0  
           ROB : pc(4004,004,-1) MOVC,R1[U01 -1],#1  

MEM            : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
           LSQ : empty

intFU          : pc(4000,003,-1) MOVC,R0[U00 -1],#0  UNSTALLED 10
mulFU          : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
        IQ[00] : pc(4004,004,-1) MOVC,R1[U01 -1],#1 

DRD            : pc(4008,-01,-1) MOVC,R2[U-1 -1],#2  UNSTALLED 10
Fetch          : pc(4012,-01,-1) MUL,R6[U-1 -1],R2[U-1 -1],R2[U-1 -1]  UNSTALLED 10
================================================================================
after Clock Cycle #: 5
================================================================================
           ROB : pc(4000,003,-1) MOVC,R0[U00 00],#0  COMPLETE
           ROB : pc(4004,004,-1) MOVC,R1[U01 -1],#1  
           ROB : pc(4008,005,-1) MOVC,R2[U02 -1],#2  

MEM            : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
           LSQ : empty

intFU          : pc(4004,004,-1) MOVC,R1[U01 -1],#1  UNSTALLED 10
mulFU          : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
        IQ[00] : pc(4008,005,-1) MOVC,R2[U02 -1],#2 

DRD            : pc(4012,-01,-1) MUL,R6[U-1 -1],R2[U-1 -1],R2[U-1 -1]  UNSTALLED 10
Fetch          : pc(4016,-01,-1) ADD,R1[U-1 -1],R1[U-1 -1],R1[U-1 -1]  UNSTALLED 10
================================================================================
after Clock Cycle #: 6
================================================================================
           ROB : pc(4004,004,-1) MOVC,R1[U01 01],#1  COMPLETE
           ROB : pc(4008,005,-1) MOVC,R2[U02 -1],#2  
           ROB : pc(4012,006,-1) MUL,R6[U03 -1],R2[U02 -1],R2[U02 -1]  

MEM            : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
           LSQ : empty

intFU          : pc(4008,005,-1) MOVC,R2[U02 -1],#2  UNSTALLED 10
mulFU          : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
        IQ[00] : pc(4012,006,-1) MUL,R6[U03 -1],R2[U02 -1],R2[U02 -1] 

DRD            : pc(4016,-01,-1) ADD,R1[U-1 -1],R1[U-1 -1],R1[U-1 -1]  UNSTALLED 10
Fetch          : pc(4020,-01,-1) SUB,R1[U-1 -1],R1[U-1 -1],R1[U-1 -1]  UNSTALLED 10
================================================================================
after Clock Cycle #: 7
================================================================================
           ROB : pc(4008,005,-1) MOVC,R2[U02 02],#2  COMPLETE
           ROB : pc(4012,006,-1) MUL,R6[U03 -1],R2[U02 -1],R2[U02 -1]  
           ROB : pc(4016,007,-1) ADD,R1[U04 -1],R1[U01 01],R1[U01 01]  

MEM            : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
           LSQ : empty

intFU          : empty
mulFU          : pc(4012,006,-1) MUL,R6[U03 -1],R2[U02 02],R2[U02 02]  UNSTALLED 10
        IQ[00] : pc(4016,007,-1) ADD,R1[U04 -1],R1[U01 01],R1[U01 01] 

DRD            : pc(4020,-01,-1) SUB,R1[U-1 -1],R1[U-1 -1],R1[U-1 -1]  UNSTALLED 10
Fetch          : pc(4024,-01,-1) NOP  UNSTALLED 10
================================================================================
after Clock Cycle #: 8
================================================================================
           ROB : pc(4012,006,-1) MUL,R6[U03 -1],R2[U02 -1],R2[U02 -1]  
           ROB : pc(4016,007,-1) ADD,R1[U04 -1],R1[U01 01],R1[U01 01]  
           ROB : pc(4020,008,-1) SUB,R1[U05 -1],R1[U04 -1],R1[U04 -1]  

MEM            : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
           LSQ : empty

intFU          : pc(4016,007,-1) ADD,R1[U04 -1],R1[U01 01],R1[U01 01]  UNSTALLED 10
mulFU          : pc(4012,006,-1) MUL,R6[U03 04],R2[U02 02],R2[U02 02]  UNSTALLED 1
        IQ[00] : pc(4020,008,-1) SUB,R1[U05 -1],R1[U04 -1],R1[U04 -1] 

DRD            : pc(4024,-01,-1) NOP  UNSTALLED 10
Fetch          : pc(4024,-01,-1) NOP  UNSTALLED 10
================================================================================
after Clock Cycle #: 9
================================================================================
           ROB : pc(4012,006,-1) MUL,R6[U03 04],R2[U02 02],R2[U02 02]  COMPLETE
           ROB : pc(4016,007,-1) ADD,R1[U04 02],R1[U01 01],R1[U01 01]  COMPLETE
           ROB : pc(4020,008,-1) SUB,R1[U05 -1],R1[U04 -1],R1[U04 -1]  
           ROB : pc(4024,009,-1) NOP  

MEM            : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
           LSQ : empty

intFU          : pc(4020,008,-1) SUB,R1[U05 -1],R1[U04 02],R1[U04 02]  UNSTALLED 10
mulFU          : empty
        IQ[00] : pc(4024,009,-1) NOP 

DRD            : pc(4024,-01,-1) NOP  UNSTALLED 10
Fetch          : pc(4024,-01,-1) NOP  UNSTALLED 10
================================================================================
after Clock Cycle #: 10
================================================================================
           ROB : pc(4020,008,-1) SUB,R1[U05 00],R1[U04 02],R1[U04 02]  COMPLETE
           ROB : pc(4024,009,-1) NOP  
           ROB : pc(4024,010,-1) NOP  

MEM            : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
           LSQ : empty

intFU          : pc(4024,009,-1) NOP  UNSTALLED 10
mulFU          : empty
        IQ[00] : pc(4024,010,-1) NOP 

DRD            : pc(4024,-01,-1) NOP  UNSTALLED 10
Fetch          : pc(4024,-01,-1) NOP  UNSTALLED 10
================================================================================
after Clock Cycle #: 11
================================================================================
           ROB : pc(4024,009,-1) NOP  COMPLETE
           ROB : pc(4024,010,-1) NOP  
           ROB : pc(4024,011,-1) NOP  

MEM            : pc(0000,-01,-1) UNKNOWN  UNSTALLED -1
           LSQ : empty

intFU          : pc(4024,010,-1) NOP  UNSTALLED 10
mulFU          : empty
        IQ[00] : pc(4024,011,-1) NOP 

DRD            : pc(4024,-01,-1) NOP  UNSTALLED 10
Fetch          : pc(4024,-01,-1) NOP  UNSTALLED 10
(apex) >> Simulation Complete