//design
/home/ningbin/VISL_project/design/adder.sv
/home/ningbin/VISL_project/design/mul.sv
/home/ningbin/VISL_project/design/rounder.sv

/home/ningbin/VISL_project/design/pe_unit.sv
/home/ningbin/VISL_project/design/pe_array.sv

/home/ningbin/VISL_project/design/counter.sv
/home/ningbin/VISL_project/design/shift_buffer.sv
/home/ningbin/VISL_project/design/shift_buffer2.sv
/home/ningbin/VISL_project/design/dataload.sv
/home/ningbin/VISL_project/design/MLP_acc_top.sv
//home/ningbin/VISL_project/design/controller_FSM.sv

// testbench
/home/ningbin/VISL_project/testbench/pe_unit_tb.sv
/home/ningbin/VISL_project/testbench/counter_tb.sv
/home/ningbin/VISL_project/testbench/shiftbuffer_tb.sv
/home/ningbin/VISL_project/testbench/dataload_tb.sv
/home/ningbin/VISL_project/testbench/pe_array_tb.sv
/home/ningbin/VISL_project/testbench/top_tb.sv
/home/ningbin/VISL_project/testbench/test_tb.sv
/home/ningbin/VISL_project/testbench/top_testcase_tb.sv
/home/ningbin/VISL_project/testbench/rounder_tb.sv