/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [6:0] celloutsig_0_26z;
  reg [2:0] celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_48z;
  wire [27:0] celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [11:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [22:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~celloutsig_0_1z[2];
  assign celloutsig_0_15z = ~celloutsig_0_0z[2];
  assign celloutsig_0_55z = ~((celloutsig_0_6z[1] | celloutsig_0_11z) & (celloutsig_0_25z | celloutsig_0_48z[1]));
  assign celloutsig_1_7z = ~((celloutsig_1_4z | celloutsig_1_4z) & (celloutsig_1_3z | celloutsig_1_3z));
  assign celloutsig_1_13z = ~((celloutsig_1_2z | celloutsig_1_0z) & (in_data[191] | celloutsig_1_7z));
  assign celloutsig_0_13z = ~((celloutsig_0_9z | celloutsig_0_4z[16]) & (celloutsig_0_10z | in_data[29]));
  assign celloutsig_1_12z = { in_data[106:99], celloutsig_1_11z, celloutsig_1_8z } + { in_data[130], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_17z = celloutsig_1_16z[14:10] + { celloutsig_1_12z[6:4], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_1z } + in_data[140:138];
  assign celloutsig_0_1z = celloutsig_0_0z[7:5] + celloutsig_0_0z[8:6];
  assign celloutsig_0_31z = { celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_12z } + celloutsig_0_22z[2:0];
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_4z } == { celloutsig_1_12z[2:1], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_1z } === { in_data[172:154], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_10z } >= { celloutsig_1_12z[8], celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_8z = celloutsig_0_4z[21:2] >= { celloutsig_0_2z[8:2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_14z = celloutsig_0_4z[18:16] >= celloutsig_0_1z;
  assign celloutsig_0_12z = { celloutsig_0_5z[11:1], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z } > { celloutsig_0_5z[10:0], celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z } && { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } < { in_data[191:185], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_16z = celloutsig_0_7z[1] & ~(celloutsig_0_15z);
  assign celloutsig_0_18z = celloutsig_0_5z[10] & ~(celloutsig_0_3z);
  assign celloutsig_0_20z = celloutsig_0_11z & ~(celloutsig_0_8z);
  assign celloutsig_0_24z = celloutsig_0_15z & ~(celloutsig_0_0z[4]);
  assign celloutsig_0_25z = celloutsig_0_19z[7] & ~(celloutsig_0_22z[0]);
  assign celloutsig_0_4z = { celloutsig_0_2z[13:2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[93:67] };
  assign celloutsig_0_48z = { celloutsig_0_6z[1], celloutsig_0_43z, celloutsig_0_21z } % { 1'h1, celloutsig_0_31z[1:0] };
  assign celloutsig_0_6z = celloutsig_0_2z[13:11] % { 1'h1, celloutsig_0_2z[6:5] };
  assign celloutsig_0_7z = celloutsig_0_5z[6:2] % { 1'h1, celloutsig_0_1z[1], celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z } % { 1'h1, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_22z = { celloutsig_0_4z[13:12], celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[1], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_1_2z = { in_data[126:121], celloutsig_1_0z } != { in_data[162:157], celloutsig_1_1z };
  assign celloutsig_1_3z = celloutsig_1_1z != celloutsig_1_0z;
  assign celloutsig_0_10z = { celloutsig_0_4z[7:6], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z } != celloutsig_0_4z[6:0];
  assign celloutsig_0_21z = celloutsig_0_5z[10:8] != { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_30z = { celloutsig_0_26z[6:3], celloutsig_0_29z } != { celloutsig_0_5z[3:0], celloutsig_0_1z };
  assign celloutsig_0_56z = celloutsig_0_14z & celloutsig_0_19z[8];
  assign celloutsig_1_0z = in_data[167] & in_data[137];
  assign celloutsig_1_10z = celloutsig_1_2z & celloutsig_1_4z;
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[122] };
  assign celloutsig_0_9z = | { celloutsig_0_5z[7:0], celloutsig_0_0z };
  assign celloutsig_0_11z = | { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z[10:9] };
  assign celloutsig_0_43z = ^ { celloutsig_0_1z[1], celloutsig_0_2z, celloutsig_0_25z };
  assign celloutsig_1_6z = ^ { in_data[180], celloutsig_1_5z };
  assign celloutsig_1_8z = ^ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[88:80] ~^ in_data[13:5];
  assign celloutsig_1_5z = { in_data[120:115], celloutsig_1_2z, celloutsig_1_3z } ~^ { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_16z = { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_5z } ~^ { in_data[133:113], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_5z = celloutsig_0_2z[11:0] ^ { in_data[35:33], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_5z[6:1], celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_12z } ^ { celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_17z };
  assign celloutsig_0_2z = in_data[81:68] ^ { in_data[85:81], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_26z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_26z = { celloutsig_0_19z[10:6], celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_29z = 3'h0;
    else if (clkin_data[32]) celloutsig_0_29z = { celloutsig_0_6z[1:0], celloutsig_0_20z };
  assign { out_data[130:128], out_data[115:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
