IP Upgrade report for NIOS-Blink-LED
Fri Sep 28 13:12:38 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Fri Sep 28 13:12:38 2018           ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                ; NIOS-Blink-LED                              ;
; Top-level Entity Name        ; topLevel                                    ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                             ;
+-------------+----------------+---------+-----------------------------------+----------------------+-----------------------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File              ; Generation File Path ; New Source File                   ; Message ;
+-------------+----------------+---------+-----------------------------------+----------------------+-----------------------------------+---------+
; niosHello   ; Qsys           ; 18.0    ; niosHello/synthesis/niosHello.qip ; niosHello.qsys       ; niosHello/synthesis/niosHello.qip ;         ;
+-------------+----------------+---------+-----------------------------------+----------------------+-----------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "niosHello.qsys" to "niosHello.BAK.qsys"
Info (11902): Backing up file "niosHello/synthesis/niosHello.vhd" to "niosHello.BAK.vhd"
Info (11837): Started upgrading IP component Qsys with file "niosHello.qsys"
Info: 2018.09.28.13:12:07 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2018.09.28.13:12:07 Info: Finished upgrading the ip cores
Info: 2018.09.28.13:12:13 Info: Saving generation log to E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello
Info: 2018.09.28.13:12:13 Info: Starting: Create simulation model
Info: 2018.09.28.13:12:13 Info: qsys-generate E:\Users\sabrina\Documents\GitHub\IPBlinkLed_copy\niosHello.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=E:\Users\sabrina\Documents\GitHub\IPBlinkLed_copy\niosHello\simulation --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2018.09.28.13:12:13 Info: Loading IPBlinkLed_copy
Info: 2018.09.28.13:12:13 Info: Reading input file
Info: 2018.09.28.13:12:13 Info: Adding clk_0 [clock_source 18.1]
Info: 2018.09.28.13:12:13 Info: Parameterizing module clk_0
Info: 2018.09.28.13:12:13 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info: 2018.09.28.13:12:13 Info: Parameterizing module jtag_uart_0
Info: 2018.09.28.13:12:13 Info: Adding keypad_0 [keypad 0.1]
Info: 2018.09.28.13:12:13 Info: Parameterizing module keypad_0
Info: 2018.09.28.13:12:13 Info: Adding keypad_1 [keypad 0.1]
Info: 2018.09.28.13:12:13 Info: Parameterizing module keypad_1
Info: 2018.09.28.13:12:13 Info: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
2018.09.28.13:12:13 Info: Parameterizing module nios2_gen2_0
2018.09.28.13:12:13 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
2018.09.28.13:12:13 Info: Parameterizing module onchip_memory2_0
2018.09.28.13:12:13 Info: Adding peripheral_LED_0 [peripheral_LED 0.1]
2018.09.28.13:12:13 Info: Parameterizing module peripheral_LED_0
2018.09.28.13:12:13 Info: Adding pio_1 [altera_avalon_pio 18.1]
2018.09.28.13:12:13 Info: Parameterizing module pio_1
2018.09.28.13:12:13 Info: Adding program_memory [altera_avalon_onchip_memory2 18.1]
2018.09.28.13:12:13 Info: Parameterizing module program_memory
2018.09.28.13:12:13 Info: Adding timer_0 [altera_avalon_timer 18.1]
2018.09.28.13:12:13 Info: Parameterizing module timer_0
2018.09.28.13:12:13 Info: Building connections
2018.09.28.13:12:13 Info: Parameterizing connections
2018.09.28.13:12:13 Info: Validating
Info: 2018.09.28.13:12:13 Info: Done reading input file
Info: 2018.09.28.13:12:14 Info: niosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2018.09.28.13:12:14 Info: niosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.09.28.13:12:14 Info: niosHello: Generating niosHello "niosHello" for SIM_VHDL
Info: 2018.09.28.13:12:17 Info: jtag_uart_0: Starting RTL generation for module 'niosHello_jtag_uart_0'
Info: 2018.09.28.13:12:17 Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosHello_jtag_uart_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0002_jtag_uart_0_gen//niosHello_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0002_jtag_uart_0_gen
Info: 2018.09.28.13:12:17 Info: jtag_uart_0: Done RTL generation for module 'niosHello_jtag_uart_0'
Info: 2018.09.28.13:12:17 Info: jtag_uart_0: "niosHello" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2018.09.28.13:12:17 Info: keypad_0: "niosHello" instantiated keypad "keypad_0"
Info: 2018.09.28.13:12:18 Info: nios2_gen2_0: "niosHello" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: 2018.09.28.13:12:18 Info: onchip_memory2_0: Starting RTL generation for module 'niosHello_onchip_memory2_0'
Info: 2018.09.28.13:12:18 Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0004_onchip_memory2_0_gen//niosHello_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0004_onchip_memory2_0_gen
Info: 2018.09.28.13:12:18 Info: onchip_memory2_0: Done RTL generation for module 'niosHello_onchip_memory2_0'
Info: 2018.09.28.13:12:18 Info: onchip_memory2_0: "niosHello" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2018.09.28.13:12:18 Info: pio_1: Starting RTL generation for module 'niosHello_pio_1'
Info: 2018.09.28.13:12:18 Info: pio_1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosHello_pio_1 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0005_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0005_pio_1_gen//niosHello_pio_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0005_pio_1_gen
Info: 2018.09.28.13:12:18 Info: pio_1: Done RTL generation for module 'niosHello_pio_1'
Info: 2018.09.28.13:12:18 Info: pio_1: "niosHello" instantiated altera_avalon_pio "pio_1"
Info: 2018.09.28.13:12:18 Info: program_memory: Starting RTL generation for module 'niosHello_program_memory'
Info: 2018.09.28.13:12:18 Info: program_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_program_memory --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0006_program_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0006_program_memory_gen//niosHello_program_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0006_program_memory_gen
Info: 2018.09.28.13:12:19 Info: program_memory: Done RTL generation for module 'niosHello_program_memory'
Info: 2018.09.28.13:12:19 Info: program_memory: "niosHello" instantiated altera_avalon_onchip_memory2 "program_memory"
Info: 2018.09.28.13:12:19 Info: timer_0: Starting RTL generation for module 'niosHello_timer_0'
Info: 2018.09.28.13:12:19 Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosHello_timer_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0007_timer_0_gen//niosHello_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0007_timer_0_gen
Info: 2018.09.28.13:12:19 Info: timer_0: Done RTL generation for module 'niosHello_timer_0'
Info: 2018.09.28.13:12:19 Info: timer_0: "niosHello" instantiated altera_avalon_timer "timer_0"
Info: 2018.09.28.13:12:21 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:21 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:21 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:21 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:21 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:21 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:21 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:22 Info: mm_interconnect_0: "niosHello" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.09.28.13:12:22 Info: irq_mapper: "niosHello" instantiated altera_irq_mapper "irq_mapper"
Info: 2018.09.28.13:12:22 Info: rst_controller: "niosHello" instantiated altera_reset_controller "rst_controller"
Info: 2018.09.28.13:12:22 Info: cpu: Starting RTL generation for module 'niosHello_nios2_gen2_0_cpu'
Info: 2018.09.28.13:12:22 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosHello_nios2_gen2_0_cpu --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0010_cpu_gen//niosHello_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0010_cpu_gen
Info: 2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:23 (*) Starting Nios II generation
Info: 2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:23 (*)   Checking for plaintext license.
Info: 2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64
Info: 2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Plaintext license not found.
Info: 2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   No license required to generate encrypted Nios II
Info: 2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Elaborating CPU configuration settings
Info: 2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:24 (*)   Creating all objects for CPU
Info: 2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:25 (*)   Creating 'C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0010_cpu_gen/
Info: 2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:25 (*)   Generating RTL from CPU objects
Info: 2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:25 (*)   Creating plain-text RTL
Info: 2018.09.28.13:12:25 Info: cpu: # 2018.09.28 13:12:25 (*) Done Nios II generation
Info: 2018.09.28.13:12:25 Info: cpu: Done RTL generation for module 'niosHello_nios2_gen2_0_cpu'
Info: 2018.09.28.13:12:25 Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2018.09.28.13:12:25 Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: 2018.09.28.13:12:25 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2018.09.28.13:12:25 Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: 2018.09.28.13:12:25 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2018.09.28.13:12:25 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2018.09.28.13:12:25 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.09.28.13:12:25 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2018.09.28.13:12:25 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2018.09.28.13:12:25 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2018.09.28.13:12:25 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.09.28.13:12:25 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2018.09.28.13:12:25 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.09.28.13:12:25 Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2018.09.28.13:12:25 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation/submodules
Info: 2018.09.28.13:12:25 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.09.28.13:12:25 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.09.28.13:12:25 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation/submodules
Info: 2018.09.28.13:12:25 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2018.09.28.13:12:25 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation/submodules
Info: 2018.09.28.13:12:26 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.09.28.13:12:26 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.09.28.13:12:26 Info: niosHello: Done "niosHello" with 30 modules, 53 files
Info: 2018.09.28.13:12:26 Info: qsys-generate succeeded.
Info: 2018.09.28.13:12:26 Info: Finished: Create simulation model
Info: 2018.09.28.13:12:26 Info: Starting: Create Modelsim Project.
Info: 2018.09.28.13:12:26 Info: sim-script-gen --spd=E:\Users\sabrina\Documents\GitHub\IPBlinkLed_copy\niosHello\niosHello.spd --output-directory=E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation
Info: 2018.09.28.13:12:26 Info: Doing: ip-make-simscript --spd=E:\Users\sabrina\Documents\GitHub\IPBlinkLed_copy\niosHello\niosHello.spd --output-directory=E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation
Info: 2018.09.28.13:12:26 Info: Generating the following file(s) for MODELSIM simulator in E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation
Info: 2018.09.28.13:12:26 Info:     mentor
Info: 2018.09.28.13:12:26 Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib
Info: 2018.09.28.13:12:26 Info: Generating the following file(s) for VCSMX simulator in E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation
Info: 2018.09.28.13:12:26 Info:     synopsys/vcsmx
Info: 2018.09.28.13:12:26 Info:     synopsys/vcsmx
Info: 2018.09.28.13:12:26 Info: Generating the following file(s) for NCSIM simulator in E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation
Info: 2018.09.28.13:12:26 Info:     cadence
Info: 2018.09.28.13:12:26 Info:     cadence
Info: 2018.09.28.13:12:26 Info:     cadence
Info: 2018.09.28.13:12:26 Info:     29 .cds.lib files in cadence/cds_libs
Info: 2018.09.28.13:12:26 Info: Generating the following file(s) for RIVIERA simulator in E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation
Info: 2018.09.28.13:12:27 Info:     aldec
Info: 2018.09.28.13:12:27 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/simulation
Info: 2018.09.28.13:12:27 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2018.09.28.13:12:27 Info: Finished: Create Modelsim Project.
Info: 2018.09.28.13:12:27 Info: Starting: Create block symbol file (.bsf)
Info: 2018.09.28.13:12:27 Info: qsys-generate E:\Users\sabrina\Documents\GitHub\IPBlinkLed_copy\niosHello.qsys --block-symbol-file --output-directory=E:\Users\sabrina\Documents\GitHub\IPBlinkLed_copy\niosHello --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2018.09.28.13:12:27 Info: Loading IPBlinkLed_copy
Info: 2018.09.28.13:12:27 Info: Reading input file
Info: 2018.09.28.13:12:27 Info: Adding clk_0 [clock_source 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module clk_0
Info: 2018.09.28.13:12:27 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module jtag_uart_0
Info: 2018.09.28.13:12:27 Info: Adding keypad_0 [keypad 0.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module keypad_0
Info: 2018.09.28.13:12:27 Info: Adding keypad_1 [keypad 0.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module keypad_1
Info: 2018.09.28.13:12:27 Info: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module nios2_gen2_0
Info: 2018.09.28.13:12:27 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module onchip_memory2_0
Info: 2018.09.28.13:12:27 Info: Adding peripheral_LED_0 [peripheral_LED 0.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module peripheral_LED_0
Info: 2018.09.28.13:12:27 Info: Adding pio_1 [altera_avalon_pio 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module pio_1
Info: 2018.09.28.13:12:27 Info: Adding program_memory [altera_avalon_onchip_memory2 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module program_memory
Info: 2018.09.28.13:12:27 Info: Adding timer_0 [altera_avalon_timer 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module timer_0
Info: 2018.09.28.13:12:27 Info: Building connections
Info: 2018.09.28.13:12:27 Info: Parameterizing connections
Info: 2018.09.28.13:12:27 Info: Validating
Info: 2018.09.28.13:12:27 Info: Done reading input file
Info: 2018.09.28.13:12:27 Info: niosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2018.09.28.13:12:27 Info: niosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.09.28.13:12:27 Info: qsys-generate succeeded.
Info: 2018.09.28.13:12:27 Info: Finished: Create block symbol file (.bsf)
Info: 2018.09.28.13:12:27 Info:
Info: 2018.09.28.13:12:27 Info: Starting: Create HDL design files for synthesis
Info: 2018.09.28.13:12:27 Info: qsys-generate E:\Users\sabrina\Documents\GitHub\IPBlinkLed_copy\niosHello.qsys --synthesis=VHDL --output-directory=E:\Users\sabrina\Documents\GitHub\IPBlinkLed_copy\niosHello\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2018.09.28.13:12:27 Info: Loading IPBlinkLed_copy
Info: 2018.09.28.13:12:27 Info: Reading input file
Info: 2018.09.28.13:12:27 Info: Adding clk_0 [clock_source 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module clk_0
Info: 2018.09.28.13:12:27 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module jtag_uart_0
Info: 2018.09.28.13:12:27 Info: Adding keypad_0 [keypad 0.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module keypad_0
Info: 2018.09.28.13:12:27 Info: Adding keypad_1 [keypad 0.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module keypad_1
Info: 2018.09.28.13:12:27 Info: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module nios2_gen2_0
Info: 2018.09.28.13:12:27 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module onchip_memory2_0
Info: 2018.09.28.13:12:27 Info: Adding peripheral_LED_0 [peripheral_LED 0.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module peripheral_LED_0
Info: 2018.09.28.13:12:27 Info: Adding pio_1 [altera_avalon_pio 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module pio_1
Info: 2018.09.28.13:12:27 Info: Adding program_memory [altera_avalon_onchip_memory2 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module program_memory
Info: 2018.09.28.13:12:27 Info: Adding timer_0 [altera_avalon_timer 18.1]
Info: 2018.09.28.13:12:27 Info: Parameterizing module timer_0
Info: 2018.09.28.13:12:27 Info: Building connections
Info: 2018.09.28.13:12:27 Info: Parameterizing connections
Info: 2018.09.28.13:12:27 Info: Validating
Info: 2018.09.28.13:12:28 Info: Done reading input file
Info: 2018.09.28.13:12:28 Info: niosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2018.09.28.13:12:28 Info: niosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.09.28.13:12:28 Info: niosHello: Generating niosHello "niosHello" for QUARTUS_SYNTH
Info: 2018.09.28.13:12:30 Info: jtag_uart_0: Starting RTL generation for module 'niosHello_jtag_uart_0'
Info: 2018.09.28.13:12:30 Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosHello_jtag_uart_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0029_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0029_jtag_uart_0_gen/
Info: 2018.09.28.13:12:30 Info: jtag_uart_0: Done RTL generation for module 'niosHello_jtag_uart_0'
Info: 2018.09.28.13:12:30 Info: jtag_uart_0: "niosHello" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2018.09.28.13:12:30 Info: keypad_0: "niosHello" instantiated keypad "keypad_0"
Info: 2018.09.28.13:12:30 Info: nios2_gen2_0: "niosHello" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: 2018.09.28.13:12:30 Info: onchip_memory2_0: Starting RTL generation for module 'niosHello_onchip_memory2_0'
Info: 2018.09.28.13:12:30 Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0031_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0031_onchip_memory2_0_gen/
Info: 2018.09.28.13:12:31 Info: onchip_memory2_0: Done RTL generation for module 'niosHello_onchip_memory2_0'
Info: 2018.09.28.13:12:31 Info: onchip_memory2_0: "niosHello" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2018.09.28.13:12:31 Info: pio_1: Starting RTL generation for module 'niosHello_pio_1'
Info: 2018.09.28.13:12:31 Info: pio_1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosHello_pio_1 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0032_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0032_pio_1_gen/
Info: 2018.09.28.13:12:31 Info: pio_1: Done RTL generation for module 'niosHello_pio_1'
Info: 2018.09.28.13:12:31 Info: pio_1: "niosHello" instantiated altera_avalon_pio "pio_1"
Info: 2018.09.28.13:12:31 Info: program_memory: Starting RTL generation for module 'niosHello_program_memory'
Info: 2018.09.28.13:12:31 Info: program_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_program_memory --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0033_program_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0033_program_memory_gen/
Info: 2018.09.28.13:12:32 Info: program_memory: Done RTL generation for module 'niosHello_program_memory'
Info: 2018.09.28.13:12:32 Info: program_memory: "niosHello" instantiated altera_avalon_onchip_memory2 "program_memory"
Info: 2018.09.28.13:12:32 Info: timer_0: Starting RTL generation for module 'niosHello_timer_0'
Info: 2018.09.28.13:12:32 Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosHello_timer_0 --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0034_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0034_timer_0_gen/
Info: 2018.09.28.13:12:32 Info: timer_0: Done RTL generation for module 'niosHello_timer_0'
Info: 2018.09.28.13:12:32 Info: timer_0: "niosHello" instantiated altera_avalon_timer "timer_0"
Info: 2018.09.28.13:12:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:33 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:33 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:34 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:34 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:34 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2018.09.28.13:12:35 Info: mm_interconnect_0: "niosHello" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.09.28.13:12:35 Info: irq_mapper: "niosHello" instantiated altera_irq_mapper "irq_mapper"
Info: 2018.09.28.13:12:35 Info: rst_controller: "niosHello" instantiated altera_reset_controller "rst_controller"
Info: 2018.09.28.13:12:35 Info: cpu: Starting RTL generation for module 'niosHello_nios2_gen2_0_cpu'
Info: 2018.09.28.13:12:35 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosHello_nios2_gen2_0_cpu --dir=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0037_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Sabrina/AppData/Local/Temp/alt7802_2830054587937887419.dir/0037_cpu_gen/
Info: 2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:35 (*) Starting Nios II generation
Info: 2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:35 (*)   Checking for plaintext license.
Info: 2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64
Info: 2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Plaintext license not found.
Info: 2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   No license required to generate encrypted Nios II
Info: 2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Elaborating CPU configuration settings
Info: 2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Creating all objects for CPU
Info: 2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Generating RTL from CPU objects
Info: 2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:36 (*)   Creating plain-text RTL
Info: 2018.09.28.13:12:37 Info: cpu: # 2018.09.28 13:12:37 (*) Done Nios II generation
Info: 2018.09.28.13:12:37 Info: cpu: Done RTL generation for module 'niosHello_nios2_gen2_0_cpu'
Info: 2018.09.28.13:12:37 Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2018.09.28.13:12:37 Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: 2018.09.28.13:12:37 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2018.09.28.13:12:37 Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: 2018.09.28.13:12:37 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2018.09.28.13:12:37 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2018.09.28.13:12:37 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.09.28.13:12:37 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2018.09.28.13:12:37 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2018.09.28.13:12:37 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2018.09.28.13:12:37 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.09.28.13:12:37 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2018.09.28.13:12:37 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.09.28.13:12:37 Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2018.09.28.13:12:37 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/synthesis/submodules
Info: 2018.09.28.13:12:37 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.09.28.13:12:37 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.09.28.13:12:37 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/synthesis/submodules
Info: 2018.09.28.13:12:37 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2018.09.28.13:12:37 Info: Reusing file E:/Users/sabrina/Documents/GitHub/IPBlinkLed_copy/niosHello/synthesis/submodules
Info: 2018.09.28.13:12:37 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.09.28.13:12:37 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.09.28.13:12:37 Info: niosHello: Done "niosHello" with 30 modules, 46 files
Info: 2018.09.28.13:12:38 Info: qsys-generate succeeded.
Info: 2018.09.28.13:12:38 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "niosHello.qsys"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4951 megabytes
    Info: Processing ended: Fri Sep 28 13:12:39 2018
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:31


