<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>High Performance Fabrics â€“ HiPC 2025</title>
  <link rel="stylesheet" href="style.css"/>
</head>
<body>
<section class="intro">
  <header>
    <h4>32nd IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, & ANALYTICS</h4>
    <h1>Workshop on High Performance Fabrics</h1>
    <h3>17-Dec-2025 Â· Hyderabad, India</h3>
  </header>
 
  </section>

  <section class="about">
    <h2>About the Workshop</h2>
    <p>
      The word <strong>Fabrics</strong> is perhaps the most used or abused word in computing today. A Fabric is, as its name implies, a web of multiple devices in a cluster using some physical level connectivity with transport and protocol layers built on top of it. Computing in general, and High Performance Computing in particular have moved over the years from proprietary cluster interconnects to more popularly, Infiniband and Ethernet.
    </p>
    <p>
      In the AI era, the focus has shifted towards communication fabrics due to growing demands of HPC and AI at scale. When it comes to connecting GPUs with each other, NVLink has been the most popular communication fabric. However, there have been recent advancements in this space with the formation of the <strong>Ultra Accelerator Link</strong> or <strong>UALink</strong>, consortium to connect accelerators and switches in AI computing pods with low latency/high bandwidth and supporting simple load-store semantics. The <strong>Ultra Ethernet Consortium or UEC</strong> is working to enhance Ethernet to build a low latency, lossless variant to serve the needs of the AI era. <strong>Scale Up Ethernet or SUE,</strong> provides a framework to provide low latency, high bandwidth connectivity for XPU scale up networks based on Ethernet. 
    </p>
    <p>
      <strong>Compute Express Link or CXL,</strong> is a memory semantic fabric that has been developed to solve multiple challenges in computing related to capacity and bandwidth of memory, as well as the need to disaggregate memory. With the introduction of <strong>Unordered IO (UIO)</strong>, the ubiquitous PCI Express protocol is also looking to add fabric capabilities.
    </p>
    <p>
      The second edition of the High Performance Fabrics workshop will be a half-day event with the aim of exploring the novel research ideas around this very rich space of fabrics and the research happening in operating systems, virtualization and manageability in related areas. 
      </p>
    <p>The workshop includes keynotes from industry and/or academia experts, panel discussion and selected paper presentations. Papers shortlisted for workshop presentation are published as part of HiPCW proceedings on IEEE. The presentations must be done in person. The detailed program will be shared closer to the event. 
    </p>
     <h4>Archive: Fabrics Workshop at HiPC 2024 </h4>
    <p>The agenda and other details of the first edition of the High Performance Fabrics Workshop can be found at <a href="https://2024.hipc.org/fabrics-workshop/" target="_blank">https://2024.hipc.org/fabrics-workshop/</a></p>

  </section>
  
    
  <header>
    <h4> AGENDA </h4>
    <img src="Fabrics_agenda_final.png">
  
    <table>
      <tr>
        <th> Time </th>
        <th> Topic </th>
        <th> Speaker </th>
      </tr>
      <tr>
        <td> 8:45am - 9:00am</td>
        <td> Workshop Introduction</td>
      </tr>
      
      <tr>
        <td> 9:00am - 9:45am</td>
        <td> Keynote: From Silicon to Systems:  Hardware revolution in the AI Era </td>
        <td> Nathan Kalyanasundharam, AMD </td>
      </tr>
      <tr>
        <td> 9:45am - 10:05am</td>
        <td> Paper-1: Communication-Centric UALink and NVLink Comparison for Large Scale AI Training </td>
        <td> Praveen R., Amardeep, Micron </td>
      </tr>
       <tr>
        <td> 10:05am - 10:30am</td>
        <td> Poster Pitch: Bridging the Composability Gap: Enabling Fabric-Aware Heterogeneous Computing with OpenXLA </td>
        <td> Srihari Karnam, Marvell </td>
      </tr>
      <tr>
        <td> 10:30am - 11:00am</td>
        <td> Networking Break </td>
        
      </tr>
      <tr>
        <td> 11:00am - 11:40am</td>
        <td> Keynote-2: AI Infrastructure 2.0: Purpose-built Connectivity for the Rack-Scale Era </td>
        <td> Dr. Shivananda Koteshwar, Astera Labs </td>
      </tr>
       <tr>
        <td> 11:40am - 12:05pm</td>
        <td> Paper-2: Evaluating CXL Memory Pooling for Scalable LLM Inference </td>
        <td> Sachin Shaw, Praveen Kumar, Micron </td>
      </tr>
      <tr>
        <td> 12:05pm - 12:50pm</td>
        <td> Panel Discussion </td>
        <td> Dr. D.K.Panda, Dr. Shivananda Koteshwar, Nathan Kalyanasundharam </td>
      </tr>
      <tr>
        <td> 12:50pm - 1:00pm</td>
        <td> Closing Remarks </td>
        <td>  </td>
      </tr>
    </table>
  </header>
  <header>
    <h4>CALL FOR PAPERS IS NOW OPEN</h4>
      <h2>ðŸ“¢ Paper Submission Due <span>10-Oct-2025</span></h2>
    <p> The workshop invites original, high quality research papers as well as case studies and practical experiences with Fabrics. Papers are solicited from the area, but not limited to the following-</p>
  </header>

  <section class="topics">
    <div class="column">
      <h2>Hardware Architectures</h2>
      <ul>
        <li>Fabrics for Next Gen AI/ML Workloads â€“ UAL, UEC, SUE etc.</li>
        <li>PCIe Unordered IO</li>
        <li>Memory Expansion & Pooling</li>
        <li>Switch Architecture/Design</li>
      </ul>
    </div>
    <div class="column">
      <h2>Software Architectures</h2>
      <ul>
        <li>Emulation & Prototype</li>
        <li>Simulation & Verification</li>
        <li>OS Support for Tiered Memory</li>
        <li>Virtualization for Fabrics</li>
      </ul>
    </div>
    <div class="column">
      <h2>Applications & Use Cases</h2>
      <ul>
        <li>Benchmarking Applications</li>
        <li>Workload Characterization</li>
        <li>Analysis & Profiling of Fabric Performance</li>
      </ul>
    </div>
    <div class="column">
      <h2>Control Plane Software</h2>
      <ul>
        <li>Fabric Management</li>
        <li>In-band and OOB Management of Fabric Devices</li>
      </ul>
    </div>
  </section>

  <section class="submission">
  <p> Workshop paper submissions should follow the IEEE conference template (double-column format, 10-pt font on 8.5â€³Ã—11â€³ pages). The templates are available at <a href="https://www.ieee.org/conferences/publishing/templates.html" target="_blank">https://www.ieee.org/conferences/publishing/templates.html></a>
<h2>Submission guidelines by paper type </h2>
<ul>    
<li>Extended poster abstract: 2 pages (including references, figures, tables)</li>
<li>Short paper: 4 pages (excluding references, figures, tables)</li> 
</ul>
  </p>
      
    <h2>Submission link </h2>
    <p><a href="https://easychair.org/my/conference?conf=hipc25fabrics" target="_blank">https://easychair.org/my/conference?conf=hipc25fabrics</a></p>
  </section>

  <footer>
    <p>Workshop Chairs: Mohan Parthasarathy (HPE), Sunita Jain (AMD)</p>
    <p>Publicity Chair: Badrinath Ramamurthy (IIITB) | Program Committee Chair: Ajay Joshi (Micron)</p>
    <p>Program Committee: Hasan Maruf (Meta), Hemangee Kapoor (IIT-Guwahati), K.V. Subramaniam (AMD), Navin Bishnoi (Marvell), Sai Rahul Chalamalasetti (d-Matrix),  Vijay Kumar Motagi (Micron), Yogesh Simmhan (IISc) </p>
    <p>In case of questions, please contact us at hipcfabrics@gmail.com with the subject line 'HiPC Fabrics 2025'.</p>
  </footer>
</body>
</html>
