#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jun 21 10:12:43 2016
# Process ID: 7778
# Current directory: /home/node003/work/proj/spiral/dma/project_1
# Command line: vivado project_1.xpr
# Log file: /home/node003/work/proj/spiral/dma/project_1/vivado.log
# Journal file: /home/node003/work/proj/spiral/dma/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets myipnew_0_M_axi_hp] [get_bd_intf_nets myipnew_0_M_axi_descriptor] [get_bd_cells myipnew_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_cells rst_processing_system7_0_50M]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
create_peripheral user.org user myip 1.0 -dir /home/node003/work/proj/spiral/dma/ip_repo
add_peripheral_interface S00_AXI_LITE -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:myip:1.0]
set_property VALUE 32 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI_LITE -of_objects [ipx::find_open_core user.org:user:myip:1.0]]]
add_peripheral_interface M00_AXI_LITE -interface_mode master -axi_type lite [ipx::find_open_core user.org:user:myip:1.0]
add_peripheral_interface M01_AXI -interface_mode master -axi_type full [ipx::find_open_core user.org:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:myip:1.0]
write_peripheral [ipx::find_open_core user.org:user:myip:1.0]
set_property  ip_repo_paths  {/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv user.org:user:myip:1.0 myip_0
endgroup
set_property location {1.5 346 -723} [get_bd_cells myip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins myip_0/S00_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/myip_0/M01_AXI" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/myip_0/M00_AXI_LITE" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
validate_bd_design
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
create_peripheral user.org user myipnew 1.0 -dir /home/node003/work/proj/spiral/dma/ip_repo
add_peripheral_interface M00_AXI -interface_mode master -axi_type lite [ipx::find_open_core user.org:user:myipnew:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:myipnew:1.0]
write_peripheral [ipx::find_open_core user.org:user:myipnew:1.0]
set_property  ip_repo_paths  {/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv user.org:user:myipnew:1.0 myipnew_0
endgroup
set_property location {1 239 -240} [get_bd_cells myipnew_0]
delete_bd_objs [get_bd_cells myipnew_0]
connect_bd_net [get_bd_pins myip_0/m01_axi_init_axi_txn] [get_bd_pins myip_0/m01_axi_aresetn]
connect_bd_net [get_bd_pins myip_0/m00_axi_lite_init_axi_txn] [get_bd_pins myip_0/m00_axi_lite_aresetn]
save_bd_design
validate_bd_design
report_ip_status -name ip_status 
validate_bd_design -force
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
close_project
validate_bd_design -force
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/sim_scripts -force -quiet
validate_bd_design -force
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/sim_scripts -force -quiet
validate_bd_design -force
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
close_project
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
reset_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/sim_scripts -force -quiet
validate_bd_design -force
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
validate_bd_design -force
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
validate_bd_design
disconnect_bd_net /rst_processing_system7_0_50M_peripheral_aresetn [get_bd_pins myip_0/m01_axi_init_axi_txn]
disconnect_bd_net /rst_processing_system7_0_50M_peripheral_aresetn [get_bd_pins myip_0/m00_axi_lite_init_axi_txn]
save_bd_design
validate_bd_design
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 101 -924} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins myip_0/m01_axi_init_axi_txn] [get_bd_pins xlconstant_0/dout]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property location {1.5 108 -744} [get_bd_cells xlconstant_1]
set_property location {1 -32 -730} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins myip_0/m00_axi_lite_init_axi_txn] [get_bd_pins xlconstant_1/dout]
save_bd_design
validate_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
validate_bd_design -force
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
validate_bd_design
save_bd_design
validate_bd_design -force
save_bd_design
create_peripheral user.org user myip_video 1.0 -dir /home/node003/work/proj/spiral/dma/ip_repo
add_peripheral_interface S00_AXIS_stream -interface_mode slave -axi_type stream [ipx::find_open_core user.org:user:myip_video:1.0]
add_peripheral_interface M00_AXIS_stream -interface_mode master -axi_type stream [ipx::find_open_core user.org:user:myip_video:1.0]
generate_peripheral [ipx::find_open_core user.org:user:myip_video:1.0]
write_peripheral [ipx::find_open_core user.org:user:myip_video:1.0]
set_property  ip_repo_paths  {/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv user.org:user:myip_video:1.0 myip_video_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 axi_vdma_0
endgroup
delete_bd_objs [get_bd_cells axi_vdma_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_cells myip_video_0]
save_bd_design
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
reset_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/sim_scripts -force -quiet
validate_bd_design -force
save_bd_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo.v
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_project
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo.v
update_compile_order -fileset sources_1
reset_run synth_1 -noclean_dir 
validate_bd_design -force
save_bd_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
update_compile_order -fileset sources_1
close_project
reset_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/sim_scripts -force -quiet
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
update_compile_order -fileset sources_1
remove_files /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo.v
validate_bd_design -force
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1 -noclean_dir 
remove_files /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
import_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
add_files -norecurse -copy_to /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/src /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.srcs/sources_1/bd/design_1/design_1.bd}
close_project
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
add_files -norecurse -copy_to /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/src /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
add_files -norecurse -copy_to /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/src /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0
validate_bd_design -force
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
validate_bd_design -force
validate_bd_design -force
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
validate_bd_design
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
reset_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse {/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fft_wrapper.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fft_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
validate_bd_design -force
save_bd_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
set_property location {3 408 -729} [get_bd_cells myip_0]
set_property location {2 410 -799} [get_bd_cells myip_0]
refresh_design
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.0 ila_0
endgroup
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] [get_bd_intf_pins myip_0/M00_AXI_LITE]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins myip_0/m01_axi_aclk]
save_bd_design
delete_bd_objs [get_bd_cells ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.0 ila_0
endgroup
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] [get_bd_intf_pins myip_0/M00_AXI_LITE]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins myip_0/m01_axi_aclk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.0 ila_1
endgroup
copy_bd_objs /  [get_bd_cells {ila_1}]
set_property location {4 613 -1125} [get_bd_cells ila_1]
set_property location {3 574 -518} [get_bd_cells ila_2]
set_property location {2 377 -957} [get_bd_cells ila_1]
connect_bd_intf_net [get_bd_intf_pins ila_1/SLOT_0_AXI] [get_bd_intf_pins myip_0/S00_AXI_LITE]
connect_bd_net [get_bd_pins ila_1/clk] [get_bd_pins myip_0/m01_axi_aclk]
connect_bd_intf_net [get_bd_intf_pins ila_2/SLOT_0_AXI] [get_bd_intf_pins myip_0/M01_AXI]
connect_bd_net [get_bd_pins ila_2/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
close_project
startgroup
set_property -dict [list CONFIG.C_TRIGOUT_EN {true} CONFIG.C_TRIGIN_EN {true}] [get_bd_cells ila_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_TRIGOUT_EN {false} CONFIG.C_TRIGIN_EN {true}] [get_bd_cells ila_2]
endgroup
connect_bd_intf_net [get_bd_intf_pins ila_0/TRIG_OUT] [get_bd_intf_pins ila_2/TRIG_IN]
save_bd_design
startgroup
set_property -dict [list CONFIG.C_INPUT_PIPE_STAGES {0} CONFIG.C_MONITOR_TYPE {AXI} CONFIG.C_NUM_OF_PROBES {44} CONFIG.C_ENABLE_ILA_AXI_MON {true}] [get_bd_cells ila_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_TRIGOUT_EN {true} CONFIG.C_TRIGIN_EN {true}] [get_bd_cells ila_1]
endgroup
delete_bd_objs [get_bd_intf_nets ila_0_TRIG_OUT]
connect_bd_intf_net [get_bd_intf_pins ila_0/TRIG_OUT] [get_bd_intf_pins ila_1/TRIG_IN]
connect_bd_intf_net [get_bd_intf_pins ila_1/TRIG_OUT] [get_bd_intf_pins ila_2/TRIG_IN]
save_bd_design
connect_bd_net [get_bd_pins myip_0/m01_axi_wvalid] [get_bd_pins ila_0/trig_in]
save_bd_design
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
open_hw
connect_hw_server
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property offset 0x4FFF0000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_S00_AXI_LITE_reg}]
save_bd_design
report_power -name {power_1}
generate_target all [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.1 jtag_axi_0
endgroup
delete_bd_objs [get_bd_cells jtag_axi_0]
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets myip_0_m01_axi_wvalid] [get_bd_intf_nets ila_0_TRIG_OUT] [get_bd_cells ila_0]
delete_bd_objs [get_bd_intf_nets ila_1_TRIG_OUT] [get_bd_cells ila_1]
delete_bd_objs [get_bd_cells ila_2]
save_bd_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list design_1_i/myip_0/m00_axi_lite_aclk]]
set_property mark_debug true [get_nets [list {design_1_i/myip_0/m00_axi_lite_araddr[11]} {design_1_i/myip_0/s00_axi_lite_awaddr[4]} {design_1_i/myip_0/s00_axi_lite_rdata[24]} {design_1_i/myip_0/s00_axi_lite_wdata[22]} {design_1_i/myip_0/m00_axi_lite_awaddr[15]} {design_1_i/myip_0/m00_axi_lite_rdata[13]} {design_1_i/myip_0/m01_axi_araddr[8]} {design_1_i/myip_0/m01_axi_awaddr[8]} {design_1_i/myip_0/m01_axi_rdata[5]} {design_1_i/myip_0/m01_axi_wdata[2]} {design_1_i/myip_0/s00_axi_lite_araddr[2]} {design_1_i/myip_0/m00_axi_lite_araddr[25]} design_1_i/myip_0/m00_axi_lite_arready {design_1_i/myip_0/s00_axi_lite_rdata[10]} {design_1_i/myip_0/s00_axi_lite_wdata[11]} {design_1_i/myip_0/m00_axi_lite_rdata[0]} {design_1_i/myip_0/m01_axi_araddr[27]} {design_1_i/myip_0/m01_axi_awaddr[27]} {design_1_i/myip_0/m01_axi_rdata[24]} {design_1_i/myip_0/m01_axi_wdata[21]} {design_1_i/myip_0/m00_axi_lite_araddr[6]} {design_1_i/myip_0/s00_axi_lite_rdata[18]} {design_1_i/myip_0/s00_axi_lite_wdata[16]} {design_1_i/myip_0/m00_axi_lite_awaddr[9]} {design_1_i/myip_0/m00_axi_lite_rdata[7]} {design_1_i/myip_0/m01_axi_araddr[2]} {design_1_i/myip_0/m01_axi_awaddr[2]} {design_1_i/myip_0/m01_axi_rdata[31]} {design_1_i/myip_0/m01_axi_wdata[28]} {design_1_i/myip_0/m00_axi_lite_araddr[19]} {design_1_i/myip_0/s00_axi_lite_rdata[5]} {design_1_i/myip_0/s00_axi_lite_wdata[3]} {design_1_i/myip_0/m00_axi_lite_rdata[26]} {design_1_i/myip_0/m00_axi_lite_awaddr[28]} {design_1_i/myip_0/m01_axi_araddr[21]} {design_1_i/myip_0/m01_axi_awaddr[21]} {design_1_i/myip_0/m01_axi_rdata[18]} {design_1_i/myip_0/m01_axi_wdata[15]} {design_1_i/myip_0/m00_axi_lite_araddr[24]} {design_1_i/myip_0/s00_axi_lite_rdata[4]} {design_1_i/myip_0/s00_axi_lite_wdata[2]} {design_1_i/myip_0/m00_axi_lite_rdata[25]} {design_1_i/myip_0/m00_axi_lite_awaddr[27]} {design_1_i/myip_0/m01_axi_araddr[20]} {design_1_i/myip_0/m01_axi_awaddr[20]} {design_1_i/myip_0/m01_axi_rdata[17]} {design_1_i/myip_0/m01_axi_wdata[14]} {design_1_i/myip_0/m00_axi_lite_araddr[5]} design_1_i/myip_0/m00_axi_lite_wvalid {design_1_i/myip_0/s00_axi_lite_awaddr[3]} {design_1_i/myip_0/s00_axi_lite_rdata[23]} {design_1_i/myip_0/s00_axi_lite_wdata[21]} {design_1_i/myip_0/m00_axi_lite_awaddr[14]} {design_1_i/myip_0/m00_axi_lite_rdata[12]} {design_1_i/myip_0/m01_axi_araddr[7]} {design_1_i/myip_0/m01_axi_awaddr[7]} {design_1_i/myip_0/m01_axi_rdata[4]} {design_1_i/myip_0/m01_axi_wdata[1]} {design_1_i/myip_0/s00_axi_lite_araddr[1]} {design_1_i/myip_0/m00_axi_lite_araddr[18]} design_1_i/myip_0/m01_axi_rvalid {design_1_i/myip_0/s00_axi_lite_rdata[30]} {design_1_i/myip_0/s00_axi_lite_wdata[28]} {design_1_i/myip_0/m00_axi_lite_awaddr[21]} {design_1_i/myip_0/m00_axi_lite_rdata[19]} {design_1_i/myip_0/m01_axi_araddr[14]} {design_1_i/myip_0/m01_axi_awaddr[14]} {design_1_i/myip_0/m01_axi_rdata[10]} {design_1_i/myip_0/m01_axi_wdata[8]} {design_1_i/myip_0/m00_axi_lite_araddr[31]} {design_1_i/myip_0/s00_axi_lite_rdata[17]} {design_1_i/myip_0/s00_axi_lite_wdata[15]} {design_1_i/myip_0/m00_axi_lite_awaddr[8]} {design_1_i/myip_0/m00_axi_lite_rdata[6]} {design_1_i/myip_0/m01_axi_araddr[1]} {design_1_i/myip_0/m01_axi_awaddr[1]} {design_1_i/myip_0/m01_axi_rdata[30]} {design_1_i/myip_0/m01_axi_wdata[27]} {design_1_i/myip_0/m00_axi_lite_araddr[4]} design_1_i/myip_0/m00_axi_lite_wready {design_1_i/myip_0/s00_axi_lite_rdata[0]} {design_1_i/myip_0/s00_axi_lite_wdata[30]} {design_1_i/myip_0/m00_axi_lite_rdata[21]} {design_1_i/myip_0/m00_axi_lite_awaddr[23]} {design_1_i/myip_0/m01_axi_araddr[16]} {design_1_i/myip_0/m01_axi_awaddr[16]} {design_1_i/myip_0/m01_axi_rdata[13]} {design_1_i/myip_0/m01_axi_wdata[9]} {design_1_i/myip_0/m00_axi_lite_araddr[17]} design_1_i/myip_0/m01_axi_rready {design_1_i/myip_0/s00_axi_lite_rdata[19]} {design_1_i/myip_0/s00_axi_lite_wdata[17]} {design_1_i/myip_0/m00_axi_lite_awaddr[10]} {design_1_i/myip_0/m00_axi_lite_rdata[8]} {design_1_i/myip_0/m01_axi_araddr[3]} {design_1_i/myip_0/m01_axi_awaddr[3]} {design_1_i/myip_0/m01_axi_wdata[29]} {design_1_i/myip_0/m00_axi_lite_araddr[30]} {design_1_i/myip_0/s00_axi_lite_awaddr[6]} {design_1_i/myip_0/s00_axi_lite_rdata[26]} {design_1_i/myip_0/s00_axi_lite_wdata[24]} {design_1_i/myip_0/m01_axi_araddr[9]} {design_1_i/myip_0/m00_axi_lite_awaddr[17]} {design_1_i/myip_0/m00_axi_lite_rdata[15]} {design_1_i/myip_0/m01_axi_awaddr[9]} {design_1_i/myip_0/m01_axi_rdata[7]} {design_1_i/myip_0/m01_axi_wdata[4]} {design_1_i/myip_0/s00_axi_lite_araddr[4]} {design_1_i/myip_0/m00_axi_lite_araddr[13]} design_1_i/myip_0/m01_axi_awvalid {design_1_i/myip_0/s00_axi_lite_rdata[13]} {design_1_i/myip_0/s00_axi_lite_wdata[10]} {design_1_i/myip_0/m00_axi_lite_wdata[0]} {design_1_i/myip_0/m00_axi_lite_rdata[2]} {design_1_i/myip_0/m01_axi_araddr[29]} {design_1_i/myip_0/m01_axi_awaddr[29]} {design_1_i/myip_0/m01_axi_rdata[26]} {design_1_i/myip_0/m01_axi_wdata[23]} {design_1_i/myip_0/m00_axi_lite_araddr[16]} {design_1_i/myip_0/s00_axi_lite_rdata[12]} {design_1_i/myip_0/s00_axi_lite_wdata[9]} {design_1_i/myip_0/m00_axi_lite_rdata[1]} {design_1_i/myip_0/m01_axi_araddr[28]} {design_1_i/myip_0/m01_axi_awaddr[28]} {design_1_i/myip_0/m01_axi_rdata[25]} {design_1_i/myip_0/m01_axi_wdata[22]} {design_1_i/myip_0/m00_axi_lite_araddr[29]} {design_1_i/myip_0/s00_axi_lite_rdata[31]} {design_1_i/myip_0/s00_axi_lite_wdata[29]} {design_1_i/myip_0/m00_axi_lite_rdata[20]} {design_1_i/myip_0/m00_axi_lite_awaddr[22]} {design_1_i/myip_0/m01_axi_araddr[15]} {design_1_i/myip_0/m01_axi_awaddr[15]} {design_1_i/myip_0/m01_axi_rdata[12]} {design_1_i/myip_0/m01_axi_wdata[11]} {design_1_i/myip_0/m00_axi_lite_araddr[10]} design_1_i/myip_0/m01_axi_awready {design_1_i/myip_0/s00_axi_lite_rdata[6]} {design_1_i/myip_0/s00_axi_lite_wdata[4]} {design_1_i/myip_0/m00_axi_lite_rdata[27]} {design_1_i/myip_0/m00_axi_lite_awaddr[29]} {design_1_i/myip_0/m01_axi_araddr[22]} {design_1_i/myip_0/m01_axi_awaddr[22]} {design_1_i/myip_0/m01_axi_rdata[19]} {design_1_i/myip_0/m01_axi_wdata[16]} {design_1_i/myip_0/m00_axi_lite_araddr[23]} {design_1_i/myip_0/s00_axi_lite_awaddr[5]} {design_1_i/myip_0/s00_axi_lite_rdata[25]} {design_1_i/myip_0/s00_axi_lite_wdata[23]} {design_1_i/myip_0/m01_axi_araddr[11]} {design_1_i/myip_0/m00_axi_lite_awaddr[16]} {design_1_i/myip_0/m00_axi_lite_rdata[14]} {design_1_i/myip_0/m01_axi_awaddr[11]} {design_1_i/myip_0/m01_axi_rdata[6]} {design_1_i/myip_0/m01_axi_wdata[3]} {design_1_i/myip_0/s00_axi_lite_araddr[3]} {design_1_i/myip_0/m00_axi_lite_araddr[28]} design_1_i/myip_0/m00_axi_lite_awvalid {design_1_i/myip_0/s00_axi_lite_rdata[8]} {design_1_i/myip_0/s00_axi_lite_wdata[6]} {design_1_i/myip_0/m00_axi_lite_rdata[29]} {design_1_i/myip_0/m00_axi_lite_awaddr[31]} {design_1_i/myip_0/m01_axi_araddr[24]} {design_1_i/myip_0/m01_axi_awaddr[24]} {design_1_i/myip_0/m01_axi_rdata[21]} {design_1_i/myip_0/m01_axi_wdata[18]} {design_1_i/myip_0/m00_axi_lite_araddr[9]} {design_1_i/myip_0/s00_axi_lite_rdata[27]} {design_1_i/myip_0/s00_axi_lite_wdata[25]} {design_1_i/myip_0/m01_axi_araddr[10]} {design_1_i/myip_0/m00_axi_lite_awaddr[18]} {design_1_i/myip_0/m00_axi_lite_rdata[16]} {design_1_i/myip_0/m01_axi_awaddr[10]} {design_1_i/myip_0/m01_axi_rdata[8]} {design_1_i/myip_0/m01_axi_wdata[5]} {design_1_i/myip_0/m00_axi_lite_araddr[22]} {design_1_i/myip_0/s00_axi_lite_rdata[2]} {design_1_i/myip_0/s00_axi_lite_wdata[0]} {design_1_i/myip_0/m00_axi_lite_rdata[23]} {design_1_i/myip_0/m00_axi_lite_awaddr[25]} {design_1_i/myip_0/m01_axi_araddr[18]} {design_1_i/myip_0/m01_axi_awaddr[18]} {design_1_i/myip_0/m01_axi_rdata[15]} {design_1_i/myip_0/m01_axi_wdata[12]} {design_1_i/myip_0/m00_axi_lite_araddr[3]} {design_1_i/myip_0/m00_axi_lite_awaddr[5]} {design_1_i/myip_0/s00_axi_lite_awaddr[1]} {design_1_i/myip_0/s00_axi_lite_rdata[21]} {design_1_i/myip_0/s00_axi_lite_wdata[19]} {design_1_i/myip_0/m00_axi_lite_awaddr[11]} {design_1_i/myip_0/m00_axi_lite_rdata[9]} {design_1_i/myip_0/m01_axi_araddr[5]} {design_1_i/myip_0/m01_axi_awaddr[5]} {design_1_i/myip_0/m01_axi_rdata[2]} {design_1_i/myip_0/m01_axi_wdata[31]} {design_1_i/myip_0/m00_axi_lite_araddr[8]} {design_1_i/myip_0/s00_axi_lite_awaddr[0]} {design_1_i/myip_0/s00_axi_lite_rdata[20]} {design_1_i/myip_0/s00_axi_lite_wdata[18]} {design_1_i/myip_0/m00_axi_lite_awaddr[13]} {design_1_i/myip_0/m00_axi_lite_rdata[11]} {design_1_i/myip_0/m01_axi_araddr[4]} {design_1_i/myip_0/m01_axi_awaddr[4]} {design_1_i/myip_0/m01_axi_rdata[1]} {design_1_i/myip_0/m01_axi_wdata[30]} {design_1_i/myip_0/m00_axi_lite_araddr[21]} {design_1_i/myip_0/s00_axi_lite_rdata[7]} {design_1_i/myip_0/s00_axi_lite_wdata[5]} {design_1_i/myip_0/m00_axi_lite_rdata[28]} {design_1_i/myip_0/m00_axi_lite_awaddr[30]} {design_1_i/myip_0/m01_axi_araddr[23]} {design_1_i/myip_0/m01_axi_awaddr[23]} {design_1_i/myip_0/m01_axi_rdata[20]} {design_1_i/myip_0/m01_axi_wdata[17]} {design_1_i/myip_0/m00_axi_lite_araddr[2]} {design_1_i/myip_0/m00_axi_lite_awaddr[4]} design_1_i/myip_0/m00_axi_lite_rvalid {design_1_i/myip_0/s00_axi_lite_rdata[14]} {design_1_i/myip_0/s00_axi_lite_wdata[12]} {design_1_i/myip_0/m00_axi_lite_wdata[1]} {design_1_i/myip_0/m00_axi_lite_rdata[3]} {design_1_i/myip_0/m01_axi_araddr[30]} {design_1_i/myip_0/m01_axi_awaddr[30]} {design_1_i/myip_0/m01_axi_rdata[27]} {design_1_i/myip_0/m01_axi_wdata[24]} {design_1_i/myip_0/m00_axi_lite_araddr[15]} {design_1_i/myip_0/s00_axi_lite_rdata[1]} {design_1_i/myip_0/s00_axi_lite_wdata[31]} {design_1_i/myip_0/m00_axi_lite_rdata[22]} {design_1_i/myip_0/m00_axi_lite_awaddr[24]} {design_1_i/myip_0/m01_axi_araddr[17]} {design_1_i/myip_0/m01_axi_awaddr[17]} {design_1_i/myip_0/m01_axi_rdata[14]} {design_1_i/myip_0/m01_axi_wdata[10]} {design_1_i/myip_0/m00_axi_lite_araddr[20]} {design_1_i/myip_0/s00_axi_lite_araddr[6]} {design_1_i/myip_0/s00_axi_lite_rdata[16]} {design_1_i/myip_0/s00_axi_lite_wdata[14]} {design_1_i/myip_0/m00_axi_lite_rdata[5]} {design_1_i/myip_0/m00_axi_lite_awaddr[7]} {design_1_i/myip_0/m01_axi_araddr[0]} {design_1_i/myip_0/m01_axi_awaddr[0]} {design_1_i/myip_0/m01_axi_rdata[0]} {design_1_i/myip_0/m01_axi_rdata[29]} {design_1_i/myip_0/m01_axi_wdata[26]} {design_1_i/myip_0/m00_axi_lite_awaddr[3]} design_1_i/myip_0/m00_axi_lite_rready {design_1_i/myip_0/s00_axi_lite_rdata[3]} {design_1_i/myip_0/s00_axi_lite_wdata[1]} {design_1_i/myip_0/m00_axi_lite_rdata[24]} {design_1_i/myip_0/m00_axi_lite_awaddr[26]} {design_1_i/myip_0/m01_axi_araddr[19]} {design_1_i/myip_0/m01_axi_awaddr[19]} {design_1_i/myip_0/m01_axi_rdata[16]} {design_1_i/myip_0/m01_axi_wdata[13]} {design_1_i/myip_0/m00_axi_lite_araddr[14]} {design_1_i/myip_0/s00_axi_lite_rdata[9]} {design_1_i/myip_0/s00_axi_lite_wdata[8]} {design_1_i/myip_0/m00_axi_lite_rdata[31]} {design_1_i/myip_0/m01_axi_araddr[26]} {design_1_i/myip_0/m01_axi_awaddr[26]} {design_1_i/myip_0/m01_axi_rdata[23]} {design_1_i/myip_0/m01_axi_wdata[20]} {design_1_i/myip_0/m00_axi_lite_araddr[27]} design_1_i/myip_0/m00_axi_lite_awready {design_1_i/myip_0/s00_axi_lite_rdata[29]} {design_1_i/myip_0/s00_axi_lite_wdata[27]} {design_1_i/myip_0/m00_axi_lite_awaddr[20]} {design_1_i/myip_0/m00_axi_lite_rdata[18]} {design_1_i/myip_0/m01_axi_araddr[13]} {design_1_i/myip_0/m01_axi_awaddr[13]} {design_1_i/myip_0/m01_axi_rdata[9]} {design_1_i/myip_0/m01_axi_wdata[7]} {design_1_i/myip_0/m00_axi_lite_awaddr[2]} {design_1_i/myip_0/s00_axi_lite_rdata[28]} {design_1_i/myip_0/s00_axi_lite_wdata[26]} {design_1_i/myip_0/m01_axi_araddr[12]} {design_1_i/myip_0/m00_axi_lite_awaddr[19]} {design_1_i/myip_0/m00_axi_lite_rdata[17]} {design_1_i/myip_0/m01_axi_awaddr[12]} {design_1_i/myip_0/m01_axi_rdata[11]} {design_1_i/myip_0/m01_axi_wdata[6]} {design_1_i/myip_0/m00_axi_lite_araddr[12]} {design_1_i/myip_0/s00_axi_lite_araddr[5]} {design_1_i/myip_0/s00_axi_lite_rdata[15]} {design_1_i/myip_0/s00_axi_lite_wdata[13]} {design_1_i/myip_0/m00_axi_lite_rdata[4]} {design_1_i/myip_0/m00_axi_lite_awaddr[6]} {design_1_i/myip_0/m00_axi_lite_wdata[2]} {design_1_i/myip_0/m01_axi_araddr[31]} {design_1_i/myip_0/m01_axi_awaddr[31]} {design_1_i/myip_0/m01_axi_rdata[28]} {design_1_i/myip_0/m01_axi_wdata[25]} {design_1_i/myip_0/m00_axi_lite_araddr[26]} design_1_i/myip_0/m00_axi_lite_arvalid {design_1_i/myip_0/s00_axi_lite_awaddr[2]} {design_1_i/myip_0/s00_axi_lite_rdata[22]} {design_1_i/myip_0/s00_axi_lite_wdata[20]} {design_1_i/myip_0/m00_axi_lite_awaddr[12]} {design_1_i/myip_0/m00_axi_lite_rdata[10]} {design_1_i/myip_0/m01_axi_araddr[6]} {design_1_i/myip_0/m01_axi_awaddr[6]} {design_1_i/myip_0/m01_axi_rdata[3]} {design_1_i/myip_0/m01_axi_wdata[0]} {design_1_i/myip_0/s00_axi_lite_araddr[0]} {design_1_i/myip_0/m00_axi_lite_araddr[7]} {design_1_i/myip_0/s00_axi_lite_rdata[11]} {design_1_i/myip_0/s00_axi_lite_wdata[7]} {design_1_i/myip_0/m00_axi_lite_rdata[30]} {design_1_i/myip_0/m01_axi_araddr[25]} {design_1_i/myip_0/m01_axi_awaddr[25]} {design_1_i/myip_0/m01_axi_rdata[22]} {design_1_i/myip_0/m01_axi_wdata[19]}]]
set_property mark_debug true [get_nets [list design_1_i/myip_0/m01_axi_wready design_1_i/myip_0/m01_axi_wvalid]]
set_property mark_debug true [get_nets [list design_1_i/myip_0/s00_axi_lite_arready design_1_i/myip_0/s00_axi_lite_arvalid design_1_i/myip_0/s00_axi_lite_awready design_1_i/myip_0/s00_axi_lite_awvalid design_1_i/myip_0/s00_axi_lite_rready design_1_i/myip_0/s00_axi_lite_rvalid design_1_i/myip_0/s00_axi_lite_wready design_1_i/myip_0/s00_axi_lite_wvalid]]
set_property mark_debug true [get_nets [list design_1_i/myip_0/inst/fft_wrapper_inst/next_out]]
set_property mark_debug true [get_nets [list design_1_i/myip_0/inst/fft_wrapper_inst/in_fifo_full]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 30 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/myip_0/m00_axi_lite_awaddr[2]} {design_1_i/myip_0/m00_axi_lite_awaddr[3]} {design_1_i/myip_0/m00_axi_lite_awaddr[4]} {design_1_i/myip_0/m00_axi_lite_awaddr[5]} {design_1_i/myip_0/m00_axi_lite_awaddr[6]} {design_1_i/myip_0/m00_axi_lite_awaddr[7]} {design_1_i/myip_0/m00_axi_lite_awaddr[8]} {design_1_i/myip_0/m00_axi_lite_awaddr[9]} {design_1_i/myip_0/m00_axi_lite_awaddr[10]} {design_1_i/myip_0/m00_axi_lite_awaddr[11]} {design_1_i/myip_0/m00_axi_lite_awaddr[12]} {design_1_i/myip_0/m00_axi_lite_awaddr[13]} {design_1_i/myip_0/m00_axi_lite_awaddr[14]} {design_1_i/myip_0/m00_axi_lite_awaddr[15]} {design_1_i/myip_0/m00_axi_lite_awaddr[16]} {design_1_i/myip_0/m00_axi_lite_awaddr[17]} {design_1_i/myip_0/m00_axi_lite_awaddr[18]} {design_1_i/myip_0/m00_axi_lite_awaddr[19]} {design_1_i/myip_0/m00_axi_lite_awaddr[20]} {design_1_i/myip_0/m00_axi_lite_awaddr[21]} {design_1_i/myip_0/m00_axi_lite_awaddr[22]} {design_1_i/myip_0/m00_axi_lite_awaddr[23]} {design_1_i/myip_0/m00_axi_lite_awaddr[24]} {design_1_i/myip_0/m00_axi_lite_awaddr[25]} {design_1_i/myip_0/m00_axi_lite_awaddr[26]} {design_1_i/myip_0/m00_axi_lite_awaddr[27]} {design_1_i/myip_0/m00_axi_lite_awaddr[28]} {design_1_i/myip_0/m00_axi_lite_awaddr[29]} {design_1_i/myip_0/m00_axi_lite_awaddr[30]} {design_1_i/myip_0/m00_axi_lite_awaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 30 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/myip_0/m00_axi_lite_araddr[2]} {design_1_i/myip_0/m00_axi_lite_araddr[3]} {design_1_i/myip_0/m00_axi_lite_araddr[4]} {design_1_i/myip_0/m00_axi_lite_araddr[5]} {design_1_i/myip_0/m00_axi_lite_araddr[6]} {design_1_i/myip_0/m00_axi_lite_araddr[7]} {design_1_i/myip_0/m00_axi_lite_araddr[8]} {design_1_i/myip_0/m00_axi_lite_araddr[9]} {design_1_i/myip_0/m00_axi_lite_araddr[10]} {design_1_i/myip_0/m00_axi_lite_araddr[11]} {design_1_i/myip_0/m00_axi_lite_araddr[12]} {design_1_i/myip_0/m00_axi_lite_araddr[13]} {design_1_i/myip_0/m00_axi_lite_araddr[14]} {design_1_i/myip_0/m00_axi_lite_araddr[15]} {design_1_i/myip_0/m00_axi_lite_araddr[16]} {design_1_i/myip_0/m00_axi_lite_araddr[17]} {design_1_i/myip_0/m00_axi_lite_araddr[18]} {design_1_i/myip_0/m00_axi_lite_araddr[19]} {design_1_i/myip_0/m00_axi_lite_araddr[20]} {design_1_i/myip_0/m00_axi_lite_araddr[21]} {design_1_i/myip_0/m00_axi_lite_araddr[22]} {design_1_i/myip_0/m00_axi_lite_araddr[23]} {design_1_i/myip_0/m00_axi_lite_araddr[24]} {design_1_i/myip_0/m00_axi_lite_araddr[25]} {design_1_i/myip_0/m00_axi_lite_araddr[26]} {design_1_i/myip_0/m00_axi_lite_araddr[27]} {design_1_i/myip_0/m00_axi_lite_araddr[28]} {design_1_i/myip_0/m00_axi_lite_araddr[29]} {design_1_i/myip_0/m00_axi_lite_araddr[30]} {design_1_i/myip_0/m00_axi_lite_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/myip_0/m00_axi_lite_wdata[0]} {design_1_i/myip_0/m00_axi_lite_wdata[1]} {design_1_i/myip_0/m00_axi_lite_wdata[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/myip_0/m00_axi_lite_rdata[0]} {design_1_i/myip_0/m00_axi_lite_rdata[1]} {design_1_i/myip_0/m00_axi_lite_rdata[2]} {design_1_i/myip_0/m00_axi_lite_rdata[3]} {design_1_i/myip_0/m00_axi_lite_rdata[4]} {design_1_i/myip_0/m00_axi_lite_rdata[5]} {design_1_i/myip_0/m00_axi_lite_rdata[6]} {design_1_i/myip_0/m00_axi_lite_rdata[7]} {design_1_i/myip_0/m00_axi_lite_rdata[8]} {design_1_i/myip_0/m00_axi_lite_rdata[9]} {design_1_i/myip_0/m00_axi_lite_rdata[10]} {design_1_i/myip_0/m00_axi_lite_rdata[11]} {design_1_i/myip_0/m00_axi_lite_rdata[12]} {design_1_i/myip_0/m00_axi_lite_rdata[13]} {design_1_i/myip_0/m00_axi_lite_rdata[14]} {design_1_i/myip_0/m00_axi_lite_rdata[15]} {design_1_i/myip_0/m00_axi_lite_rdata[16]} {design_1_i/myip_0/m00_axi_lite_rdata[17]} {design_1_i/myip_0/m00_axi_lite_rdata[18]} {design_1_i/myip_0/m00_axi_lite_rdata[19]} {design_1_i/myip_0/m00_axi_lite_rdata[20]} {design_1_i/myip_0/m00_axi_lite_rdata[21]} {design_1_i/myip_0/m00_axi_lite_rdata[22]} {design_1_i/myip_0/m00_axi_lite_rdata[23]} {design_1_i/myip_0/m00_axi_lite_rdata[24]} {design_1_i/myip_0/m00_axi_lite_rdata[25]} {design_1_i/myip_0/m00_axi_lite_rdata[26]} {design_1_i/myip_0/m00_axi_lite_rdata[27]} {design_1_i/myip_0/m00_axi_lite_rdata[28]} {design_1_i/myip_0/m00_axi_lite_rdata[29]} {design_1_i/myip_0/m00_axi_lite_rdata[30]} {design_1_i/myip_0/m00_axi_lite_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/myip_0/m01_axi_araddr[0]} {design_1_i/myip_0/m01_axi_araddr[1]} {design_1_i/myip_0/m01_axi_araddr[2]} {design_1_i/myip_0/m01_axi_araddr[3]} {design_1_i/myip_0/m01_axi_araddr[4]} {design_1_i/myip_0/m01_axi_araddr[5]} {design_1_i/myip_0/m01_axi_araddr[6]} {design_1_i/myip_0/m01_axi_araddr[7]} {design_1_i/myip_0/m01_axi_araddr[8]} {design_1_i/myip_0/m01_axi_araddr[9]} {design_1_i/myip_0/m01_axi_araddr[10]} {design_1_i/myip_0/m01_axi_araddr[11]} {design_1_i/myip_0/m01_axi_araddr[12]} {design_1_i/myip_0/m01_axi_araddr[13]} {design_1_i/myip_0/m01_axi_araddr[14]} {design_1_i/myip_0/m01_axi_araddr[15]} {design_1_i/myip_0/m01_axi_araddr[16]} {design_1_i/myip_0/m01_axi_araddr[17]} {design_1_i/myip_0/m01_axi_araddr[18]} {design_1_i/myip_0/m01_axi_araddr[19]} {design_1_i/myip_0/m01_axi_araddr[20]} {design_1_i/myip_0/m01_axi_araddr[21]} {design_1_i/myip_0/m01_axi_araddr[22]} {design_1_i/myip_0/m01_axi_araddr[23]} {design_1_i/myip_0/m01_axi_araddr[24]} {design_1_i/myip_0/m01_axi_araddr[25]} {design_1_i/myip_0/m01_axi_araddr[26]} {design_1_i/myip_0/m01_axi_araddr[27]} {design_1_i/myip_0/m01_axi_araddr[28]} {design_1_i/myip_0/m01_axi_araddr[29]} {design_1_i/myip_0/m01_axi_araddr[30]} {design_1_i/myip_0/m01_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/myip_0/m01_axi_rdata[0]} {design_1_i/myip_0/m01_axi_rdata[1]} {design_1_i/myip_0/m01_axi_rdata[2]} {design_1_i/myip_0/m01_axi_rdata[3]} {design_1_i/myip_0/m01_axi_rdata[4]} {design_1_i/myip_0/m01_axi_rdata[5]} {design_1_i/myip_0/m01_axi_rdata[6]} {design_1_i/myip_0/m01_axi_rdata[7]} {design_1_i/myip_0/m01_axi_rdata[8]} {design_1_i/myip_0/m01_axi_rdata[9]} {design_1_i/myip_0/m01_axi_rdata[10]} {design_1_i/myip_0/m01_axi_rdata[11]} {design_1_i/myip_0/m01_axi_rdata[12]} {design_1_i/myip_0/m01_axi_rdata[13]} {design_1_i/myip_0/m01_axi_rdata[14]} {design_1_i/myip_0/m01_axi_rdata[15]} {design_1_i/myip_0/m01_axi_rdata[16]} {design_1_i/myip_0/m01_axi_rdata[17]} {design_1_i/myip_0/m01_axi_rdata[18]} {design_1_i/myip_0/m01_axi_rdata[19]} {design_1_i/myip_0/m01_axi_rdata[20]} {design_1_i/myip_0/m01_axi_rdata[21]} {design_1_i/myip_0/m01_axi_rdata[22]} {design_1_i/myip_0/m01_axi_rdata[23]} {design_1_i/myip_0/m01_axi_rdata[24]} {design_1_i/myip_0/m01_axi_rdata[25]} {design_1_i/myip_0/m01_axi_rdata[26]} {design_1_i/myip_0/m01_axi_rdata[27]} {design_1_i/myip_0/m01_axi_rdata[28]} {design_1_i/myip_0/m01_axi_rdata[29]} {design_1_i/myip_0/m01_axi_rdata[30]} {design_1_i/myip_0/m01_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/myip_0/m01_axi_awaddr[0]} {design_1_i/myip_0/m01_axi_awaddr[1]} {design_1_i/myip_0/m01_axi_awaddr[2]} {design_1_i/myip_0/m01_axi_awaddr[3]} {design_1_i/myip_0/m01_axi_awaddr[4]} {design_1_i/myip_0/m01_axi_awaddr[5]} {design_1_i/myip_0/m01_axi_awaddr[6]} {design_1_i/myip_0/m01_axi_awaddr[7]} {design_1_i/myip_0/m01_axi_awaddr[8]} {design_1_i/myip_0/m01_axi_awaddr[9]} {design_1_i/myip_0/m01_axi_awaddr[10]} {design_1_i/myip_0/m01_axi_awaddr[11]} {design_1_i/myip_0/m01_axi_awaddr[12]} {design_1_i/myip_0/m01_axi_awaddr[13]} {design_1_i/myip_0/m01_axi_awaddr[14]} {design_1_i/myip_0/m01_axi_awaddr[15]} {design_1_i/myip_0/m01_axi_awaddr[16]} {design_1_i/myip_0/m01_axi_awaddr[17]} {design_1_i/myip_0/m01_axi_awaddr[18]} {design_1_i/myip_0/m01_axi_awaddr[19]} {design_1_i/myip_0/m01_axi_awaddr[20]} {design_1_i/myip_0/m01_axi_awaddr[21]} {design_1_i/myip_0/m01_axi_awaddr[22]} {design_1_i/myip_0/m01_axi_awaddr[23]} {design_1_i/myip_0/m01_axi_awaddr[24]} {design_1_i/myip_0/m01_axi_awaddr[25]} {design_1_i/myip_0/m01_axi_awaddr[26]} {design_1_i/myip_0/m01_axi_awaddr[27]} {design_1_i/myip_0/m01_axi_awaddr[28]} {design_1_i/myip_0/m01_axi_awaddr[29]} {design_1_i/myip_0/m01_axi_awaddr[30]} {design_1_i/myip_0/m01_axi_awaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/myip_0/m01_axi_wdata[0]} {design_1_i/myip_0/m01_axi_wdata[1]} {design_1_i/myip_0/m01_axi_wdata[2]} {design_1_i/myip_0/m01_axi_wdata[3]} {design_1_i/myip_0/m01_axi_wdata[4]} {design_1_i/myip_0/m01_axi_wdata[5]} {design_1_i/myip_0/m01_axi_wdata[6]} {design_1_i/myip_0/m01_axi_wdata[7]} {design_1_i/myip_0/m01_axi_wdata[8]} {design_1_i/myip_0/m01_axi_wdata[9]} {design_1_i/myip_0/m01_axi_wdata[10]} {design_1_i/myip_0/m01_axi_wdata[11]} {design_1_i/myip_0/m01_axi_wdata[12]} {design_1_i/myip_0/m01_axi_wdata[13]} {design_1_i/myip_0/m01_axi_wdata[14]} {design_1_i/myip_0/m01_axi_wdata[15]} {design_1_i/myip_0/m01_axi_wdata[16]} {design_1_i/myip_0/m01_axi_wdata[17]} {design_1_i/myip_0/m01_axi_wdata[18]} {design_1_i/myip_0/m01_axi_wdata[19]} {design_1_i/myip_0/m01_axi_wdata[20]} {design_1_i/myip_0/m01_axi_wdata[21]} {design_1_i/myip_0/m01_axi_wdata[22]} {design_1_i/myip_0/m01_axi_wdata[23]} {design_1_i/myip_0/m01_axi_wdata[24]} {design_1_i/myip_0/m01_axi_wdata[25]} {design_1_i/myip_0/m01_axi_wdata[26]} {design_1_i/myip_0/m01_axi_wdata[27]} {design_1_i/myip_0/m01_axi_wdata[28]} {design_1_i/myip_0/m01_axi_wdata[29]} {design_1_i/myip_0/m01_axi_wdata[30]} {design_1_i/myip_0/m01_axi_wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/myip_0/s00_axi_lite_araddr[0]} {design_1_i/myip_0/s00_axi_lite_araddr[1]} {design_1_i/myip_0/s00_axi_lite_araddr[2]} {design_1_i/myip_0/s00_axi_lite_araddr[3]} {design_1_i/myip_0/s00_axi_lite_araddr[4]} {design_1_i/myip_0/s00_axi_lite_araddr[5]} {design_1_i/myip_0/s00_axi_lite_araddr[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/myip_0/s00_axi_lite_rdata[0]} {design_1_i/myip_0/s00_axi_lite_rdata[1]} {design_1_i/myip_0/s00_axi_lite_rdata[2]} {design_1_i/myip_0/s00_axi_lite_rdata[3]} {design_1_i/myip_0/s00_axi_lite_rdata[4]} {design_1_i/myip_0/s00_axi_lite_rdata[5]} {design_1_i/myip_0/s00_axi_lite_rdata[6]} {design_1_i/myip_0/s00_axi_lite_rdata[7]} {design_1_i/myip_0/s00_axi_lite_rdata[8]} {design_1_i/myip_0/s00_axi_lite_rdata[9]} {design_1_i/myip_0/s00_axi_lite_rdata[10]} {design_1_i/myip_0/s00_axi_lite_rdata[11]} {design_1_i/myip_0/s00_axi_lite_rdata[12]} {design_1_i/myip_0/s00_axi_lite_rdata[13]} {design_1_i/myip_0/s00_axi_lite_rdata[14]} {design_1_i/myip_0/s00_axi_lite_rdata[15]} {design_1_i/myip_0/s00_axi_lite_rdata[16]} {design_1_i/myip_0/s00_axi_lite_rdata[17]} {design_1_i/myip_0/s00_axi_lite_rdata[18]} {design_1_i/myip_0/s00_axi_lite_rdata[19]} {design_1_i/myip_0/s00_axi_lite_rdata[20]} {design_1_i/myip_0/s00_axi_lite_rdata[21]} {design_1_i/myip_0/s00_axi_lite_rdata[22]} {design_1_i/myip_0/s00_axi_lite_rdata[23]} {design_1_i/myip_0/s00_axi_lite_rdata[24]} {design_1_i/myip_0/s00_axi_lite_rdata[25]} {design_1_i/myip_0/s00_axi_lite_rdata[26]} {design_1_i/myip_0/s00_axi_lite_rdata[27]} {design_1_i/myip_0/s00_axi_lite_rdata[28]} {design_1_i/myip_0/s00_axi_lite_rdata[29]} {design_1_i/myip_0/s00_axi_lite_rdata[30]} {design_1_i/myip_0/s00_axi_lite_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/myip_0/s00_axi_lite_awaddr[0]} {design_1_i/myip_0/s00_axi_lite_awaddr[1]} {design_1_i/myip_0/s00_axi_lite_awaddr[2]} {design_1_i/myip_0/s00_axi_lite_awaddr[3]} {design_1_i/myip_0/s00_axi_lite_awaddr[4]} {design_1_i/myip_0/s00_axi_lite_awaddr[5]} {design_1_i/myip_0/s00_axi_lite_awaddr[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/myip_0/s00_axi_lite_wdata[0]} {design_1_i/myip_0/s00_axi_lite_wdata[1]} {design_1_i/myip_0/s00_axi_lite_wdata[2]} {design_1_i/myip_0/s00_axi_lite_wdata[3]} {design_1_i/myip_0/s00_axi_lite_wdata[4]} {design_1_i/myip_0/s00_axi_lite_wdata[5]} {design_1_i/myip_0/s00_axi_lite_wdata[6]} {design_1_i/myip_0/s00_axi_lite_wdata[7]} {design_1_i/myip_0/s00_axi_lite_wdata[8]} {design_1_i/myip_0/s00_axi_lite_wdata[9]} {design_1_i/myip_0/s00_axi_lite_wdata[10]} {design_1_i/myip_0/s00_axi_lite_wdata[11]} {design_1_i/myip_0/s00_axi_lite_wdata[12]} {design_1_i/myip_0/s00_axi_lite_wdata[13]} {design_1_i/myip_0/s00_axi_lite_wdata[14]} {design_1_i/myip_0/s00_axi_lite_wdata[15]} {design_1_i/myip_0/s00_axi_lite_wdata[16]} {design_1_i/myip_0/s00_axi_lite_wdata[17]} {design_1_i/myip_0/s00_axi_lite_wdata[18]} {design_1_i/myip_0/s00_axi_lite_wdata[19]} {design_1_i/myip_0/s00_axi_lite_wdata[20]} {design_1_i/myip_0/s00_axi_lite_wdata[21]} {design_1_i/myip_0/s00_axi_lite_wdata[22]} {design_1_i/myip_0/s00_axi_lite_wdata[23]} {design_1_i/myip_0/s00_axi_lite_wdata[24]} {design_1_i/myip_0/s00_axi_lite_wdata[25]} {design_1_i/myip_0/s00_axi_lite_wdata[26]} {design_1_i/myip_0/s00_axi_lite_wdata[27]} {design_1_i/myip_0/s00_axi_lite_wdata[28]} {design_1_i/myip_0/s00_axi_lite_wdata[29]} {design_1_i/myip_0/s00_axi_lite_wdata[30]} {design_1_i/myip_0/s00_axi_lite_wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/myip_0/inst/fft_wrapper_inst/in_fifo_full ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/myip_0/m00_axi_lite_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/myip_0/m00_axi_lite_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/myip_0/m00_axi_lite_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/myip_0/m00_axi_lite_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/myip_0/m00_axi_lite_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/myip_0/m00_axi_lite_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/myip_0/m00_axi_lite_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/myip_0/m00_axi_lite_wvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/myip_0/m01_axi_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/myip_0/m01_axi_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/myip_0/m01_axi_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/myip_0/m01_axi_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list design_1_i/myip_0/m01_axi_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list design_1_i/myip_0/m01_axi_wvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list design_1_i/myip_0/inst/fft_wrapper_inst/next_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list design_1_i/myip_0/s00_axi_lite_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list design_1_i/myip_0/s00_axi_lite_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list design_1_i/myip_0/s00_axi_lite_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list design_1_i/myip_0/s00_axi_lite_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list design_1_i/myip_0/s00_axi_lite_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list design_1_i/myip_0/s00_axi_lite_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list design_1_i/myip_0/s00_axi_lite_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list design_1_i/myip_0/s00_axi_lite_wvalid ]]
file mkdir /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new
close [ open /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc w ]
add_files -fileset constrs_1 /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc
set_property target_constrs_file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
close_design
report_ip_status -name ip_status 
reset_run impl_1 -prev_step 
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
tclapp::install ultrafast
tclapp::install debugutils
tclapp::install designutils
tclapp::install activehdl
tclapp::install incrcompile
tclapp::install spyglass
tclapp::install protoip
tclapp::install diff
tclapp::install junit
tclapp::install tk_tunnel
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
open_project /home/node003/work/proj/rocket-chip/fpga-zynq/zc706/zc706_rocketchip_DefaultFPGAConfig/zc706_rocketchip_DefaultFPGAConfig.xpr
current_project project_1
close_project
close_project
open_project /home/node003/work/proj/rocket-chip/fpga-zynq/zedboard/zedboard_rocketchip_DefaultFPGAConfig/zedboard_rocketchip_DefaultFPGAConfig.xpr
update_compile_order -fileset sources_1
open_hw
open_project /home/node003/work/proj/rocket-chip/fpga-zynq/zc706/zc706_rocketchip_RoccExampleConfig/zc706_rocketchip_RoccExampleConfig.xpr
current_project zedboard_rocketchip_DefaultFPGAConfig
close_project
open_hw
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
open_project /home/node003/work/proj/spiral/dma/project_1/project_1.xpr
current_project zc706_rocketchip_RoccExampleConfig
close_project
open_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file mkdir /home/node003/work/proj/spiral/dma/project_1/project_1.sdk
file copy -force /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef /home/node003/work/proj/spiral/dma/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/node003/work/proj/spiral/dma/project_1/project_1.sdk -hwspec /home/node003/work/proj/spiral/dma/project_1/project_1.sdk/design_1_wrapper.hdf
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210251841255]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210251841255]
open_hw_target
set_property PROGRAM.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property TRIGGER_COMPARE_VALUE eq1'h1 [get_hw_probes design_1_i/myip_0/m00_axi_lite_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'hX [get_hw_probes design_1_i/myip_0/m00_axi_lite_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'h1 [get_hw_probes design_1_i/myip_0/s00_axi_lite_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property target_simulator VCS [current_project]
launch_simulation
set_property target_simulator XSim [current_project]
launch_simulation
source design_1_wrapper.tcl
