INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
