 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: CIDER                               Date:  5-13-2023, 10:39PM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
104/144 ( 72%) 621 /720  ( 86%) 338/432 ( 78%)   85 /144 ( 59%) 77 /81  ( 95%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          11/18       45/54       90/90*      7/11
FB2          14/18       31/54       60/90      10/10*
FB3          18/18*      40/54       63/90      10/10*
FB4          11/18       49/54       82/90      10/10*
FB5          12/18       47/54       89/90      10/10*
FB6          12/18       45/54       89/90      10/10*
FB7           9/18       44/54       89/90      10/10*
FB8          17/18       37/54       59/90      10/10*
             -----       -----       -----      -----    
            104/144     338/432     621/720     77/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'MEMCLK' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   37          37    |  I/O              :    69      73
Output        :   35          35    |  GCK/IO           :     3       3
Bidirectional :    4           4    |  GTS/IO           :     4       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     77          77

** Power Data **

There are 104 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'CIDER.ise'.
WARNING:Cpld:938 - The TIMESPEC 'TS_CLK' is ignored since the "Use Timing
   Constraints" option is disabled.
*************************  Summary of Mapped Logic  ************************

** 39 Outputs **

Signal                                                    Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                      Pts   Inps          No.  Type    Use     Mode Rate State
RAMOE_n                                                   11    14    FB1_9   16   I/O     O       STD  SLOW 
DQML                                                      6     7     FB1_11  17   I/O     O       STD  SLOW RESET
MEMW_n                                                    3     5     FB1_12  18   I/O     O       STD  SLOW RESET
DQMH                                                      6     7     FB1_14  19   I/O     O       STD  SLOW RESET
CAS_n                                                     4     5     FB1_15  20   I/O     O       STD  SLOW RESET
RAS_n                                                     4     5     FB1_17  22   GCK/I/O O       STD  SLOW RESET
FLASH_CE_n                                                7     13    FB2_2   99   GSR/I/O O       STD  SLOW 
IDE_ROMEN                                                 12    13    FB2_5   1    GTS/I/O O       STD  SLOW 
IOW_n                                                     2     3     FB2_6   2    GTS/I/O O       STD  SLOW RESET
IDECS2_n                                                  8     14    FB2_8   3    GTS/I/O O       STD  SLOW 
IDECS1_n                                                  8     14    FB2_9   4    GTS/I/O O       STD  SLOW 
IDEBUF_OE                                                 8     14    FB2_12  7    I/O     O       STD  SLOW 
FLASH_A18                                                 2     3     FB2_15  9    I/O     O       STD  SLOW 
EXTEN_n                                                   1     2     FB2_17  10   I/O     O       STD  SLOW 
RAMCS_n                                                   4     6     FB3_5   24   I/O     O       STD  SLOW RESET
CKE                                                       3     6     FB3_6   25   I/O     O       STD  SLOW RESET
BA<0>                                                     2     5     FB3_8   27   GCK/I/O O       STD  SLOW RESET
MA<11>                                                    4     7     FB3_9   28   I/O     O       STD  SLOW RESET
BA<1>                                                     2     5     FB3_11  29   I/O     O       STD  SLOW RESET
MA<9>                                                     5     7     FB3_12  30   I/O     O       STD  SLOW RESET
MA<10>                                                    7     7     FB3_14  32   I/O     O       STD  SLOW RESET
MA<8>                                                     6     8     FB3_15  33   I/O     O       STD  SLOW RESET
MA<0>                                                     6     8     FB3_17  34   I/O     O       STD  SLOW RESET
OVR_1_n                                                   1     2     FB4_12  94   I/O     O       STD  SLOW 
OVR_2_n                                                   1     2     FB4_14  95   I/O     O       STD  SLOW 
FLASH_A19                                                 3     4     FB4_15  96   I/O     O       STD  SLOW 
IOR_n                                                     2     2     FB4_17  97   I/O     O       STD  SLOW RESET
MA<7>                                                     6     8     FB5_2   35   I/O     O       STD  SLOW RESET
MA<1>                                                     6     8     FB5_5   36   I/O     O       STD  SLOW RESET
MA<6>                                                     6     8     FB5_6   37   I/O     O       STD  SLOW RESET
MA<2>                                                     6     8     FB5_8   39   I/O     O       STD  SLOW RESET
MA<5>                                                     7     8     FB5_9   40   I/O     O       STD  SLOW RESET
MA<3>                                                     6     8     FB5_11  41   I/O     O       STD  SLOW RESET
MA<4>                                                     6     8     FB5_12  42   I/O     O       STD  SLOW RESET
DTACK_n                                                   1     3     FB7_11  56   I/O     O       STD  SLOW 
DBUS<13>                                                  12    16    FB7_12  58   I/O     I/O     STD  SLOW 
DBUS<12>                                                  2     15    FB7_14  59   I/O     I/O     STD  SLOW 
DBUS<15>                                                  12    16    FB7_15  60   I/O     I/O     STD  SLOW 
DBUS<14>                                                  12    17    FB7_17  61   I/O     I/O     STD  SLOW 

** 65 Buried Nodes **

Signal                                                    Total Total Loc     Pwr  Reg Init
Name                                                      Pts   Inps          Mode State
SDRAM/ram_state_FSM_FFd4                                  19    23    FB1_1   STD  RESET
SDRAM/ram_state_FSM_FFd3                                  14    24    FB1_3   STD  RESET
SDRAM/ram_state_FSM_FFd2                                  17    23    FB1_7   STD  RESET
AUTOCONFIG/ctrl_base<1>                                   3     26    FB1_13  STD  RESET
AUTOCONFIG/ctrl_base<0>                                   3     26    FB1_16  STD  RESET
ext_en                                                    2     2     FB2_10  STD  RESET
ctrl_dout<3>                                              2     2     FB2_11  STD  RESET
UDS_n_sync<1>                                             2     2     FB2_13  STD  RESET
UDS_n_sync<0>                                             2     2     FB2_14  STD  RESET
SDRAM/refresh_request<1>                                  2     2     FB2_16  STD  RESET
RW_sync<1>                                                2     2     FB2_18  STD  RESET
AUTOCONFIG/ram_configured                                 2     25    FB3_1   STD  RESET
AUTOCONFIG/ide_configured                                 2     25    FB3_2   STD  RESET
AUTOCONFIG/ctl_configured                                 2     25    FB3_3   STD  RESET
AUTOCONFIG/ide_base<2>                                    3     26    FB3_4   STD  RESET
AUTOCONFIG/ide_base<1>                                    3     26    FB3_7   STD  RESET
AUTOCONFIG/ide_base<0>                                    3     26    FB3_10  STD  RESET
AUTOCONFIG/ctrl_base<3>                                   3     26    FB3_13  STD  RESET
AUTOCONFIG/ctrl_base<2>                                   3     26    FB3_16  STD  RESET
AUTOCONFIG/ac_state<1>                                    3     24    FB3_18  STD  RESET
dtack                                                     26    27    FB4_1   STD  RESET
ControlReg/flash_progbank                                 21    21    FB4_4   STD  RESET
OVL                                                       2     11    FB4_8   STD  RESET
autoconf_dtack                                            2     14    FB4_9   STD  RESET
mapram_en                                                 17    21    FB4_11  STD  RESET
AUTOCONFIG/cdtv_configured                                2     19    FB4_13  STD  RESET
AUTOCONFIG/ac_state<0>                                    5     24    FB4_16  STD  RESET
autoconfig_dout<0>                                        12    27    FB5_1   STD  RESET
autoconfig_dout<2>                                        10    26    FB5_4   STD  RESET
SDRAM/refresh_timer<3>/SDRAM/refresh_timer<3>_RSTF__$INT  1     2     FB5_7   STD  
autoconfig_dout<3>                                        11    26    FB5_14  STD  RESET
autoconfig_dout<1>                                        12    26    FB5_15  STD  RESET
ram_dtack                                                 4     9     FB6_1   STD  RESET
DTACK_n_or0000/DTACK_n_or0000_D2                          19    18    FB6_3   STD  
SDRAM/refreshing                                          3     6     FB6_5   STD  RESET
SDRAM/timer_tRFC<0>                                       4     7     FB6_6   STD  RESET
ControlReg/dtack                                          16    17    FB6_8   STD  RESET
SDRAM/timer_tRFC<1>                                       3     7     FB6_10  STD  RESET
RW_sync<0>                                                2     2     FB6_11  STD  RESET
SDRAM/ram_state_FSM_FFd1                                  16    20    FB6_13  STD  RESET

Signal                                                    Total Total Loc     Pwr  Reg Init
Name                                                      Pts   Inps          Mode State
SDRAM/init_done                                           2     5     FB6_14  STD  RESET
SDRAM/init_refreshed                                      2     9     FB6_15  STD  RESET
IDE/ide_enabled                                           9     15    FB6_16  STD  RESET
ide_dtack                                                 9     13    FB6_17  STD  RESET
ctrl_dout<1>                                              21    21    FB7_1   STD  RESET
z2_state_FSM_FFd2                                         25    28    FB7_8   STD  RESET
ranger_enabled                                            2     2     FB7_13  STD  RESET
flash_enabled                                             2     2     FB7_16  STD  RESET
SDRAM/refresh_request<0>                                  2     5     FB8_1   STD  RESET
LDS_n_sync<1>                                             2     2     FB8_2   STD  RESET
LDS_n_sync<0>                                             2     2     FB8_3   STD  RESET
IDE/ds_delay<2>                                           2     2     FB8_4   STD  RESET
IDE/ds_delay<1>                                           2     2     FB8_5   STD  RESET
IDE/ds_delay<0>                                           2     3     FB8_6   STD  RESET
AS_n_sync<2>                                              2     2     FB8_7   STD  RESET
AS_n_sync<1>                                              2     2     FB8_8   STD  RESET
AS_n_sync<0>                                              2     2     FB8_9   STD  RESET
SDRAM/refresh_timer<3>                                    3     6     FB8_10  STD  RESET
SDRAM/refresh_timer<0>                                    3     6     FB8_11  STD  RESET
AUTOCONFIG/cfgout                                         3     4     FB8_12  STD  RESET
AUTOCONFIG/cfgin                                          3     3     FB8_13  STD  RESET
z2_state_FSM_FFd1                                         4     6     FB8_14  STD  RESET
SDRAM/refresh_timer<2>                                    4     6     FB8_15  STD  RESET
SDRAM/refresh_timer<1>                                    4     6     FB8_16  STD  RESET
$OpTx$FX_DC$432                                           17    15    FB8_18  STD  

** 38 Inputs **

Signal                                                    Loc     Pin  Pin     Pin     
Name                                                              No.  Type    Use     
A500_n                                                    FB1_2   11   I/O     I
IORDY                                                     FB2_11  6    I/O     I
FLASH_BANK_SEL_n                                          FB2_14  8    I/O     I
MEMCLK                                                    FB3_2   23   GCK/I/O GCK
ADDR<4>                                                   FB4_2   87   I/O     I
ADDR<3>                                                   FB4_5   89   I/O     I
ADDR<1>                                                   FB4_6   90   I/O     I
ADDR<2>                                                   FB4_8   91   I/O     I
ADDR<6>                                                   FB4_9   92   I/O     I
ADDR<5>                                                   FB4_11  93   I/O     I
RAM_EN_n                                                  FB5_14  43   I/O     I
RANGER_EN_n                                               FB5_15  46   I/O     I
IDEEN_n                                                   FB5_17  49   I/O     I
ADDR<15>                                                  FB6_2   74   I/O     I
ADDR<16>                                                  FB6_5   76   I/O     I
ADDR<11>                                                  FB6_6   77   I/O     I
ADDR<12>                                                  FB6_8   78   I/O     I
ADDR<14>                                                  FB6_9   79   I/O     I
ADDR<13>                                                  FB6_11  80   I/O     I
ADDR<9>                                                   FB6_12  81   I/O     I
ADDR<10>                                                  FB6_14  82   I/O     I
ADDR<7>                                                   FB6_15  85   I/O     I
ADDR<8>                                                   FB6_17  86   I/O     I
FLASH_EN_n                                                FB7_2   50   I/O     I
UDS_n                                                     FB7_5   52   I/O     I
AS_n                                                      FB7_6   53   I/O     I
RW                                                        FB7_8   54   I/O     I
LDS_n                                                     FB7_9   55   I/O     I
ADDR<20>                                                  FB8_2   63   I/O     I
ADDR<21>                                                  FB8_5   64   I/O     I
ADDR<23>                                                  FB8_6   65   I/O     I
ADDR<18>                                                  FB8_8   66   I/O     I
ADDR<19>                                                  FB8_9   67   I/O     I
ADDR<22>                                                  FB8_11  68   I/O     I
BERR_n                                                    FB8_12  70   I/O     I
ECLK                                                      FB8_14  71   I/O     I
RESET_n                                                   FB8_15  72   I/O     I
ADDR<17>                                                  FB8_17  73   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               45/9
Number of signals used by logic mapping into function block:  45
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
SDRAM/ram_state_FSM_FFd4
                     19      14<-   0   0     FB1_1         (b)     (b)
(unused)              0       0   /\5   0     FB1_2   11    I/O     I
SDRAM/ram_state_FSM_FFd3
                     14      10<- /\1   0     FB1_3   12    I/O     (b)
(unused)              0       0   /\5   0     FB1_4         (b)     (b)
(unused)              0       0   /\5   0     FB1_5   13    I/O     (b)
(unused)              0       0   \/5   0     FB1_6   14    I/O     (b)
SDRAM/ram_state_FSM_FFd2
                     17      12<-   0   0     FB1_7         (b)     (b)
(unused)              0       0   /\5   0     FB1_8   15    I/O     (b)
RAMOE_n              11       8<- /\2   0     FB1_9   16    I/O     O
(unused)              0       0   /\5   0     FB1_10        (b)     (b)
DQML                  6       4<- /\3   0     FB1_11  17    I/O     O
MEMW_n                3       2<- /\4   0     FB1_12  18    I/O     O
AUTOCONFIG/ctrl_base<1>
                      3       0   /\2   0     FB1_13        (b)     (b)
DQMH                  6       1<-   0   0     FB1_14  19    I/O     O
CAS_n                 4       0   /\1   0     FB1_15  20    I/O     O
AUTOCONFIG/ctrl_base<0>
                      3       0   \/2   0     FB1_16        (b)     (b)
RAS_n                 4       2<- \/3   0     FB1_17  22    GCK/I/O O
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<16>          16: ADDR<8>                    31: SDRAM/init_refreshed 
  2: ADDR<17>          17: AS_n                       32: SDRAM/ram_state_FSM_FFd1 
  3: ADDR<18>          18: AUTOCONFIG/ac_state<0>     33: SDRAM/ram_state_FSM_FFd2 
  4: ADDR<19>          19: AUTOCONFIG/ac_state<1>     34: SDRAM/ram_state_FSM_FFd3 
  5: ADDR<1>           20: AUTOCONFIG/cfgin           35: SDRAM/ram_state_FSM_FFd4 
  6: ADDR<20>          21: AUTOCONFIG/cfgout          36: SDRAM/refresh_request<1> 
  7: ADDR<21>          22: AUTOCONFIG/ram_configured  37: SDRAM/timer_tRFC<0> 
  8: ADDR<22>          23: DQMH                       38: SDRAM/timer_tRFC<1> 
  9: ADDR<23>          24: DQML                       39: UDS_n_sync<1> 
 10: ADDR<2>           25: LDS_n_sync<1>              40: autoconf_dtack 
 11: ADDR<3>           26: DBUS<13>.PIN               41: ctrl_dout<1> 
 12: ADDR<4>           27: DBUS<12>.PIN               42: mapram_en 
 13: ADDR<5>           28: RESET_n                    43: ranger_enabled 
 14: ADDR<6>           29: RW_sync<1>                 44: z2_state_FSM_FFd1 
 15: ADDR<7>           30: SDRAM/init_done            45: z2_state_FSM_FFd2 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
SDRAM/ram_state_FSM_FFd4 
                     .XXX.XXXX............X.....XXX.XXXXXXX..XXXXX..... 23
SDRAM/ram_state_FSM_FFd3 
                     .XXX.XXXX............X.....XXXXXXXXXXX..XXXXX..... 24
SDRAM/ram_state_FSM_FFd2 
                     .XXX.XXXX............X.....XXX.XXXXXXX..XXXXX..... 23
RAMOE_n              .XXX.XXXX.......X....X.....XX...........XXX....... 14
DQML                 .......................XX..X...XXXX............... 7
MEMW_n               ...........................X...XXXX............... 5
AUTOCONFIG/ctrl_base<1> 
                     XXXXXXXXXXXXXXXX.XXXX....X.XX..........X...XX..... 26
DQMH                 ......................X....X...XXXX...X........... 7
CAS_n                ...........................X...XXXX............... 5
AUTOCONFIG/ctrl_base<0> 
                     XXXXXXXXXXXXXXXX.XXXX.....XXX..........X...XX..... 26
RAS_n                ...........................X...XXXX............... 5
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               31/23
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/1   4     FB2_1         (b)     (b)
FLASH_CE_n            7       2<-   0   0     FB2_2   99    GSR/I/O O
(unused)              0       0   /\1   4     FB2_3         (b)     (b)
(unused)              0       0   \/5   0     FB2_4         (b)     (b)
IDE_ROMEN            12       7<-   0   0     FB2_5   1     GTS/I/O O
IOW_n                 2       0   /\2   1     FB2_6   2     GTS/I/O O
(unused)              0       0   \/3   2     FB2_7         (b)     (b)
IDECS2_n              8       3<-   0   0     FB2_8   3     GTS/I/O O
IDECS1_n              8       3<-   0   0     FB2_9   4     GTS/I/O O
ext_en                2       0   /\3   0     FB2_10        (b)     (b)
ctrl_dout<3>          2       0   \/2   1     FB2_11  6     I/O     I
IDEBUF_OE             8       3<-   0   0     FB2_12  7     I/O     O
UDS_n_sync<1>         2       0   /\1   2     FB2_13        (b)     (b)
UDS_n_sync<0>         2       0     0   3     FB2_14  8     I/O     I
FLASH_A18             2       0     0   3     FB2_15  9     I/O     O
SDRAM/refresh_request<1>
                      2       0     0   3     FB2_16        (b)     (b)
EXTEN_n               1       0     0   4     FB2_17  10    I/O     O
RW_sync<1>            2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A500_n            12: AS_n_sync<2>               22: RW 
  2: ADDR<12>          13: AUTOCONFIG/ide_base<0>     23: RW_sync<0> 
  3: ADDR<13>          14: AUTOCONFIG/ide_base<1>     24: RW_sync<1> 
  4: ADDR<16>          15: AUTOCONFIG/ide_base<2>     25: SDRAM/refresh_request<0> 
  5: ADDR<17>          16: AUTOCONFIG/ide_configured  26: UDS_n 
  6: ADDR<18>          17: FLASH_BANK_SEL_n           27: UDS_n_sync<0> 
  7: ADDR<19>          18: IDE/ds_delay<2>            28: ctrl_dout<1> 
  8: ADDR<20>          19: IDE/ide_enabled            29: ext_en 
  9: ADDR<21>          20: OVL                        30: flash_enabled 
 10: ADDR<22>          21: RESET_n                    31: mapram_en 
 11: ADDR<23>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
FLASH_CE_n           ....XXXXXXX........X...X...XXXX......... 13
IDE_ROMEN            ...XXXXXXXX.XXXX..X..................... 13
IOW_n                ...........X.....X...X.................. 3
IDECS2_n             ..XXXXXXXXX.XXXX..X..................... 14
IDECS1_n             .X.XXXXXXXX.XXXX..X..................... 14
ext_en               X...................X................... 2
ctrl_dout<3>         ................X...X................... 2
IDEBUF_OE            ...XXXXXXXXXXXXX..X..................... 14
UDS_n_sync<1>        ....................X.....X............. 2
UDS_n_sync<0>        ....................X....X.............. 2
FLASH_A18            ......X...X........X.................... 3
SDRAM/refresh_request<1> 
                     ....................X...X............... 2
EXTEN_n              ............................XX.......... 2
RW_sync<1>           ....................X.X................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               40/14
Number of signals used by logic mapping into function block:  40
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
AUTOCONFIG/ram_configured
                      2       0     0   3     FB3_1         (b)     (b)
AUTOCONFIG/ide_configured
                      2       0     0   3     FB3_2   23    GCK/I/O GCK
AUTOCONFIG/ctl_configured
                      2       0     0   3     FB3_3         (b)     (b)
AUTOCONFIG/ide_base<2>
                      3       0     0   2     FB3_4         (b)     (b)
RAMCS_n               4       0     0   1     FB3_5   24    I/O     O
CKE                   3       0     0   2     FB3_6   25    I/O     O
AUTOCONFIG/ide_base<1>
                      3       0     0   2     FB3_7         (b)     (b)
BA<0>                 2       0     0   3     FB3_8   27    GCK/I/O O
MA<11>                4       0     0   1     FB3_9   28    I/O     O
AUTOCONFIG/ide_base<0>
                      3       0     0   2     FB3_10        (b)     (b)
BA<1>                 2       0     0   3     FB3_11  29    I/O     O
MA<9>                 5       0     0   0     FB3_12  30    I/O     O
AUTOCONFIG/ctrl_base<3>
                      3       0   \/2   0     FB3_13        (b)     (b)
MA<10>                7       2<-   0   0     FB3_14  32    I/O     O
MA<8>                 6       1<-   0   0     FB3_15  33    I/O     O
AUTOCONFIG/ctrl_base<2>
                      3       0   /\1   1     FB3_16        (b)     (b)
MA<0>                 6       1<-   0   0     FB3_17  34    I/O     O
AUTOCONFIG/ac_state<1>
                      3       0   /\1   1     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<10>          15: ADDR<6>                 28: DBUS<15>.PIN 
  2: ADDR<16>          16: ADDR<7>                 29: DBUS<14>.PIN 
  3: ADDR<17>          17: ADDR<8>                 30: DBUS<13>.PIN 
  4: ADDR<18>          18: ADDR<9>                 31: RAMCS_n 
  5: ADDR<19>          19: AUTOCONFIG/ac_state<0>  32: RESET_n 
  6: ADDR<1>           20: AUTOCONFIG/ac_state<1>  33: RW_sync<1> 
  7: ADDR<20>          21: AUTOCONFIG/cfgin        34: SDRAM/ram_state_FSM_FFd1 
  8: ADDR<21>          22: AUTOCONFIG/cfgout       35: SDRAM/ram_state_FSM_FFd2 
  9: ADDR<22>          23: MA<0>                   36: SDRAM/ram_state_FSM_FFd3 
 10: ADDR<23>          24: MA<10>                  37: SDRAM/ram_state_FSM_FFd4 
 11: ADDR<2>           25: MA<11>                  38: autoconf_dtack 
 12: ADDR<3>           26: MA<8>                   39: z2_state_FSM_FFd1 
 13: ADDR<4>           27: MA<9>                   40: z2_state_FSM_FFd2 
 14: ADDR<5>          

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
AUTOCONFIG/ram_configured 
                     .XXXXXXXXXXXXXXXX.XXXX.........XX....XXX.......... 25
AUTOCONFIG/ide_configured 
                     .XXXXXXXXXXXXXXXX.XXXX.........XX....XXX.......... 25
AUTOCONFIG/ctl_configured 
                     .XXXXXXXXXXXXXXXX.XXXX.........XX....XXX.......... 25
AUTOCONFIG/ide_base<2> 
                     .XXXXXXXXXXXXXXXX.XXXX.....X...XX....XXX.......... 26
RAMCS_n              ..............................XX.XXXX............. 6
CKE                  ...............................X.XX.X.XX.......... 6
AUTOCONFIG/ide_base<1> 
                     .XXXXXXXXXXXXXXXX.XXXX......X..XX....XXX.......... 26
BA<0>                ........X......................X.XXX.............. 5
MA<11>               .......X................X......X.XXXX............. 7
AUTOCONFIG/ide_base<0> 
                     .XXXXXXXXXXXXXXXX.XXXX.......X.XX....XXX.......... 26
BA<1>                .........X.....................X.XXX.............. 5
MA<9>                ....X.....................X....X.XXXX............. 7
AUTOCONFIG/ctrl_base<3> 
                     .XXXXXXXXXXXXXXXX.XXXX.....X...XX....XXX.......... 26
MA<10>               ......X................X.......X.XXXX............. 7
MA<8>                ...X.............X.......X.....X.XXXX............. 8
AUTOCONFIG/ctrl_base<2> 
                     .XXXXXXXXXXXXXXXX.XXXX......X..XX....XXX.......... 26
MA<0>                X....X................X........X.XXXX............. 8
AUTOCONFIG/ac_state<1> 
                     .XXXXXXXXX.XXXXXX.XXXX.........XX....XXX.......... 24
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               49/5
Number of signals used by logic mapping into function block:  49
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
dtack                26      21<-   0   0     FB4_1         (b)     (b)
(unused)              0       0   /\5   0     FB4_2   87    I/O     I
(unused)              0       0   /\5   0     FB4_3         (b)     (b)
ControlReg/flash_progbank
                     21      18<- /\2   0     FB4_4         (b)     (b)
(unused)              0       0   /\5   0     FB4_5   89    I/O     I
(unused)              0       0   /\5   0     FB4_6   90    I/O     I
(unused)              0       0   /\5   0     FB4_7         (b)     (b)
OVL                   2       0   /\3   0     FB4_8   91    I/O     I
autoconf_dtack        2       0   \/3   0     FB4_9   92    I/O     I
(unused)              0       0   \/5   0     FB4_10        (b)     (b)
mapram_en            17      12<-   0   0     FB4_11  93    I/O     I
OVR_1_n               1       0   /\4   0     FB4_12  94    I/O     O
AUTOCONFIG/cdtv_configured
                      2       0     0   3     FB4_13        (b)     (b)
OVR_2_n               1       0     0   4     FB4_14  95    I/O     O
FLASH_A19             3       0   \/1   1     FB4_15  96    I/O     O
AUTOCONFIG/ac_state<0>
                      5       1<- \/1   0     FB4_16        (b)     (b)
IOR_n                 2       1<- \/4   0     FB4_17  97    I/O     O
(unused)              0       0   \/5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<16>          18: AS_n_sync<1>                      34: OVL 
  2: ADDR<17>          19: AS_n_sync<2>                      35: RAM_EN_n 
  3: ADDR<18>          20: AUTOCONFIG/ac_state<0>            36: RESET_n 
  4: ADDR<19>          21: AUTOCONFIG/cfgin                  37: RW 
  5: ADDR<1>           22: AUTOCONFIG/cfgout                 38: RW_sync<1> 
  6: ADDR<20>          23: AUTOCONFIG/ctl_configured         39: autoconf_dtack 
  7: ADDR<21>          24: AUTOCONFIG/ctrl_base<0>           40: ctrl_dout<1> 
  8: ADDR<22>          25: AUTOCONFIG/ctrl_base<1>           41: ctrl_dout<3> 
  9: ADDR<23>          26: AUTOCONFIG/ctrl_base<2>           42: dtack 
 10: ADDR<2>           27: AUTOCONFIG/ctrl_base<3>           43: ext_en 
 11: ADDR<3>           28: ControlReg/dtack                  44: flash_enabled 
 12: ADDR<4>           29: ControlReg/flash_progbank         45: ide_dtack 
 13: ADDR<5>           30: DTACK_n_or0000/DTACK_n_or0000_D2  46: mapram_en 
 14: ADDR<6>           31: DBUS<15>.PIN                      47: ram_dtack 
 15: ADDR<7>           32: DBUS<14>.PIN                      48: z2_state_FSM_FFd1 
 16: ADDR<8>           33: DBUS<12>.PIN                      49: z2_state_FSM_FFd2 
 17: AS_n             

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
dtack                XXXX.XXXX........X....XXXXX......X.X.XXX.XXXXXXXX. 27
ControlReg/flash_progbank 
                     XXXX.XXXX.............XXXXXXX.X.X..X.X.........XX. 21
OVL                  XXXX.XXXX........X.................X.X............ 11
autoconf_dtack       XXXX.XXXX...........XX.............X..X........XX. 14
mapram_en            XXXX.XXXX.............XXXXXX...XX..X.X.......X.XX. 21
OVR_1_n              ................X............X.................... 2
AUTOCONFIG/cdtv_configured 
                     XXXXXXXXXXXXXXXX.X.................X.X............ 19
OVR_2_n              ................X............X.................... 2
FLASH_A19            ............................X...........X..X.X.... 4
AUTOCONFIG/ac_state<0> 
                     XXXXXXXXX.XXXXXX...XXX............XX.XX........XX. 24
IOR_n                ..................X.................X............. 2
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               47/7
Number of signals used by logic mapping into function block:  47
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
autoconfig_dout<0>   12      10<- \/3   0     FB5_1         (b)     (b)
MA<7>                 6       3<- \/2   0     FB5_2   35    I/O     O
(unused)              0       0   \/5   0     FB5_3         (b)     (b)
autoconfig_dout<2>   10       7<- \/2   0     FB5_4         (b)     (b)
MA<1>                 6       2<- \/1   0     FB5_5   36    I/O     O
MA<6>                 6       1<-   0   0     FB5_6   37    I/O     O
SDRAM/refresh_timer<3>/SDRAM/refresh_timer<3>_RSTF__$INT
                      1       0   \/3   1     FB5_7         (b)     (b)
MA<2>                 6       3<- \/2   0     FB5_8   39    I/O     O
MA<5>                 7       2<-   0   0     FB5_9   40    I/O     O
(unused)              0       0   \/5   0     FB5_10        (b)     (b)
MA<3>                 6       5<- \/4   0     FB5_11  41    I/O     O
MA<4>                 6       4<- \/3   0     FB5_12  42    I/O     O
(unused)              0       0   \/5   0     FB5_13        (b)     (b)
autoconfig_dout<3>   11       8<- \/2   0     FB5_14  43    I/O     I
autoconfig_dout<1>   12       7<-   0   0     FB5_15  46    I/O     I
(unused)              0       0   /\5   0     FB5_16        (b)     (b)
(unused)              0       0   \/5   0     FB5_17  49    I/O     I
(unused)              0       0   \/5   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<11>          17: ADDR<4>                 33: MA<7> 
  2: ADDR<12>          18: ADDR<5>                 34: RESET_n 
  3: ADDR<13>          19: ADDR<6>                 35: RW_sync<1> 
  4: ADDR<14>          20: ADDR<7>                 36: SDRAM/ram_state_FSM_FFd1 
  5: ADDR<15>          21: ADDR<8>                 37: SDRAM/ram_state_FSM_FFd2 
  6: ADDR<16>          22: AUTOCONFIG/ac_state<0>  38: SDRAM/ram_state_FSM_FFd3 
  7: ADDR<17>          23: AUTOCONFIG/ac_state<1>  39: SDRAM/ram_state_FSM_FFd4 
  8: ADDR<18>          24: AUTOCONFIG/cfgin        40: SDRAM/refreshing 
  9: ADDR<19>          25: AUTOCONFIG/cfgout       41: autoconf_dtack 
 10: ADDR<1>           26: IDEEN_n                 42: autoconfig_dout<0> 
 11: ADDR<20>          27: MA<1>                   43: autoconfig_dout<1> 
 12: ADDR<21>          28: MA<2>                   44: autoconfig_dout<2> 
 13: ADDR<22>          29: MA<3>                   45: autoconfig_dout<3> 
 14: ADDR<23>          30: MA<4>                   46: z2_state_FSM_FFd1 
 15: ADDR<2>           31: MA<5>                   47: z2_state_FSM_FFd2 
 16: ADDR<3>           32: MA<6>                  

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
autoconfig_dout<0>   .....XXXXXXXXXXXXXXXXXXXXX.......XX.....XX...XX... 27
MA<7>                ......X.............X...........XX.XXXX........... 8
autoconfig_dout<2>   .....XXXXXXXXXXXXXXXXXXXX........XX.....X..X.XX... 26
MA<1>                X.............X...........X......X.XXXX........... 8
MA<6>                .....X.............X...........X.X.XXXX........... 8
SDRAM/refresh_timer<3>/SDRAM/refresh_timer<3>_RSTF__$INT 
                     .................................X.....X.......... 2
MA<2>                .X.............X...........X.....X.XXXX........... 8
MA<5>                ....X.............X...........X..X.XXXX........... 8
MA<3>                ..X.............X...........X....X.XXXX........... 8
MA<4>                ...X.............X...........X...X.XXXX........... 8
autoconfig_dout<3>   .....XXXXXXXXXXXXXXXXXXXX........XX.....X...XXX... 26
autoconfig_dout<1>   .....XXXXXXXXXXXXXXXXXXXX........XX.....X.X..XX... 26
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               45/9
Number of signals used by logic mapping into function block:  45
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
ram_dtack             4       0   \/1   0     FB6_1         (b)     (b)
(unused)              0       0   \/5   0     FB6_2   74    I/O     I
DTACK_n_or0000/DTACK_n_or0000_D2
                     19      14<-   0   0     FB6_3         (b)     (b)
(unused)              0       0   /\5   0     FB6_4         (b)     (b)
SDRAM/refreshing      3       1<- /\3   0     FB6_5   76    I/O     I
SDRAM/timer_tRFC<0>   4       0   /\1   0     FB6_6   77    I/O     I
(unused)              0       0   \/5   0     FB6_7         (b)     (b)
ControlReg/dtack     16      11<-   0   0     FB6_8   78    I/O     I
(unused)              0       0   /\5   0     FB6_9   79    I/O     I
SDRAM/timer_tRFC<1>   3       0   /\1   1     FB6_10        (b)     (b)
RW_sync<0>            2       0   \/3   0     FB6_11  80    I/O     I
(unused)              0       0   \/5   0     FB6_12  81    I/O     I
SDRAM/ram_state_FSM_FFd1
                     16      11<-   0   0     FB6_13        (b)     (b)
SDRAM/init_done       2       0   /\3   0     FB6_14  82    I/O     I
SDRAM/init_refreshed
                      2       0   \/3   0     FB6_15  85    I/O     I
IDE/ide_enabled       9       4<-   0   0     FB6_16        (b)     (b)
ide_dtack             9       5<- /\1   0     FB6_17  86    I/O     I
(unused)              0       0   /\5   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<16>                   16: AUTOCONFIG/ide_base<1>     31: SDRAM/ram_state_FSM_FFd2 
  2: ADDR<17>                   17: AUTOCONFIG/ide_base<2>     32: SDRAM/ram_state_FSM_FFd3 
  3: ADDR<18>                   18: AUTOCONFIG/ide_configured  33: SDRAM/ram_state_FSM_FFd4 
  4: ADDR<19>                   19: AUTOCONFIG/ram_configured  34: SDRAM/refresh_request<1> 
  5: ADDR<20>                   20: ControlReg/dtack           35: SDRAM/refreshing 
  6: ADDR<21>                   21: IDE/ide_enabled            36: SDRAM/timer_tRFC<0> 
  7: ADDR<22>                   22: IDEEN_n                    37: SDRAM/timer_tRFC<1> 
  8: ADDR<23>                   23: IORDY                      38: ctrl_dout<1> 
  9: AS_n_sync<2>               24: OVL                        39: ext_en 
 10: AUTOCONFIG/ctl_configured  25: RESET_n                    40: flash_enabled 
 11: AUTOCONFIG/ctrl_base<0>    26: RW                         41: mapram_en 
 12: AUTOCONFIG/ctrl_base<1>    27: RW_sync<1>                 42: ram_dtack 
 13: AUTOCONFIG/ctrl_base<2>    28: SDRAM/init_done            43: ranger_enabled 
 14: AUTOCONFIG/ctrl_base<3>    29: SDRAM/init_refreshed       44: z2_state_FSM_FFd1 
 15: AUTOCONFIG/ide_base<0>     30: SDRAM/ram_state_FSM_FFd1   45: z2_state_FSM_FFd2 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
ram_dtack            ........................X.X..XXXX........X.XX..... 9
DTACK_n_or0000/DTACK_n_or0000_D2 
                     .XXXXXXX......XXXXX....X..X...........XXX.X....... 18
SDRAM/refreshing     ........................X....XXXX.X............... 6
SDRAM/timer_tRFC<0>  ........................X....XXXX..XX............. 7
ControlReg/dtack     XXXXXXXX.XXXXX.....X....X..................XX..... 17
SDRAM/timer_tRFC<1>  ........................X....XXXX..XX............. 7
RW_sync<0>           ........................XX........................ 2
SDRAM/ram_state_FSM_FFd1 
                     .XXXXXXX..........X.....X.X..XXXXX...X..X.XXX..... 20
SDRAM/init_done      ........................X....XXXX................. 5
SDRAM/init_refreshed 
                     ........................X..XXXXXX..XX............. 9
IDE/ide_enabled      .XXXXXXX......XXXX..XX..XX........................ 15
ide_dtack            .XXXXXXXX.....XXXX....X........................... 13
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               44/10
Number of signals used by logic mapping into function block:  44
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
ctrl_dout<1>         21      19<- /\3   0     FB7_1         (b)     (b)
(unused)              0       0   /\5   0     FB7_2   50    I/O     I
(unused)              0       0   /\5   0     FB7_3         (b)     (b)
(unused)              0       0   /\5   0     FB7_4         (b)     (b)
(unused)              0       0   /\4   1     FB7_5   52    I/O     I
(unused)              0       0   \/5   0     FB7_6   53    I/O     I
(unused)              0       0   \/5   0     FB7_7         (b)     (b)
z2_state_FSM_FFd2    25      20<-   0   0     FB7_8   54    I/O     I
(unused)              0       0   /\5   0     FB7_9   55    I/O     I
(unused)              0       0   /\5   0     FB7_10        (b)     (b)
DTACK_n               1       0   \/4   0     FB7_11  56    I/O     O
DBUS<13>             12       7<-   0   0     FB7_12  58    I/O     I/O
ranger_enabled        2       0   /\3   0     FB7_13        (b)     (b)
DBUS<12>              2       0   \/3   0     FB7_14  59    I/O     I/O
DBUS<15>             12       7<-   0   0     FB7_15  60    I/O     I/O
flash_enabled         2       1<- /\4   0     FB7_16        (b)     (b)
DBUS<14>             12       8<- /\1   0     FB7_17  61    I/O     I/O
(unused)              0       0   /\5   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$432            16: AUTOCONFIG/ctrl_base<1>           31: autoconfig_dout<0> 
  2: ADDR<16>                   17: AUTOCONFIG/ctrl_base<2>           32: autoconfig_dout<1> 
  3: ADDR<17>                   18: AUTOCONFIG/ctrl_base<3>           33: autoconfig_dout<2> 
  4: ADDR<18>                   19: ControlReg/dtack                  34: autoconfig_dout<3> 
  5: ADDR<19>                   20: DTACK_n_or0000/DTACK_n_or0000_D2  35: ctrl_dout<1> 
  6: ADDR<20>                   21: FLASH_EN_n                        36: ctrl_dout<3> 
  7: ADDR<21>                   22: DBUS<13>.PIN                      37: dtack 
  8: ADDR<22>                   23: DBUS<12>.PIN                      38: ext_en 
  9: ADDR<23>                   24: OVL                               39: flash_enabled 
 10: AS_n                       25: RANGER_EN_n                       40: ide_dtack 
 11: AS_n_sync<2>               26: RESET_n                           41: mapram_en 
 12: AUTOCONFIG/cfgin           27: RW                                42: ram_dtack 
 13: AUTOCONFIG/cfgout          28: RW_sync<1>                        43: z2_state_FSM_FFd1 
 14: AUTOCONFIG/ctl_configured  29: UDS_n                             44: z2_state_FSM_FFd2 
 15: AUTOCONFIG/ctrl_base<0>    30: autoconf_dtack                   

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
ctrl_dout<1>         .XXXXXXXX....XXXXXX..XX..X.X......X.......XX...... 21
z2_state_FSM_FFd2    XXXXXXXXX.X..XXXXX.X...X.X.X.X....X..XXXXXXX...... 28
DTACK_n              .........X.........X................X............. 3
DBUS<13>             XXXXXXXXX..XX............XX.X..X..X............... 16
ranger_enabled       ........................XX........................ 2
DBUS<12>             XXXXXXXXX..XX............XX.X.X................... 15
DBUS<15>             XXXXXXXXX..XX............XX.X....X.X.............. 16
flash_enabled        ....................X....X........................ 2
DBUS<14>             XXXXXXXXX..XX............XX.X...X.....X.X......... 17
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               37/17
Number of signals used by logic mapping into function block:  37
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
SDRAM/refresh_request<0>
                      2       1<- /\4   0     FB8_1         (b)     (b)
LDS_n_sync<1>         2       0   /\1   2     FB8_2   63    I/O     I
LDS_n_sync<0>         2       0     0   3     FB8_3         (b)     (b)
IDE/ds_delay<2>       2       0     0   3     FB8_4         (b)     (b)
IDE/ds_delay<1>       2       0     0   3     FB8_5   64    I/O     I
IDE/ds_delay<0>       2       0     0   3     FB8_6   65    I/O     I
AS_n_sync<2>          2       0     0   3     FB8_7         (b)     (b)
AS_n_sync<1>          2       0     0   3     FB8_8   66    I/O     I
AS_n_sync<0>          2       0     0   3     FB8_9   67    I/O     I
SDRAM/refresh_timer<3>
                      3       0     0   2     FB8_10        (b)     (b)
SDRAM/refresh_timer<0>
                      3       0     0   2     FB8_11  68    I/O     I
AUTOCONFIG/cfgout     3       0     0   2     FB8_12  70    I/O     I
AUTOCONFIG/cfgin      3       0     0   2     FB8_13        (b)     (b)
z2_state_FSM_FFd1     4       0   \/1   0     FB8_14  71    I/O     I
SDRAM/refresh_timer<2>
                      4       1<- \/2   0     FB8_15  72    I/O     I
SDRAM/refresh_timer<1>
                      4       2<- \/3   0     FB8_16        (b)     (b)
(unused)              0       0   \/5   0     FB8_17  73    I/O     I
$OpTx$FX_DC$432      17      12<-   0   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<16>                14: AUTOCONFIG/ac_state<1>      26: LDS_n 
  2: ADDR<17>                15: AUTOCONFIG/cdtv_configured  27: LDS_n_sync<0> 
  3: ADDR<18>                16: AUTOCONFIG/cfgin            28: LDS_n_sync<1> 
  4: ADDR<19>                17: AUTOCONFIG/cfgout           29: RESET_n 
  5: ADDR<20>                18: AUTOCONFIG/ctl_configured   30: SDRAM/refresh_timer<0> 
  6: ADDR<21>                19: AUTOCONFIG/ctrl_base<0>     31: SDRAM/refresh_timer<1> 
  7: ADDR<22>                20: AUTOCONFIG/ctrl_base<1>     32: SDRAM/refresh_timer<2> 
  8: ADDR<23>                21: AUTOCONFIG/ctrl_base<2>     33: SDRAM/refresh_timer<3> 
  9: AS_n                    22: AUTOCONFIG/ctrl_base<3>     34: SDRAM/refresh_timer<3>/SDRAM/refresh_timer<3>_RSTF__$INT 
 10: AS_n_sync<0>            23: ECLK                        35: UDS_n_sync<1> 
 11: AS_n_sync<1>            24: IDE/ds_delay<0>             36: z2_state_FSM_FFd1 
 12: AS_n_sync<2>            25: IDE/ds_delay<1>             37: z2_state_FSM_FFd2 
 13: AUTOCONFIG/ac_state<0> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SDRAM/refresh_request<0> 
                     ............................XXXXX....... 5
LDS_n_sync<1>        ..........................X.X........... 2
LDS_n_sync<0>        .........................X..X........... 2
IDE/ds_delay<2>      ...........X............X............... 2
IDE/ds_delay<1>      ...........X...........X................ 2
IDE/ds_delay<0>      ...........X...............X......X..... 3
AS_n_sync<2>         ..........X.................X........... 2
AS_n_sync<1>         .........X..................X........... 2
AS_n_sync<0>         ........X...................X........... 2
SDRAM/refresh_timer<3> 
                     ......................X......XXXXX...... 6
SDRAM/refresh_timer<0> 
                     ......................X......XXXXX...... 6
AUTOCONFIG/cfgout    ..........X.XX..............X........... 4
AUTOCONFIG/cfgin     ..........X...X.............X........... 3
z2_state_FSM_FFd1    ..........X................XX.....XXX... 6
SDRAM/refresh_timer<2> 
                     ......................X......XXXXX...... 6
SDRAM/refresh_timer<1> 
                     ......................X......XXXXX...... 6
$OpTx$FX_DC$432      XXXXXXXX.......XXXXXXX.................. 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

$OpTx$FX_DC$432 = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
;Imported pterms FB8_1
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
;Imported pterms FB8_17
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
;Imported pterms FB8_16
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured;    

AS_n_sync<0>.D = AS_n;
   AS_n_sync<0>.CLK = MEMCLK;	// GCK
   AS_n_sync<0>.AP = !RESET_n;    

AS_n_sync<1>.D = AS_n_sync<0>;
   AS_n_sync<1>.CLK = MEMCLK;	// GCK
   AS_n_sync<1>.AP = !RESET_n;    

AS_n_sync<2>.D = AS_n_sync<1>;
   AS_n_sync<2>.CLK = MEMCLK;	// GCK
   AS_n_sync<2>.AP = !RESET_n;    

AUTOCONFIG/ac_state<0>.T = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	RESET_n & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & !ADDR<1> & 
	ADDR<3>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & !ADDR<1> & 
	ADDR<3> & !RAM_EN_n
;Imported pterms FB4_15
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & !ADDR<1> & 
	ADDR<3> & RAM_EN_n;
   AUTOCONFIG/ac_state<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ac_state<0>.AP = !RESET_n & RAM_EN_n;
   AUTOCONFIG/ac_state<0>.AR = !RESET_n & !RAM_EN_n;    

AUTOCONFIG/ac_state<1>.T = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & RESET_n & ADDR<19> & !ADDR<18> & !ADDR<17> & 
	ADDR<6> & !ADDR<4> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !RW_sync<1> & z2_state_FSM_FFd1 & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & !ADDR<1> & 
	ADDR<3>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!RESET_n & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<16> & 
	AUTOCONFIG/ac_state<1> & !RW_sync<1> & z2_state_FSM_FFd1 & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & !ADDR<1> & 
	ADDR<3>;
   AUTOCONFIG/ac_state<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ac_state<1>.AR = !RESET_n;    

AUTOCONFIG/cdtv_configured.D = Vcc;
   AUTOCONFIG/cdtv_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/cdtv_configured.AR = !RESET_n;
   AUTOCONFIG/cdtv_configured.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & !ADDR<4> & 
	!ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<16> & 
	!RW_sync<1> & !AS_n_sync<1> & !ADDR<1> & ADDR<3>;    

AUTOCONFIG/cfgin.D = AUTOCONFIG/cdtv_configured;
   AUTOCONFIG/cfgin.CLK = AS_n_sync<1>;
   AUTOCONFIG/cfgin.AR = !RESET_n;    

AUTOCONFIG/cfgout.D = AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1>;
   AUTOCONFIG/cfgout.CLK = AS_n_sync<1>;
   AUTOCONFIG/cfgout.AR = !RESET_n;    

AUTOCONFIG/ctl_configured.D = Vcc;
   AUTOCONFIG/ctl_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctl_configured.AR = !RESET_n;
   AUTOCONFIG/ctl_configured.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ctrl_base<0>.D = DBUS<12>.PIN;
   AUTOCONFIG/ctrl_base<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<0>.AR = !RESET_n;
   AUTOCONFIG/ctrl_base<0>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ctrl_base<1>.D = DBUS<13>.PIN;
   AUTOCONFIG/ctrl_base<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<1>.AR = !RESET_n;
   AUTOCONFIG/ctrl_base<1>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ctrl_base<2>.D = DBUS<14>.PIN;
   AUTOCONFIG/ctrl_base<2>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<2>.AR = !RESET_n;
   AUTOCONFIG/ctrl_base<2>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ctrl_base<3>.D = DBUS<15>.PIN;
   AUTOCONFIG/ctrl_base<3>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<3>.AR = !RESET_n;
   AUTOCONFIG/ctrl_base<3>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ide_base<0>.D = DBUS<13>.PIN;
   AUTOCONFIG/ide_base<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<0>.AR = !RESET_n;
   AUTOCONFIG/ide_base<0>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ide_base<1>.D = DBUS<14>.PIN;
   AUTOCONFIG/ide_base<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<1>.AR = !RESET_n;
   AUTOCONFIG/ide_base<1>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ide_base<2>.D = DBUS<15>.PIN;
   AUTOCONFIG/ide_base<2>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<2>.AR = !RESET_n;
   AUTOCONFIG/ide_base<2>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ide_configured.D = Vcc;
   AUTOCONFIG/ide_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_configured.AR = !RESET_n;
   AUTOCONFIG/ide_configured.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ram_configured.D = Vcc;
   AUTOCONFIG/ram_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ram_configured.AR = !RESET_n;
   AUTOCONFIG/ram_configured.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & !ADDR<1> & ADDR<3>;    

BA<0>.D = ADDR<22>;
   BA<0>.CLK = MEMCLK;	// GCK
   BA<0>.CE = RESET_n & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;    

BA<1>.D = ADDR<23>;
   BA<1>.CLK = MEMCLK;	// GCK
   BA<1>.CE = RESET_n & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;    

!CAS_n.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4;
   CAS_n.CLK = MEMCLK;	// GCK
   CAS_n.CE = RESET_n;    

CKE.D = !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2;
   CKE.CLK = MEMCLK;	// GCK
   CKE.AP = !RESET_n;
   CKE.CE = !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4;    

!ControlReg/dtack.T = !ADDR<23> & !ControlReg/dtack
	# !ADDR<21> & !ControlReg/dtack
	# ADDR<20> & !ControlReg/dtack
	# !ControlReg/dtack & !AUTOCONFIG/ctl_configured
;Imported pterms FB6_7
	# !ADDR<22> & !ControlReg/dtack
	# !z2_state_FSM_FFd1 & !ControlReg/dtack
	# !z2_state_FSM_FFd2 & !ControlReg/dtack
	# AUTOCONFIG/ctrl_base<0> & !ADDR<16> & 
	!ControlReg/dtack
	# !AUTOCONFIG/ctrl_base<0> & ADDR<16> & 
	!ControlReg/dtack
;Imported pterms FB6_9
	# AUTOCONFIG/ctrl_base<1> & !ADDR<17> & 
	!ControlReg/dtack
	# !AUTOCONFIG/ctrl_base<1> & ADDR<17> & 
	!ControlReg/dtack
	# AUTOCONFIG/ctrl_base<2> & !ADDR<18> & 
	!ControlReg/dtack
	# !AUTOCONFIG/ctrl_base<2> & ADDR<18> & 
	!ControlReg/dtack
	# !AUTOCONFIG/ctrl_base<3> & ADDR<19> & 
	!ControlReg/dtack
;Imported pterms FB6_10
	# AUTOCONFIG/ctrl_base<3> & !ADDR<19> & 
	!ControlReg/dtack;
   ControlReg/dtack.CLK = MEMCLK;	// GCK
   ControlReg/dtack.AR = !RESET_n;    

!ControlReg/flash_progbank.T = ControlReg/flash_progbank & DBUS<12>.PIN
	# !ControlReg/flash_progbank & !DBUS<12>.PIN
;Imported pterms FB4_5
	# AUTOCONFIG/ctrl_base<1> & !ADDR<17>
	# AUTOCONFIG/ctrl_base<2> & !ADDR<18>
	# !AUTOCONFIG/ctrl_base<2> & ADDR<18>
	# AUTOCONFIG/ctrl_base<3> & !ADDR<19>
	# !AUTOCONFIG/ctrl_base<3> & ADDR<19>
;Imported pterms FB4_6
	# !ADDR<23>
	# !AUTOCONFIG/ctl_configured
	# AUTOCONFIG/ctrl_base<0> & !ADDR<16>
	# !AUTOCONFIG/ctrl_base<0> & ADDR<16>
	# !AUTOCONFIG/ctrl_base<1> & ADDR<17>
;Imported pterms FB4_7
	# !ADDR<22>
	# !ADDR<21>
	# ADDR<20>
	# !z2_state_FSM_FFd1
	# !z2_state_FSM_FFd2
;Imported pterms FB4_8
	# !DBUS<15>.PIN
	# RW_sync<1>
	# ControlReg/dtack;
   ControlReg/flash_progbank.CLK = MEMCLK;	// GCK
   ControlReg/flash_progbank.AR = !RESET_n;    

DBUS<12> = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;
   DBUS<12>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$432;    

DBUS<13> = !ADDR<22> & ctrl_dout<1>
	# !ADDR<21> & ctrl_dout<1>
	# ctrl_dout<1> & !ADDR<19>
	# ctrl_dout<1> & !AUTOCONFIG/cfgin
;Imported pterms FB7_11
	# !ADDR<23> & ctrl_dout<1>
	# ADDR<20> & ctrl_dout<1>
	# ctrl_dout<1> & ADDR<18>
	# ctrl_dout<1> & AUTOCONFIG/cfgout
;Imported pterms FB7_13
	# ctrl_dout<1> & ADDR<17>
	# ctrl_dout<1> & ADDR<16>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<1> & ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;
   DBUS<13>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$432;    

DBUS<14> = !ADDR<22> & !mapram_en & flash_enabled
	# !ADDR<21> & !mapram_en & flash_enabled
	# !mapram_en & flash_enabled & !AUTOCONFIG/cfgin
;Imported pterms FB7_18
	# !ADDR<23> & !mapram_en & flash_enabled
	# ADDR<20> & !mapram_en & flash_enabled
	# !mapram_en & !ADDR<19> & flash_enabled
	# !mapram_en & ADDR<18> & flash_enabled
	# !mapram_en & flash_enabled & AUTOCONFIG/cfgout
;Imported pterms FB7_1
	# !mapram_en & ADDR<17> & flash_enabled
	# !mapram_en & ADDR<16> & flash_enabled
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<2> & ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;
   DBUS<14>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$432;    

DBUS<15> = !ADDR<22> & ctrl_dout<3>
	# !ADDR<21> & ctrl_dout<3>
	# !ADDR<19> & ctrl_dout<3>
	# !AUTOCONFIG/cfgin & ctrl_dout<3>
;Imported pterms FB7_14
	# ADDR<20> & ctrl_dout<3>
	# ADDR<18> & ctrl_dout<3>
	# AUTOCONFIG/cfgout & ctrl_dout<3>
;Imported pterms FB7_16
	# !ADDR<23> & ctrl_dout<3>
	# ADDR<17> & ctrl_dout<3>
	# ADDR<16> & ctrl_dout<3>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;
   DBUS<15>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$432;    

DQMH.D = DQMH & SDRAM/ram_state_FSM_FFd3
	# DQMH & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & UDS_n_sync<1>
;Imported pterms FB1_15
	# DQMH & SDRAM/ram_state_FSM_FFd2 & 
	!SDRAM/ram_state_FSM_FFd4;
   DQMH.CLK = MEMCLK;	// GCK
   DQMH.AP = !RESET_n;    

DQML.D = DQML & SDRAM/ram_state_FSM_FFd3
;Imported pterms FB1_12
	# DQML & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4
	# DQML & SDRAM/ram_state_FSM_FFd2 & 
	!SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & LDS_n_sync<1>;
   DQML.CLK = MEMCLK;	// GCK
   DQML.AP = !RESET_n;    

DTACK_n = Gnd;
   DTACK_n.OE = dtack & !AS_n & !DTACK_n_or0000/DTACK_n_or0000_D2;    

DTACK_n_or0000/DTACK_n_or0000_D2 = !ADDR<23> & ADDR<22> & !AUTOCONFIG/ram_configured
	# !ADDR<23> & ADDR<21> & !AUTOCONFIG/ram_configured
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & ADDR<20>
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & !flash_enabled
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & !OVL
;Imported pterms FB6_2
	# ADDR<23> & ADDR<22> & !ADDR<21> & !ranger_enabled
	# ADDR<23> & !ADDR<22> & !ADDR<21> & 
	!AUTOCONFIG/ram_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & !ADDR<21> & ADDR<20> & 
	ADDR<19>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !ADDR<17>
;Imported pterms FB6_1
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	mapram_en & !RW_sync<1>
;Imported pterms FB6_4
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & ADDR<17>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<1> & !ADDR<18>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<1> & ADDR<18>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<2> & !ADDR<19>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<2> & ADDR<19>
;Imported pterms FB6_5
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	!mapram_en & RW_sync<1> & !flash_enabled
	# ADDR<23> & !ADDR<22> & ADDR<21> & ADDR<20> & 
	ADDR<19> & ADDR<18> & ADDR<17>
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	!mapram_en & !ADDR<19> & RW_sync<1> & !ext_en;    

!EXTEN_n = !flash_enabled & ext_en;    

FLASH_A18 = ADDR<19>
	# !ADDR<23> & OVL;    

FLASH_A19 = mapram_en & ControlReg/flash_progbank
	# ControlReg/flash_progbank & !flash_enabled
	# !mapram_en & flash_enabled & ctrl_dout<3>;    

!FLASH_CE_n = ADDR<23> & !ADDR<22> & ADDR<21> & !ADDR<20> & 
	!ctrl_dout<1>
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	!ADDR<19>
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	!ADDR<18>
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	!ADDR<17>
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & !ADDR<20> & 
	flash_enabled & OVL
;Imported pterms FB2_1
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	!mapram_en & ADDR<19> & RW_sync<1> & flash_enabled
;Imported pterms FB2_3
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	!mapram_en & RW_sync<1> & flash_enabled & ext_en;    

!IDE/ds_delay<0>.D = LDS_n_sync<1> & UDS_n_sync<1>;
   IDE/ds_delay<0>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<0>.AR = AS_n_sync<2>;    

IDE/ds_delay<1>.D = IDE/ds_delay<0>;
   IDE/ds_delay<1>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<1>.AR = AS_n_sync<2>;    

IDE/ds_delay<2>.D = IDE/ds_delay<1>;
   IDE/ds_delay<2>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<2>.AR = AS_n_sync<2>;    

IDE/ide_enabled.T = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & !ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
;Imported pterms FB6_15
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & !ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
;Imported pterms FB6_17
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & !ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n;
   IDE/ide_enabled.CLK = MEMCLK;	// GCK
   IDE/ide_enabled.AR = !RESET_n;    

!IDEBUF_OE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
;Imported pterms FB2_11
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
;Imported pterms FB2_13
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured;    

!IDECS1_n = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
;Imported pterms FB2_10
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured;    

!IDECS2_n = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
;Imported pterms FB2_7
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured;    

IDE_ROMEN = !ADDR<23>
	# !ADDR<22>
	# !ADDR<21>
	# ADDR<20>
	# !AUTOCONFIG/ide_configured
;Imported pterms FB2_4
	# AUTOCONFIG/ide_base<0> & !ADDR<17>
	# !AUTOCONFIG/ide_base<0> & ADDR<17>
	# AUTOCONFIG/ide_base<1> & !ADDR<18>
	# !AUTOCONFIG/ide_base<1> & ADDR<18>
	# !AUTOCONFIG/ide_base<2> & ADDR<19>
;Imported pterms FB2_6
	# AUTOCONFIG/ide_base<2> & !ADDR<19>
	# !ADDR<16> & IDE/ide_enabled;    

IOR_n.D = ;Imported pterms FB4_16
	  !RW;
   IOR_n.CLK = MEMCLK;	// GCK
   IOR_n.AP = AS_n_sync<2>;    

!IOW_n.D = !IDE/ds_delay<2> & !RW;
   IOW_n.CLK = MEMCLK;	// GCK
   IOW_n.AP = AS_n_sync<2>;    

LDS_n_sync<0>.D = LDS_n;
   LDS_n_sync<0>.CLK = MEMCLK;	// GCK
   LDS_n_sync<0>.AP = !RESET_n;    

LDS_n_sync<1>.D = LDS_n_sync<0>;
   LDS_n_sync<1>.CLK = MEMCLK;	// GCK
   LDS_n_sync<1>.AP = !RESET_n;    

MA<0>.D = MA<0> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & ADDR<1>
	# MA<0> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<10>
;Imported pterms FB3_18
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<1>;
   MA<0>.CLK = MEMCLK;	// GCK
   MA<0>.CE = RESET_n;    

MA<1>.D = MA<1> & SDRAM/ram_state_FSM_FFd3
	# ADDR<2> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# MA<1> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_4
	# ADDR<2> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<11>;
   MA<1>.CLK = MEMCLK;	// GCK
   MA<1>.CE = RESET_n;    

MA<2>.D = MA<2> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & ADDR<3>
;Imported pterms FB5_7
	# ADDR<12> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<2> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<3>;
   MA<2>.CLK = MEMCLK;	// GCK
   MA<2>.CE = RESET_n;    

MA<3>.D = ;Imported pterms FB5_10
	  MA<3> & SDRAM/ram_state_FSM_FFd3
	# ADDR<4> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<4> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# ADDR<13> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<3> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4;
   MA<3>.CLK = MEMCLK;	// GCK
   MA<3>.CE = RESET_n;    

MA<4>.D = MA<4> & SDRAM/ram_state_FSM_FFd3
;Imported pterms FB5_11
	# ADDR<5> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<5> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<4> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<14>;
   MA<4>.CLK = MEMCLK;	// GCK
   MA<4>.CE = RESET_n;    

MA<5>.D = MA<5> & SDRAM/ram_state_FSM_FFd3
	# ADDR<6> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3
	# ADDR<6> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_8
	# MA<5> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<15>;
   MA<5>.CLK = MEMCLK;	// GCK
   MA<5>.CE = RESET_n;    

MA<6>.D = MA<6> & SDRAM/ram_state_FSM_FFd3
	# ADDR<7> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<16> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<6> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_5
	# ADDR<7> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;
   MA<6>.CLK = MEMCLK;	// GCK
   MA<6>.CE = RESET_n;    

MA<7>.D = MA<7> & SDRAM/ram_state_FSM_FFd3
	# ADDR<8> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_1
	# ADDR<17> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# ADDR<8> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<7> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4;
   MA<7>.CLK = MEMCLK;	// GCK
   MA<7>.CE = RESET_n;    

MA<8>.D = MA<8> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & ADDR<9>
	# ADDR<18> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<8> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB3_16
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<9>;
   MA<8>.CLK = MEMCLK;	// GCK
   MA<8>.CE = RESET_n;    

MA<9>.D = MA<9> & SDRAM/ram_state_FSM_FFd3
	# ADDR<19> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<9> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   MA<9>.CLK = MEMCLK;	// GCK
   MA<9>.CE = RESET_n;    

MA<10>.D = MA<10> & !SDRAM/ram_state_FSM_FFd2
	# MA<10> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
;Imported pterms FB3_13
	# ADDR<20> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   MA<10>.CLK = MEMCLK;	// GCK
   MA<10>.CE = RESET_n;    

MA<11>.D = MA<11> & SDRAM/ram_state_FSM_FFd3
	# ADDR<21> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<11> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4;
   MA<11>.CLK = MEMCLK;	// GCK
   MA<11>.CE = RESET_n;    

!MEMW_n.D = ;Imported pterms FB1_13
	  SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   MEMW_n.CLK = MEMCLK;	// GCK
   MEMW_n.CE = RESET_n;    

OVL.D = Gnd;
   OVL.CLK = MEMCLK;	// GCK
   OVL.AP = !RESET_n;
   OVL.CE = ADDR<23> & !ADDR<22> & ADDR<21> & ADDR<20> & 
	ADDR<19> & ADDR<18> & ADDR<17> & ADDR<16> & !RW_sync<1> & 
	!AS_n_sync<1>;    

OVR_1_n = Gnd;
   OVR_1_n.OE = !AS_n & !DTACK_n_or0000/DTACK_n_or0000_D2;    

OVR_2_n = Gnd;
   OVR_2_n.OE = !AS_n & !DTACK_n_or0000/DTACK_n_or0000_D2;    

RAMCS_n.T = RAMCS_n & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3
	# !RAMCS_n & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
	# RAMCS_n & SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   RAMCS_n.CLK = MEMCLK;	// GCK
   RAMCS_n.AP = !RESET_n;    

!RAMOE_n = !ADDR<23> & ADDR<22> & RESET_n & 
	AUTOCONFIG/ram_configured & !AS_n
	# !ADDR<23> & ADDR<21> & RESET_n & 
	AUTOCONFIG/ram_configured & !AS_n
	# ADDR<23> & !ADDR<22> & !ADDR<21> & RESET_n & 
	AUTOCONFIG/ram_configured & !AS_n
;Imported pterms FB1_10
	# ADDR<23> & ADDR<22> & !ADDR<21> & !ADDR<20> & 
	RESET_n & !AS_n & ranger_enabled
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ADDR<20> & 
	RESET_n & ctrl_dout<1> & !AS_n
	# ADDR<23> & !ADDR<22> & ADDR<21> & RESET_n & 
	ctrl_dout<1> & !ADDR<19> & !AS_n
	# ADDR<23> & !ADDR<22> & ADDR<21> & RESET_n & 
	ctrl_dout<1> & !ADDR<18> & !AS_n
	# ADDR<23> & !ADDR<22> & ADDR<21> & RESET_n & 
	ctrl_dout<1> & !ADDR<17> & !AS_n
;Imported pterms FB1_11
	# ADDR<23> & ADDR<22> & !ADDR<21> & RESET_n & 
	!ADDR<19> & !AS_n & ranger_enabled
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	RESET_n & mapram_en & RW_sync<1> & !AS_n
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	RESET_n & !mapram_en & !RW_sync<1> & !AS_n;    

!RAS_n.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB1_16
	# SDRAM/ram_state_FSM_FFd2 & 
	!SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   RAS_n.CLK = MEMCLK;	// GCK
   RAS_n.CE = RESET_n;    

RW_sync<0>.D = RW;
   RW_sync<0>.CLK = MEMCLK;	// GCK
   RW_sync<0>.AP = !RESET_n;    

RW_sync<1>.D = RW_sync<0>;
   RW_sync<1>.CLK = MEMCLK;	// GCK
   RW_sync<1>.AP = !RESET_n;    

SDRAM/init_done.D = Vcc;
   SDRAM/init_done.CLK = MEMCLK;	// GCK
   SDRAM/init_done.AR = !RESET_n;
   SDRAM/init_done.CE = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;    

SDRAM/init_refreshed.D = Vcc;
   SDRAM/init_refreshed.CLK = MEMCLK;	// GCK
   SDRAM/init_refreshed.AR = !RESET_n;
   SDRAM/init_refreshed.CE = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & !SDRAM/init_done & 
	!SDRAM/timer_tRFC<0> & !SDRAM/init_refreshed;    

SDRAM/ram_state_FSM_FFd1.D = SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & !z2_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & 
	SDRAM/refresh_request<1>
;Imported pterms FB6_12
	# !ADDR<23> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & 
	!AUTOCONFIG/ram_configured
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4
	# !ADDR<22> & !ADDR<21> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & 
	!AUTOCONFIG/ram_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4
;Imported pterms FB6_11
	# ADDR<23> & ADDR<22> & ADDR<21> & mapram_en & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4 & !RW_sync<1>
	# ADDR<23> & ADDR<22> & ADDR<21> & !mapram_en & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4 & RW_sync<1>
	# ADDR<23> & !ADDR<22> & ADDR<21> & ADDR<20> & 
	ADDR<19> & ADDR<18> & ADDR<17> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
;Imported pterms FB6_14
	# ADDR<23> & ADDR<22> & !ADDR<21> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4 & !ranger_enabled
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<23> & ADDR<22> & !ADDR<21> & ADDR<20> & 
	ADDR<19> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4;
   SDRAM/ram_state_FSM_FFd1.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd1.AR = !RESET_n;    

!SDRAM/ram_state_FSM_FFd2.D = !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & RW_sync<1>
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & !z2_state_FSM_FFd2
	# ADDR<23> & ADDR<22> & ADDR<21> & !mapram_en & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & RW_sync<1> & !SDRAM/refresh_request<1>
;Imported pterms FB1_6
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & !z2_state_FSM_FFd1
	# !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & !z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
	# !ADDR<23> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1> & 
	!AUTOCONFIG/ram_configured
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & SDRAM/init_done & 
	!SDRAM/timer_tRFC<0>
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1>
;Imported pterms FB1_8
	# !ADDR<22> & !ADDR<21> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1> & 
	!AUTOCONFIG/ram_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<22> & !ADDR<21> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1> & !ranger_enabled
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<22> & !ADDR<21> & ADDR<20> & 
	ADDR<19> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1>
;Imported pterms FB1_9
	# ADDR<23> & ADDR<22> & ADDR<21> & mapram_en & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & !RW_sync<1> & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & !ADDR<22> & ADDR<21> & ADDR<20> & 
	ADDR<19> & ADDR<18> & ADDR<17> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1>;
   SDRAM/ram_state_FSM_FFd2.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd2.AR = !RESET_n;    

!SDRAM/ram_state_FSM_FFd3.D = !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & !SDRAM/init_done & 
	!SDRAM/timer_tRFC<0> & SDRAM/init_refreshed
	# !ADDR<23> & ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1> & 
	AUTOCONFIG/ram_configured
;Imported pterms FB1_4
	# !ADDR<23> & ADDR<21> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1> & 
	AUTOCONFIG/ram_configured
	# ADDR<23> & !ADDR<22> & !ADDR<21> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1> & AUTOCONFIG/ram_configured
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ADDR<20> & 
	ctrl_dout<1> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
	# ADDR<23> & !ADDR<22> & ADDR<21> & ctrl_dout<1> & 
	!ADDR<19> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
	# ADDR<23> & !ADDR<22> & ADDR<21> & ctrl_dout<1> & 
	!ADDR<18> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
;Imported pterms FB1_5
	# ADDR<23> & ADDR<22> & !ADDR<21> & !ADDR<20> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1> & ranger_enabled
	# ADDR<23> & ADDR<22> & !ADDR<21> & !ADDR<19> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1> & ranger_enabled
	# ADDR<23> & !ADDR<22> & ADDR<21> & ctrl_dout<1> & 
	!ADDR<17> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	mapram_en & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & RW_sync<1> & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	!mapram_en & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !RW_sync<1> & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>;
   SDRAM/ram_state_FSM_FFd3.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd3.AR = !RESET_n;    

!SDRAM/ram_state_FSM_FFd4.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/refresh_request<1>
;Imported pterms FB1_2
	# ADDR<23> & !ADDR<22> & !ADDR<21> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & AUTOCONFIG/ram_configured
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ADDR<20> & 
	ctrl_dout<1> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
	# ADDR<23> & !ADDR<22> & ADDR<21> & ctrl_dout<1> & 
	!ADDR<19> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
	# ADDR<23> & !ADDR<22> & ADDR<21> & ctrl_dout<1> & 
	!ADDR<18> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
	# ADDR<23> & !ADDR<22> & ADDR<21> & ctrl_dout<1> & 
	!ADDR<17> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
;Imported pterms FB1_3
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	!mapram_en & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & !RW_sync<1> & 
	z2_state_FSM_FFd2
;Imported pterms FB1_18
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & RW_sync<1> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & 
	!SDRAM/init_done & !SDRAM/timer_tRFC<0>
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2
	# !ADDR<23> & ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & 
	AUTOCONFIG/ram_configured
	# !ADDR<23> & ADDR<21> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & 
	AUTOCONFIG/ram_configured
;Imported pterms FB1_17
	# ADDR<23> & ADDR<22> & !ADDR<21> & !ADDR<20> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & ranger_enabled
	# ADDR<23> & ADDR<22> & !ADDR<21> & !ADDR<19> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & ranger_enabled
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	mapram_en & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & RW_sync<1> & 
	z2_state_FSM_FFd2;
   SDRAM/ram_state_FSM_FFd4.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd4.AR = !RESET_n;    

SDRAM/refresh_request<0>.D = ;Imported pterms FB8_2
	  !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & !SDRAM/refresh_timer<3>;
   SDRAM/refresh_request<0>.CLK = MEMCLK;	// GCK
   SDRAM/refresh_request<0>.AR = !RESET_n;    

SDRAM/refresh_request<1>.D = SDRAM/refresh_request<0>;
   SDRAM/refresh_request<1>.CLK = MEMCLK;	// GCK
   SDRAM/refresh_request<1>.AR = !RESET_n;    

!SDRAM/refresh_timer<0>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & !SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<0>.CLK = ECLK;
   SDRAM/refresh_timer<0>.AR = 
	!SDRAM/refresh_timer<3>/SDRAM/refresh_timer<3>_RSTF__$INT;    

!SDRAM/refresh_timer<1>.T = ;Imported pterms FB8_15
	  SDRAM/refresh_timer<0>
	# !SDRAM/refresh_timer<1> & !SDRAM/refresh_timer<2> & 
	!SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<1>.CLK = ECLK;
   SDRAM/refresh_timer<1>.AR = 
	!SDRAM/refresh_timer<3>/SDRAM/refresh_timer<3>_RSTF__$INT;    

SDRAM/refresh_timer<2>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	SDRAM/refresh_timer<3>
;Imported pterms FB8_14
	# !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	SDRAM/refresh_timer<2>;
   SDRAM/refresh_timer<2>.CLK = ECLK;
   SDRAM/refresh_timer<2>.AP = 
	!SDRAM/refresh_timer<3>/SDRAM/refresh_timer<3>_RSTF__$INT;    

SDRAM/refresh_timer<3>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<3>.CLK = ECLK;
   SDRAM/refresh_timer<3>.AR = 
	!SDRAM/refresh_timer<3>/SDRAM/refresh_timer<3>_RSTF__$INT;    

SDRAM/refresh_timer<3>/SDRAM/refresh_timer<3>_RSTF__$INT = RESET_n & !SDRAM/refreshing;    

SDRAM/refreshing.T = SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & SDRAM/refreshing
;Imported pterms FB6_6
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/refreshing;
   SDRAM/refreshing.CLK = MEMCLK;	// GCK
   SDRAM/refreshing.CE = RESET_n;    

SDRAM/timer_tRFC<0>.T = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/timer_tRFC<1>
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/timer_tRFC<0>
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<0>;
   SDRAM/timer_tRFC<0>.CLK = MEMCLK;	// GCK
   SDRAM/timer_tRFC<0>.CE = RESET_n;    

SDRAM/timer_tRFC<1>.T = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1>
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/timer_tRFC<1> & !SDRAM/timer_tRFC<0>;
   SDRAM/timer_tRFC<1>.CLK = MEMCLK;	// GCK
   SDRAM/timer_tRFC<1>.CE = RESET_n;    

UDS_n_sync<0>.D = UDS_n;
   UDS_n_sync<0>.CLK = MEMCLK;	// GCK
   UDS_n_sync<0>.AP = !RESET_n;    

UDS_n_sync<1>.D = UDS_n_sync<0>;
   UDS_n_sync<1>.CLK = MEMCLK;	// GCK
   UDS_n_sync<1>.AP = !RESET_n;    

autoconf_dtack.D = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;
   autoconf_dtack.CLK = MEMCLK;	// GCK
   autoconf_dtack.AR = !RESET_n;    

!autoconfig_dout<0>.D = ;Imported pterms FB5_18
	  !AUTOCONFIG/ac_state<0> & !ADDR<4> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<1> & !ADDR<3>
	# !ADDR<6> & ADDR<4> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !AUTOCONFIG/ac_state<1> & ADDR<1> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !autoconfig_dout<0> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<1> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !ADDR<6> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & AUTOCONFIG/ac_state<1> & 
	ADDR<1> & !ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<1> & !ADDR<3>
;Imported pterms FB5_17
	# ADDR<6> & !ADDR<4> & !ADDR<2> & !ADDR<8> & 
	!ADDR<7> & !ADDR<5> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<4> & 
	ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<4> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<3> & IDEEN_n
	# !ADDR<6> & !ADDR<4> & ADDR<2> & !ADDR<8> & 
	!ADDR<7> & ADDR<5> & ADDR<1> & !ADDR<3>
	# !ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !AUTOCONFIG/ac_state<1> & !ADDR<1> & !ADDR<3>;
   autoconfig_dout<0>.CLK = MEMCLK;	// GCK
   autoconfig_dout<0>.AR = !RESET_n;
   autoconfig_dout<0>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;    

!autoconfig_dout<1>.D = ADDR<6> & !ADDR<4> & !ADDR<2> & !ADDR<8> & 
	!ADDR<7> & !ADDR<5> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !autoconfig_dout<1> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<3>
	# AUTOCONFIG/ac_state<0> & !ADDR<4> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<1> & !ADDR<3>
;Imported pterms FB5_14
	# !ADDR<6> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!AUTOCONFIG/ac_state<1> & ADDR<1> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !ADDR<4> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<3>
;Imported pterms FB5_16
	# AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<4> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<1> & !ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & !ADDR<4> & 
	ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!AUTOCONFIG/ac_state<1> & !ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & !ADDR<4> & 
	ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<1> & 
	!ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<4> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & AUTOCONFIG/ac_state<1> & 
	!ADDR<1> & !ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<4> & 
	ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	AUTOCONFIG/ac_state<1> & !ADDR<1> & !ADDR<3>;
   autoconfig_dout<1>.CLK = MEMCLK;	// GCK
   autoconfig_dout<1>.AR = !RESET_n;
   autoconfig_dout<1>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;    

!autoconfig_dout<2>.D = AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<4> & 
	ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<1> & 
	!ADDR<3>
;Imported pterms FB5_3
	# ADDR<6> & !ADDR<4> & !ADDR<2> & !ADDR<8> & 
	!ADDR<7> & !ADDR<5> & !ADDR<3>
	# !ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & ADDR<1> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !ADDR<6> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<1> & !ADDR<3>
	# !ADDR<6> & ADDR<2> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !AUTOCONFIG/ac_state<1> & !ADDR<1> & !ADDR<3>
	# !ADDR<6> & !ADDR<2> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !AUTOCONFIG/ac_state<1> & ADDR<1> & !ADDR<3>
;Imported pterms FB5_2
	# AUTOCONFIG/ac_state<0> & !autoconfig_dout<2> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	AUTOCONFIG/ac_state<1> & !ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & AUTOCONFIG/ac_state<1> & 
	ADDR<1> & !ADDR<3>;
   autoconfig_dout<2>.CLK = MEMCLK;	// GCK
   autoconfig_dout<2>.AR = !RESET_n;
   autoconfig_dout<2>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;    

!autoconfig_dout<3>.D = AUTOCONFIG/ac_state<0> & !ADDR<6> & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !AUTOCONFIG/ac_state<1> & 
	ADDR<1> & !ADDR<3>
;Imported pterms FB5_13
	# ADDR<6> & !ADDR<4> & !ADDR<2> & !ADDR<8> & 
	!ADDR<7> & !ADDR<5> & !ADDR<3>
	# !ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & ADDR<1> & !ADDR<3>
	# !ADDR<6> & ADDR<4> & ADDR<2> & !ADDR<8> & 
	!ADDR<7> & !ADDR<5> & !AUTOCONFIG/ac_state<1> & !ADDR<3>
	# !ADDR<6> & !ADDR<4> & ADDR<2> & !ADDR<8> & 
	!ADDR<7> & ADDR<5> & ADDR<1> & ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<4> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & AUTOCONFIG/ac_state<1> & 
	ADDR<1> & !ADDR<3>
;Imported pterms FB5_12
	# AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<4> & 
	ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !autoconfig_dout<3> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	AUTOCONFIG/ac_state<1> & !ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & !ADDR<4> & 
	!ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!AUTOCONFIG/ac_state<1> & !ADDR<1> & ADDR<3>;
   autoconfig_dout<3>.CLK = MEMCLK;	// GCK
   autoconfig_dout<3>.AR = !RESET_n;
   autoconfig_dout<3>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;    

!ctrl_dout<1>.T = !ctrl_dout<1> & !DBUS<12>.PIN
;Imported pterms FB7_2
	# ctrl_dout<1> & DBUS<12>.PIN
	# AUTOCONFIG/ctrl_base<2> & !ADDR<18>
	# !AUTOCONFIG/ctrl_base<2> & ADDR<18>
	# AUTOCONFIG/ctrl_base<3> & !ADDR<19>
	# !AUTOCONFIG/ctrl_base<3> & ADDR<19>
;Imported pterms FB7_3
	# !AUTOCONFIG/ctl_configured
	# AUTOCONFIG/ctrl_base<0> & !ADDR<16>
	# !AUTOCONFIG/ctrl_base<0> & ADDR<16>
	# AUTOCONFIG/ctrl_base<1> & !ADDR<17>
	# !AUTOCONFIG/ctrl_base<1> & ADDR<17>
;Imported pterms FB7_4
	# !ADDR<23>
	# !ADDR<22>
	# !ADDR<21>
	# ADDR<20>
	# !z2_state_FSM_FFd2
;Imported pterms FB7_5
	# !DBUS<13>.PIN
	# RW_sync<1>
	# !z2_state_FSM_FFd1
	# ControlReg/dtack;
   ctrl_dout<1>.CLK = MEMCLK;	// GCK
   ctrl_dout<1>.AR = !RESET_n;    

ctrl_dout<3>.D = !FLASH_BANK_SEL_n;
   ctrl_dout<3>.CLK = MEMCLK;	// GCK
   ctrl_dout<3>.CE = !RESET_n;    

!dtack.D = ADDR<22> & !ADDR<21> & !autoconf_dtack & 
	!ram_dtack & !dtack & !ide_dtack
	# !ADDR<21> & ADDR<20> & !autoconf_dtack & 
	!ram_dtack & !dtack & !ide_dtack
	# !ADDR<21> & !autoconf_dtack & !ram_dtack & !OVL & 
	!dtack & !ide_dtack
	# !ADDR<22> & ADDR<21> & ctrl_dout<1> & 
	!autoconf_dtack & !ram_dtack & !dtack & !ide_dtack
;Imported pterms FB4_2
	# ADDR<23> & !ADDR<21> & !autoconf_dtack & 
	!ram_dtack & !dtack & !ide_dtack
	# !ADDR<23> & ADDR<21> & !autoconf_dtack & 
	!ram_dtack & !dtack & !ide_dtack
	# ADDR<22> & ADDR<20> & mapram_en & 
	!autoconf_dtack & !ram_dtack & !dtack & !ide_dtack
	# ADDR<22> & ADDR<20> & !RW_sync<1> & 
	!autoconf_dtack & !ram_dtack & !dtack & !ide_dtack
	# ADDR<22> & ADDR<20> & !autoconf_dtack & 
	!flash_enabled & !ram_dtack & !dtack & !ide_dtack
;Imported pterms FB4_3
	# ADDR<22> & !ADDR<20> & AUTOCONFIG/ctrl_base<1> & 
	!ADDR<17> & !autoconf_dtack & !ram_dtack & !dtack & !ide_dtack
	# ADDR<22> & !ADDR<20> & !AUTOCONFIG/ctrl_base<1> & 
	ADDR<17> & !autoconf_dtack & !ram_dtack & !dtack & !ide_dtack
	# ADDR<22> & !ADDR<20> & AUTOCONFIG/ctrl_base<2> & 
	!ADDR<18> & !autoconf_dtack & !ram_dtack & !dtack & !ide_dtack
	# ADDR<22> & !ADDR<20> & !AUTOCONFIG/ctrl_base<2> & 
	ADDR<18> & !autoconf_dtack & !ram_dtack & !dtack & !ide_dtack
	# ADDR<22> & !ADDR<20> & AUTOCONFIG/ctrl_base<3> & 
	!ADDR<19> & !autoconf_dtack & !ram_dtack & !dtack & !ide_dtack
;Imported pterms FB4_4
	# ADDR<22> & !ADDR<20> & !AUTOCONFIG/ctrl_base<3> & 
	ADDR<19> & !autoconf_dtack & !ram_dtack & !dtack & !ide_dtack
	# !ADDR<22> & ADDR<20> & ADDR<19> & ADDR<18> & 
	ADDR<17> & !autoconf_dtack & !ram_dtack & !dtack & !ide_dtack
;Imported pterms FB4_18
	# !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2
	# !z2_state_FSM_FFd1 & !dtack
	# AS_n_sync<1> & !z2_state_FSM_FFd2
	# !z2_state_FSM_FFd2 & !dtack
	# !ADDR<21> & !autoconf_dtack & !flash_enabled & 
	!ram_dtack & !dtack & !ide_dtack
;Imported pterms FB4_17
	# ADDR<22> & !ADDR<20> & !autoconf_dtack & 
	!ram_dtack & !dtack & !ide_dtack & !AUTOCONFIG/ctl_configured
	# ADDR<22> & ADDR<20> & !ADDR<19> & !autoconf_dtack & 
	!ram_dtack & !dtack & !ext_en & !ide_dtack
	# ADDR<22> & !ADDR<20> & AUTOCONFIG/ctrl_base<0> & 
	!ADDR<16> & !autoconf_dtack & !ram_dtack & !dtack & !ide_dtack
	# ADDR<22> & !ADDR<20> & !AUTOCONFIG/ctrl_base<0> & 
	ADDR<16> & !autoconf_dtack & !ram_dtack & !dtack & !ide_dtack;
   dtack.CLK = MEMCLK;	// GCK
   dtack.AR = !RESET_n;    

ext_en.D = A500_n;
   ext_en.CLK = MEMCLK;	// GCK
   ext_en.CE = !RESET_n;    

flash_enabled.D = ;Imported pterms FB7_17
	  !FLASH_EN_n;
   flash_enabled.CLK = MEMCLK;	// GCK
   flash_enabled.CE = !RESET_n;    

ide_dtack.D = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & !ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
;Imported pterms FB6_18
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & !ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & !ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured;
   ide_dtack.CLK = MEMCLK;	// GCK
   ide_dtack.AR = AS_n_sync<2>;    

mapram_en.T = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
;Imported pterms FB4_10
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
;Imported pterms FB4_9
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
;Imported pterms FB4_12
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured;
   mapram_en.CLK = MEMCLK;	// GCK
   mapram_en.AR = !RESET_n;    

ram_dtack.T = !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & ram_dtack
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & RW_sync<1> & 
	!ram_dtack
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & !ram_dtack;
   ram_dtack.CLK = MEMCLK;	// GCK
   ram_dtack.AR = !RESET_n;    

ranger_enabled.D = !RANGER_EN_n;
   ranger_enabled.CLK = MEMCLK;	// GCK
   ranger_enabled.CE = !RESET_n;    

!z2_state_FSM_FFd1.D = !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2
	# AS_n_sync<1> & !z2_state_FSM_FFd2
	# !z2_state_FSM_FFd1 & LDS_n_sync<1> & 
	UDS_n_sync<1>;
   z2_state_FSM_FFd1.CLK = MEMCLK;	// GCK
   z2_state_FSM_FFd1.AR = !RESET_n;    

z2_state_FSM_FFd2.D = !ADDR<23> & ADDR<22> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & !ram_dtack & !ide_dtack
	# !ADDR<23> & ADDR<20> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & !ram_dtack & !ide_dtack
	# !ADDR<23> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	!flash_enabled & !ram_dtack & !ide_dtack
	# ADDR<23> & !ADDR<22> & ctrl_dout<1> & 
	!autoconf_dtack & z2_state_FSM_FFd2 & !ram_dtack & !ide_dtack
;Imported pterms FB7_7
	# !z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	$OpTx$FX_DC$432
	# !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	!DTACK_n_or0000/DTACK_n_or0000_D2
	# ADDR<23> & !ADDR<21> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & !ram_dtack & !ide_dtack
	# !ADDR<23> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	!ram_dtack & !OVL & !ide_dtack
;Imported pterms FB7_6
	# ADDR<22> & ADDR<20> & !ADDR<19> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & !ram_dtack & !ext_en & !ide_dtack
	# ADDR<22> & !ADDR<20> & AUTOCONFIG/ctrl_base<0> & 
	!ADDR<16> & !autoconf_dtack & z2_state_FSM_FFd2 & !ram_dtack & 
	!ide_dtack
	# ADDR<22> & !ADDR<20> & !AUTOCONFIG/ctrl_base<0> & 
	ADDR<16> & !autoconf_dtack & z2_state_FSM_FFd2 & !ram_dtack & 
	!ide_dtack
	# ADDR<22> & !ADDR<20> & AUTOCONFIG/ctrl_base<1> & 
	!ADDR<17> & !autoconf_dtack & z2_state_FSM_FFd2 & !ram_dtack & 
	!ide_dtack
	# ADDR<22> & !ADDR<20> & !AUTOCONFIG/ctrl_base<1> & 
	ADDR<17> & !autoconf_dtack & z2_state_FSM_FFd2 & !ram_dtack & 
	!ide_dtack
;Imported pterms FB7_9
	# !ADDR<23> & ADDR<21> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & !ram_dtack & !ide_dtack
	# ADDR<22> & ADDR<20> & mapram_en & 
	!autoconf_dtack & z2_state_FSM_FFd2 & !ram_dtack & !ide_dtack
	# ADDR<22> & ADDR<20> & !RW_sync<1> & 
	!autoconf_dtack & z2_state_FSM_FFd2 & !ram_dtack & !ide_dtack
	# ADDR<22> & ADDR<20> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & !flash_enabled & !ram_dtack & !ide_dtack
	# ADDR<22> & !ADDR<20> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & !ram_dtack & !ide_dtack & 
	!AUTOCONFIG/ctl_configured
;Imported pterms FB7_10
	# ADDR<22> & !ADDR<20> & AUTOCONFIG/ctrl_base<2> & 
	!ADDR<18> & !autoconf_dtack & z2_state_FSM_FFd2 & !ram_dtack & 
	!ide_dtack
	# ADDR<22> & !ADDR<20> & !AUTOCONFIG/ctrl_base<2> & 
	ADDR<18> & !autoconf_dtack & z2_state_FSM_FFd2 & !ram_dtack & 
	!ide_dtack
	# ADDR<22> & !ADDR<20> & AUTOCONFIG/ctrl_base<3> & 
	!ADDR<19> & !autoconf_dtack & z2_state_FSM_FFd2 & !ram_dtack & 
	!ide_dtack
	# ADDR<22> & !ADDR<20> & !AUTOCONFIG/ctrl_base<3> & 
	ADDR<19> & !autoconf_dtack & z2_state_FSM_FFd2 & !ram_dtack & 
	!ide_dtack
	# !ADDR<22> & ADDR<20> & ADDR<19> & ADDR<18> & 
	ADDR<17> & !autoconf_dtack & z2_state_FSM_FFd2 & !ram_dtack & 
	!ide_dtack;
   z2_state_FSM_FFd2.CLK = MEMCLK;	// GCK
   z2_state_FSM_FFd2.AR = !RESET_n;    

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 IDE_ROMEN                        51 VCC                           
  2 IOW_n                            52 UDS_n                         
  3 IDECS2_n                         53 AS_n                          
  4 IDECS1_n                         54 RW                            
  5 VCC                              55 LDS_n                         
  6 IORDY                            56 DTACK_n                       
  7 IDEBUF_OE                        57 VCC                           
  8 FLASH_BANK_SEL_n                 58 DBUS<13>                      
  9 FLASH_A18                        59 DBUS<12>                      
 10 EXTEN_n                          60 DBUS<15>                      
 11 A500_n                           61 DBUS<14>                      
 12 KPR                              62 GND                           
 13 KPR                              63 ADDR<20>                      
 14 KPR                              64 ADDR<21>                      
 15 KPR                              65 ADDR<23>                      
 16 RAMOE_n                          66 ADDR<18>                      
 17 DQML                             67 ADDR<19>                      
 18 MEMW_n                           68 ADDR<22>                      
 19 DQMH                             69 GND                           
 20 CAS_n                            70 BERR_n                        
 21 GND                              71 ECLK                          
 22 RAS_n                            72 RESET_n                       
 23 MEMCLK                           73 ADDR<17>                      
 24 RAMCS_n                          74 ADDR<15>                      
 25 CKE                              75 GND                           
 26 VCC                              76 ADDR<16>                      
 27 BA<0>                            77 ADDR<11>                      
 28 MA<11>                           78 ADDR<12>                      
 29 BA<1>                            79 ADDR<14>                      
 30 MA<9>                            80 ADDR<13>                      
 31 GND                              81 ADDR<9>                       
 32 MA<10>                           82 ADDR<10>                      
 33 MA<8>                            83 TDO                           
 34 MA<0>                            84 GND                           
 35 MA<7>                            85 ADDR<7>                       
 36 MA<1>                            86 ADDR<8>                       
 37 MA<6>                            87 ADDR<4>                       
 38 VCC                              88 VCC                           
 39 MA<2>                            89 ADDR<3>                       
 40 MA<5>                            90 ADDR<1>                       
 41 MA<3>                            91 ADDR<2>                       
 42 MA<4>                            92 ADDR<6>                       
 43 RAM_EN_n                         93 ADDR<5>                       
 44 GND                              94 OVR_1_n                       
 45 TDI                              95 OVR_2_n                       
 46 RANGER_EN_n                      96 FLASH_A19                     
 47 TMS                              97 IOR_n                         
 48 TCK                              98 VCC                           
 49 IDEEN_n                          99 FLASH_CE_n                    
 50 FLASH_EN_n                      100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC95144XL-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : ON
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : ON
Slew Rate                                   : SLOW
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
