Todd M. Austin, DIVA: a reliable substrate for deep submicron microarchitecture design, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.196-207, November 16-18, 1999, Haifa, Israel
David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
James Charles , Preet Jassi , Narayan S. Ananth , Abbas Sadat , Alexandra Fedorova, Evaluation of the Intel® Core i7 Turbo Boost feature, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.188-197, October 04-06, 2009[doi>10.1109/IISWC.2009.5306782]
Kihwan Choi , R. Soma , M. Pedram, Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.1, p.18-28, November 2006[doi>10.1109/TCAD.2004.839485(410) 24]
Dan Ernst , Shidhartha Das , Seokwoo Lee , David Blaauw , Todd Austin , Trevor Mudge , Nam Sung Kim , Krisztian Flautner, Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation, IEEE Micro, v.24 n.6, p.10-20, November 2004[doi>10.1109/MM.2004.85]
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
Nadeem Firasta, Mark Buxton, Paula Jinbo, Kaveh Nasri, and Shihjong Kuo. 2008. Intel® AVX: New Frontiers in Performance Improvements and Energy Efficiency. Intel Corporation White Paper.
Dave Ayers, Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.7, February 02-06, 2002
Meeta Sharma Gupta , Krishna K. Rangan , Michael D. Smith , Gu-Yeon Wei , David Brooks, Towards a software approach to mitigate voltage emergencies, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283808]
Meeta S. Gupta, Krishna K. Rangan, Michael D. Smith, Gu-Yeon Wei, and David Brooks. 2008. DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors. In Proceedings of the IEEE 14th International Symposium on High-Performance Computer Architecture (HPCA’08). IEEE, Los Alamitos, CA, 381--392.
Marcus Hähnel , Björn Döbel , Marcus Völp , Hermann Härtig, Measuring energy consumption for short code paths using RAPL, ACM SIGMETRICS Performance Evaluation Review, v.40 n.3, December 2012[doi>10.1145/2425248.2425252]
Jawad Haj-Yihia. 2014. Power Profiling of Third Droop Voltage-Emergencies Tool. Haifa University. Retrieved November 12, 2014, from https://drive.google.com/folderview&quest;id&equals;0B3IgzCqRS5Q_NDZ0dWxZeTdHV2c&usp;&equals;&equals;sharing.
Per Hammarlund, Alberto J. Martinez, Atiq Bajwa, David L. Hill, Erik Hallnor, Hong Jiang, Martin Dixon, Michael Derr, Mikal Hunsaker, Rajesh Kumar, Randy Osborne, Ravi Rajwar, Ronak Singhal, Reynold D’Sa, Robert Chappell, Shiv Kaushik, Srinivas Chennupaty, Stephan Jourdan, Steve Gunther, Tom Piazza, and Ted Burton. 2013. 4th Generation Intel® Core™ Processor, Codenamed Haswell. Available at http://www.computer.org/scdl/mags/mi/preprint/06762795.pdf.
Seongmoo Heo , Kenneth Barr , Krste Asanović, Reducing power density through activity migration, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871561]
Intel. 2009. (VRM) and Enterprise Voltage Regulator-Down 11.1 Design Guidelines. Reference Number 321736, Revision 002.
Intel. 2011. Measuring Processor Power, TDP vs. ACP. White Paper. Retrieved November 12, 2014, from http://www.intel.com/content/dam/doc/white-paper/resources-xeon-measuring-processor-power-paper.pdf.
Intel. 2014. Intel 64 and IA-32 Architectures Software Developer's Manual, Vol. 3, Sec. 14.9. Available at http://www.intel.com.
Tarush Jain and Tanmay Agrawal. 2013. The Haswell microarchitecture—4th generation processor. International Journal of Computer Science and Information Technologies 4, 3, 477--480.
Russ Joseph , David Brooks , Margaret Martonosi, Control Techniques to Eliminate Voltage Emergencies in High Performance Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.79, February 08-12, 2003
Svilen Kanev, Timothy M. Jones, Gu-Yeon Wei, David Brooks, and Vijay Janapa Reddi. 2010. Measuring code optimization impact on voltage noise. Change 40, 20.
Youngtaek Kim. 2013. Characterization and Management of Voltage Noise in Multi-Core, Multi-Threaded Processors. Ph.D. Dissertation. University of Texas.
Youngtaek Kim , Lizy Kurian John , Sanjay Pant , Srilatha Manne , Michael Schulte , W. Lloyd Bircher , Madhu S.  Sibi Govindan, AUDIT: Stress Testing the Automatic Way, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.212-223, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.28]
Patrik Larsson. 1998. Resonance and damping in CMOS circuits with on-chip decoupling capacitance. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 45, 8, 849--858.
Chris Lattner , Vikram Adve, LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.75, March 20-24, 2004, Palo Alto, California
Charles R. Lefurgy , Alan J. Drake , Michael S. Floyd , Malcolm S. Allen-Ware , Bishop Brock , Jose A. Tierno , John B. Carter, Active management of timing guardband to save energy in POWER7, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155622]
Timothy N. Miller , Renji Thomas , Xiang Pan , Radu Teodorescu, VRSync: characterizing and eliminating synchronization-induced voltage emergencies in many-core processors, ACM SIGARCH Computer Architecture News, v.40 n.3, June 2012[doi>10.1145/2366231.2337188]
Shubhendu S. Mukherjee , Michael Kontz , Steven K. Reinhardt, Detailed design and evaluation of redundant multithreading alternatives, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Mikhail Popovich , Andrey V. Mezhiba , Eby G. Friedman, Power Distribution Networks with On-Chip Decoupling Capacitors, Springer Publishing Company, Incorporated, 2007
Vijay Janapa Reddi , Simone Campanoni , Meeta S. Gupta , Michael D. Smith , Gu-Yeon Wei , David Brooks , Kim Hazelwood, Eliminating voltage emergencies via software-guided code transformations, ACM Transactions on Architecture and Code Optimization (TACO), v.7 n.2, p.1-28, September 2010[doi>10.1145/1839667.1839674]
Vijay Janapa Reddi and Meeta Sharma Gupta. 2013. Resilient architecture design for voltage variation. Synthesis Lectures on Computer Architecture 8, 2, 1--138.
Vijay Janapa Reddi, Meeta Sharma Gupta, Glenn Holloway, Michael D. Smith, Gu-Yeon Wei, and David Brooks. 2013. Predicting voltage droops using recurring program and microarchitectural event activity. IEEE Micro 30, 1, 110.
Vijay Janapa Reddi, Meeta Sharma Gupta, Glenn H. Holloway, Gu-Yeon Wei, Michael D. Smith, and David Brooks. 2009. Voltage emergency prediction: Using signatures to reduce operating margins. In Proceedings of the 15th IEEE International Symposium on High Performance Computer Architecture (HPCA’09). IEEE, Los Alamitos, CA, 18--29.
Vijay Janapa Reddi , Svilen Kanev , Wonyoung Kim , Simone Campanoni , Michael D. Smith , Gu-Yeon Wei , David Brooks, Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.77-88, December 04-08, 2010[doi>10.1109/MICRO.2010.35]
Vijay Janapa Reddi , Svilen Kanev , Wonyoung Kim , Simone Campanoni , Michael D. Smith , Gu-Yeon Wei , David Brooks, Voltage Noise in Production Processors, IEEE Micro, v.31 n.1, p.20-28, January 2011[doi>10.1109/MM.2010.104]
Yakun Sophia Shao , David Brooks, Energy characterization and instruction-level energy model of Intel's Xeon Phi processor, Proceedings of the 2013 International Symposium on Low Power Electronics and Design, September 04-06, 2013, Beijing, China
Kevin Skadron, Hybrid Architectural Dynamic Thermal Management, Proceedings of the conference on Design, automation and test in Europe, p.10010, February 16-20, 2004
SPEC. 2006. Standard Performance Evaluation Corporation. Retrieved November 12, 2014, from http://www.spec.org/.
Mark C. Toburen. 1999. Power Analysis and Instruction Scheduling for Reduced DI/DT in the Execution Core of High-Performance Microprocessors. Technical Report.
Ofri Wechsler. 2006. Inside Intel® Core™ microarchitecture: Setting new standards for energy-efficient performance. Technology, 1.
Gilad Yahalom, Omer Vikinski, and Gregory Sizikov. 2008. Architecture constraints over dynamic current consumption. In Proceedings of the IEEE-EPEP Conference on Electrical Performance of Electronic Packaging. IEEE, Los Alamitos, CA, 3--6.
Ahmad Yasin. 2014. A top-down method for performance analysis and counters architecture. In Proceedings of the 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 35--44.
Michael T. Zhang. Powering Intel® Pentium® 4 generation processors. 2001. In Proceedings of the 2001 Conference on Electrical Performance of Electronic Packaging. IEEE, Los Alamitos, CA, 215--218.
