Start time: 17:31:15 on Nov 25,2025
qverilog struct_ex.sv 
-- Compiling module struct_ex

Top level modules:
	struct_ex
# vsim -lib work work.struct_ex -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.struct_ex(fast)
# run -all
# Info Of Shashi='{name:"Shashi", usn:"1AM21EC075", year:2004}
# Info Of Basuvaraja='{name:"Basavaraja p m", usn:"1AM21EC016", year:2002}
# Info Of Yashwanth='{name:"Yashwanth", usn:"1AM21EC102", year:2003}
#  quit -f
# End time: 17:31:17 on Nov 25,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
