// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module ChipTop(
  input          axi4_mmio_0_bits_aw_ready,
                 axi4_mmio_0_bits_w_ready,
                 axi4_mmio_0_bits_b_valid,
  input  [3:0]   axi4_mmio_0_bits_b_bits_id,
  input  [1:0]   axi4_mmio_0_bits_b_bits_resp,
  input          axi4_mmio_0_bits_ar_ready,
                 axi4_mmio_0_bits_r_valid,
  input  [3:0]   axi4_mmio_0_bits_r_bits_id,
  input  [63:0]  axi4_mmio_0_bits_r_bits_data,
  input  [1:0]   axi4_mmio_0_bits_r_bits_resp,
  input          axi4_mmio_0_bits_r_bits_last,
                 axi4_fbus_0_bits_aw_valid,
  input  [3:0]   axi4_fbus_0_bits_aw_bits_id,
  input  [31:0]  axi4_fbus_0_bits_aw_bits_addr,
  input  [7:0]   axi4_fbus_0_bits_aw_bits_len,
  input  [2:0]   axi4_fbus_0_bits_aw_bits_size,
  input  [1:0]   axi4_fbus_0_bits_aw_bits_burst,
  input          axi4_fbus_0_bits_aw_bits_lock,
  input  [3:0]   axi4_fbus_0_bits_aw_bits_cache,
  input  [2:0]   axi4_fbus_0_bits_aw_bits_prot,
  input  [3:0]   axi4_fbus_0_bits_aw_bits_qos,
  input          axi4_fbus_0_bits_w_valid,
  input  [127:0] axi4_fbus_0_bits_w_bits_data,
  input  [15:0]  axi4_fbus_0_bits_w_bits_strb,
  input          axi4_fbus_0_bits_w_bits_last,
                 axi4_fbus_0_bits_b_ready,
                 axi4_fbus_0_bits_ar_valid,
  input  [3:0]   axi4_fbus_0_bits_ar_bits_id,
  input  [31:0]  axi4_fbus_0_bits_ar_bits_addr,
  input  [7:0]   axi4_fbus_0_bits_ar_bits_len,
  input  [2:0]   axi4_fbus_0_bits_ar_bits_size,
  input  [1:0]   axi4_fbus_0_bits_ar_bits_burst,
  input          axi4_fbus_0_bits_ar_bits_lock,
  input  [3:0]   axi4_fbus_0_bits_ar_bits_cache,
  input  [2:0]   axi4_fbus_0_bits_ar_bits_prot,
  input  [3:0]   axi4_fbus_0_bits_ar_bits_qos,
  input          axi4_fbus_0_bits_r_ready,
                 custom_boot,
                 reset_io,
                 clock_uncore_clock,
                 axi4_mem_0_bits_aw_ready,
                 axi4_mem_0_bits_w_ready,
                 axi4_mem_0_bits_b_valid,
  input  [3:0]   axi4_mem_0_bits_b_bits_id,
  input  [1:0]   axi4_mem_0_bits_b_bits_resp,
  input          axi4_mem_0_bits_ar_ready,
                 axi4_mem_0_bits_r_valid,
  input  [3:0]   axi4_mem_0_bits_r_bits_id,
  input  [127:0] axi4_mem_0_bits_r_bits_data,
  input  [1:0]   axi4_mem_0_bits_r_bits_resp,
  input          axi4_mem_0_bits_r_bits_last,
                 jtag_TCK,
                 jtag_TMS,
                 jtag_TDI,
                 uart_0_rxd,
  input  [7:0]   ext_interrupts,
  output         axi4_mmio_0_clock,
                 axi4_mmio_0_reset,
                 axi4_mmio_0_bits_aw_valid,
  output [3:0]   axi4_mmio_0_bits_aw_bits_id,
  output [31:0]  axi4_mmio_0_bits_aw_bits_addr,
  output [7:0]   axi4_mmio_0_bits_aw_bits_len,
  output [2:0]   axi4_mmio_0_bits_aw_bits_size,
  output [1:0]   axi4_mmio_0_bits_aw_bits_burst,
  output         axi4_mmio_0_bits_aw_bits_lock,
  output [3:0]   axi4_mmio_0_bits_aw_bits_cache,
  output [2:0]   axi4_mmio_0_bits_aw_bits_prot,
  output [3:0]   axi4_mmio_0_bits_aw_bits_qos,
  output         axi4_mmio_0_bits_w_valid,
  output [63:0]  axi4_mmio_0_bits_w_bits_data,
  output [7:0]   axi4_mmio_0_bits_w_bits_strb,
  output         axi4_mmio_0_bits_w_bits_last,
                 axi4_mmio_0_bits_b_ready,
                 axi4_mmio_0_bits_ar_valid,
  output [3:0]   axi4_mmio_0_bits_ar_bits_id,
  output [31:0]  axi4_mmio_0_bits_ar_bits_addr,
  output [7:0]   axi4_mmio_0_bits_ar_bits_len,
  output [2:0]   axi4_mmio_0_bits_ar_bits_size,
  output [1:0]   axi4_mmio_0_bits_ar_bits_burst,
  output         axi4_mmio_0_bits_ar_bits_lock,
  output [3:0]   axi4_mmio_0_bits_ar_bits_cache,
  output [2:0]   axi4_mmio_0_bits_ar_bits_prot,
  output [3:0]   axi4_mmio_0_bits_ar_bits_qos,
  output         axi4_mmio_0_bits_r_ready,
                 axi4_fbus_0_clock,
                 axi4_fbus_0_bits_aw_ready,
                 axi4_fbus_0_bits_w_ready,
                 axi4_fbus_0_bits_b_valid,
  output [3:0]   axi4_fbus_0_bits_b_bits_id,
  output [1:0]   axi4_fbus_0_bits_b_bits_resp,
  output         axi4_fbus_0_bits_ar_ready,
                 axi4_fbus_0_bits_r_valid,
  output [3:0]   axi4_fbus_0_bits_r_bits_id,
  output [127:0] axi4_fbus_0_bits_r_bits_data,
  output [1:0]   axi4_fbus_0_bits_r_bits_resp,
  output         axi4_fbus_0_bits_r_bits_last,
                 axi4_mem_0_clock,
                 axi4_mem_0_reset,
                 axi4_mem_0_bits_aw_valid,
  output [3:0]   axi4_mem_0_bits_aw_bits_id,
  output [31:0]  axi4_mem_0_bits_aw_bits_addr,
  output [7:0]   axi4_mem_0_bits_aw_bits_len,
  output [2:0]   axi4_mem_0_bits_aw_bits_size,
  output [1:0]   axi4_mem_0_bits_aw_bits_burst,
  output         axi4_mem_0_bits_aw_bits_lock,
  output [3:0]   axi4_mem_0_bits_aw_bits_cache,
  output [2:0]   axi4_mem_0_bits_aw_bits_prot,
  output [3:0]   axi4_mem_0_bits_aw_bits_qos,
  output         axi4_mem_0_bits_w_valid,
  output [127:0] axi4_mem_0_bits_w_bits_data,
  output [15:0]  axi4_mem_0_bits_w_bits_strb,
  output         axi4_mem_0_bits_w_bits_last,
                 axi4_mem_0_bits_b_ready,
                 axi4_mem_0_bits_ar_valid,
  output [3:0]   axi4_mem_0_bits_ar_bits_id,
  output [31:0]  axi4_mem_0_bits_ar_bits_addr,
  output [7:0]   axi4_mem_0_bits_ar_bits_len,
  output [2:0]   axi4_mem_0_bits_ar_bits_size,
  output [1:0]   axi4_mem_0_bits_ar_bits_burst,
  output         axi4_mem_0_bits_ar_bits_lock,
  output [3:0]   axi4_mem_0_bits_ar_bits_cache,
  output [2:0]   axi4_mem_0_bits_ar_bits_prot,
  output [3:0]   axi4_mem_0_bits_ar_bits_qos,
  output         axi4_mem_0_bits_r_ready,
                 jtag_TDO,
                 uart_0_txd,
                 trace_traces_0_clock,
                 trace_traces_0_reset,
                 trace_traces_0_trace_insns_0_valid,
  output [39:0]  trace_traces_0_trace_insns_0_iaddr,
  output [31:0]  trace_traces_0_trace_insns_0_insn,
  output [2:0]   trace_traces_0_trace_insns_0_priv,
  output         trace_traces_0_trace_insns_0_exception,
                 trace_traces_0_trace_insns_0_interrupt,
  output [63:0]  trace_traces_0_trace_insns_0_cause,
  output [39:0]  trace_traces_0_trace_insns_0_tval,
  output [63:0]  trace_traces_0_trace_insns_0_wdata,
  output         trace_traces_0_trace_insns_1_valid,
  output [39:0]  trace_traces_0_trace_insns_1_iaddr,
  output [31:0]  trace_traces_0_trace_insns_1_insn,
  output [2:0]   trace_traces_0_trace_insns_1_priv,
  output         trace_traces_0_trace_insns_1_exception,
                 trace_traces_0_trace_insns_1_interrupt,
  output [63:0]  trace_traces_0_trace_insns_1_cause,
  output [39:0]  trace_traces_0_trace_insns_1_tval,
  output [63:0]  trace_traces_0_trace_insns_1_wdata,
                 trace_traces_0_trace_time,
  output         trace_traces_0_trace_custom_rob_empty
);

  wire _iocell_ext_interrupts_7_i;	// @[IOCell.scala:111:23]
  wire _iocell_ext_interrupts_6_i;	// @[IOCell.scala:111:23]
  wire _iocell_ext_interrupts_5_i;	// @[IOCell.scala:111:23]
  wire _iocell_ext_interrupts_4_i;	// @[IOCell.scala:111:23]
  wire _iocell_ext_interrupts_3_i;	// @[IOCell.scala:111:23]
  wire _iocell_ext_interrupts_2_i;	// @[IOCell.scala:111:23]
  wire _iocell_ext_interrupts_1_i;	// @[IOCell.scala:111:23]
  wire _iocell_ext_interrupts_i;	// @[IOCell.scala:111:23]
  wire _iocell_uart_0_rxd_i;	// @[IOCell.scala:111:23]
  wire _iocell_jtag_TCK_i;	// @[IOCell.scala:111:23]
  wire _iocell_jtag_TMS_i;	// @[IOCell.scala:111:23]
  wire _iocell_jtag_TDI_i;	// @[IOCell.scala:111:23]
  wire _gated_clock_debug_clock_gate_out;	// @[ClockGate.scala:36:20]
  wire _dmactiveAck_dmactiveAck_io_q;	// @[ShiftReg.scala:45:23]
  wire _debug_reset_syncd_debug_reset_sync_io_q;	// @[ShiftReg.scala:45:23]
  wire _system_debug_systemjtag_reset_catcher_io_sync_reset;	// @[ResetCatchAndSync.scala:39:28]
  wire _iocell_custom_boot_i;	// @[IOCell.scala:111:23]
  wire _system_auto_implicitClockGrouper_out_clock;	// @[ChipTop.scala:28:35]
  wire _system_auto_implicitClockGrouper_out_reset;	// @[ChipTop.scala:28:35]
  wire _system_auto_subsystem_cbus_fixedClockNode_out_clock;	// @[ChipTop.scala:28:35]
  wire _system_auto_subsystem_cbus_fixedClockNode_out_reset;	// @[ChipTop.scala:28:35]
  wire _system_debug_systemjtag_jtag_TDO_data;	// @[ChipTop.scala:28:35]
  wire _system_debug_dmactive;	// @[ChipTop.scala:28:35]
  wire _system_uart_0_txd;	// @[ChipTop.scala:28:35]
  wire debug_reset = ~_debug_reset_syncd_debug_reset_sync_io_q;	// @[Periphery.scala:287:40, ShiftReg.scala:45:23]
  reg  clock_en;	// @[Periphery.scala:295:29]
  always @(posedge _system_auto_subsystem_cbus_fixedClockNode_out_clock or posedge debug_reset) begin	// @[ChipTop.scala:28:35, Periphery.scala:287:40]
    if (debug_reset)	// @[ChipTop.scala:28:35, Periphery.scala:287:40]
      clock_en <= 1'h1;	// @[IOCell.scala:220:30, Periphery.scala:295:29]
    else	// @[ChipTop.scala:28:35]
      clock_en <= _dmactiveAck_dmactiveAck_io_q;	// @[Periphery.scala:295:29, ShiftReg.scala:45:23]
  end // always @(posedge, posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        clock_en = _RANDOM_0[0];	// @[Periphery.scala:295:29]
      `endif // RANDOMIZE_REG_INIT
      `ifdef RANDOMIZE
        if (debug_reset)	// @[Periphery.scala:287:40]
          clock_en = 1'h1;	// @[IOCell.scala:220:30, Periphery.scala:295:29]
      `endif // RANDOMIZE
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  DigitalTop system (	// @[ChipTop.scala:28:35]
    .clock                                                                     (_system_auto_implicitClockGrouper_out_clock),	// @[ChipTop.scala:28:35]
    .reset                                                                     (_system_auto_implicitClockGrouper_out_reset),	// @[ChipTop.scala:28:35]
    .auto_prci_ctrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (clock_uncore_clock),
    .auto_prci_ctrl_domain_reset_setter_clock_in_member_allClocks_uncore_reset (reset_io),
    .resetctrl_hartIsInReset_0                                                 (_system_auto_subsystem_cbus_fixedClockNode_out_reset),	// @[ChipTop.scala:28:35]
    .debug_clock                                                               (_gated_clock_debug_clock_gate_out),	// @[ClockGate.scala:36:20]
    .debug_reset                                                               (debug_reset),	// @[Periphery.scala:287:40]
    .debug_systemjtag_jtag_TCK                                                 (_iocell_jtag_TCK_i),	// @[IOCell.scala:111:23]
    .debug_systemjtag_jtag_TMS                                                 (_iocell_jtag_TMS_i),	// @[IOCell.scala:111:23]
    .debug_systemjtag_jtag_TDI                                                 (_iocell_jtag_TDI_i),	// @[IOCell.scala:111:23]
    .debug_systemjtag_reset                                                    (_system_debug_systemjtag_reset_catcher_io_sync_reset),	// @[ResetCatchAndSync.scala:39:28]
    .debug_dmactiveAck                                                         (_dmactiveAck_dmactiveAck_io_q),	// @[ShiftReg.scala:45:23]
    .mem_axi4_0_aw_ready                                                       (axi4_mem_0_bits_aw_ready),
    .mem_axi4_0_w_ready                                                        (axi4_mem_0_bits_w_ready),
    .mem_axi4_0_b_valid                                                        (axi4_mem_0_bits_b_valid),
    .mem_axi4_0_b_bits_id                                                      (axi4_mem_0_bits_b_bits_id),
    .mem_axi4_0_b_bits_resp                                                    (axi4_mem_0_bits_b_bits_resp),
    .mem_axi4_0_ar_ready                                                       (axi4_mem_0_bits_ar_ready),
    .mem_axi4_0_r_valid                                                        (axi4_mem_0_bits_r_valid),
    .mem_axi4_0_r_bits_id                                                      (axi4_mem_0_bits_r_bits_id),
    .mem_axi4_0_r_bits_data                                                    (axi4_mem_0_bits_r_bits_data),
    .mem_axi4_0_r_bits_resp                                                    (axi4_mem_0_bits_r_bits_resp),
    .mem_axi4_0_r_bits_last                                                    (axi4_mem_0_bits_r_bits_last),
    .mmio_axi4_0_aw_ready                                                      (axi4_mmio_0_bits_aw_ready),
    .mmio_axi4_0_w_ready                                                       (axi4_mmio_0_bits_w_ready),
    .mmio_axi4_0_b_valid                                                       (axi4_mmio_0_bits_b_valid),
    .mmio_axi4_0_b_bits_id                                                     (axi4_mmio_0_bits_b_bits_id),
    .mmio_axi4_0_b_bits_resp                                                   (axi4_mmio_0_bits_b_bits_resp),
    .mmio_axi4_0_ar_ready                                                      (axi4_mmio_0_bits_ar_ready),
    .mmio_axi4_0_r_valid                                                       (axi4_mmio_0_bits_r_valid),
    .mmio_axi4_0_r_bits_id                                                     (axi4_mmio_0_bits_r_bits_id),
    .mmio_axi4_0_r_bits_data                                                   (axi4_mmio_0_bits_r_bits_data),
    .mmio_axi4_0_r_bits_resp                                                   (axi4_mmio_0_bits_r_bits_resp),
    .mmio_axi4_0_r_bits_last                                                   (axi4_mmio_0_bits_r_bits_last),
    .l2_frontend_bus_axi4_0_aw_valid                                           (axi4_fbus_0_bits_aw_valid),
    .l2_frontend_bus_axi4_0_aw_bits_id                                         (axi4_fbus_0_bits_aw_bits_id),
    .l2_frontend_bus_axi4_0_aw_bits_addr                                       (axi4_fbus_0_bits_aw_bits_addr),
    .l2_frontend_bus_axi4_0_aw_bits_len                                        (axi4_fbus_0_bits_aw_bits_len),
    .l2_frontend_bus_axi4_0_aw_bits_size                                       (axi4_fbus_0_bits_aw_bits_size),
    .l2_frontend_bus_axi4_0_aw_bits_burst                                      (axi4_fbus_0_bits_aw_bits_burst),
    .l2_frontend_bus_axi4_0_aw_bits_lock                                       (axi4_fbus_0_bits_aw_bits_lock),
    .l2_frontend_bus_axi4_0_aw_bits_cache                                      (axi4_fbus_0_bits_aw_bits_cache),
    .l2_frontend_bus_axi4_0_aw_bits_prot                                       (axi4_fbus_0_bits_aw_bits_prot),
    .l2_frontend_bus_axi4_0_aw_bits_qos                                        (axi4_fbus_0_bits_aw_bits_qos),
    .l2_frontend_bus_axi4_0_w_valid                                            (axi4_fbus_0_bits_w_valid),
    .l2_frontend_bus_axi4_0_w_bits_data                                        (axi4_fbus_0_bits_w_bits_data),
    .l2_frontend_bus_axi4_0_w_bits_strb                                        (axi4_fbus_0_bits_w_bits_strb),
    .l2_frontend_bus_axi4_0_w_bits_last                                        (axi4_fbus_0_bits_w_bits_last),
    .l2_frontend_bus_axi4_0_b_ready                                            (axi4_fbus_0_bits_b_ready),
    .l2_frontend_bus_axi4_0_ar_valid                                           (axi4_fbus_0_bits_ar_valid),
    .l2_frontend_bus_axi4_0_ar_bits_id                                         (axi4_fbus_0_bits_ar_bits_id),
    .l2_frontend_bus_axi4_0_ar_bits_addr                                       (axi4_fbus_0_bits_ar_bits_addr),
    .l2_frontend_bus_axi4_0_ar_bits_len                                        (axi4_fbus_0_bits_ar_bits_len),
    .l2_frontend_bus_axi4_0_ar_bits_size                                       (axi4_fbus_0_bits_ar_bits_size),
    .l2_frontend_bus_axi4_0_ar_bits_burst                                      (axi4_fbus_0_bits_ar_bits_burst),
    .l2_frontend_bus_axi4_0_ar_bits_lock                                       (axi4_fbus_0_bits_ar_bits_lock),
    .l2_frontend_bus_axi4_0_ar_bits_cache                                      (axi4_fbus_0_bits_ar_bits_cache),
    .l2_frontend_bus_axi4_0_ar_bits_prot                                       (axi4_fbus_0_bits_ar_bits_prot),
    .l2_frontend_bus_axi4_0_ar_bits_qos                                        (axi4_fbus_0_bits_ar_bits_qos),
    .l2_frontend_bus_axi4_0_r_ready                                            (axi4_fbus_0_bits_r_ready),
    .custom_boot                                                               (_iocell_custom_boot_i),	// @[IOCell.scala:111:23]
    .interrupts                                                                ({_iocell_ext_interrupts_7_i, _iocell_ext_interrupts_6_i, _iocell_ext_interrupts_5_i, _iocell_ext_interrupts_4_i, _iocell_ext_interrupts_3_i, _iocell_ext_interrupts_2_i, _iocell_ext_interrupts_1_i, _iocell_ext_interrupts_i}),	// @[Cat.scala:33:92, IOCell.scala:111:23]
    .uart_0_rxd                                                                (_iocell_uart_0_rxd_i),	// @[IOCell.scala:111:23]
    .auto_implicitClockGrouper_out_clock                                       (_system_auto_implicitClockGrouper_out_clock),
    .auto_implicitClockGrouper_out_reset                                       (_system_auto_implicitClockGrouper_out_reset),
    .auto_subsystem_mbus_fixedClockNode_out_clock                              (axi4_mem_0_clock),
    .auto_subsystem_mbus_fixedClockNode_out_reset                              (axi4_mem_0_reset),
    .auto_subsystem_cbus_fixedClockNode_out_clock                              (_system_auto_subsystem_cbus_fixedClockNode_out_clock),
    .auto_subsystem_cbus_fixedClockNode_out_reset                              (_system_auto_subsystem_cbus_fixedClockNode_out_reset),
    .auto_subsystem_fbus_fixedClockNode_out_clock                              (axi4_fbus_0_clock),
    .auto_subsystem_sbus_fixedClockNode_out_clock                              (axi4_mmio_0_clock),
    .auto_subsystem_sbus_fixedClockNode_out_reset                              (axi4_mmio_0_reset),
    .debug_systemjtag_jtag_TDO_data                                            (_system_debug_systemjtag_jtag_TDO_data),
    .debug_dmactive                                                            (_system_debug_dmactive),
    .mem_axi4_0_aw_valid                                                       (axi4_mem_0_bits_aw_valid),
    .mem_axi4_0_aw_bits_id                                                     (axi4_mem_0_bits_aw_bits_id),
    .mem_axi4_0_aw_bits_addr                                                   (axi4_mem_0_bits_aw_bits_addr),
    .mem_axi4_0_aw_bits_len                                                    (axi4_mem_0_bits_aw_bits_len),
    .mem_axi4_0_aw_bits_size                                                   (axi4_mem_0_bits_aw_bits_size),
    .mem_axi4_0_aw_bits_burst                                                  (axi4_mem_0_bits_aw_bits_burst),
    .mem_axi4_0_aw_bits_lock                                                   (axi4_mem_0_bits_aw_bits_lock),
    .mem_axi4_0_aw_bits_cache                                                  (axi4_mem_0_bits_aw_bits_cache),
    .mem_axi4_0_aw_bits_prot                                                   (axi4_mem_0_bits_aw_bits_prot),
    .mem_axi4_0_aw_bits_qos                                                    (axi4_mem_0_bits_aw_bits_qos),
    .mem_axi4_0_w_valid                                                        (axi4_mem_0_bits_w_valid),
    .mem_axi4_0_w_bits_data                                                    (axi4_mem_0_bits_w_bits_data),
    .mem_axi4_0_w_bits_strb                                                    (axi4_mem_0_bits_w_bits_strb),
    .mem_axi4_0_w_bits_last                                                    (axi4_mem_0_bits_w_bits_last),
    .mem_axi4_0_b_ready                                                        (axi4_mem_0_bits_b_ready),
    .mem_axi4_0_ar_valid                                                       (axi4_mem_0_bits_ar_valid),
    .mem_axi4_0_ar_bits_id                                                     (axi4_mem_0_bits_ar_bits_id),
    .mem_axi4_0_ar_bits_addr                                                   (axi4_mem_0_bits_ar_bits_addr),
    .mem_axi4_0_ar_bits_len                                                    (axi4_mem_0_bits_ar_bits_len),
    .mem_axi4_0_ar_bits_size                                                   (axi4_mem_0_bits_ar_bits_size),
    .mem_axi4_0_ar_bits_burst                                                  (axi4_mem_0_bits_ar_bits_burst),
    .mem_axi4_0_ar_bits_lock                                                   (axi4_mem_0_bits_ar_bits_lock),
    .mem_axi4_0_ar_bits_cache                                                  (axi4_mem_0_bits_ar_bits_cache),
    .mem_axi4_0_ar_bits_prot                                                   (axi4_mem_0_bits_ar_bits_prot),
    .mem_axi4_0_ar_bits_qos                                                    (axi4_mem_0_bits_ar_bits_qos),
    .mem_axi4_0_r_ready                                                        (axi4_mem_0_bits_r_ready),
    .mmio_axi4_0_aw_valid                                                      (axi4_mmio_0_bits_aw_valid),
    .mmio_axi4_0_aw_bits_id                                                    (axi4_mmio_0_bits_aw_bits_id),
    .mmio_axi4_0_aw_bits_addr                                                  (axi4_mmio_0_bits_aw_bits_addr),
    .mmio_axi4_0_aw_bits_len                                                   (axi4_mmio_0_bits_aw_bits_len),
    .mmio_axi4_0_aw_bits_size                                                  (axi4_mmio_0_bits_aw_bits_size),
    .mmio_axi4_0_aw_bits_burst                                                 (axi4_mmio_0_bits_aw_bits_burst),
    .mmio_axi4_0_aw_bits_lock                                                  (axi4_mmio_0_bits_aw_bits_lock),
    .mmio_axi4_0_aw_bits_cache                                                 (axi4_mmio_0_bits_aw_bits_cache),
    .mmio_axi4_0_aw_bits_prot                                                  (axi4_mmio_0_bits_aw_bits_prot),
    .mmio_axi4_0_aw_bits_qos                                                   (axi4_mmio_0_bits_aw_bits_qos),
    .mmio_axi4_0_w_valid                                                       (axi4_mmio_0_bits_w_valid),
    .mmio_axi4_0_w_bits_data                                                   (axi4_mmio_0_bits_w_bits_data),
    .mmio_axi4_0_w_bits_strb                                                   (axi4_mmio_0_bits_w_bits_strb),
    .mmio_axi4_0_w_bits_last                                                   (axi4_mmio_0_bits_w_bits_last),
    .mmio_axi4_0_b_ready                                                       (axi4_mmio_0_bits_b_ready),
    .mmio_axi4_0_ar_valid                                                      (axi4_mmio_0_bits_ar_valid),
    .mmio_axi4_0_ar_bits_id                                                    (axi4_mmio_0_bits_ar_bits_id),
    .mmio_axi4_0_ar_bits_addr                                                  (axi4_mmio_0_bits_ar_bits_addr),
    .mmio_axi4_0_ar_bits_len                                                   (axi4_mmio_0_bits_ar_bits_len),
    .mmio_axi4_0_ar_bits_size                                                  (axi4_mmio_0_bits_ar_bits_size),
    .mmio_axi4_0_ar_bits_burst                                                 (axi4_mmio_0_bits_ar_bits_burst),
    .mmio_axi4_0_ar_bits_lock                                                  (axi4_mmio_0_bits_ar_bits_lock),
    .mmio_axi4_0_ar_bits_cache                                                 (axi4_mmio_0_bits_ar_bits_cache),
    .mmio_axi4_0_ar_bits_prot                                                  (axi4_mmio_0_bits_ar_bits_prot),
    .mmio_axi4_0_ar_bits_qos                                                   (axi4_mmio_0_bits_ar_bits_qos),
    .mmio_axi4_0_r_ready                                                       (axi4_mmio_0_bits_r_ready),
    .l2_frontend_bus_axi4_0_aw_ready                                           (axi4_fbus_0_bits_aw_ready),
    .l2_frontend_bus_axi4_0_w_ready                                            (axi4_fbus_0_bits_w_ready),
    .l2_frontend_bus_axi4_0_b_valid                                            (axi4_fbus_0_bits_b_valid),
    .l2_frontend_bus_axi4_0_b_bits_id                                          (axi4_fbus_0_bits_b_bits_id),
    .l2_frontend_bus_axi4_0_b_bits_resp                                        (axi4_fbus_0_bits_b_bits_resp),
    .l2_frontend_bus_axi4_0_ar_ready                                           (axi4_fbus_0_bits_ar_ready),
    .l2_frontend_bus_axi4_0_r_valid                                            (axi4_fbus_0_bits_r_valid),
    .l2_frontend_bus_axi4_0_r_bits_id                                          (axi4_fbus_0_bits_r_bits_id),
    .l2_frontend_bus_axi4_0_r_bits_data                                        (axi4_fbus_0_bits_r_bits_data),
    .l2_frontend_bus_axi4_0_r_bits_resp                                        (axi4_fbus_0_bits_r_bits_resp),
    .l2_frontend_bus_axi4_0_r_bits_last                                        (axi4_fbus_0_bits_r_bits_last),
    .traceIO_traces_0_clock                                                    (trace_traces_0_clock),
    .traceIO_traces_0_reset                                                    (trace_traces_0_reset),
    .traceIO_traces_0_trace_insns_0_valid                                      (trace_traces_0_trace_insns_0_valid),
    .traceIO_traces_0_trace_insns_0_iaddr                                      (trace_traces_0_trace_insns_0_iaddr),
    .traceIO_traces_0_trace_insns_0_insn                                       (trace_traces_0_trace_insns_0_insn),
    .traceIO_traces_0_trace_insns_0_priv                                       (trace_traces_0_trace_insns_0_priv),
    .traceIO_traces_0_trace_insns_0_exception                                  (trace_traces_0_trace_insns_0_exception),
    .traceIO_traces_0_trace_insns_0_interrupt                                  (trace_traces_0_trace_insns_0_interrupt),
    .traceIO_traces_0_trace_insns_0_cause                                      (trace_traces_0_trace_insns_0_cause),
    .traceIO_traces_0_trace_insns_0_tval                                       (trace_traces_0_trace_insns_0_tval),
    .traceIO_traces_0_trace_insns_0_wdata                                      (trace_traces_0_trace_insns_0_wdata),
    .traceIO_traces_0_trace_insns_1_valid                                      (trace_traces_0_trace_insns_1_valid),
    .traceIO_traces_0_trace_insns_1_iaddr                                      (trace_traces_0_trace_insns_1_iaddr),
    .traceIO_traces_0_trace_insns_1_insn                                       (trace_traces_0_trace_insns_1_insn),
    .traceIO_traces_0_trace_insns_1_priv                                       (trace_traces_0_trace_insns_1_priv),
    .traceIO_traces_0_trace_insns_1_exception                                  (trace_traces_0_trace_insns_1_exception),
    .traceIO_traces_0_trace_insns_1_interrupt                                  (trace_traces_0_trace_insns_1_interrupt),
    .traceIO_traces_0_trace_insns_1_cause                                      (trace_traces_0_trace_insns_1_cause),
    .traceIO_traces_0_trace_insns_1_tval                                       (trace_traces_0_trace_insns_1_tval),
    .traceIO_traces_0_trace_insns_1_wdata                                      (trace_traces_0_trace_insns_1_wdata),
    .traceIO_traces_0_trace_time                                               (trace_traces_0_trace_time),
    .traceIO_traces_0_trace_custom_rob_empty                                   (trace_traces_0_trace_custom_rob_empty),
    .uart_0_txd                                                                (_system_uart_0_txd)
  );
  GenericDigitalInIOCell iocell_custom_boot (	// @[IOCell.scala:111:23]
    .pad (custom_boot),
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_custom_boot_i)
  );
  ResetCatchAndSync_d3_TestHarness_UNIQUIFIED system_debug_systemjtag_reset_catcher (	// @[ResetCatchAndSync.scala:39:28]
    .clock         (_iocell_jtag_TCK_i),	// @[IOCell.scala:111:23]
    .reset         (_system_auto_subsystem_cbus_fixedClockNode_out_reset),	// @[ChipTop.scala:28:35]
    .io_sync_reset (_system_debug_systemjtag_reset_catcher_io_sync_reset)
  );
  AsyncResetSynchronizerShiftReg_w1_d3_i0_TestHarness_UNIQUIFIED debug_reset_syncd_debug_reset_sync (	// @[ShiftReg.scala:45:23]
    .clock (_system_auto_subsystem_cbus_fixedClockNode_out_clock),	// @[ChipTop.scala:28:35]
    .reset (_system_debug_systemjtag_reset_catcher_io_sync_reset),	// @[ResetCatchAndSync.scala:39:28]
    .io_d  (1'h1),	// @[IOCell.scala:220:30]
    .io_q  (_debug_reset_syncd_debug_reset_sync_io_q)
  );
  ResetSynchronizerShiftReg_w1_d3_i0 dmactiveAck_dmactiveAck (	// @[ShiftReg.scala:45:23]
    .clock (_system_auto_subsystem_cbus_fixedClockNode_out_clock),	// @[ChipTop.scala:28:35]
    .reset (debug_reset),	// @[Periphery.scala:287:40]
    .io_d  (_system_debug_dmactive),	// @[ChipTop.scala:28:35]
    .io_q  (_dmactiveAck_dmactiveAck_io_q)
  );
  EICG_wrapper gated_clock_debug_clock_gate (	// @[ClockGate.scala:36:20]
    .in      (_system_auto_subsystem_cbus_fixedClockNode_out_clock),	// @[ChipTop.scala:28:35]
    .test_en (1'h0),	// @[LazyModule.scala:411:29]
    .en      (clock_en),	// @[Periphery.scala:295:29]
    .out     (_gated_clock_debug_clock_gate_out)
  );
  GenericDigitalOutIOCell iocell_jtag_TDO (	// @[IOCell.scala:112:24]
    .o   (_system_debug_systemjtag_jtag_TDO_data),	// @[ChipTop.scala:28:35]
    .oe  (1'h1),	// @[IOCell.scala:220:30]
    .pad (jtag_TDO)
  );
  GenericDigitalInIOCell iocell_jtag_TDI (	// @[IOCell.scala:111:23]
    .pad (jtag_TDI),
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_jtag_TDI_i)
  );
  GenericDigitalInIOCell iocell_jtag_TMS (	// @[IOCell.scala:111:23]
    .pad (jtag_TMS),
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_jtag_TMS_i)
  );
  GenericDigitalInIOCell iocell_jtag_TCK (	// @[IOCell.scala:111:23]
    .pad (jtag_TCK),
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_jtag_TCK_i)
  );
  GenericDigitalInIOCell iocell_uart_0_rxd (	// @[IOCell.scala:111:23]
    .pad (uart_0_rxd),
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_uart_0_rxd_i)
  );
  GenericDigitalOutIOCell iocell_uart_0_txd (	// @[IOCell.scala:112:24]
    .o   (_system_uart_0_txd),	// @[ChipTop.scala:28:35]
    .oe  (1'h1),	// @[IOCell.scala:220:30]
    .pad (uart_0_txd)
  );
  GenericDigitalInIOCell iocell_ext_interrupts (	// @[IOCell.scala:111:23]
    .pad (ext_interrupts[0]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_ext_interrupts_i)
  );
  GenericDigitalInIOCell iocell_ext_interrupts_1 (	// @[IOCell.scala:111:23]
    .pad (ext_interrupts[1]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_ext_interrupts_1_i)
  );
  GenericDigitalInIOCell iocell_ext_interrupts_2 (	// @[IOCell.scala:111:23]
    .pad (ext_interrupts[2]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_ext_interrupts_2_i)
  );
  GenericDigitalInIOCell iocell_ext_interrupts_3 (	// @[IOCell.scala:111:23]
    .pad (ext_interrupts[3]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_ext_interrupts_3_i)
  );
  GenericDigitalInIOCell iocell_ext_interrupts_4 (	// @[IOCell.scala:111:23]
    .pad (ext_interrupts[4]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_ext_interrupts_4_i)
  );
  GenericDigitalInIOCell iocell_ext_interrupts_5 (	// @[IOCell.scala:111:23]
    .pad (ext_interrupts[5]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_ext_interrupts_5_i)
  );
  GenericDigitalInIOCell iocell_ext_interrupts_6 (	// @[IOCell.scala:111:23]
    .pad (ext_interrupts[6]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_ext_interrupts_6_i)
  );
  GenericDigitalInIOCell iocell_ext_interrupts_7 (	// @[IOCell.scala:111:23]
    .pad (ext_interrupts[7]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:220:30]
    .i   (_iocell_ext_interrupts_7_i)
  );
endmodule

