/***********************************************************************************************************************
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 **********************************************************************************************************************/

/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
!!GlobalInfo
product: Pins v12.0
processor: MIMXRT1172xxxxx
package_id: MIMXRT1172AVM8A
mcu_data: ksdk2_0
processor_version: 12.0.1
pin_labels:
- {pin_num: H1, pin_signal: GPIO_EMC_B1_37, label: 'SEMC_D15/U13[53]', identifier: SEMC_D15;DI_HANDLEBAR_SW_DOWN_MCU_IN}
- {pin_num: U2, pin_signal: GPIO_EMC_B2_19, label: ENET_RGMII_MDC, identifier: ENET_RGMII_MDC;DO_BATT_MON_EN}
- {pin_num: P3, pin_signal: DCDC_PSWITCH, label: MCU_DCDC_IN/VDD_3V3, identifier: DCDC_PSWITCH}
- {pin_num: R3, pin_signal: GPIO_EMC_B2_20, label: ENET_RGMII_MDIO, identifier: ENET_RGMII_MDIO;FUEL_SBATT_CTRL_MCUOUT}
- {pin_num: N12, pin_signal: GPIO_AD_00, label: 'SIM1_TRXD/J44[C7]/J57[9]/CTP_INT/J48[29]/J25[15]/J9[14]', identifier: SIM1_TRXD;illum;Illum_PWM}
- {pin_num: B15, pin_signal: GPIO_SD_B1_04, label: 'SD1_D2/J15[1]/WIFI_SDIO_D2/J54[17]', identifier: SD1_D2;DI_HANDLEBAR_SW_RETURN_MCU_IN}
- {pin_num: C15, pin_signal: GPIO_SD_B1_02, label: LOW_OIL, identifier: SD1_D0;DI_LOW_OIL_PRESSURE_MCU_IN}
- {pin_num: D15, pin_signal: GPIO_SD_B1_01, label: 'SD1_CLK/J15[5]/WIFI_SDIO_CLK/J54[9]', identifier: SD1_CLK;DI_HANDLEBAR_SW_DOWN_MCU_IN}
- {pin_num: A16, pin_signal: GPIO_SD_B1_05, label: 'SD1_D3/J15[2]/WIFI_SDIO_D3/J54[19]', identifier: SD1_D3;DI_HANDLEBAR_SW_UP_MCU_IN}
- {pin_num: B17, pin_signal: GPIO_SD_B1_03, label: 'SD1_D1/J15[8]/WIFI_SDIO_D1/J54[15]', identifier: SET_BUTTON_IN;DI_HANDLEBAR_SW_SET_MCU_IN}
- {pin_num: N7, pin_signal: GPIO_LPSR_04, label: 'I2C5_SDA/J48[26]/U32[18]/U34[6]/J10[18]', identifier: I2C5_SDA;EEPROM_I2C_SDA}
- {pin_num: N8, pin_signal: GPIO_LPSR_05, label: 'I2C5_SCL/J48[27]/U32[17]/U34[4]/J10[20]', identifier: I2C5_SCL;EEPROM_I2C_SCL}
- {pin_num: U8, pin_signal: GPIO_LPSR_08, label: 'DMIC_CLK/U41[1]/U44[1]/J50[18]', identifier: DOUT_BTLE_PS_RST}
- {pin_num: D13, pin_signal: GPIO_DISP_B1_01, label: 'ENET_RGMII_RXC/U10[27]', identifier: ENET_RGMII_RXC;tft_csb}
- {pin_num: R13, pin_signal: GPIO_AD_02, label: 'SIM1_RST/J57[5]/J44[C2]/LCD_RST_B/J48[21]/J25[11]/J10[6]', identifier: SIM1_RST;tft_xres}
- {pin_num: P15, pin_signal: GPIO_AD_03, label: 'SIM1_SVEN/J57[2]/Flash_RST/U21[B2]/J25[9]/J10[8]', identifier: SIM1_SVEN;FOG_LAMP}
- {pin_num: M13, pin_signal: GPIO_AD_04, label: 'SIM1_PD/J44[C8]/USER_LED_CTL1/J9[8]/J25[7]', identifier: SIM1_PD;batt_sw}
- {pin_num: R16, pin_signal: GPIO_AD_09, label: 'USB_OTG1_ID/U28[3]/U26[A1]/J26[10]/J20[4]', identifier: FEUL_IN;AI_FUEL_MCU_IN}
- {pin_num: R17, pin_signal: GPIO_AD_10, label: 'USB_OTG1_PWR/J26[2]/U26[A1]', identifier: SBAT}
- {pin_num: P16, pin_signal: GPIO_AD_11, label: 'USB_OTG1_OC/U26[A2]/J26[4]', identifier: AI_SBATTFUEL_MON_MCU_IN}
- {pin_num: L12, pin_signal: GPIO_AD_13, label: 'SPDIF_SR_CLK/ANATOP_32K_OUT/J26[8]', identifier: TT_SS_DIG_MCU_OUT}
- {pin_num: N14, pin_signal: GPIO_AD_14, label: 'SPDIF_EXT_CLK/CAN_STBY/J9[16]', identifier: CAN_STB}
- {pin_num: M14, pin_signal: GPIO_AD_15, label: 'SPDIF_IN/U43[4]/BT_RST#/U16[14]/J54[54]', identifier: SPDIF_IN;tft_3v3}
- {pin_num: N17, pin_signal: GPIO_AD_16, label: 'SPDIF_OUT/WIFI_RST_B/U354[3]', identifier: SPDIF_OUT;bllt;bklt}
- {pin_num: N15, pin_signal: GPIO_AD_17, label: 'SAI1_MCLK/U32[11]/J9[15]', identifier: BLE_3P3V_EN}
- {pin_num: M16, pin_signal: GPIO_AD_18, label: 'SAI1_RX_SYNC/J9[5]/J50[19]/U32[13]', identifier: AI_SSTT_FDBK_DIAG}
- {pin_num: L16, pin_signal: GPIO_AD_19, label: 'SAI1_RX_BCLK/J9[1]/J50[18]/U32[12]', identifier: ABS}
- {pin_num: K13, pin_signal: GPIO_AD_20, label: 'SAI1_RXD[0]/J9[7]/J50[20]/J61[1]/BT_PCM_RXD/U16[10]/U355[18]', identifier: en_5v}
- {pin_num: L17, pin_signal: GPIO_AD_28, label: 'LPSPI1_SCK/U27[6]/BT_DEV_WAKE/U354[9]/U16[39]/J10[12]', identifier: LPSPI1_SCK;batt_en}
- {pin_num: K16, pin_signal: GPIO_AD_32, label: 'ENET_MDC/U7[12]/SD1_CD_B/J15[9]', identifier: ENET_MDC;BTLE_UART_TX}
- {pin_num: H17, pin_signal: GPIO_AD_33, label: 'ENET_MDIO/U7[11]', identifier: BTLE_UART_RX}
- {pin_num: T8, pin_signal: WAKEUP, label: DI_IGN_MCU_IN, identifier: DI_IGN_MCU_IN}
- {pin_num: M17, pin_signal: GPIO_AD_29, label: LPSP1_PCS0, identifier: LPSP1_PCS0;LPSPI1_PCS0}
- {pin_num: P8, pin_signal: GPIO_LPSR_06, label: I2C6_SDA, identifier: I2C6_SDA}
- {pin_num: R8, pin_signal: GPIO_LPSR_07, label: I2C6_SCL, identifier: I2C6_SCL}
- {pin_num: B1, pin_signal: GPIO_EMC_B1_14, label: SEMC_A5, identifier: SEMC_A5}
- {pin_num: C1, pin_signal: GPIO_EMC_B1_15, label: SEMC_A6, identifier: SEMC_A6}
- {pin_num: D1, pin_signal: GPIO_EMC_B1_32, label: SEMC_D10, identifier: SEMC_D10}
- {pin_num: E1, pin_signal: GPIO_EMC_B1_34, label: SEMC_D12, identifier: SEMC_D12}
- {pin_num: F1, pin_signal: GPIO_EMC_B1_35, label: SEMC_D13, identifier: SEMC_D13}
- {pin_num: G1, pin_signal: GPIO_EMC_B1_36, label: SEMC_D14, identifier: SEMC_D14}
- {pin_num: J1, pin_signal: GPIO_EMC_B1_38, label: SEMC_DM1, identifier: SEMC_DM1}
- {pin_num: K1, pin_signal: GPIO_EMC_B1_40, label: SEMC_RDY, identifier: SEMC_RDY}
- {pin_num: L1, pin_signal: GPIO_EMC_B1_41, label: SEMC_CSX0, identifier: SEMC_CSX0}
- {pin_num: M1, pin_signal: GPIO_EMC_B2_04, label: SEMC_D20, identifier: SEMC_D20}
- {pin_num: N1, pin_signal: GPIO_EMC_B2_05, label: SEMC_D21, identifier: SEMC_D21}
- {pin_num: P1, pin_signal: GPIO_EMC_B2_08, label: SEMC_DM2, identifier: SEMC_DM2}
- {pin_num: R1, pin_signal: GPIO_EMC_B2_03, label: SEMC_D19, identifier: SEMC_D19}
- {pin_num: T1, pin_signal: GPIO_EMC_B2_06, label: SEMC_D22, identifier: SEMC_D22}
- {pin_num: A2, pin_signal: GPIO_EMC_B1_10, label: SEMC_A1, identifier: SEMC_A1}
- {pin_num: B2, pin_signal: GPIO_EMC_B1_23, label: SEMC_A10, identifier: SEMC_A10}
- {pin_num: C2, pin_signal: GPIO_EMC_B1_11, label: SEMC_A2, identifier: SEMC_A2}
- {pin_num: D2, pin_signal: GPIO_EMC_B1_31, label: SEMC_D9, identifier: SEMC_D9}
- {pin_num: E2, pin_signal: GPIO_EMC_B1_33, label: SEMC_D11, identifier: SEMC_D11}
- {pin_num: F2, pin_signal: GPIO_EMC_B1_01, label: SEMC_D1, identifier: SEMC_D1}
- {pin_num: G2, pin_signal: GPIO_EMC_B1_21, label: SEMC_BA0, identifier: SEMC_BA0}
- {pin_num: H2, pin_signal: GPIO_EMC_B1_22, label: SEMC_BA1, identifier: SEMC_BA1}
- {pin_num: J2, pin_signal: GPIO_EMC_B1_39, label: SEMC_DQS, identifier: SEMC_DQS}
- {pin_num: K2, pin_signal: GPIO_EMC_B2_00, label: SEMC_D16, identifier: SEMC_D16}
- {pin_num: L2, pin_signal: GPIO_EMC_B2_15, label: SEMC_D30, identifier: SEMC_D30}
- {pin_num: M2, pin_signal: GPIO_EMC_B2_12, label: SEMC_D27, identifier: SEMC_D27}
- {pin_num: N2, pin_signal: GPIO_EMC_B2_09, label: SEMC_D24, identifier: SEMC_D24}
- {pin_num: P2, pin_signal: GPIO_EMC_B2_16, label: SEMC_D21, identifier: SEMC_D31}
- {pin_num: R2, pin_signal: GPIO_EMC_B2_10, label: SEMC_D25, identifier: SEMC_D25}
- {pin_num: T2, pin_signal: GPIO_EMC_B2_17, label: SEMC_DM3, identifier: SEMC_DM3}
- {pin_num: A3, pin_signal: GPIO_EMC_B1_09, label: SEMC_A0, identifier: SEMC_A0}
- {pin_num: B3, pin_signal: GPIO_EMC_B1_17, label: SEMC_A8, identifier: SEMC_A8}
- {pin_num: C3, pin_signal: GPIO_EMC_B1_20, label: SEMC_A12, identifier: SEMC_A12}
- {pin_num: D3, pin_signal: GPIO_EMC_B1_16, label: SEMC_A7, identifier: SEMC_A7}
- {pin_num: E3, pin_signal: GPIO_EMC_B1_30, label: SEMC_D8, identifier: SEMC_D8}
- {pin_num: F3, pin_signal: GPIO_EMC_B1_00, label: SEMC_D0, identifier: SEMC_D0}
- {pin_num: H3, pin_signal: GPIO_EMC_B1_07, label: SEMC_D7, identifier: SEMC_D7}
- {pin_num: J3, pin_signal: GPIO_EMC_B1_26, label: SEMC_CLK, identifier: SEMC_CLK}
- {pin_num: K3, pin_signal: GPIO_EMC_B2_02, label: SEMC_D18, identifier: SEMC_D18}
- {pin_num: G3, pin_signal: VSS2, label: GND}
- {pin_num: L3, pin_signal: VSS3, label: GND}
- {pin_num: M3, pin_signal: GPIO_EMC_B2_07, label: SEMC_D23, identifier: SEMC_D23}
- {pin_num: N3, pin_signal: GPIO_EMC_B2_18, label: SEMC_DQS4, identifier: SEMC_DQS4}
- {pin_num: T3, pin_signal: DCDC_LP0, label: DCDC_LP_1}
- {pin_num: U3, pin_signal: DCDC_LP1, label: DCDC_LP_2}
- {pin_num: B4, pin_signal: GPIO_EMC_B1_18, label: SEMC_A9, identifier: SEMC_A9}
- {pin_num: C4, pin_signal: GPIO_EMC_B1_19, label: SEMC_A11, identifier: SEMC_A11}
- {pin_num: D4, pin_signal: VSS4, label: GND}
- {pin_num: E4, pin_signal: GPIO_EMC_B1_03, label: SEMC_D3, identifier: SEMC_D3}
- {pin_num: F4, pin_signal: GPIO_EMC_B1_05, label: SEMC_D5, identifier: SEMC_D5}
- {pin_num: G4, pin_signal: GPIO_EMC_B1_02, label: SEMC_D2, identifier: SEMC_D2}
- {pin_num: H4, pin_signal: GPIO_EMC_B1_06, label: SEMC_D6, identifier: SEMC_D6}
- {pin_num: J4, pin_signal: GPIO_EMC_B1_25, label: SEMC_RAS, identifier: SEMC_RAS}
- {pin_num: K4, pin_signal: GPIO_EMC_B2_01, label: SEMC_D17, identifier: SEMC_D17}
- {pin_num: L4, pin_signal: GPIO_EMC_B2_11, label: SEMC_D26, identifier: SEMC_D26}
- {pin_num: M4, pin_signal: GPIO_EMC_B2_14, label: SEMC_D29, identifier: SEMC_D29}
- {pin_num: N4, pin_signal: DCDC_MODE, label: MCU_DCDC_IN}
- {pin_num: P4, pin_signal: VSS5, label: GND}
- {pin_num: R4, pin_signal: VSS6, label: GND}
- {pin_num: T4, pin_signal: DCDC_LN0, label: DCDC_LN_1}
- {pin_num: U4, pin_signal: DCDC_LN1, label: DCDC_LN_2}
- {pin_num: A5, pin_signal: GPIO_DISP_B2_13, label: BT_UART_RTS, identifier: BT_UART_RTS}
- {pin_num: B5, pin_signal: GPIO_DISP_B2_08, label: ENET_CRS_DV, identifier: ENET_CRS_DV}
- {pin_num: C5, pin_signal: GPIO_EMC_B1_12, label: SEMC_A3, identifier: SEMC_A3}
- {pin_num: D5, pin_signal: GPIO_EMC_B1_13, label: SEMC_A4, identifier: SEMC_A4}
- {pin_num: E5, pin_signal: GPIO_EMC_B1_28, label: SEMC_WE, identifier: SEMC_WE}
- {pin_num: F5, pin_signal: GPIO_EMC_B1_08, label: SEMC_DM0, identifier: SEMC_DM0}
- {pin_num: G5, pin_signal: GPIO_EMC_B1_27, label: SEMC_CKE, identifier: SEMC_CKE}
- {pin_num: H5, pin_signal: GPIO_EMC_B1_04, label: SEMC_D4, identifier: SEMC_D4}
- {pin_num: J5, pin_signal: GPIO_EMC_B1_24, label: SEMC_CAS, identifier: SEMC_CAS}
- {pin_num: K5, pin_signal: GPIO_EMC_B2_13, label: SEMC_D28, identifier: SEMC_D28}
- {pin_num: A6, pin_signal: GPIO_DISP_B2_11, label: BT_UART_RXD, identifier: BT_UART_RXD}
- {pin_num: B6, pin_signal: GPIO_DISP_B2_12, label: GPIO_DISP_B2_12, identifier: GPIO_DISP_B2_12}
- {pin_num: C6, pin_signal: GPIO_DISP_B2_06, label: ENET_RXD0, identifier: ENET_RXD0}
- {pin_num: D6, pin_signal: GPIO_DISP_B2_07, label: ENET_RXD1, identifier: ENET_RXD1}
- {pin_num: E6, pin_signal: GPIO_EMC_B1_29, label: SEMC_CS0, identifier: SEMC_CS0}
- {pin_num: N6, pin_signal: GPIO_LPSR_00, label: CAN3_TX, identifier: CAN3_TX}
- {pin_num: R6, pin_signal: GPIO_LPSR_01, label: CAN3_RX, identifier: CAN3_RX}
- {pin_num: B7, pin_signal: VSS7, label: GND}
- {pin_num: C7, pin_signal: GPIO_DISP_B2_04, label: ENET_TXEN, identifier: ENET_TXEN}
- {pin_num: D7, pin_signal: GPIO_DISP_B2_03, label: ENET_TXD1, identifier: ENET_TXD1}
- {pin_num: A8, pin_signal: MIPI_DSI_DN0, label: MIPI_DSI_DN0, identifier: MIPI_DSI_DN0}
- {pin_num: B8, pin_signal: MIPI_DSI_DP0, label: MIPI_DSI_DPO, identifier: MIPI_DSI_DPO}
- {pin_num: C8, pin_signal: VSS12, label: GND}
- {pin_num: D8, pin_signal: GPIO_DISP_B2_09, label: ENET_RXER, identifier: ENET_RXER}
- {pin_num: G8, pin_signal: VSS13, label: GND}
- {pin_num: H8, pin_signal: VDD_SOC_IN0, label: VDD_SDC_IN}
- {pin_num: J8, pin_signal: VDD_SOC_IN1, label: VDD_SDC_IN}
- {pin_num: K8, pin_signal: DCDC_DIG0, label: VDD_SDC_IN}
- {pin_num: L8, pin_signal: DCDC_DIG1, label: VDD_SDC_IN}
- {pin_num: M8, pin_signal: DCDC_ANA1, label: DCDC_1V8_OUT}
- {pin_num: A9, pin_signal: MIPI_DSI_CKN, label: MIPI_DSI_CLKN, identifier: MIPI_DSI_CLKN}
- {pin_num: B9, pin_signal: MIPI_DSI_CKP, label: MIPI_DSI_CLKP, identifier: MIPI_DSI_CLKP}
- {pin_num: C9, pin_signal: GPIO_DISP_B2_05, label: ENET_TX_REF_CLK, identifier: ENET_TX_REF_CLK}
- {pin_num: D9, pin_signal: GPIO_DISP_B2_10, label: BT_UART_TXD, identifier: BT_UART_TXD}
- {pin_num: E9, pin_signal: GPIO_DISP_B2_02, label: ENET_TXD0, identifier: ENET_TXD0}
- {pin_num: F9, pin_signal: VDD_MIPI_1P8, label: VDD_1V8}
- {pin_num: G9, pin_signal: VSS14, label: GND}
- {pin_num: H9, pin_signal: VDD_SOC_IN2, label: VDD_SDC_IN}
- {pin_num: J9, pin_signal: VDD_SOC_IN3, label: VDD_SDC_IN}
- {pin_num: U9, pin_signal: PMIC_ON_REQ, label: PMIC_ON_REQ, identifier: PMIC_ON_REQ}
- {pin_num: A10, pin_signal: MIPI_DSI_DN1, label: MIPI_DSI_DN1, identifier: MIPI_DSI_DN1}
- {pin_num: B10, pin_signal: MIPI_DSI_DP1, label: MIPI_DSI_DP1, identifier: MIPI_DSI_DP1}
- {pin_num: C10, pin_signal: VSS15, label: GND}
- {pin_num: D10, pin_signal: GPIO_DISP_B1_06, label: ENET_RGMII_TXD3, identifier: ENET_RGMII_TXD3}
- {pin_num: E10, pin_signal: GPIO_DISP_B1_04, label: ENET_RGMII_RXD2, identifier: ENET_RGMII_RXD2}
- {pin_num: F10, pin_signal: VDD_MIPI_1P0, label: VDDA_1P0}
- {pin_num: G10, pin_signal: VSS16, label: GND}
- {pin_num: H10, pin_signal: VDD_SOC_IN4, label: VDD_SDC_IN}
- {pin_num: K10, pin_signal: VDD_SOC_IN6, label: VDD_SDC_IN}
- {pin_num: J10, pin_signal: VDD_SOC_IN5, label: VDD_SDC_IN}
- {pin_num: L10, pin_signal: VSS17, label: GND}
- {pin_num: T10, pin_signal: POR_B, label: RST_TGTMCU_B;POR_B, identifier: RST_TGTMCU_B;POR_B}
- {pin_num: U10, pin_signal: ONOFF, label: ONOFF, identifier: ONOFF}
- {pin_num: A11, pin_signal: MIPI_CSI_DN0, label: MIPI_CSI_DN0, identifier: MIPI_CSI_DN0}
- {pin_num: B11, pin_signal: MIPI_CSI_DP0, label: MIPI_CSI_DP0, identifier: MIPI_CSI_DP0}
- {pin_num: C11, pin_signal: GPIO_DISP_B1_05, label: ENET_RGMII_RXD3, identifier: ENET_RGMII_RXD3}
- {pin_num: D11, pin_signal: GPIO_DISP_B1_02, label: ENET_RGMII_RXD0, identifier: ENET_RGMII_RXD0}
- {pin_num: E11, pin_signal: GPIO_DISP_B1_03, label: ENET_RGMII_RXD1, identifier: ENET_RGMII_RXD1}
- {pin_num: F11, pin_signal: VSS18, label: GND}
- {pin_num: G11, pin_signal: VSS19, label: GND}
- {pin_num: H11, pin_signal: VSS20, label: GND}
- {pin_num: J11, pin_signal: VSS21, label: GND}
- {pin_num: K11, pin_signal: VSS22, label: GND}
- {pin_num: L11, pin_signal: VSS23, label: GND}
- {pin_num: M11, pin_signal: VDDA_1P8_IN, label: ADC_1V8_IN}
- {pin_num: N11, pin_signal: VDDA_1P0, label: VDDA_1P0}
- {pin_num: P11, pin_signal: VDD_LPSR_DIG, label: VDD_LPSR_DIG}
- {pin_num: T11, pin_signal: TEST_MODE, label: GND}
- {pin_num: U11, pin_signal: NVCC_SNVS, label: VDD_SNVS_ANA}
- {pin_num: A12, pin_signal: MIPI_CSI_CKN, label: MIPI_CSI_CLKN, identifier: MIPI_CSI_CLKN}
- {pin_num: B12, pin_signal: MIPI_CSI_CKP, label: MIPI_CSI_CLKP, identifier: MIPI_CSI_CLKP}
- {pin_num: C12, pin_signal: VSS24, label: GND}
- {pin_num: D12, pin_signal: NVCC_DISP1, label: VDD_1V8}
- {pin_num: E12, pin_signal: GPIO_DISP_B1_07, label: ENET_RGMII_TXD2, identifier: ENET_RGMII_TXD2}
- {pin_num: F12, pin_signal: VSS25, label: GND}
- {pin_num: G12, pin_signal: VDD_USB_3P3, label: VDD_3V3}
- {pin_num: H12, pin_signal: VDD_USB_1P8, label: VDD_1V8}
- {pin_num: J12, pin_signal: GPIO_AD_23, label: BT_PCM_SYNC, identifier: BT_PCM_SYNC}
- {pin_num: K12, pin_signal: GPIO_AD_22, label: BT_PCM_BCLK, identifier: BT_PCM_BCLK}
- {pin_num: M12, pin_signal: NVCC_GPIO, label: VDD_3V3}
- {pin_num: P12, pin_signal: VDD_LPSR_ANA, label: VDD_LPSR_ANA}
- {pin_num: R12, pin_signal: VDD_LPSR_IN, label: VDD_LPSR_3V3}
- {pin_num: T12, pin_signal: VSS26, label: GND}
- {pin_num: U12, pin_signal: VDD_SNVS_IN, label: VDD_SNVS_IN}
- {pin_num: A13, pin_signal: MIPI_CSI_DN1, label: MIPI_CSI_DN1, identifier: MIPI_CSI_DN1}
- {pin_num: B13, pin_signal: MIPI_CSI_DP1, label: MIPI_CSI_DP1, identifier: MIPI_CSI_DP1}
- {pin_num: C13, pin_signal: GPIO_DISP_B1_09, label: ENET_RGMII_TXD0, identifier: ENET_RGMII_TXD0}
- {pin_num: E13, pin_signal: GPIO_DISP_B1_00, label: ENET_RGMII_RX_EN, identifier: ENET_RGMII_RX_EN}
- {pin_num: F13, pin_signal: VSS27, label: GND}
- {pin_num: G13, pin_signal: NVCC_SD2, label: FLASH_VCC}
- {pin_num: J13, pin_signal: VDDA_ADC_3P3, label: VDD_3V3}
- {pin_num: T13, pin_signal: RTC_XTALI, label: RTC_XTALI, identifier: RTC_XTALI}
- {pin_num: U13, pin_signal: RTC_XTALO, label: RTC_XTALO, identifier: RTC_XTALO}
- {pin_num: A14, pin_signal: GPIO_DISP_B1_11, label: ENET_RGMII_TXC, identifier: ENET_RGMII_TXC}
- {pin_num: B14, pin_signal: GPIO_DISP_B1_10, label: ENET_RGMII_TX_EN, identifier: ENET_RGMII_TX_EN}
- {pin_num: C14, pin_signal: VSS28, label: GND}
- {pin_num: P14, pin_signal: VSS29, label: GND}
- {pin_num: T14, pin_signal: VDD_SNVS_DIG, label: VDD_SNVS_DIG}
- {pin_num: U14, pin_signal: VDD_SNVS_ANA, label: VDD_SNVS_ANA}
- {pin_num: A15, pin_signal: GPIO_DISP_B1_08, label: ENET_RGMII_TXD1, identifier: ENET_RGMII_TXD1}
- {pin_num: G15, pin_signal: VSS30, label: GND}
- {pin_num: K15, pin_signal: VDDA_ADC_1P8, label: ADC_1V8_IN}
- {pin_num: L15, pin_signal: VSS31, label: GND}
- {pin_num: C16, pin_signal: USB2_DN, label: OTG2_DN, identifier: OTG2_DN}
- {pin_num: D16, pin_signal: USB2_VBUS, label: 5V_USB_OTG2}
- {pin_num: E16, pin_signal: USB1_DN, label: OTG1_DN, identifier: OTG1_DN}
- {pin_num: G16, pin_signal: ADC_VREFH, label: ADC_1V8_IN}
- {pin_num: A17, pin_signal: VSS32, label: GND}
- {pin_num: C17, pin_signal: USB2_DP, label: OTG2_DP, identifier: OTG2_DP}
- {pin_num: D17, pin_signal: USB1_VBUS, label: 5V_USB_OTG1}
- {pin_num: E17, pin_signal: USB1_DP, label: OTG1_DP}
- {pin_num: J17, pin_signal: GPIO_AD_31, label: LPSPI1_SDI, identifier: LPSPI1_SDI}
- {pin_num: K17, pin_signal: GPIO_AD_30, label: LPSPI1_SDO, identifier: LPSPI1_SDO}
- {pin_num: U17, pin_signal: VSS33, label: GND}
- {pin_num: B16, pin_signal: GPIO_SD_B1_00, label: QSPI_FLASH_RESET, identifier: QSPI_FLASH_RESET}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

#include "fsl_common.h"
#include "fsl_xbara.h"
#include "fsl_iomuxc.h"
#include "fsl_gpio.h"
#include "pin_mux.h"

/* FUNCTION ************************************************************************************************************
 * 
 * Function Name : BOARD_InitBootPins
 * Description   : Calls initialization functions.
 * 
 * END ****************************************************************************************************************/
void BOARD_InitBootPins(void) {
    BOARD_InitPins();
}

/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: E13, peripheral: LCDIF, signal: lcdif_clk, pin_signal: GPIO_DISP_B1_00}
  - {pin_num: E10, peripheral: LCDIF, signal: 'lcdif_data, 00', pin_signal: GPIO_DISP_B1_04}
  - {pin_num: C11, peripheral: LCDIF, signal: 'lcdif_data, 01', pin_signal: GPIO_DISP_B1_05}
  - {pin_num: D10, peripheral: LCDIF, signal: 'lcdif_data, 02', pin_signal: GPIO_DISP_B1_06}
  - {pin_num: E12, peripheral: LCDIF, signal: 'lcdif_data, 03', pin_signal: GPIO_DISP_B1_07}
  - {pin_num: A15, peripheral: LCDIF, signal: 'lcdif_data, 04', pin_signal: GPIO_DISP_B1_08}
  - {pin_num: C13, peripheral: LCDIF, signal: 'lcdif_data, 05', pin_signal: GPIO_DISP_B1_09}
  - {pin_num: B14, peripheral: LCDIF, signal: 'lcdif_data, 06', pin_signal: GPIO_DISP_B1_10}
  - {pin_num: A14, peripheral: LCDIF, signal: 'lcdif_data, 07', pin_signal: GPIO_DISP_B1_11}
  - {pin_num: E8, peripheral: LCDIF, signal: 'lcdif_data, 08', pin_signal: GPIO_DISP_B2_00}
  - {pin_num: F8, peripheral: LCDIF, signal: 'lcdif_data, 09', pin_signal: GPIO_DISP_B2_01}
  - {pin_num: E9, peripheral: LCDIF, signal: 'lcdif_data, 10', pin_signal: GPIO_DISP_B2_02}
  - {pin_num: D7, peripheral: LCDIF, signal: 'lcdif_data, 11', pin_signal: GPIO_DISP_B2_03}
  - {pin_num: C7, peripheral: LCDIF, signal: 'lcdif_data, 12', pin_signal: GPIO_DISP_B2_04}
  - {pin_num: C9, peripheral: LCDIF, signal: 'lcdif_data, 13', pin_signal: GPIO_DISP_B2_05}
  - {pin_num: C6, peripheral: LCDIF, signal: 'lcdif_data, 14', pin_signal: GPIO_DISP_B2_06}
  - {pin_num: D6, peripheral: LCDIF, signal: 'lcdif_data, 15', pin_signal: GPIO_DISP_B2_07}
  - {pin_num: B5, peripheral: LCDIF, signal: 'lcdif_data, 16', pin_signal: GPIO_DISP_B2_08}
  - {pin_num: D8, peripheral: LCDIF, signal: 'lcdif_data, 17', pin_signal: GPIO_DISP_B2_09}
  - {pin_num: D9, peripheral: LCDIF, signal: 'lcdif_data, 18', pin_signal: GPIO_DISP_B2_10}
  - {pin_num: A6, peripheral: LCDIF, signal: 'lcdif_data, 19', pin_signal: GPIO_DISP_B2_11}
  - {pin_num: B6, peripheral: LCDIF, signal: 'lcdif_data, 20', pin_signal: GPIO_DISP_B2_12}
  - {pin_num: A5, peripheral: LCDIF, signal: 'lcdif_data, 21', pin_signal: GPIO_DISP_B2_13}
  - {pin_num: A7, peripheral: LCDIF, signal: 'lcdif_data, 22', pin_signal: GPIO_DISP_B2_14}
  - {pin_num: A4, peripheral: LCDIF, signal: 'lcdif_data, 23', pin_signal: GPIO_DISP_B2_15}
  - {pin_num: D11, peripheral: LCDIF, signal: lcdif_hsync, pin_signal: GPIO_DISP_B1_02}
  - {pin_num: E11, peripheral: LCDIF, signal: lcdif_vsync, pin_signal: GPIO_DISP_B1_03}
  - {pin_num: K13, peripheral: GPIO9, signal: 'gpio_io, 19', pin_signal: GPIO_AD_20, direction: OUTPUT, gpio_init_state: 'true', pull_up_down_config: Pull_Up}
  - {pin_num: N17, peripheral: GPIO9, signal: 'gpio_io, 15', pin_signal: GPIO_AD_16, identifier: bklt, direction: OUTPUT, pull_up_down_config: Pull_Up}
  - {pin_num: M14, peripheral: GPIO9, signal: 'gpio_io, 14', pin_signal: GPIO_AD_15, identifier: tft_3v3, direction: OUTPUT, pull_up_down_config: Pull_Up}
  - {pin_num: M13, peripheral: GPIO9, signal: 'gpio_io, 03', pin_signal: GPIO_AD_04, identifier: batt_sw, direction: OUTPUT, gpio_init_state: 'true', pull_up_down_config: Pull_Down}
  - {pin_num: L17, peripheral: GPIO9, signal: 'gpio_io, 27', pin_signal: GPIO_AD_28, identifier: batt_en, direction: OUTPUT, gpio_init_state: 'true', pull_up_down_config: Pull_Up}
  - {pin_num: R13, peripheral: GPIO9, signal: 'gpio_io, 01', pin_signal: GPIO_AD_02, identifier: tft_xres, direction: OUTPUT, gpio_init_state: 'true', pull_up_down_config: Pull_Up}
  - {pin_num: D13, peripheral: GPIO10, signal: 'gpio_io, 22', pin_signal: GPIO_DISP_B1_01, identifier: tft_csb, direction: OUTPUT, pull_down_pull_up_config: Pull_Up}
  - {pin_num: N14, peripheral: GPIO9, signal: 'gpio_io, 13', pin_signal: GPIO_AD_14, direction: OUTPUT}
  - {pin_num: N6, peripheral: CAN3, signal: TX, pin_signal: GPIO_LPSR_00}
  - {pin_num: R6, peripheral: CAN3, signal: RX, pin_signal: GPIO_LPSR_01}
  - {pin_num: L16, peripheral: GPIO9, signal: 'gpio_io, 18', pin_signal: GPIO_AD_19, direction: OUTPUT}
  - {pin_num: P16, peripheral: LPADC1, signal: 'B, 1_2', pin_signal: GPIO_AD_11, software_input_on: Enable, pull_up_down_config: no_init, pull_keeper_select: Keeper,
    drive_strength: no_init, slew_rate: no_init}
  - {pin_num: R3, peripheral: GPIO8, signal: 'gpio_io, 30', pin_signal: GPIO_EMC_B2_20, identifier: FUEL_SBATT_CTRL_MCUOUT, direction: OUTPUT}
  - {pin_num: R16, peripheral: LPADC1, signal: 'B, 1_1', pin_signal: GPIO_AD_09, identifier: AI_FUEL_MCU_IN, software_input_on: Enable, pull_up_down_config: no_init,
    pull_keeper_select: Keeper, open_drain: Disable, drive_strength: no_init, slew_rate: no_init}
  - {pin_num: R17, peripheral: LPADC1, signal: 'A, 1_2', pin_signal: GPIO_AD_10, software_input_on: Enable, pull_up_down_config: no_init, pull_keeper_select: Keeper,
    drive_strength: no_init, slew_rate: no_init}
  - {pin_num: U2, peripheral: GPIO8, signal: 'gpio_io, 29', pin_signal: GPIO_EMC_B2_19, identifier: DO_BATT_MON_EN, direction: OUTPUT}
  - {pin_num: C15, peripheral: GPIO10, signal: 'gpio_io, 05', pin_signal: GPIO_SD_B1_02, identifier: DI_LOW_OIL_PRESSURE_MCU_IN, direction: INPUT, software_input_on: Disable}
  - {pin_num: N7, peripheral: LPI2C5, signal: SDA, pin_signal: GPIO_LPSR_04, identifier: EEPROM_I2C_SDA, software_input_on: Enable, pull_up_down_config: Pull_Down,
    open_drain: Enable, drive_strength: Normal}
  - {pin_num: N8, peripheral: LPI2C5, signal: SCL, pin_signal: GPIO_LPSR_05, identifier: EEPROM_I2C_SCL, software_input_on: Enable, pull_up_down_config: Pull_Down,
    open_drain: Enable, drive_strength: Normal}
  - {pin_num: T8, peripheral: GPIO13, signal: 'gpio_io, 00', pin_signal: WAKEUP, direction: INPUT}
  - {pin_num: J9, peripheral: SUPPLY, signal: 'VDD_SOC_IN, 3', pin_signal: VDD_SOC_IN3}
  - {pin_num: B17, peripheral: GPIO10, signal: 'gpio_io, 06', pin_signal: GPIO_SD_B1_03, identifier: DI_HANDLEBAR_SW_SET_MCU_IN, direction: INPUT, software_input_on: Enable}
  - {pin_num: P3, peripheral: SUPPLY, signal: dcdc_pswitch, pin_signal: DCDC_PSWITCH}
  - {pin_num: B1, peripheral: GPIO7, signal: 'gpio_io, 14', pin_signal: GPIO_EMC_B1_14, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: C1, peripheral: GPIO7, signal: 'gpio_io, 15', pin_signal: GPIO_EMC_B1_15, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: D1, peripheral: GPIO8, signal: 'gpio_io, 00', pin_signal: GPIO_EMC_B1_32, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: E1, peripheral: GPIO8, signal: 'gpio_io, 02', pin_signal: GPIO_EMC_B1_34, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: F1, peripheral: GPIO8, signal: 'gpio_io, 03', pin_signal: GPIO_EMC_B1_35, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: G1, peripheral: GPIO8, signal: 'gpio_io, 04', pin_signal: GPIO_EMC_B1_36, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: H1, peripheral: GPIO8, signal: 'gpio_io, 05', pin_signal: GPIO_EMC_B1_37, identifier: SEMC_D15, direction: OUTPUT, software_input_on: Enable, pull_down_pull_up_config: No_Pull,
    pdrv_config: Normal_Driver}
  - {pin_num: J1, peripheral: GPIO8, signal: 'gpio_io, 06', pin_signal: GPIO_EMC_B1_38, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: K1, peripheral: GPIO8, signal: 'gpio_io, 08', pin_signal: GPIO_EMC_B1_40, direction: INPUT}
  - {pin_num: L1, peripheral: GPIO8, signal: 'gpio_io, 09', pin_signal: GPIO_EMC_B1_41, direction: INPUT}
  - {pin_num: M1, peripheral: GPIO8, signal: 'gpio_io, 14', pin_signal: GPIO_EMC_B2_04, direction: INPUT}
  - {pin_num: N1, peripheral: GPIO8, signal: 'gpio_io, 15', pin_signal: GPIO_EMC_B2_05, direction: INPUT}
  - {pin_num: P1, peripheral: GPIO8, signal: 'gpio_io, 18', pin_signal: GPIO_EMC_B2_08, direction: INPUT}
  - {pin_num: R1, peripheral: GPIO8, signal: 'gpio_io, 13', pin_signal: GPIO_EMC_B2_03, direction: INPUT}
  - {pin_num: T1, peripheral: GPIO8, signal: 'gpio_io, 16', pin_signal: GPIO_EMC_B2_06, direction: INPUT}
  - {pin_num: A2, peripheral: GPIO7, signal: 'gpio_io, 10', pin_signal: GPIO_EMC_B1_10, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: B2, peripheral: GPIO7, signal: 'gpio_io, 23', pin_signal: GPIO_EMC_B1_23, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: C2, peripheral: GPIO7, signal: 'gpio_io, 11', pin_signal: GPIO_EMC_B1_11, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: D2, peripheral: GPIO7, signal: 'gpio_io, 31', pin_signal: GPIO_EMC_B1_31, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: E2, peripheral: GPIO8, signal: 'gpio_io, 01', pin_signal: GPIO_EMC_B1_33, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: F2, peripheral: GPIO7, signal: 'gpio_io, 01', pin_signal: GPIO_EMC_B1_01, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: G2, peripheral: GPIO7, signal: 'gpio_io, 21', pin_signal: GPIO_EMC_B1_21, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: H2, peripheral: GPIO7, signal: 'gpio_io, 22', pin_signal: GPIO_EMC_B1_22, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: J2, peripheral: GPIO8, signal: 'gpio_io, 07', pin_signal: GPIO_EMC_B1_39, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: K2, peripheral: GPIO8, signal: 'gpio_io, 10', pin_signal: GPIO_EMC_B2_00, direction: INPUT}
  - {pin_num: L2, peripheral: GPIO8, signal: 'gpio_io, 25', pin_signal: GPIO_EMC_B2_15, direction: INPUT}
  - {pin_num: M2, peripheral: GPIO8, signal: 'gpio_io, 22', pin_signal: GPIO_EMC_B2_12, direction: INPUT}
  - {pin_num: N2, peripheral: GPIO8, signal: 'gpio_io, 19', pin_signal: GPIO_EMC_B2_09, direction: INPUT}
  - {pin_num: P2, peripheral: GPIO8, signal: 'gpio_io, 26', pin_signal: GPIO_EMC_B2_16, direction: INPUT}
  - {pin_num: R2, peripheral: GPIO8, signal: 'gpio_io, 20', pin_signal: GPIO_EMC_B2_10, direction: INPUT}
  - {pin_num: T2, peripheral: GPIO8, signal: 'gpio_io, 27', pin_signal: GPIO_EMC_B2_17, direction: INPUT}
  - {pin_num: A3, peripheral: GPIO7, signal: 'gpio_io, 09', pin_signal: GPIO_EMC_B1_09, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: B3, peripheral: GPIO7, signal: 'gpio_io, 17', pin_signal: GPIO_EMC_B1_17, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: C3, peripheral: GPIO7, signal: 'gpio_io, 20', pin_signal: GPIO_EMC_B1_20, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: D3, peripheral: GPIO7, signal: 'gpio_io, 16', pin_signal: GPIO_EMC_B1_16, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: E3, peripheral: GPIO7, signal: 'gpio_io, 30', pin_signal: GPIO_EMC_B1_30, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: F3, peripheral: GPIO7, signal: 'gpio_io, 00', pin_signal: GPIO_EMC_B1_00, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: H3, peripheral: GPIO7, signal: 'gpio_io, 07', pin_signal: GPIO_EMC_B1_07, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: J3, peripheral: GPIO7, signal: 'gpio_io, 26', pin_signal: GPIO_EMC_B1_26, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: K3, peripheral: GPIO8, signal: 'gpio_io, 12', pin_signal: GPIO_EMC_B2_02, direction: INPUT}
  - {pin_num: M3, peripheral: GPIO8, signal: 'gpio_io, 17', pin_signal: GPIO_EMC_B2_07, direction: INPUT}
  - {pin_num: N3, peripheral: GPIO8, signal: 'gpio_io, 28', pin_signal: GPIO_EMC_B2_18, direction: INPUT}
  - {pin_num: B4, peripheral: GPIO7, signal: 'gpio_io, 18', pin_signal: GPIO_EMC_B1_18, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: C4, peripheral: GPIO7, signal: 'gpio_io, 19', pin_signal: GPIO_EMC_B1_19, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: E4, peripheral: GPIO7, signal: 'gpio_io, 03', pin_signal: GPIO_EMC_B1_03, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: F4, peripheral: GPIO7, signal: 'gpio_io, 05', pin_signal: GPIO_EMC_B1_05, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: G4, peripheral: GPIO7, signal: 'gpio_io, 02', pin_signal: GPIO_EMC_B1_02, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: H4, peripheral: GPIO7, signal: 'gpio_io, 06', pin_signal: GPIO_EMC_B1_06, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: J4, peripheral: GPIO7, signal: 'gpio_io, 25', pin_signal: GPIO_EMC_B1_25, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: K4, peripheral: GPIO8, signal: 'gpio_io, 11', pin_signal: GPIO_EMC_B2_01, direction: INPUT}
  - {pin_num: L4, peripheral: GPIO8, signal: 'gpio_io, 21', pin_signal: GPIO_EMC_B2_11, direction: INPUT}
  - {pin_num: M4, peripheral: GPIO8, signal: 'gpio_io, 24', pin_signal: GPIO_EMC_B2_14, direction: INPUT}
  - {pin_num: C5, peripheral: GPIO7, signal: 'gpio_io, 12', pin_signal: GPIO_EMC_B1_12, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: D5, peripheral: GPIO7, signal: 'gpio_io, 13', pin_signal: GPIO_EMC_B1_13, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: E5, peripheral: GPIO7, signal: 'gpio_io, 28', pin_signal: GPIO_EMC_B1_28, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: F5, peripheral: GPIO7, signal: 'gpio_io, 08', pin_signal: GPIO_EMC_B1_08, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: G5, peripheral: GPIO7, signal: 'gpio_io, 27', pin_signal: GPIO_EMC_B1_27, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: H5, peripheral: GPIO7, signal: 'gpio_io, 04', pin_signal: GPIO_EMC_B1_04, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: J5, peripheral: GPIO7, signal: 'gpio_io, 24', pin_signal: GPIO_EMC_B1_24, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: K5, peripheral: GPIO8, signal: 'gpio_io, 23', pin_signal: GPIO_EMC_B2_13, direction: INPUT}
  - {pin_num: E6, peripheral: GPIO7, signal: 'gpio_io, 29', pin_signal: GPIO_EMC_B1_29, direction: OUTPUT, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: U9, peripheral: SNVS, signal: snvs_lp_pmic_on_req, pin_signal: PMIC_ON_REQ}
  - {pin_num: P15, peripheral: GPIO9, signal: 'gpio_io, 02', pin_signal: GPIO_AD_03, identifier: FOG_LAMP, direction: INPUT}
  - {pin_num: B15, peripheral: GPIO10, signal: 'gpio_io, 07', pin_signal: GPIO_SD_B1_04, identifier: DI_HANDLEBAR_SW_RETURN_MCU_IN, direction: INPUT, software_input_on: Enable}
  - {pin_num: D15, peripheral: GPIO10, signal: 'gpio_io, 04', pin_signal: GPIO_SD_B1_01, identifier: DI_HANDLEBAR_SW_DOWN_MCU_IN, direction: INPUT, software_input_on: Enable,
    pull_down_pull_up_config: Pull_Up}
  - {pin_num: A16, peripheral: GPIO10, signal: 'gpio_io, 08', pin_signal: GPIO_SD_B1_05, identifier: DI_HANDLEBAR_SW_UP_MCU_IN, direction: INPUT, software_input_on: Enable,
    pull_down_pull_up_config: Pull_Up}
  - {pin_num: J12, peripheral: GPIO3, signal: 'gpio_mux_io, 22', pin_signal: GPIO_AD_23}
  - {pin_num: L12, peripheral: GPIO9, signal: 'gpio_io, 12', pin_signal: GPIO_AD_13, direction: OUTPUT}
  - {pin_num: M16, peripheral: LPADC2, signal: 'A, 2_0', pin_signal: GPIO_AD_18, pull_keeper_select: Keeper}
  - {pin_num: N12, peripheral: PWM1, signal: 'A, 0', pin_signal: GPIO_AD_00, identifier: Illum_PWM, direction: OUTPUT, pull_keeper_select: Pull}
  - {peripheral: PWM1, signal: 'FAULT, 0', pin_signal: LOGIC_HIGH}
  - {pin_num: K16, peripheral: LPUART10, signal: TXD, pin_signal: GPIO_AD_32, identifier: BTLE_UART_TX}
  - {pin_num: H17, peripheral: LPUART10, signal: RXD, pin_signal: GPIO_AD_33}
  - {pin_num: U8, peripheral: GPIO12, signal: 'gpio_io, 08', pin_signal: GPIO_LPSR_08, direction: OUTPUT}
  - {pin_num: N15, peripheral: GPIO9, signal: 'gpio_io, 16', pin_signal: GPIO_AD_17, direction: OUTPUT, gpio_init_state: 'false'}
  - {pin_num: P8, peripheral: LPI2C6, signal: SDA, pin_signal: GPIO_LPSR_06, direction: OUTPUT, software_input_on: Enable, pull_up_down_config: Pull_Up, open_drain: Enable,
    drive_strength: Normal}
  - {pin_num: R8, peripheral: LPI2C6, signal: SCL, pin_signal: GPIO_LPSR_07, direction: OUTPUT, software_input_on: Enable, pull_up_down_config: Pull_Up, open_drain: Enable,
    drive_strength: Normal}
  - {pin_num: K17, peripheral: CAN2, signal: TX, pin_signal: GPIO_AD_30}
  - {pin_num: J17, peripheral: CAN2, signal: RX, pin_signal: GPIO_AD_31}
  - {pin_num: M17, peripheral: GPIO9, signal: 'gpio_io, 28', pin_signal: GPIO_AD_29, identifier: LPSPI1_PCS0, direction: OUTPUT}
  - {pin_num: F17, peripheral: FLEXSPI1, signal: FLEXSPI_A_SS0_B, pin_signal: GPIO_SD_B2_06, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: F16, peripheral: FLEXSPI1, signal: FLEXSPI_A_DATA3, pin_signal: GPIO_SD_B2_11, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: H15, peripheral: FLEXSPI1, signal: FLEXSPI_A_DATA1, pin_signal: GPIO_SD_B2_09, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: F15, peripheral: FLEXSPI1, signal: FLEXSPI_A_DATA0, pin_signal: GPIO_SD_B2_08, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: H14, peripheral: FLEXSPI1, signal: FLEXSPI_A_DATA2, pin_signal: GPIO_SD_B2_10, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: G14, peripheral: FLEXSPI1, signal: FLEXSPI_A_SCLK, pin_signal: GPIO_SD_B2_07, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */
  CLOCK_EnableClock(kCLOCK_Iomuxc_Lpsr);      /* LPCG on: LPCG is ON. */
  CLOCK_EnableClock(kCLOCK_Xbar1);            /* LPCG on: LPCG is ON. */

  /* GPIO configuration of SEMC_D0 on GPIO_EMC_B1_00 (pin F3) */
  gpio_pin_config_t SEMC_D0_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_00 (pin F3) */
  GPIO_PinInit(GPIO7, 0U, &SEMC_D0_config);

  /* GPIO configuration of SEMC_D1 on GPIO_EMC_B1_01 (pin F2) */
  gpio_pin_config_t SEMC_D1_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_01 (pin F2) */
  GPIO_PinInit(GPIO7, 1U, &SEMC_D1_config);

  /* GPIO configuration of SEMC_D2 on GPIO_EMC_B1_02 (pin G4) */
  gpio_pin_config_t SEMC_D2_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_02 (pin G4) */
  GPIO_PinInit(GPIO7, 2U, &SEMC_D2_config);

  /* GPIO configuration of SEMC_D3 on GPIO_EMC_B1_03 (pin E4) */
  gpio_pin_config_t SEMC_D3_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_03 (pin E4) */
  GPIO_PinInit(GPIO7, 3U, &SEMC_D3_config);

  /* GPIO configuration of SEMC_D4 on GPIO_EMC_B1_04 (pin H5) */
  gpio_pin_config_t SEMC_D4_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_04 (pin H5) */
  GPIO_PinInit(GPIO7, 4U, &SEMC_D4_config);

  /* GPIO configuration of SEMC_D5 on GPIO_EMC_B1_05 (pin F4) */
  gpio_pin_config_t SEMC_D5_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_05 (pin F4) */
  GPIO_PinInit(GPIO7, 5U, &SEMC_D5_config);

  /* GPIO configuration of SEMC_D6 on GPIO_EMC_B1_06 (pin H4) */
  gpio_pin_config_t SEMC_D6_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_06 (pin H4) */
  GPIO_PinInit(GPIO7, 6U, &SEMC_D6_config);

  /* GPIO configuration of SEMC_D7 on GPIO_EMC_B1_07 (pin H3) */
  gpio_pin_config_t SEMC_D7_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_07 (pin H3) */
  GPIO_PinInit(GPIO7, 7U, &SEMC_D7_config);

  /* GPIO configuration of SEMC_DM0 on GPIO_EMC_B1_08 (pin F5) */
  gpio_pin_config_t SEMC_DM0_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_08 (pin F5) */
  GPIO_PinInit(GPIO7, 8U, &SEMC_DM0_config);

  /* GPIO configuration of SEMC_A0 on GPIO_EMC_B1_09 (pin A3) */
  gpio_pin_config_t SEMC_A0_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_09 (pin A3) */
  GPIO_PinInit(GPIO7, 9U, &SEMC_A0_config);

  /* GPIO configuration of SEMC_A1 on GPIO_EMC_B1_10 (pin A2) */
  gpio_pin_config_t SEMC_A1_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_10 (pin A2) */
  GPIO_PinInit(GPIO7, 10U, &SEMC_A1_config);

  /* GPIO configuration of SEMC_A2 on GPIO_EMC_B1_11 (pin C2) */
  gpio_pin_config_t SEMC_A2_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_11 (pin C2) */
  GPIO_PinInit(GPIO7, 11U, &SEMC_A2_config);

  /* GPIO configuration of SEMC_A3 on GPIO_EMC_B1_12 (pin C5) */
  gpio_pin_config_t SEMC_A3_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_12 (pin C5) */
  GPIO_PinInit(GPIO7, 12U, &SEMC_A3_config);

  /* GPIO configuration of SEMC_A4 on GPIO_EMC_B1_13 (pin D5) */
  gpio_pin_config_t SEMC_A4_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_13 (pin D5) */
  GPIO_PinInit(GPIO7, 13U, &SEMC_A4_config);

  /* GPIO configuration of SEMC_A5 on GPIO_EMC_B1_14 (pin B1) */
  gpio_pin_config_t SEMC_A5_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_14 (pin B1) */
  GPIO_PinInit(GPIO7, 14U, &SEMC_A5_config);

  /* GPIO configuration of SEMC_A6 on GPIO_EMC_B1_15 (pin C1) */
  gpio_pin_config_t SEMC_A6_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_15 (pin C1) */
  GPIO_PinInit(GPIO7, 15U, &SEMC_A6_config);

  /* GPIO configuration of SEMC_A7 on GPIO_EMC_B1_16 (pin D3) */
  gpio_pin_config_t SEMC_A7_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_16 (pin D3) */
  GPIO_PinInit(GPIO7, 16U, &SEMC_A7_config);

  /* GPIO configuration of SEMC_A8 on GPIO_EMC_B1_17 (pin B3) */
  gpio_pin_config_t SEMC_A8_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_17 (pin B3) */
  GPIO_PinInit(GPIO7, 17U, &SEMC_A8_config);

  /* GPIO configuration of SEMC_A9 on GPIO_EMC_B1_18 (pin B4) */
  gpio_pin_config_t SEMC_A9_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_18 (pin B4) */
  GPIO_PinInit(GPIO7, 18U, &SEMC_A9_config);

  /* GPIO configuration of SEMC_A11 on GPIO_EMC_B1_19 (pin C4) */
  gpio_pin_config_t SEMC_A11_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_19 (pin C4) */
  GPIO_PinInit(GPIO7, 19U, &SEMC_A11_config);

  /* GPIO configuration of SEMC_A12 on GPIO_EMC_B1_20 (pin C3) */
  gpio_pin_config_t SEMC_A12_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_20 (pin C3) */
  GPIO_PinInit(GPIO7, 20U, &SEMC_A12_config);

  /* GPIO configuration of SEMC_BA0 on GPIO_EMC_B1_21 (pin G2) */
  gpio_pin_config_t SEMC_BA0_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_21 (pin G2) */
  GPIO_PinInit(GPIO7, 21U, &SEMC_BA0_config);

  /* GPIO configuration of SEMC_BA1 on GPIO_EMC_B1_22 (pin H2) */
  gpio_pin_config_t SEMC_BA1_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_22 (pin H2) */
  GPIO_PinInit(GPIO7, 22U, &SEMC_BA1_config);

  /* GPIO configuration of SEMC_A10 on GPIO_EMC_B1_23 (pin B2) */
  gpio_pin_config_t SEMC_A10_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_23 (pin B2) */
  GPIO_PinInit(GPIO7, 23U, &SEMC_A10_config);

  /* GPIO configuration of SEMC_CAS on GPIO_EMC_B1_24 (pin J5) */
  gpio_pin_config_t SEMC_CAS_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_24 (pin J5) */
  GPIO_PinInit(GPIO7, 24U, &SEMC_CAS_config);

  /* GPIO configuration of SEMC_RAS on GPIO_EMC_B1_25 (pin J4) */
  gpio_pin_config_t SEMC_RAS_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_25 (pin J4) */
  GPIO_PinInit(GPIO7, 25U, &SEMC_RAS_config);

  /* GPIO configuration of SEMC_CLK on GPIO_EMC_B1_26 (pin J3) */
  gpio_pin_config_t SEMC_CLK_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_26 (pin J3) */
  GPIO_PinInit(GPIO7, 26U, &SEMC_CLK_config);

  /* GPIO configuration of SEMC_CKE on GPIO_EMC_B1_27 (pin G5) */
  gpio_pin_config_t SEMC_CKE_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_27 (pin G5) */
  GPIO_PinInit(GPIO7, 27U, &SEMC_CKE_config);

  /* GPIO configuration of SEMC_WE on GPIO_EMC_B1_28 (pin E5) */
  gpio_pin_config_t SEMC_WE_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_28 (pin E5) */
  GPIO_PinInit(GPIO7, 28U, &SEMC_WE_config);

  /* GPIO configuration of SEMC_CS0 on GPIO_EMC_B1_29 (pin E6) */
  gpio_pin_config_t SEMC_CS0_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_29 (pin E6) */
  GPIO_PinInit(GPIO7, 29U, &SEMC_CS0_config);

  /* GPIO configuration of SEMC_D8 on GPIO_EMC_B1_30 (pin E3) */
  gpio_pin_config_t SEMC_D8_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_30 (pin E3) */
  GPIO_PinInit(GPIO7, 30U, &SEMC_D8_config);

  /* GPIO configuration of SEMC_D9 on GPIO_EMC_B1_31 (pin D2) */
  gpio_pin_config_t SEMC_D9_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_31 (pin D2) */
  GPIO_PinInit(GPIO7, 31U, &SEMC_D9_config);

  /* GPIO configuration of SEMC_D10 on GPIO_EMC_B1_32 (pin D1) */
  gpio_pin_config_t SEMC_D10_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_32 (pin D1) */
  GPIO_PinInit(GPIO8, 0U, &SEMC_D10_config);

  /* GPIO configuration of SEMC_D11 on GPIO_EMC_B1_33 (pin E2) */
  gpio_pin_config_t SEMC_D11_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_33 (pin E2) */
  GPIO_PinInit(GPIO8, 1U, &SEMC_D11_config);

  /* GPIO configuration of SEMC_D12 on GPIO_EMC_B1_34 (pin E1) */
  gpio_pin_config_t SEMC_D12_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_34 (pin E1) */
  GPIO_PinInit(GPIO8, 2U, &SEMC_D12_config);

  /* GPIO configuration of SEMC_D13 on GPIO_EMC_B1_35 (pin F1) */
  gpio_pin_config_t SEMC_D13_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_35 (pin F1) */
  GPIO_PinInit(GPIO8, 3U, &SEMC_D13_config);

  /* GPIO configuration of SEMC_D14 on GPIO_EMC_B1_36 (pin G1) */
  gpio_pin_config_t SEMC_D14_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_36 (pin G1) */
  GPIO_PinInit(GPIO8, 4U, &SEMC_D14_config);

  /* GPIO configuration of SEMC_D15 on GPIO_EMC_B1_37 (pin H1) */
  gpio_pin_config_t SEMC_D15_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_37 (pin H1) */
  GPIO_PinInit(GPIO8, 5U, &SEMC_D15_config);

  /* GPIO configuration of SEMC_DM1 on GPIO_EMC_B1_38 (pin J1) */
  gpio_pin_config_t SEMC_DM1_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_38 (pin J1) */
  GPIO_PinInit(GPIO8, 6U, &SEMC_DM1_config);

  /* GPIO configuration of SEMC_DQS on GPIO_EMC_B1_39 (pin J2) */
  gpio_pin_config_t SEMC_DQS_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_39 (pin J2) */
  GPIO_PinInit(GPIO8, 7U, &SEMC_DQS_config);

  /* GPIO configuration of SEMC_RDY on GPIO_EMC_B1_40 (pin K1) */
  gpio_pin_config_t SEMC_RDY_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_40 (pin K1) */
  GPIO_PinInit(GPIO8, 8U, &SEMC_RDY_config);

  /* GPIO configuration of SEMC_CSX0 on GPIO_EMC_B1_41 (pin L1) */
  gpio_pin_config_t SEMC_CSX0_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_41 (pin L1) */
  GPIO_PinInit(GPIO8, 9U, &SEMC_CSX0_config);

  /* GPIO configuration of SEMC_D16 on GPIO_EMC_B2_00 (pin K2) */
  gpio_pin_config_t SEMC_D16_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_00 (pin K2) */
  GPIO_PinInit(GPIO8, 10U, &SEMC_D16_config);

  /* GPIO configuration of SEMC_D17 on GPIO_EMC_B2_01 (pin K4) */
  gpio_pin_config_t SEMC_D17_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_01 (pin K4) */
  GPIO_PinInit(GPIO8, 11U, &SEMC_D17_config);

  /* GPIO configuration of SEMC_D18 on GPIO_EMC_B2_02 (pin K3) */
  gpio_pin_config_t SEMC_D18_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_02 (pin K3) */
  GPIO_PinInit(GPIO8, 12U, &SEMC_D18_config);

  /* GPIO configuration of SEMC_D19 on GPIO_EMC_B2_03 (pin R1) */
  gpio_pin_config_t SEMC_D19_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_03 (pin R1) */
  GPIO_PinInit(GPIO8, 13U, &SEMC_D19_config);

  /* GPIO configuration of SEMC_D20 on GPIO_EMC_B2_04 (pin M1) */
  gpio_pin_config_t SEMC_D20_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_04 (pin M1) */
  GPIO_PinInit(GPIO8, 14U, &SEMC_D20_config);

  /* GPIO configuration of SEMC_D21 on GPIO_EMC_B2_05 (pin N1) */
  gpio_pin_config_t SEMC_D21_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_05 (pin N1) */
  GPIO_PinInit(GPIO8, 15U, &SEMC_D21_config);

  /* GPIO configuration of SEMC_D22 on GPIO_EMC_B2_06 (pin T1) */
  gpio_pin_config_t SEMC_D22_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_06 (pin T1) */
  GPIO_PinInit(GPIO8, 16U, &SEMC_D22_config);

  /* GPIO configuration of SEMC_D23 on GPIO_EMC_B2_07 (pin M3) */
  gpio_pin_config_t SEMC_D23_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_07 (pin M3) */
  GPIO_PinInit(GPIO8, 17U, &SEMC_D23_config);

  /* GPIO configuration of SEMC_DM2 on GPIO_EMC_B2_08 (pin P1) */
  gpio_pin_config_t SEMC_DM2_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_08 (pin P1) */
  GPIO_PinInit(GPIO8, 18U, &SEMC_DM2_config);

  /* GPIO configuration of SEMC_D24 on GPIO_EMC_B2_09 (pin N2) */
  gpio_pin_config_t SEMC_D24_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_09 (pin N2) */
  GPIO_PinInit(GPIO8, 19U, &SEMC_D24_config);

  /* GPIO configuration of SEMC_D25 on GPIO_EMC_B2_10 (pin R2) */
  gpio_pin_config_t SEMC_D25_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_10 (pin R2) */
  GPIO_PinInit(GPIO8, 20U, &SEMC_D25_config);

  /* GPIO configuration of SEMC_D26 on GPIO_EMC_B2_11 (pin L4) */
  gpio_pin_config_t SEMC_D26_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_11 (pin L4) */
  GPIO_PinInit(GPIO8, 21U, &SEMC_D26_config);

  /* GPIO configuration of SEMC_D27 on GPIO_EMC_B2_12 (pin M2) */
  gpio_pin_config_t SEMC_D27_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_12 (pin M2) */
  GPIO_PinInit(GPIO8, 22U, &SEMC_D27_config);

  /* GPIO configuration of SEMC_D28 on GPIO_EMC_B2_13 (pin K5) */
  gpio_pin_config_t SEMC_D28_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_13 (pin K5) */
  GPIO_PinInit(GPIO8, 23U, &SEMC_D28_config);

  /* GPIO configuration of SEMC_D29 on GPIO_EMC_B2_14 (pin M4) */
  gpio_pin_config_t SEMC_D29_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_14 (pin M4) */
  GPIO_PinInit(GPIO8, 24U, &SEMC_D29_config);

  /* GPIO configuration of SEMC_D30 on GPIO_EMC_B2_15 (pin L2) */
  gpio_pin_config_t SEMC_D30_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_15 (pin L2) */
  GPIO_PinInit(GPIO8, 25U, &SEMC_D30_config);

  /* GPIO configuration of SEMC_D31 on GPIO_EMC_B2_16 (pin P2) */
  gpio_pin_config_t SEMC_D31_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_16 (pin P2) */
  GPIO_PinInit(GPIO8, 26U, &SEMC_D31_config);

  /* GPIO configuration of SEMC_DM3 on GPIO_EMC_B2_17 (pin T2) */
  gpio_pin_config_t SEMC_DM3_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_17 (pin T2) */
  GPIO_PinInit(GPIO8, 27U, &SEMC_DM3_config);

  /* GPIO configuration of SEMC_DQS4 on GPIO_EMC_B2_18 (pin N3) */
  gpio_pin_config_t SEMC_DQS4_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_18 (pin N3) */
  GPIO_PinInit(GPIO8, 28U, &SEMC_DQS4_config);

  /* GPIO configuration of DO_BATT_MON_EN on GPIO_EMC_B2_19 (pin U2) */
  gpio_pin_config_t DO_BATT_MON_EN_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_19 (pin U2) */
  GPIO_PinInit(GPIO8, 29U, &DO_BATT_MON_EN_config);

  /* GPIO configuration of FUEL_SBATT_CTRL_MCUOUT on GPIO_EMC_B2_20 (pin R3) */
  gpio_pin_config_t FUEL_SBATT_CTRL_MCUOUT_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_20 (pin R3) */
  GPIO_PinInit(GPIO8, 30U, &FUEL_SBATT_CTRL_MCUOUT_config);

  /* GPIO configuration of tft_xres on GPIO_AD_02 (pin R13) */
  gpio_pin_config_t tft_xres_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 1U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_02 (pin R13) */
  GPIO_PinInit(GPIO9, 1U, &tft_xres_config);

  /* GPIO configuration of FOG_LAMP on GPIO_AD_03 (pin P15) */
  gpio_pin_config_t FOG_LAMP_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_03 (pin P15) */
  GPIO_PinInit(GPIO9, 2U, &FOG_LAMP_config);

  /* GPIO configuration of batt_sw on GPIO_AD_04 (pin M13) */
  gpio_pin_config_t batt_sw_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 1U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_04 (pin M13) */
  GPIO_PinInit(GPIO9, 3U, &batt_sw_config);

  /* GPIO configuration of TT_SS_DIG_MCU_OUT on GPIO_AD_13 (pin L12) */
  gpio_pin_config_t TT_SS_DIG_MCU_OUT_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_13 (pin L12) */
  GPIO_PinInit(GPIO9, 12U, &TT_SS_DIG_MCU_OUT_config);

  /* GPIO configuration of CAN_STB on GPIO_AD_14 (pin N14) */
  gpio_pin_config_t CAN_STB_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_14 (pin N14) */
  GPIO_PinInit(GPIO9, 13U, &CAN_STB_config);

  /* GPIO configuration of tft_3v3 on GPIO_AD_15 (pin M14) */
  gpio_pin_config_t tft_3v3_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_15 (pin M14) */
  GPIO_PinInit(GPIO9, 14U, &tft_3v3_config);

  /* GPIO configuration of bklt on GPIO_AD_16 (pin N17) */
  gpio_pin_config_t bklt_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_16 (pin N17) */
  GPIO_PinInit(GPIO9, 15U, &bklt_config);

  /* GPIO configuration of BLE_3P3V_EN on GPIO_AD_17 (pin N15) */
  gpio_pin_config_t BLE_3P3V_EN_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_17 (pin N15) */
  GPIO_PinInit(GPIO9, 16U, &BLE_3P3V_EN_config);

  /* GPIO configuration of ABS on GPIO_AD_19 (pin L16) */
  gpio_pin_config_t ABS_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_19 (pin L16) */
  GPIO_PinInit(GPIO9, 18U, &ABS_config);

  /* GPIO configuration of en_5v on GPIO_AD_20 (pin K13) */
  gpio_pin_config_t en_5v_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 1U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_20 (pin K13) */
  GPIO_PinInit(GPIO9, 19U, &en_5v_config);

  /* GPIO configuration of batt_en on GPIO_AD_28 (pin L17) */
  gpio_pin_config_t batt_en_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 1U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_28 (pin L17) */
  GPIO_PinInit(GPIO9, 27U, &batt_en_config);

  /* GPIO configuration of LPSPI1_PCS0 on GPIO_AD_29 (pin M17) */
  gpio_pin_config_t LPSPI1_PCS0_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_29 (pin M17) */
  GPIO_PinInit(GPIO9, 28U, &LPSPI1_PCS0_config);

  /* GPIO configuration of DI_HANDLEBAR_SW_DOWN_MCU_IN on GPIO_SD_B1_01 (pin D15) */
  gpio_pin_config_t DI_HANDLEBAR_SW_DOWN_MCU_IN_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SD_B1_01 (pin D15) */
  GPIO_PinInit(GPIO10, 4U, &DI_HANDLEBAR_SW_DOWN_MCU_IN_config);

  /* GPIO configuration of DI_LOW_OIL_PRESSURE_MCU_IN on GPIO_SD_B1_02 (pin C15) */
  gpio_pin_config_t DI_LOW_OIL_PRESSURE_MCU_IN_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SD_B1_02 (pin C15) */
  GPIO_PinInit(GPIO10, 5U, &DI_LOW_OIL_PRESSURE_MCU_IN_config);

  /* GPIO configuration of DI_HANDLEBAR_SW_SET_MCU_IN on GPIO_SD_B1_03 (pin B17) */
  gpio_pin_config_t DI_HANDLEBAR_SW_SET_MCU_IN_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SD_B1_03 (pin B17) */
  GPIO_PinInit(GPIO10, 6U, &DI_HANDLEBAR_SW_SET_MCU_IN_config);

  /* GPIO configuration of DI_HANDLEBAR_SW_RETURN_MCU_IN on GPIO_SD_B1_04 (pin B15) */
  gpio_pin_config_t DI_HANDLEBAR_SW_RETURN_MCU_IN_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SD_B1_04 (pin B15) */
  GPIO_PinInit(GPIO10, 7U, &DI_HANDLEBAR_SW_RETURN_MCU_IN_config);

  /* GPIO configuration of DI_HANDLEBAR_SW_UP_MCU_IN on GPIO_SD_B1_05 (pin A16) */
  gpio_pin_config_t DI_HANDLEBAR_SW_UP_MCU_IN_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SD_B1_05 (pin A16) */
  GPIO_PinInit(GPIO10, 8U, &DI_HANDLEBAR_SW_UP_MCU_IN_config);

  /* GPIO configuration of tft_csb on GPIO_DISP_B1_01 (pin D13) */
  gpio_pin_config_t tft_csb_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_DISP_B1_01 (pin D13) */
  GPIO_PinInit(GPIO10, 22U, &tft_csb_config);

  /* GPIO configuration of DOUT_BTLE_PS_RST on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08 (pin U8) */
  gpio_pin_config_t DOUT_BTLE_PS_RST_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08 (pin U8) */
  GPIO_PinInit(GPIO12, 8U, &DOUT_BTLE_PS_RST_config);

  /* GPIO configuration of DI_IGN_MCU_IN on WAKEUP_DIG (pin T8) */
  gpio_pin_config_t DI_IGN_MCU_IN_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on WAKEUP_DIG (pin T8) */
  GPIO_PinInit(GPIO13, 0U, &DI_IGN_MCU_IN_config);

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_00_FLEXPWM1_PWM0_A,      /* GPIO_AD_00 is configured as FLEXPWM1_PWM0_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_02_GPIO9_IO01,           /* GPIO_AD_02 is configured as GPIO9_IO01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_03_GPIO9_IO02,           /* GPIO_AD_03 is configured as GPIO9_IO02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_04_GPIO9_IO03,           /* GPIO_AD_04 is configured as GPIO9_IO03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_09_GPIO_MUX3_IO08,       /* GPIO_AD_09 is configured as GPIO_MUX3_IO08 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_AD_09 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_10_GPIO_MUX3_IO09,       /* GPIO_AD_10 is configured as GPIO_MUX3_IO09 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_AD_10 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_11_GPIO_MUX3_IO10,       /* GPIO_AD_11 is configured as GPIO_MUX3_IO10 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_AD_11 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_13_GPIO9_IO12,           /* GPIO_AD_13 is configured as GPIO9_IO12 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_14_GPIO9_IO13,           /* GPIO_AD_14 is configured as GPIO9_IO13 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_15_GPIO9_IO14,           /* GPIO_AD_15 is configured as GPIO9_IO14 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_16_GPIO9_IO15,           /* GPIO_AD_16 is configured as GPIO9_IO15 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_17_GPIO9_IO16,           /* GPIO_AD_17 is configured as GPIO9_IO16 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_18_GPIO_MUX3_IO17,       /* GPIO_AD_18 is configured as GPIO_MUX3_IO17 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_19_GPIO9_IO18,           /* GPIO_AD_19 is configured as GPIO9_IO18 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_20_GPIO9_IO19,           /* GPIO_AD_20 is configured as GPIO9_IO19 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_23_GPIO_MUX3_IO22,       /* GPIO_AD_23 is configured as GPIO_MUX3_IO22 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_28_GPIO9_IO27,           /* GPIO_AD_28 is configured as GPIO9_IO27 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_29_GPIO9_IO28,           /* GPIO_AD_29 is configured as GPIO9_IO28 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_30_FLEXCAN2_TX,          /* GPIO_AD_30 is configured as FLEXCAN2_TX */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_31_FLEXCAN2_RX,          /* GPIO_AD_31 is configured as FLEXCAN2_RX */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_32_LPUART10_TXD,         /* GPIO_AD_32 is configured as LPUART10_TXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_33_LPUART10_RXD,         /* GPIO_AD_33 is configured as LPUART10_RXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_00_VIDEO_MUX_LCDIF_CLK,  /* GPIO_DISP_B1_00 is configured as VIDEO_MUX_LCDIF_CLK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_01_GPIO10_IO22,     /* GPIO_DISP_B1_01 is configured as GPIO10_IO22 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_02_VIDEO_MUX_LCDIF_HSYNC,  /* GPIO_DISP_B1_02 is configured as VIDEO_MUX_LCDIF_HSYNC */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_03_VIDEO_MUX_LCDIF_VSYNC,  /* GPIO_DISP_B1_03 is configured as VIDEO_MUX_LCDIF_VSYNC */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_04_VIDEO_MUX_LCDIF_DATA00,  /* GPIO_DISP_B1_04 is configured as VIDEO_MUX_LCDIF_DATA00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_05_VIDEO_MUX_LCDIF_DATA01,  /* GPIO_DISP_B1_05 is configured as VIDEO_MUX_LCDIF_DATA01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_06_VIDEO_MUX_LCDIF_DATA02,  /* GPIO_DISP_B1_06 is configured as VIDEO_MUX_LCDIF_DATA02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_07_VIDEO_MUX_LCDIF_DATA03,  /* GPIO_DISP_B1_07 is configured as VIDEO_MUX_LCDIF_DATA03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_08_VIDEO_MUX_LCDIF_DATA04,  /* GPIO_DISP_B1_08 is configured as VIDEO_MUX_LCDIF_DATA04 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_09_VIDEO_MUX_LCDIF_DATA05,  /* GPIO_DISP_B1_09 is configured as VIDEO_MUX_LCDIF_DATA05 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_10_VIDEO_MUX_LCDIF_DATA06,  /* GPIO_DISP_B1_10 is configured as VIDEO_MUX_LCDIF_DATA06 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_11_VIDEO_MUX_LCDIF_DATA07,  /* GPIO_DISP_B1_11 is configured as VIDEO_MUX_LCDIF_DATA07 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_00_VIDEO_MUX_LCDIF_DATA08,  /* GPIO_DISP_B2_00 is configured as VIDEO_MUX_LCDIF_DATA08 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_01_VIDEO_MUX_LCDIF_DATA09,  /* GPIO_DISP_B2_01 is configured as VIDEO_MUX_LCDIF_DATA09 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_02_VIDEO_MUX_LCDIF_DATA10,  /* GPIO_DISP_B2_02 is configured as VIDEO_MUX_LCDIF_DATA10 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_03_VIDEO_MUX_LCDIF_DATA11,  /* GPIO_DISP_B2_03 is configured as VIDEO_MUX_LCDIF_DATA11 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_04_VIDEO_MUX_LCDIF_DATA12,  /* GPIO_DISP_B2_04 is configured as VIDEO_MUX_LCDIF_DATA12 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_05_VIDEO_MUX_LCDIF_DATA13,  /* GPIO_DISP_B2_05 is configured as VIDEO_MUX_LCDIF_DATA13 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_06_VIDEO_MUX_LCDIF_DATA14,  /* GPIO_DISP_B2_06 is configured as VIDEO_MUX_LCDIF_DATA14 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_07_VIDEO_MUX_LCDIF_DATA15,  /* GPIO_DISP_B2_07 is configured as VIDEO_MUX_LCDIF_DATA15 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_08_VIDEO_MUX_LCDIF_DATA16,  /* GPIO_DISP_B2_08 is configured as VIDEO_MUX_LCDIF_DATA16 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_09_VIDEO_MUX_LCDIF_DATA17,  /* GPIO_DISP_B2_09 is configured as VIDEO_MUX_LCDIF_DATA17 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_10_VIDEO_MUX_LCDIF_DATA18,  /* GPIO_DISP_B2_10 is configured as VIDEO_MUX_LCDIF_DATA18 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_11_VIDEO_MUX_LCDIF_DATA19,  /* GPIO_DISP_B2_11 is configured as VIDEO_MUX_LCDIF_DATA19 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_12_VIDEO_MUX_LCDIF_DATA20,  /* GPIO_DISP_B2_12 is configured as VIDEO_MUX_LCDIF_DATA20 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_13_VIDEO_MUX_LCDIF_DATA21,  /* GPIO_DISP_B2_13 is configured as VIDEO_MUX_LCDIF_DATA21 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_14_VIDEO_MUX_LCDIF_DATA22,  /* GPIO_DISP_B2_14 is configured as VIDEO_MUX_LCDIF_DATA22 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_15_VIDEO_MUX_LCDIF_DATA23,  /* GPIO_DISP_B2_15 is configured as VIDEO_MUX_LCDIF_DATA23 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_00_GPIO7_IO00,       /* GPIO_EMC_B1_00 is configured as GPIO7_IO00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_01_GPIO7_IO01,       /* GPIO_EMC_B1_01 is configured as GPIO7_IO01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_02_GPIO7_IO02,       /* GPIO_EMC_B1_02 is configured as GPIO7_IO02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_03_GPIO7_IO03,       /* GPIO_EMC_B1_03 is configured as GPIO7_IO03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_04_GPIO7_IO04,       /* GPIO_EMC_B1_04 is configured as GPIO7_IO04 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_05_GPIO7_IO05,       /* GPIO_EMC_B1_05 is configured as GPIO7_IO05 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_06_GPIO7_IO06,       /* GPIO_EMC_B1_06 is configured as GPIO7_IO06 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_07_GPIO7_IO07,       /* GPIO_EMC_B1_07 is configured as GPIO7_IO07 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_08_GPIO7_IO08,       /* GPIO_EMC_B1_08 is configured as GPIO7_IO08 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_09_GPIO7_IO09,       /* GPIO_EMC_B1_09 is configured as GPIO7_IO09 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_10_GPIO7_IO10,       /* GPIO_EMC_B1_10 is configured as GPIO7_IO10 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_11_GPIO7_IO11,       /* GPIO_EMC_B1_11 is configured as GPIO7_IO11 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_12_GPIO7_IO12,       /* GPIO_EMC_B1_12 is configured as GPIO7_IO12 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_13_GPIO7_IO13,       /* GPIO_EMC_B1_13 is configured as GPIO7_IO13 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_14_GPIO7_IO14,       /* GPIO_EMC_B1_14 is configured as GPIO7_IO14 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_15_GPIO7_IO15,       /* GPIO_EMC_B1_15 is configured as GPIO7_IO15 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_16_GPIO7_IO16,       /* GPIO_EMC_B1_16 is configured as GPIO7_IO16 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_17_GPIO7_IO17,       /* GPIO_EMC_B1_17 is configured as GPIO7_IO17 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_18_GPIO7_IO18,       /* GPIO_EMC_B1_18 is configured as GPIO7_IO18 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_19_GPIO7_IO19,       /* GPIO_EMC_B1_19 is configured as GPIO7_IO19 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_20_GPIO7_IO20,       /* GPIO_EMC_B1_20 is configured as GPIO7_IO20 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_21_GPIO7_IO21,       /* GPIO_EMC_B1_21 is configured as GPIO7_IO21 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_22_GPIO7_IO22,       /* GPIO_EMC_B1_22 is configured as GPIO7_IO22 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_23_GPIO7_IO23,       /* GPIO_EMC_B1_23 is configured as GPIO7_IO23 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_24_GPIO7_IO24,       /* GPIO_EMC_B1_24 is configured as GPIO7_IO24 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_25_GPIO7_IO25,       /* GPIO_EMC_B1_25 is configured as GPIO7_IO25 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_26_GPIO7_IO26,       /* GPIO_EMC_B1_26 is configured as GPIO7_IO26 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_27_GPIO7_IO27,       /* GPIO_EMC_B1_27 is configured as GPIO7_IO27 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_28_GPIO7_IO28,       /* GPIO_EMC_B1_28 is configured as GPIO7_IO28 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_29_GPIO7_IO29,       /* GPIO_EMC_B1_29 is configured as GPIO7_IO29 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_30_GPIO7_IO30,       /* GPIO_EMC_B1_30 is configured as GPIO7_IO30 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_31_GPIO7_IO31,       /* GPIO_EMC_B1_31 is configured as GPIO7_IO31 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_32_GPIO8_IO00,       /* GPIO_EMC_B1_32 is configured as GPIO8_IO00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_33_GPIO8_IO01,       /* GPIO_EMC_B1_33 is configured as GPIO8_IO01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_34_GPIO8_IO02,       /* GPIO_EMC_B1_34 is configured as GPIO8_IO02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_35_GPIO8_IO03,       /* GPIO_EMC_B1_35 is configured as GPIO8_IO03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_36_GPIO8_IO04,       /* GPIO_EMC_B1_36 is configured as GPIO8_IO04 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_37_GPIO8_IO05,       /* GPIO_EMC_B1_37 is configured as GPIO8_IO05 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_EMC_B1_37 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_38_GPIO8_IO06,       /* GPIO_EMC_B1_38 is configured as GPIO8_IO06 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_39_GPIO8_IO07,       /* GPIO_EMC_B1_39 is configured as GPIO8_IO07 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_40_GPIO8_IO08,       /* GPIO_EMC_B1_40 is configured as GPIO8_IO08 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_41_GPIO8_IO09,       /* GPIO_EMC_B1_41 is configured as GPIO8_IO09 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_00_GPIO8_IO10,       /* GPIO_EMC_B2_00 is configured as GPIO8_IO10 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_01_GPIO8_IO11,       /* GPIO_EMC_B2_01 is configured as GPIO8_IO11 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_02_GPIO8_IO12,       /* GPIO_EMC_B2_02 is configured as GPIO8_IO12 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_03_GPIO8_IO13,       /* GPIO_EMC_B2_03 is configured as GPIO8_IO13 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_04_GPIO8_IO14,       /* GPIO_EMC_B2_04 is configured as GPIO8_IO14 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_05_GPIO8_IO15,       /* GPIO_EMC_B2_05 is configured as GPIO8_IO15 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_06_GPIO8_IO16,       /* GPIO_EMC_B2_06 is configured as GPIO8_IO16 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_07_GPIO8_IO17,       /* GPIO_EMC_B2_07 is configured as GPIO8_IO17 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_08_GPIO8_IO18,       /* GPIO_EMC_B2_08 is configured as GPIO8_IO18 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_09_GPIO8_IO19,       /* GPIO_EMC_B2_09 is configured as GPIO8_IO19 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_10_GPIO8_IO20,       /* GPIO_EMC_B2_10 is configured as GPIO8_IO20 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_11_GPIO8_IO21,       /* GPIO_EMC_B2_11 is configured as GPIO8_IO21 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_12_GPIO8_IO22,       /* GPIO_EMC_B2_12 is configured as GPIO8_IO22 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_13_GPIO8_IO23,       /* GPIO_EMC_B2_13 is configured as GPIO8_IO23 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_14_GPIO8_IO24,       /* GPIO_EMC_B2_14 is configured as GPIO8_IO24 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_15_GPIO8_IO25,       /* GPIO_EMC_B2_15 is configured as GPIO8_IO25 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_16_GPIO8_IO26,       /* GPIO_EMC_B2_16 is configured as GPIO8_IO26 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_17_GPIO8_IO27,       /* GPIO_EMC_B2_17 is configured as GPIO8_IO27 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_18_GPIO8_IO28,       /* GPIO_EMC_B2_18 is configured as GPIO8_IO28 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_19_GPIO8_IO29,       /* GPIO_EMC_B2_19 is configured as GPIO8_IO29 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_20_GPIO8_IO30,       /* GPIO_EMC_B2_20 is configured as GPIO8_IO30 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_01_GPIO10_IO04,       /* GPIO_SD_B1_01 is configured as GPIO10_IO04 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_SD_B1_01 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_02_GPIO10_IO05,       /* GPIO_SD_B1_02 is configured as GPIO10_IO05 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_03_GPIO10_IO06,       /* GPIO_SD_B1_03 is configured as GPIO10_IO06 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_SD_B1_03 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_04_GPIO10_IO07,       /* GPIO_SD_B1_04 is configured as GPIO10_IO07 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_SD_B1_04 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_05_GPIO10_IO08,       /* GPIO_SD_B1_05 is configured as GPIO10_IO08 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_SD_B1_05 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_06_FLEXSPI1_A_SS0_B,  /* GPIO_SD_B2_06 is configured as FLEXSPI1_A_SS0_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_07_FLEXSPI1_A_SCLK,   /* GPIO_SD_B2_07 is configured as FLEXSPI1_A_SCLK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_08_FLEXSPI1_A_DATA00,  /* GPIO_SD_B2_08 is configured as FLEXSPI1_A_DATA00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_09_FLEXSPI1_A_DATA01,  /* GPIO_SD_B2_09 is configured as FLEXSPI1_A_DATA01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_10_FLEXSPI1_A_DATA02,  /* GPIO_SD_B2_10 is configured as FLEXSPI1_A_DATA02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_11_FLEXSPI1_A_DATA03,  /* GPIO_SD_B2_11 is configured as FLEXSPI1_A_DATA03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_GPR->GPR43 = ((IOMUXC_GPR->GPR43 &
    (~(BOARD_INITPINS_IOMUXC_GPR_GPR43_GPIO_MUX3_GPIO_SEL_HIGH_MASK))) /* Mask bits to zero which are setting */
      | IOMUXC_GPR_GPR43_GPIO_MUX3_GPIO_SEL_HIGH(0x00U) /* GPIO3 and CM7_GPIO3 share same IO MUX function, GPIO_MUX3 selects one GPIO function: 0x00U */
    );
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_00_FLEXCAN3_TX,        /* GPIO_LPSR_00 is configured as FLEXCAN3_TX */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_01_FLEXCAN3_RX,        /* GPIO_LPSR_01 is configured as FLEXCAN3_RX */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_04_LPI2C5_SDA,         /* GPIO_LPSR_04 is configured as LPI2C5_SDA */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_LPSR_04 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_05_LPI2C5_SCL,         /* GPIO_LPSR_05 is configured as LPI2C5_SCL */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_LPSR_05 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_06_LPI2C6_SDA,         /* GPIO_LPSR_06 is configured as LPI2C6_SDA */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_LPSR_06 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_07_LPI2C6_SCL,         /* GPIO_LPSR_07 is configured as LPI2C6_SCL */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_LPSR_07 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_08_GPIO12_IO08,        /* GPIO_LPSR_08 is configured as GPIO12_IO08 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_PMIC_ON_REQ_DIG_SNVS_LP_PMIC_ON_REQ,  /* PMIC_ON_REQ_DIG is configured as SNVS_LP_PMIC_ON_REQ */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_WAKEUP_DIG_GPIO13_IO00,          /* WAKEUP_DIG is configured as GPIO13_IO00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputLogicHigh, kXBARA1_OutputFlexpwm1Fault0); /* LOGIC_HIGH output assigned to XBARA1_IN1 input is connected to XBARA1_OUT58 output assigned to FLEXPWM1_FAULT0 */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_00_FLEXPWM1_PWM0_A,      /* GPIO_AD_00 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_02_GPIO9_IO01,           /* GPIO_AD_02 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_04_GPIO9_IO03,           /* GPIO_AD_04 PAD functional properties : */
      0x06U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_09_GPIO_MUX3_IO08,       /* GPIO_AD_09 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_10_GPIO_MUX3_IO09,       /* GPIO_AD_10 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_11_GPIO_MUX3_IO10,       /* GPIO_AD_11 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_15_GPIO9_IO14,           /* GPIO_AD_15 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_16_GPIO9_IO15,           /* GPIO_AD_16 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_18_GPIO_MUX3_IO17,       /* GPIO_AD_18 PAD functional properties : */
      0x0AU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_20_GPIO9_IO19,           /* GPIO_AD_20 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_28_GPIO9_IO27,           /* GPIO_AD_28 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B1_01_GPIO10_IO22,     /* GPIO_DISP_B1_01 PAD functional properties : */
      0x04U);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: Internal pullup resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_00_GPIO7_IO00,       /* GPIO_EMC_B1_00 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_01_GPIO7_IO01,       /* GPIO_EMC_B1_01 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_02_GPIO7_IO02,       /* GPIO_EMC_B1_02 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_03_GPIO7_IO03,       /* GPIO_EMC_B1_03 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_04_GPIO7_IO04,       /* GPIO_EMC_B1_04 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_05_GPIO7_IO05,       /* GPIO_EMC_B1_05 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_06_GPIO7_IO06,       /* GPIO_EMC_B1_06 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_07_GPIO7_IO07,       /* GPIO_EMC_B1_07 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_08_GPIO7_IO08,       /* GPIO_EMC_B1_08 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_09_GPIO7_IO09,       /* GPIO_EMC_B1_09 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_10_GPIO7_IO10,       /* GPIO_EMC_B1_10 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_11_GPIO7_IO11,       /* GPIO_EMC_B1_11 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_12_GPIO7_IO12,       /* GPIO_EMC_B1_12 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_13_GPIO7_IO13,       /* GPIO_EMC_B1_13 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_14_GPIO7_IO14,       /* GPIO_EMC_B1_14 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_15_GPIO7_IO15,       /* GPIO_EMC_B1_15 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_16_GPIO7_IO16,       /* GPIO_EMC_B1_16 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_17_GPIO7_IO17,       /* GPIO_EMC_B1_17 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_18_GPIO7_IO18,       /* GPIO_EMC_B1_18 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_19_GPIO7_IO19,       /* GPIO_EMC_B1_19 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_20_GPIO7_IO20,       /* GPIO_EMC_B1_20 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_21_GPIO7_IO21,       /* GPIO_EMC_B1_21 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_22_GPIO7_IO22,       /* GPIO_EMC_B1_22 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_23_GPIO7_IO23,       /* GPIO_EMC_B1_23 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_24_GPIO7_IO24,       /* GPIO_EMC_B1_24 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_25_GPIO7_IO25,       /* GPIO_EMC_B1_25 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_26_GPIO7_IO26,       /* GPIO_EMC_B1_26 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_27_GPIO7_IO27,       /* GPIO_EMC_B1_27 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_28_GPIO7_IO28,       /* GPIO_EMC_B1_28 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_29_GPIO7_IO29,       /* GPIO_EMC_B1_29 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_30_GPIO7_IO30,       /* GPIO_EMC_B1_30 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_31_GPIO7_IO31,       /* GPIO_EMC_B1_31 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_32_GPIO8_IO00,       /* GPIO_EMC_B1_32 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_33_GPIO8_IO01,       /* GPIO_EMC_B1_33 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_34_GPIO8_IO02,       /* GPIO_EMC_B1_34 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_35_GPIO8_IO03,       /* GPIO_EMC_B1_35 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_36_GPIO8_IO04,       /* GPIO_EMC_B1_36 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_37_GPIO8_IO05,       /* GPIO_EMC_B1_37 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_38_GPIO8_IO06,       /* GPIO_EMC_B1_38 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_39_GPIO8_IO07,       /* GPIO_EMC_B1_39 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B1_01_GPIO10_IO04,       /* GPIO_SD_B1_01 PAD functional properties : */
      0x04U);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: Internal pullup resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B1_05_GPIO10_IO08,       /* GPIO_SD_B1_05 PAD functional properties : */
      0x04U);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: Internal pullup resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_06_FLEXSPI1_A_SS0_B,  /* GPIO_SD_B2_06 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_07_FLEXSPI1_A_SCLK,   /* GPIO_SD_B2_07 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_08_FLEXSPI1_A_DATA00,  /* GPIO_SD_B2_08 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_09_FLEXSPI1_A_DATA01,  /* GPIO_SD_B2_09 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_10_FLEXSPI1_A_DATA02,  /* GPIO_SD_B2_10 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_11_FLEXSPI1_A_DATA03,  /* GPIO_SD_B2_11 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_04_LPI2C5_SDA,         /* GPIO_LPSR_04 PAD functional properties : */
      0x20U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: normal driver
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain LPSR Field: Enabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_05_LPI2C5_SCL,         /* GPIO_LPSR_05 PAD functional properties : */
      0x20U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: normal driver
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain LPSR Field: Enabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_06_LPI2C6_SDA,         /* GPIO_LPSR_06 PAD functional properties : */
      0x28U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: normal driver
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain LPSR Field: Enabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_07_LPI2C6_SCL,         /* GPIO_LPSR_07 PAD functional properties : */
      0x28U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: normal driver
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain LPSR Field: Enabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
}

/***********************************************************************************************************************
 * EOF
 **********************************************************************************************************************/
