TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/MD5CoreStdTester.v

TOPLEVEL=MD5CoreStdTester
MODULE=MD5CoreStdTester

include ../../common/Makefile.sim
