{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734154989269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734154989269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 12:43:07 2024 " "Processing started: Sat Dec 14 12:43:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734154989269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734154989269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off non_forwarding -c non_forwarding " "Command: quartus_map --read_settings_files=on --write_settings_files=off non_forwarding -c non_forwarding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734154989269 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734154989831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/alu.sv 2 1 " "Found 2 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/alu.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_opcode (SystemVerilog) " "Found design unit 1: alu_opcode (SystemVerilog)" {  } { { "../rtl/include/alu_opcode.svh" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/include/alu_opcode.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989880 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../rtl/alu.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/branch_select.sv 2 1 " "Found 2 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/branch_select.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode_type (SystemVerilog) " "Found design unit 1: opcode_type (SystemVerilog)" {  } { { "../rtl//include/opcode_type.svh" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/include/opcode_type.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989881 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_select " "Found entity 1: branch_select" {  } { { "../rtl/branch_select.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/branch_select.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "../rtl/brc.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../rtl/control_unit.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/control_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../rtl/data_memory.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/ex_me_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/ex_me_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ME_reg " "Found entity 1: EX_ME_reg" {  } { { "../rtl/EX_ME_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/EX_ME_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/harzard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/harzard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 harzard_detection " "Found entity 1: harzard_detection" {  } { { "../rtl/harzard_detection.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/harzard_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "../rtl/hazard_unit.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/id_ex_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/id_ex_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_reg " "Found entity 1: ID_EX_reg" {  } { { "../rtl/ID_EX_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/ID_EX_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/if_id_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/if_id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "../rtl/IF_ID_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/IF_ID_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "../rtl/immgen.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/immgen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/input_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/input_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_peri " "Found entity 1: input_peri" {  } { { "../rtl/input_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/input_peri.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/inst_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/inst_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../rtl/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/inst_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../rtl/lsu.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/lsu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/me_wb_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/me_wb_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ME_WB_reg " "Found entity 1: ME_WB_reg" {  } { { "../rtl/ME_WB_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/ME_WB_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/output_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/output_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_peri " "Found entity 1: output_peri" {  } { { "../rtl/output_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/output_peri.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../rtl/pc.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../rtl/pipeline.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/pipeline.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../rtl/regfile.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../rtl/shift_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/sub_compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/sub_compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_compare " "Found entity 1: sub_compare" {  } { { "../rtl/sub_compare.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/sub_compare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154989918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154989918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734154989965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "../rtl/pipeline.sv" "pc" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/pipeline.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734154989972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:imem " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:imem\"" {  } { { "../rtl/pipeline.sv" "imem" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/pipeline.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734154989975 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "185 0 2047 inst_mem.sv(15) " "Verilog HDL warning at inst_mem.sv(15): number of words (185) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../rtl/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/inst_mem.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1734154989988 "|pipeline|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 inst_mem.sv(11) " "Net \"ROM.data_a\" at inst_mem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/inst_mem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734154990132 "|pipeline|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 inst_mem.sv(11) " "Net \"ROM.waddr_a\" at inst_mem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/inst_mem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734154990132 "|pipeline|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 inst_mem.sv(11) " "Net \"ROM.we_a\" at inst_mem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/inst_mem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734154990132 "|pipeline|inst_mem:imem"}
{ "Error" "EMSG_PDB_DISK_FULL" "" "Disk is full -- current compilation halted " {  } {  } 0 114018 "Disk is full -- current compilation halted " 0 0 "Quartus II" 0 -1 1734154990143 ""}
{ "Error" "EMSG_PDB_DISK_FULL" "" "Disk is full -- current compilation halted " {  } {  } 0 114018 "Disk is full -- current compilation halted " 0 0 "Quartus II" 0 -1 1734154990150 ""}
