TimeQuest Timing Analyzer report for Part7b
Sat Mar 02 13:59:05 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'AUD_DACLRCK'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'AUD_DACLRCK'
 15. Slow Model Minimum Pulse Width: 'AUD_DACLRCK'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'AUD_DACLRCK'
 32. Fast Model Hold: 'CLOCK_50'
 33. Fast Model Hold: 'AUD_DACLRCK'
 34. Fast Model Minimum Pulse Width: 'AUD_DACLRCK'
 35. Fast Model Minimum Pulse Width: 'CLOCK_50'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Part7b                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; AUD_DACLRCK                                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { AUD_DACLRCK }                                                ;
; CLOCK_50                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { CLOCK_50 }                                                   ;
; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; 80.000 ; 12.5 MHz   ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; s|Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0] ; { s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] } ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                            ;
+------------+-----------------+-------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                                  ;
+------------+-----------------+-------------+-------------------------------------------------------+
; 144.95 MHz ; 144.95 MHz      ; CLOCK_50    ;                                                       ;
; 290.19 MHz ; 260.01 MHz      ; AUD_DACLRCK ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -7.245 ; -243.559      ;
; AUD_DACLRCK ; -2.075 ; -185.004      ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow Model Hold Summary             ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CLOCK_50    ; 0.280 ; 0.000         ;
; AUD_DACLRCK ; 0.391 ; 0.000         ;
+-------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; AUD_DACLRCK ; -1.423 ; -415.818        ;
; CLOCK_50    ; 7.873  ; 0.000           ;
+-------------+--------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.245 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.660     ; 7.550      ;
; -7.245 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.660     ; 7.550      ;
; -7.245 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.660     ; 7.550      ;
; -7.245 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.660     ; 7.550      ;
; -7.245 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.660     ; 7.550      ;
; -7.245 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.660     ; 7.550      ;
; -7.245 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.660     ; 7.550      ;
; -7.245 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.660     ; 7.550      ;
; -7.245 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.660     ; 7.550      ;
; -7.166 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.727     ; 7.404      ;
; -7.166 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.727     ; 7.404      ;
; -7.166 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.727     ; 7.404      ;
; -7.166 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.727     ; 7.404      ;
; -7.166 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.727     ; 7.404      ;
; -7.166 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.727     ; 7.404      ;
; -7.166 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.727     ; 7.404      ;
; -7.166 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.727     ; 7.404      ;
; -7.166 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.727     ; 7.404      ;
; -7.129 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.389      ;
; -7.129 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.389      ;
; -7.129 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.389      ;
; -7.129 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.389      ;
; -7.129 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.389      ;
; -7.129 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.389      ;
; -7.129 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.389      ;
; -7.129 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.389      ;
; -7.129 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.389      ;
; -7.111 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.713     ; 7.363      ;
; -7.111 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.713     ; 7.363      ;
; -7.111 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.713     ; 7.363      ;
; -7.111 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.713     ; 7.363      ;
; -7.111 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.713     ; 7.363      ;
; -7.111 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.713     ; 7.363      ;
; -7.111 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.713     ; 7.363      ;
; -7.111 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.713     ; 7.363      ;
; -7.111 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.713     ; 7.363      ;
; -7.084 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.344      ;
; -7.084 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.344      ;
; -7.084 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.344      ;
; -7.084 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.344      ;
; -7.084 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.344      ;
; -7.084 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.344      ;
; -7.084 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.344      ;
; -7.084 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.344      ;
; -7.084 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.705     ; 7.344      ;
; -7.066 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.736     ; 7.295      ;
; -7.066 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.736     ; 7.295      ;
; -7.066 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.736     ; 7.295      ;
; -7.066 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.736     ; 7.295      ;
; -7.066 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.736     ; 7.295      ;
; -7.066 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.736     ; 7.295      ;
; -7.066 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.736     ; 7.295      ;
; -7.066 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.736     ; 7.295      ;
; -7.066 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.736     ; 7.295      ;
; -7.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.371      ;
; -7.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.371      ;
; -7.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.371      ;
; -7.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.371      ;
; -7.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.371      ;
; -7.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.371      ;
; -7.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.371      ;
; -7.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.371      ;
; -7.062 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.371      ;
; -7.035 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.648     ; 7.352      ;
; -7.035 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.648     ; 7.352      ;
; -7.035 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.648     ; 7.352      ;
; -7.035 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.648     ; 7.352      ;
; -7.035 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.648     ; 7.352      ;
; -7.035 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.648     ; 7.352      ;
; -7.035 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.648     ; 7.352      ;
; -7.035 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.648     ; 7.352      ;
; -7.035 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.648     ; 7.352      ;
; -7.027 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.744     ; 7.248      ;
; -7.027 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.744     ; 7.248      ;
; -7.027 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.744     ; 7.248      ;
; -7.027 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.744     ; 7.248      ;
; -7.027 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.744     ; 7.248      ;
; -7.027 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.744     ; 7.248      ;
; -7.027 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.744     ; 7.248      ;
; -7.027 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.744     ; 7.248      ;
; -7.027 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.744     ; 7.248      ;
; -7.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.335      ;
; -7.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.335      ;
; -7.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.335      ;
; -7.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.335      ;
; -7.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.335      ;
; -7.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.335      ;
; -7.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.335      ;
; -7.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.335      ;
; -7.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.656     ; 7.335      ;
; -7.008 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.668     ; 7.305      ;
; -7.008 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.668     ; 7.305      ;
; -7.008 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.668     ; 7.305      ;
; -7.008 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.668     ; 7.305      ;
; -7.008 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.668     ; 7.305      ;
; -7.008 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.668     ; 7.305      ;
; -7.008 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.668     ; 7.305      ;
; -7.008 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.668     ; 7.305      ;
; -7.008 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.668     ; 7.305      ;
; -6.981 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.660     ; 7.286      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_DACLRCK'                                                                                                                                      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.075 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.053      ; 3.164      ;
; -2.051 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.061      ; 3.148      ;
; -1.911 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.061      ; 3.008      ;
; -1.897 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.041     ; 2.892      ;
; -1.863 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.053      ; 2.952      ;
; -1.862 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.053      ; 2.951      ;
; -1.831 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.094      ; 2.961      ;
; -1.823 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.061      ; 2.920      ;
; -1.818 ; synthesizer:s|generator:gen|address_c3[5] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.854      ;
; -1.784 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.807      ;
; -1.770 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.806      ;
; -1.763 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.102      ; 2.901      ;
; -1.755 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.070      ; 2.861      ;
; -1.716 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.041     ; 2.711      ;
; -1.707 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.730      ;
; -1.702 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.094      ; 2.832      ;
; -1.701 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.070      ; 2.807      ;
; -1.682 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.027     ; 2.691      ;
; -1.675 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.061      ; 2.772      ;
; -1.657 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.693      ;
; -1.644 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.680      ;
; -1.623 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.102      ; 2.761      ;
; -1.620 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.656      ;
; -1.619 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.094      ; 2.749      ;
; -1.618 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.094      ; 2.748      ;
; -1.618 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.654      ;
; -1.611 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.647      ;
; -1.608 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.631      ;
; -1.605 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.641      ;
; -1.601 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.624      ;
; -1.589 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.625      ;
; -1.586 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.622      ;
; -1.578 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.601      ;
; -1.578 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.614      ;
; -1.577 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.061      ; 2.674      ;
; -1.571 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.607      ;
; -1.569 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.027     ; 2.578      ;
; -1.565 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.588      ;
; -1.559 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.595      ;
; -1.535 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.102      ; 2.673      ;
; -1.531 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.554      ;
; -1.530 ; synthesizer:s|generator:gen|address_c3[5] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.566      ;
; -1.522 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.041     ; 2.517      ;
; -1.508 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.544      ;
; -1.501 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.524      ;
; -1.499 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.535      ;
; -1.496 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.519      ;
; -1.492 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.528      ;
; -1.490 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.094      ; 2.620      ;
; -1.489 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.094      ; 2.619      ;
; -1.489 ; synthesizer:s|generator:gen|address_g3[6] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.525      ;
; -1.482 ; synthesizer:s|generator:gen|address_g3[6] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.518      ;
; -1.472 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.053      ; 2.561      ;
; -1.471 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.070      ; 2.577      ;
; -1.468 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.504      ;
; -1.467 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.027      ; 2.530      ;
; -1.460 ; synthesizer:s|generator:gen|address_g3[6] ; synthesizer:s|generator:gen|address_g3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.496      ;
; -1.459 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.495      ;
; -1.458 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.494      ;
; -1.457 ; synthesizer:s|generator:gen|address_g3[6] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.493      ;
; -1.435 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.061      ; 2.532      ;
; -1.428 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.464      ;
; -1.425 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.448      ;
; -1.419 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.442      ;
; -1.416 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.041     ; 2.411      ;
; -1.414 ; synthesizer:s|generator:gen|address_c3[6] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.450      ;
; -1.401 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.053      ; 2.490      ;
; -1.397 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.433      ;
; -1.395 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.418      ;
; -1.394 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.430      ;
; -1.389 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.412      ;
; -1.387 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.102      ; 2.525      ;
; -1.387 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.423      ;
; -1.371 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.407      ;
; -1.370 ; synthesizer:s|generator:gen|address_g3[5] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.406      ;
; -1.365 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.070      ; 2.471      ;
; -1.364 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.061      ; 2.461      ;
; -1.363 ; synthesizer:s|generator:gen|address_g3[5] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.399      ;
; -1.359 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.382      ;
; -1.356 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.392      ;
; -1.348 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.384      ;
; -1.346 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.382      ;
; -1.342 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.378      ;
; -1.341 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.377      ;
; -1.341 ; synthesizer:s|generator:gen|address_g3[5] ; synthesizer:s|generator:gen|address_g3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.377      ;
; -1.338 ; synthesizer:s|generator:gen|address_g3[5] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.374      ;
; -1.326 ; synthesizer:s|generator:gen|address_c3[5] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.362      ;
; -1.322 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.358      ;
; -1.319 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.355      ;
; -1.318 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.354      ;
; -1.316 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.352      ;
; -1.315 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.351      ;
; -1.313 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.013     ; 2.336      ;
; -1.304 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.340      ;
; -1.302 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.027      ; 2.365      ;
; -1.294 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.330      ;
; -1.290 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.326      ;
; -1.289 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.325      ;
; -1.289 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.325      ;
; -1.289 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.102      ; 2.427      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.280 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.679      ; 3.225      ;
; 0.281 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.679      ; 3.226      ;
; 0.331 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.675      ; 3.272      ;
; 0.362 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.675      ; 3.303      ;
; 0.364 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.675      ; 3.305      ;
; 0.391 ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                             ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|st.st_play                                                                                                                                                                                                                               ; synthesizer:s|st.st_play                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                               ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                      ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                           ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[2]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[2]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.519 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[5]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[7]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[6]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.522 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[3]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[3]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.526 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                              ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.536 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                         ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.536 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.539 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.679      ; 3.484      ;
; 0.539 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.679      ; 3.484      ;
; 0.541 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.544 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.810      ;
; 0.545 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[3]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.545 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[1]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.549 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.815      ;
; 0.552 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.818      ;
; 0.552 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.818      ;
; 0.555 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.556 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.557 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.823      ;
; 0.562 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.828      ;
; 0.562 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.675      ; 3.503      ;
; 0.564 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.675      ; 3.505      ;
; 0.565 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.675      ; 3.506      ;
; 0.572 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.679      ; 3.517      ;
; 0.572 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.679      ; 3.517      ;
; 0.573 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.679      ; 3.518      ;
; 0.603 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.679      ; 3.548      ;
; 0.634 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.677      ; 3.577      ;
; 0.651 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.653 ; synthesizer:s|olrck                                                                                                                                                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.660 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.677      ; 3.603      ;
; 0.672 ; synthesizer:s|st.st_play_done                                                                                                                                                                                                                          ; synthesizer:s|st.st_play_start                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.938      ;
; 0.682 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                               ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.948      ;
; 0.683 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                               ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.949      ;
; 0.712 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.978      ;
; 0.718 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                      ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|last_test_clk                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.984      ;
; 0.735 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.000      ;
; 0.757 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.671      ; 3.694      ;
; 0.773 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.039      ;
; 0.780 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.680      ; 3.726      ;
; 0.780 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1] ; AUD_DACLRCK  ; CLOCK_50    ; -0.500       ; 2.679      ; 3.225      ;
; 0.781 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0] ; AUD_DACLRCK  ; CLOCK_50    ; -0.500       ; 2.679      ; 3.226      ;
; 0.787 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.053      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_DACLRCK'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.541 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|address_b3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.807      ;
; 0.545 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.811      ;
; 0.547 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.813      ;
; 0.770 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.013     ; 1.023      ;
; 0.774 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.013     ; 1.027      ;
; 0.793 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.059      ;
; 0.800 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.067      ;
; 0.809 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; synthesizer:s|generator:gen|address_c3[7] ; synthesizer:s|generator:gen|address_c3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.075      ;
; 0.820 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.086      ;
; 0.820 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.086      ;
; 0.821 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.027      ; 1.114      ;
; 0.826 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.092      ;
; 0.843 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.109      ;
; 0.845 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.111      ;
; 0.848 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|address_f3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.114      ;
; 0.849 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|address_e3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.850 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.116      ;
; 0.852 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|address_b3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.118      ;
; 0.852 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.118      ;
; 0.853 ; synthesizer:s|generator:gen|address_e3[4] ; synthesizer:s|generator:gen|address_e3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.119      ;
; 0.853 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.119      ;
; 0.853 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.119      ;
; 0.853 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.119      ;
; 0.892 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.158      ;
; 0.895 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.161      ;
; 0.896 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.162      ;
; 0.926 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.192      ;
; 0.927 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.193      ;
; 0.928 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.194      ;
; 0.940 ; synthesizer:s|generator:gen|address_f3[8] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.206      ;
; 0.951 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.217      ;
; 0.956 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.222      ;
; 0.994 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|address_d3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.260      ;
; 1.010 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.276      ;
; 1.010 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.276      ;
; 1.018 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.013     ; 1.271      ;
; 1.023 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.289      ;
; 1.031 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.297      ;
; 1.035 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.301      ;
; 1.037 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.303      ;
; 1.046 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.013     ; 1.299      ;
; 1.076 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.172      ; 0.982      ;
; 1.088 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.354      ;
; 1.088 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.354      ;
; 1.089 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.355      ;
; 1.089 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.355      ;
; 1.089 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.355      ;
; 1.099 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.365      ;
; 1.099 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.365      ;
; 1.110 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.376      ;
; 1.115 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.381      ;
; 1.143 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.409      ;
; 1.155 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.013     ; 1.408      ;
; 1.166 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|address_g3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.432      ;
; 1.167 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.433      ;
; 1.168 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.434      ;
; 1.169 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.435      ;
; 1.170 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.436      ;
; 1.171 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.437      ;
; 1.191 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|address_e3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.457      ;
; 1.192 ; synthesizer:s|generator:gen|address_f3[8] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.458      ;
; 1.194 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.316      ; 1.244      ;
; 1.194 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.460      ;
; 1.194 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.460      ;
; 1.197 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.463      ;
; 1.199 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.465      ;
; 1.201 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.467      ;
; 1.203 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.469      ;
; 1.203 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.469      ;
; 1.206 ; synthesizer:s|generator:gen|address_d3[3] ; synthesizer:s|generator:gen|address_d3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.472      ;
; 1.207 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|address_d3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.473      ;
; 1.207 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.473      ;
; 1.212 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.478      ;
; 1.213 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.479      ;
; 1.214 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.480      ;
; 1.221 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.487      ;
; 1.222 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.488      ;
; 1.222 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.488      ;
; 1.230 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.496      ;
; 1.231 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.498      ;
; 1.233 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.499      ;
; 1.233 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.499      ;
; 1.234 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.500      ;
; 1.235 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.501      ;
; 1.235 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.501      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_DACLRCK'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; 3.746 ; 3.746 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 1.485 ; 1.485 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 7.050 ; 7.050 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 7.050 ; 7.050 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 6.598 ; 6.598 ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; 6.525 ; 6.525 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 5.994 ; 5.994 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 6.598 ; 6.598 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 2.300 ; 2.300 ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; -3.516 ; -3.516 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -0.280 ; -0.280 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -4.401 ; -4.401 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -4.401 ; -4.401 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; -0.398 ; -0.398 ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; -1.925 ; -1.925 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; -1.753 ; -1.753 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; -1.411 ; -1.411 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; -0.398 ; -0.398 ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; -0.682 ; -0.682 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 6.690 ; 6.690 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 9.491 ; 9.491 ; Rise       ; CLOCK_50                                                   ;
; LEDR[*]    ; CLOCK_50   ; 9.321 ; 9.321 ; Rise       ; CLOCK_50                                                   ;
;  LEDR[0]   ; CLOCK_50   ; 9.321 ; 9.321 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 2.970 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 2.970 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 6.690 ; 6.690 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 7.782 ; 7.782 ; Rise       ; CLOCK_50                                                   ;
; LEDR[*]    ; CLOCK_50   ; 9.321 ; 9.321 ; Rise       ; CLOCK_50                                                   ;
;  LEDR[0]   ; CLOCK_50   ; 9.321 ; 9.321 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 2.970 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 2.970 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.218 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 7.691 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.218     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 7.691     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------+
; Fast Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -3.064 ; -91.926       ;
; AUD_DACLRCK ; -0.398 ; -23.024       ;
+-------------+--------+---------------+


+--------------------------------------+
; Fast Model Hold Summary              ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -0.206 ; -1.810        ;
; AUD_DACLRCK ; 0.215  ; 0.000         ;
+-------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; AUD_DACLRCK ; -1.423 ; -415.818        ;
; CLOCK_50    ; 7.873  ; 0.000           ;
+-------------+--------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.064 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.168     ; 3.895      ;
; -3.064 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.168     ; 3.895      ;
; -3.064 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.168     ; 3.895      ;
; -3.064 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.168     ; 3.895      ;
; -3.064 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.168     ; 3.895      ;
; -3.064 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.168     ; 3.895      ;
; -3.064 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.168     ; 3.895      ;
; -3.064 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.168     ; 3.895      ;
; -3.064 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.168     ; 3.895      ;
; -3.045 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.104     ; 3.940      ;
; -3.045 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.104     ; 3.940      ;
; -3.045 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.104     ; 3.940      ;
; -3.045 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.104     ; 3.940      ;
; -3.045 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.104     ; 3.940      ;
; -3.045 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.104     ; 3.940      ;
; -3.045 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.104     ; 3.940      ;
; -3.045 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.104     ; 3.940      ;
; -3.045 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.104     ; 3.940      ;
; -3.038 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.177     ; 3.860      ;
; -3.038 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.177     ; 3.860      ;
; -3.038 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.177     ; 3.860      ;
; -3.038 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.177     ; 3.860      ;
; -3.038 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.177     ; 3.860      ;
; -3.038 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.177     ; 3.860      ;
; -3.038 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.177     ; 3.860      ;
; -3.038 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.177     ; 3.860      ;
; -3.038 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.177     ; 3.860      ;
; -3.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.157     ; 3.868      ;
; -3.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.157     ; 3.868      ;
; -3.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.157     ; 3.868      ;
; -3.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.157     ; 3.868      ;
; -3.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.157     ; 3.868      ;
; -3.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.157     ; 3.868      ;
; -3.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.157     ; 3.868      ;
; -3.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.157     ; 3.868      ;
; -3.026 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.157     ; 3.868      ;
; -3.018 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.879      ;
; -3.018 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.879      ;
; -3.018 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.879      ;
; -3.018 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.879      ;
; -3.018 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.879      ;
; -3.018 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.879      ;
; -3.018 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.879      ;
; -3.018 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.879      ;
; -3.018 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.879      ;
; -3.010 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg0   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.179     ; 3.830      ;
; -3.010 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg1   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.179     ; 3.830      ;
; -3.010 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg2   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.179     ; 3.830      ;
; -3.010 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg3   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.179     ; 3.830      ;
; -3.010 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg4   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.179     ; 3.830      ;
; -3.010 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg5   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.179     ; 3.830      ;
; -3.010 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg6   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.179     ; 3.830      ;
; -3.010 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg7   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.179     ; 3.830      ;
; -3.010 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg8   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.179     ; 3.830      ;
; -3.009 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.859      ;
; -3.009 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.859      ;
; -3.009 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.859      ;
; -3.009 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.859      ;
; -3.009 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.859      ;
; -3.009 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.859      ;
; -3.009 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.859      ;
; -3.009 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.859      ;
; -3.009 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.859      ;
; -3.005 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.855      ;
; -3.005 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.855      ;
; -3.005 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.855      ;
; -3.005 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.855      ;
; -3.005 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.855      ;
; -3.005 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.855      ;
; -3.005 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.855      ;
; -3.005 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.855      ;
; -3.005 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.149     ; 3.855      ;
; -2.997 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.130     ; 3.866      ;
; -2.997 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.130     ; 3.866      ;
; -2.997 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.130     ; 3.866      ;
; -2.997 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.130     ; 3.866      ;
; -2.997 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.130     ; 3.866      ;
; -2.997 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.130     ; 3.866      ;
; -2.997 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.130     ; 3.866      ;
; -2.997 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.130     ; 3.866      ;
; -2.997 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.130     ; 3.866      ;
; -2.996 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.857      ;
; -2.996 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.857      ;
; -2.996 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.857      ;
; -2.996 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.857      ;
; -2.996 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.857      ;
; -2.996 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.857      ;
; -2.996 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.857      ;
; -2.996 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.857      ;
; -2.996 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.138     ; 3.857      ;
; -2.991 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.185     ; 3.805      ;
; -2.991 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.185     ; 3.805      ;
; -2.991 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.185     ; 3.805      ;
; -2.991 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.185     ; 3.805      ;
; -2.991 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.185     ; 3.805      ;
; -2.991 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.185     ; 3.805      ;
; -2.991 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.185     ; 3.805      ;
; -2.991 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.185     ; 3.805      ;
; -2.991 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.185     ; 3.805      ;
; -2.968 ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.112     ; 3.855      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_DACLRCK'                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.398 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.023      ; 1.453      ;
; -0.396 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.030      ; 1.458      ;
; -0.339 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.029     ; 1.342      ;
; -0.338 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.071      ; 0.908      ;
; -0.333 ; synthesizer:s|generator:gen|address_d3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.071      ; 0.903      ;
; -0.329 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.071      ; 0.899      ;
; -0.329 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.071      ; 0.899      ;
; -0.327 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.071      ; 0.897      ;
; -0.327 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.030      ; 1.389      ;
; -0.323 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.071      ; 0.893      ;
; -0.315 ; synthesizer:s|generator:gen|address_d3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.071      ; 0.885      ;
; -0.302 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.104      ; 0.905      ;
; -0.295 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.030      ; 1.357      ;
; -0.293 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.023      ; 1.348      ;
; -0.286 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.006      ; 1.324      ;
; -0.284 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.175      ; 0.958      ;
; -0.284 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.182      ; 0.965      ;
; -0.278 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.010     ; 1.300      ;
; -0.274 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.052      ; 1.358      ;
; -0.271 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.023      ; 1.326      ;
; -0.269 ; synthesizer:s|generator:gen|address_c3[5] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.301      ;
; -0.263 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.151      ; 0.913      ;
; -0.263 ; synthesizer:s|generator:gen|address_a3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.182      ; 0.944      ;
; -0.257 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.151      ; 0.907      ;
; -0.255 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.109      ; 0.863      ;
; -0.255 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.151      ; 0.905      ;
; -0.254 ; synthesizer:s|generator:gen|address_e3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.151      ; 0.904      ;
; -0.254 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.175      ; 0.928      ;
; -0.249 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.175      ; 0.923      ;
; -0.247 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.006      ; 1.285      ;
; -0.246 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.175      ; 0.920      ;
; -0.244 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.059      ; 1.335      ;
; -0.243 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.151      ; 0.893      ;
; -0.242 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.162      ; 0.903      ;
; -0.241 ; synthesizer:s|generator:gen|address_e3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.151      ; 0.891      ;
; -0.241 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.175      ; 0.915      ;
; -0.240 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.175      ; 0.914      ;
; -0.239 ; synthesizer:s|generator:gen|address_b3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.175      ; 0.913      ;
; -0.238 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.010     ; 1.260      ;
; -0.236 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.181      ; 0.916      ;
; -0.231 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.182      ; 0.912      ;
; -0.230 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.262      ;
; -0.227 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.182      ; 0.908      ;
; -0.225 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.104      ; 0.828      ;
; -0.220 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.029     ; 1.223      ;
; -0.214 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.132      ; 0.845      ;
; -0.211 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.052      ; 1.295      ;
; -0.205 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.132      ; 0.836      ;
; -0.201 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.233      ;
; -0.199 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.231      ;
; -0.196 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.228      ;
; -0.192 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.030      ; 1.254      ;
; -0.191 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.030      ; 1.253      ;
; -0.191 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.010     ; 1.213      ;
; -0.188 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.018     ; 1.202      ;
; -0.184 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.216      ;
; -0.181 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.213      ;
; -0.179 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.211      ;
; -0.178 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.210      ;
; -0.175 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.059      ; 1.266      ;
; -0.173 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.101      ; 0.773      ;
; -0.171 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.115      ; 0.785      ;
; -0.169 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.052      ; 1.253      ;
; -0.168 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.010     ; 1.190      ;
; -0.166 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.109      ; 0.774      ;
; -0.166 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.198      ;
; -0.161 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg4   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.134      ; 0.794      ;
; -0.160 ; synthesizer:s|generator:gen|address_c3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg8   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.109      ; 0.768      ;
; -0.160 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg1   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.099      ; 0.758      ;
; -0.159 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.109      ; 0.767      ;
; -0.159 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.182      ; 0.840      ;
; -0.158 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.109      ; 0.766      ;
; -0.158 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.190      ;
; -0.157 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.010     ; 1.179      ;
; -0.157 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.018     ; 1.171      ;
; -0.156 ; synthesizer:s|generator:gen|address_c3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg5   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.109      ; 0.764      ;
; -0.152 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg0   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.099      ; 0.750      ;
; -0.151 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.109      ; 0.759      ;
; -0.151 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.109      ; 0.759      ;
; -0.151 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.183      ;
; -0.148 ; synthesizer:s|generator:gen|address_b3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.109      ; 0.756      ;
; -0.148 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg3   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.124      ; 0.771      ;
; -0.147 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.052      ; 1.231      ;
; -0.146 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.109      ; 0.754      ;
; -0.146 ; synthesizer:s|generator:gen|address_c3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg6   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.109      ; 0.754      ;
; -0.146 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.164      ; 0.809      ;
; -0.146 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.006      ; 1.184      ;
; -0.143 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.059      ; 1.234      ;
; -0.141 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.182      ; 0.822      ;
; -0.140 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg4   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.109      ; 0.748      ;
; -0.139 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg0   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.124      ; 0.762      ;
; -0.139 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.029     ; 1.142      ;
; -0.138 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg1   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.124      ; 0.761      ;
; -0.135 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.182      ; 0.816      ;
; -0.135 ; synthesizer:s|generator:gen|address_g3[6] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.167      ;
; -0.132 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.010     ; 1.154      ;
; -0.132 ; synthesizer:s|generator:gen|address_g3[6] ; synthesizer:s|generator:gen|address_g3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.164      ;
; -0.131 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.182      ; 0.812      ;
; -0.131 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.029     ; 1.134      ;
; -0.130 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.132      ; 0.761      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.206 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.653      ; 1.599      ;
; -0.206 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.653      ; 1.599      ;
; -0.188 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.613      ;
; -0.175 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.626      ;
; -0.175 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.626      ;
; -0.107 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.653      ; 1.698      ;
; -0.091 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.710      ;
; -0.091 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.710      ;
; -0.090 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.711      ;
; -0.081 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.653      ; 1.724      ;
; -0.081 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.653      ; 1.724      ;
; -0.081 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.653      ; 1.724      ;
; -0.081 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.653      ; 1.724      ;
; -0.058 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.653      ; 1.747      ;
; -0.050 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                     ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 1.753      ;
; -0.048 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                                     ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 1.755      ;
; -0.001 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.654      ; 1.805      ;
; 0.022  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.654      ; 1.828      ;
; 0.024  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                           ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.648      ; 1.824      ;
; 0.026  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                     ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 1.829      ;
; 0.050  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.649      ; 1.851      ;
; 0.058  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff                                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.653      ; 1.863      ;
; 0.072  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.653      ; 1.877      ;
; 0.092  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.702      ; 1.932      ;
; 0.106  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|olrck                                                                                                                                                                                                                                                     ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.637      ; 1.895      ;
; 0.121  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff                                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.651      ; 1.924      ;
; 0.134  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.710      ; 1.982      ;
; 0.142  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[0]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 1.949      ;
; 0.142  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[1]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 1.949      ;
; 0.142  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[2]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 1.949      ;
; 0.142  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[3]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 1.949      ;
; 0.142  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[4]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 1.949      ;
; 0.142  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[5]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 1.949      ;
; 0.142  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.655      ; 1.949      ;
; 0.191  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[0]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.636      ; 1.979      ;
; 0.191  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[1]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.636      ; 1.979      ;
; 0.191  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[2]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.636      ; 1.979      ;
; 0.191  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[3]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.636      ; 1.979      ;
; 0.191  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[4]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.636      ; 1.979      ;
; 0.191  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[5]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.636      ; 1.979      ;
; 0.191  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.636      ; 1.979      ;
; 0.215  ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                             ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|st.st_play                                                                                                                                                                                                                               ; synthesizer:s|st.st_play                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                               ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                      ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                           ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[7]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[2]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[2]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[6]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[5]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.241  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[3]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[3]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                              ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                         ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_DACLRCK'                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.249 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.406      ;
; 0.358 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.010     ; 0.500      ;
; 0.358 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.018      ; 0.528      ;
; 0.361 ; synthesizer:s|generator:gen|address_c3[7] ; synthesizer:s|generator:gen|address_c3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.010     ; 0.504      ;
; 0.363 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.515      ;
; 0.367 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.525      ;
; 0.377 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|address_f3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|address_b3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; synthesizer:s|generator:gen|address_e3[4] ; synthesizer:s|generator:gen|address_e3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.532      ;
; 0.383 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.535      ;
; 0.388 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.540      ;
; 0.405 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.557      ;
; 0.406 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.558      ;
; 0.407 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.559      ;
; 0.416 ; synthesizer:s|generator:gen|address_f3[8] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.568      ;
; 0.423 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.575      ;
; 0.423 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.575      ;
; 0.423 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.575      ;
; 0.424 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.576      ;
; 0.424 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.576      ;
; 0.444 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|address_d3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.596      ;
; 0.454 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.606      ;
; 0.459 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.611      ;
; 0.460 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.612      ;
; 0.460 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.612      ;
; 0.460 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.612      ;
; 0.464 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.616      ;
; 0.475 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.627      ;
; 0.475 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.627      ;
; 0.475 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.627      ;
; 0.476 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.628      ;
; 0.478 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.010     ; 0.620      ;
; 0.479 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.010     ; 0.621      ;
; 0.486 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.638      ;
; 0.490 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.642      ;
; 0.490 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.642      ;
; 0.500 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.654      ;
; 0.504 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.660      ;
; 0.510 ; synthesizer:s|generator:gen|address_d3[3] ; synthesizer:s|generator:gen|address_d3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.663      ;
; 0.516 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; -0.010     ; 0.658      ;
; 0.517 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|address_b3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.670      ;
; 0.520 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.672      ;
; 0.521 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.673      ;
; 0.522 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.674      ;
; 0.522 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.674      ;
; 0.522 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.674      ;
; 0.523 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.675      ;
; 0.524 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.676      ;
; 0.526 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.678      ;
; 0.526 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.678      ;
; 0.533 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.685      ;
; 0.535 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.687      ;
; 0.538 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.690      ;
; 0.539 ; synthesizer:s|generator:gen|address_b3[6] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; synthesizer:s|generator:gen|address_f3[8] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.693      ;
; 0.542 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.694      ;
; 0.543 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.695      ;
; 0.543 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.695      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_DACLRCK'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; 2.022 ; 2.022 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 0.368 ; 0.368 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 3.729 ; 3.729 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 3.729 ; 3.729 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 2.776 ; 2.776 ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; 2.771 ; 2.771 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 2.498 ; 2.498 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 2.776 ; 2.776 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 0.836 ; 0.836 ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; 1.822 ; 1.822 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; -1.902 ; -1.902 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 0.206  ; 0.206  ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -2.427 ; -2.427 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -2.427 ; -2.427 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.025  ; 0.025  ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; -0.600 ; -0.600 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 0.025  ; 0.025  ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; -0.135 ; -0.135 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 3.817 ; 3.817 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 4.040 ; 4.040 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 5.044 ; 5.044 ; Rise       ; CLOCK_50                                                   ;
; LEDR[*]    ; CLOCK_50   ; 5.138 ; 5.138 ; Rise       ; CLOCK_50                                                   ;
;  LEDR[0]   ; CLOCK_50   ; 5.138 ; 5.138 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 1.505 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 1.505 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 3.817 ; 3.817 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 4.040 ; 4.040 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 4.302 ; 4.302 ; Rise       ; CLOCK_50                                                   ;
; LEDR[*]    ; CLOCK_50   ; 5.138 ; 5.138 ; Rise       ; CLOCK_50                                                   ;
;  LEDR[0]   ; CLOCK_50   ; 5.138 ; 5.138 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 1.505 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 1.505 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.461 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.235 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.461     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.235     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -7.245   ; -0.206 ; N/A      ; N/A     ; -1.423              ;
;  AUD_DACLRCK     ; -2.075   ; 0.215  ; N/A      ; N/A     ; -1.423              ;
;  CLOCK_50        ; -7.245   ; -0.206 ; N/A      ; N/A     ; 7.873               ;
; Design-wide TNS  ; -428.563 ; -1.81  ; 0.0      ; 0.0     ; -415.818            ;
;  AUD_DACLRCK     ; -185.004 ; 0.000  ; N/A      ; N/A     ; -415.818            ;
;  CLOCK_50        ; -243.559 ; -1.810 ; N/A      ; N/A     ; 0.000               ;
+------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; 3.746 ; 3.746 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 1.485 ; 1.485 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 7.050 ; 7.050 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 7.050 ; 7.050 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 6.598 ; 6.598 ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; 6.525 ; 6.525 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 5.994 ; 5.994 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 6.598 ; 6.598 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 2.300 ; 2.300 ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; -1.902 ; -1.902 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 0.206  ; 0.206  ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -2.427 ; -2.427 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -2.427 ; -2.427 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.025  ; 0.025  ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; -0.600 ; -0.600 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 0.025  ; 0.025  ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; -0.135 ; -0.135 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 6.690 ; 6.690 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 9.491 ; 9.491 ; Rise       ; CLOCK_50                                                   ;
; LEDR[*]    ; CLOCK_50   ; 9.321 ; 9.321 ; Rise       ; CLOCK_50                                                   ;
;  LEDR[0]   ; CLOCK_50   ; 9.321 ; 9.321 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 2.970 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 2.970 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 3.817 ; 3.817 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 4.040 ; 4.040 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 4.302 ; 4.302 ; Rise       ; CLOCK_50                                                   ;
; LEDR[*]    ; CLOCK_50   ; 5.138 ; 5.138 ; Rise       ; CLOCK_50                                                   ;
;  LEDR[0]   ; CLOCK_50   ; 5.138 ; 5.138 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 1.505 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 1.505 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; AUD_DACLRCK ; AUD_DACLRCK ; 0        ; 126      ; 0        ; 592      ;
; AUD_DACLRCK ; CLOCK_50    ; 2120     ; 104      ; 0        ; 0        ;
; CLOCK_50    ; CLOCK_50    ; 5777     ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; AUD_DACLRCK ; AUD_DACLRCK ; 0        ; 126      ; 0        ; 592      ;
; AUD_DACLRCK ; CLOCK_50    ; 2120     ; 104      ; 0        ; 0        ;
; CLOCK_50    ; CLOCK_50    ; 5777     ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 436   ; 436  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 02 13:59:05 2024
Info: Command: quartus_sta Part7b -c Part7b
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Part7b.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {s|Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]} {s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name AUD_DACLRCK AUD_DACLRCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.245
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.245      -243.559 CLOCK_50 
    Info (332119):    -2.075      -185.004 AUD_DACLRCK 
Info (332146): Worst-case hold slack is 0.280
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.280         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 AUD_DACLRCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -415.818 AUD_DACLRCK 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.064       -91.926 CLOCK_50 
    Info (332119):    -0.398       -23.024 AUD_DACLRCK 
Info (332146): Worst-case hold slack is -0.206
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.206        -1.810 CLOCK_50 
    Info (332119):     0.215         0.000 AUD_DACLRCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -415.818 AUD_DACLRCK 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4550 megabytes
    Info: Processing ended: Sat Mar 02 13:59:05 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


