
src/K5Stack10MidiTop.v
src/GpioBlock/GpioCsr.v
src/GpioBlock/GpioBlock.v
src/UltraSimpleInterfaceBus/USIB.v
src/SPIBlock/SPICsr.v
src/SPIBlock/SPIBlock.v
src/SPIBlock/SPISignal.v
src/SPIBlock/SPISignalMux.v
src/common/CkeGenerator.v

-v /tools/efinity/2022.2/sim_models/verilog/efx_lut4.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_add.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_ff.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_gbufce.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_ram_5k.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_dpram_5k.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_mult.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_ram_10k.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_ram10.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_dpram10.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_srl8.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_comb4.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_dsp48.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_dsp24.v
-v /tools/efinity/2022.2/sim_models/verilog/efx_dsp12.v
