# ğŸ‘‹ Hey, Iâ€™m Hani Ahmed

ğŸ“ Electrical Engineering @ TMU (Co-op)  
ğŸ”§ Digital Design & Embedded Systems Enthusiast  
ğŸ’» Pythonic Problem-Solver | âš™ï¸ HDL Architect | ğŸ” Debug Detective  
ğŸŒ Portfolio: [haniii.vercel.app](https://haniii.vercel.app)

---

## ğŸš€ About Me

ğŸ§  Passionate about hardware-software co-design, digital systems, and embedded innovation  
ğŸ› ï¸ Crafting CPUs in SystemVerilog and building amplifiers on breadboards  
ğŸ“Š Obsessed with waveform analysis, testbenches, and clean circuit design  
ğŸ¤ Strong believer in cross-functional collaboration and real-world problem solving  
ğŸ’¼ Currently at TMU Facilities optimizing systems through automation and scripting  

---

## ğŸ› ï¸ Tech Stack & Tools

**ğŸ”Œ Hardware Design:**  
`SystemVerilog` | `VHDL` | `Verilog` | `Quartus II` | `ModelSim` | `LTSpice` | `Multisim` | `Arduino`

**ğŸ§‘â€ğŸ’» Programming & Scripting:**  
`Python` | `C/C++` | `Java` | `Shell` (basic) | `SQL (Postgres)`

**ğŸ§ª Debugging & Verification:**  
Testbench Dev | RTL Simulation | Waveform Analysis | FSMs | Timing Analysis

**âš™ï¸ Platforms & Tools:**  
Linux (basic) | Git | VS Code | Visual Studio | Eclipse | Render | GitHub Actions

---

## ğŸ§ª Selected Projects

### ğŸ”§ RISC-V 5-Stage CPU (SystemVerilog)
- Designed an ALU, PC, pipelining support, and simulation testbenches  
- Modular architecture built for RTL-level testability

### ğŸ”§ Simple CPU Architecture (FPGA)
- VHDL-based CPU w/ 7-segment display output  
- Focus on FSM logic, ALU operations, and real-time display control

### ğŸŒ FastAPI BobaCloud Microservice
- RESTful API for drink orders w/ CI, Pytest, and public deployment  
- Auto-tested with GitHub Actions

### ğŸ® Simon Memory Game (Java + Processing)
- GUI-based memory game with animations, audio, and game state logic

### ğŸ“Š Common-Emitter & Common-Base Amplifiers
- Designed, built, and analyzed gain, loading, and biasing effects  
- Compared theoretical vs experimental results via oscilloscope

### ğŸ’¡ Diode & Regulator Experiments
- Diode IV curves, wave-shaping behavior, and regulator stability testing  
- Circuit debugging, small-signal behavior, and voltage ripple analysis

---

## ğŸ’¼ Experience

### ğŸ¢ FMD Intern â€“ Systems Support  
**TMU Facilities Management & Development** | Toronto, ON | *May 2024 â€“ Present*  
- Deployed 50+ tablets and implemented Archibus to streamline operations  
- Created Python automation scripts reducing water usage by 15%  
- Authored documentation cutting IT support requests by 25%

### ğŸ”§ Volunteer â€“ Computer Refurbishment  
**Siemens Canada** | Oakville, ON | *Jul 2023 â€“ Aug 2023*  
- Refurbished 500+ machines; restored and optimized hardware  
- Improved operational efficiency by 20% through hands-on system tuning

---

## ğŸ§  Education

**Bachelor of Engineering (BEng)** â€“ Electrical Engineering  
Toronto Metropolitan University, 2023 â€“ 2027  
_Courses: Microprocessor Systems, Digital Systems, Electronic Circuits_

---

## ğŸ“¬ Connect With Me

ğŸ“§ haniahmd004@gmail.com  
ğŸ”— [LinkedIn](https://linkedin.com/in/haniahmd)  
ğŸ’» [GitHub](https://github.com/Airlles)  
ğŸŒ [Portfolio](https://haniii.vercel.app)

---

## ğŸ§¢ Programming Badges (Add Images)

<!-- You can add shields.io badges or custom icons below -->
![Python](https://img.shields.io/badge/Python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-blue?style=for-the-badge)
![VHDL](https://img.shields.io/badge/VHDL-purple?style=for-the-badge)
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-blue?style=for-the-badge&logo=c%2B%2B&logoColor=white)
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)
![Linux](https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black)

---

â­ï¸ Always building. Always debugging. Always learning.
