// Seed: 3827572995
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    output wor id_4,
    output tri id_5,
    output tri id_6,
    output uwire id_7,
    input wire id_8,
    output supply0 id_9,
    input wor id_10,
    output tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    input wire id_14,
    input supply0 id_15,
    input tri1 id_16,
    input wand id_17,
    input tri0 id_18,
    input wand id_19,
    input tri0 id_20
);
  wand id_22;
  assign id_13 = id_22;
  assign module_1.id_9 = 0;
  wire id_23;
  specify
    (id_24 => id_25) = (1  : id_22  : 1, 1 - 1);
    specparam id_26 = id_23;
    (id_27 => id_28) = 1;
    (id_29 => id_30) = (1'b0 : 1  : id_20, 1  : id_14  : 1);
    specparam id_31 = id_1;
  endspecify
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output wand id_2
    , id_11,
    input uwire id_3,
    input tri id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wire id_8,
    output supply0 id_9
);
  wire id_12;
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_6,
      id_7,
      id_5,
      id_9,
      id_5,
      id_5,
      id_4,
      id_2,
      id_8,
      id_2,
      id_4,
      id_9,
      id_4,
      id_4,
      id_6,
      id_3,
      id_4,
      id_3,
      id_7
  );
  wire  id_15;
  uwire id_16 = 1 - 1;
  wire  id_17;
endmodule
