{
    "code": "module TopModule (\n    input logic clk,         // Clock signal\n    input logic aresetn,     // Active-low asynchronous reset\n    input logic x,           // Input signal\n    output logic z           // Output signal\n);\n\n    // State encoding\n    typedef enum logic [1:0] {\n        S0 = 2'b00,          // Initial state\n        S1 = 2'b01,          // State after detecting '1'\n        S2 = 2'b10           // State after detecting '10'\n    } state_t;\n\n    state_t current_state, next_state;\n\n    // State transition logic\n    always_ff @(posedge clk or negedge aresetn) begin\n        if (!aresetn)\n            current_state <= S0; // Reset to initial state\n        else\n            current_state <= next_state;\n    end\n\n    // Next state logic\n    always_comb begin\n        // Default assignments\n        next_state = current_state;\n        z = 1'b0;\n\n        case (current_state)\n            S0: begin\n                if (x)\n                    next_state = S1;\n            end\n            S1: begin\n                if (!x)\n                    next_state = S2;\n            end\n            S2: begin\n                if (x) begin\n                    next_state = S1;\n                    z = 1'b1; // Sequence \"101\" detected\n                end else begin\n                    next_state = S0;\n                end\n            end\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}