// Seed: 1431986896
module module_0 (
    input id_0,
    output logic id_1
);
  type_4(
      1 == 1 && id_1, 1 + 1, 1'b0
  );
  logic id_2;
endmodule
