

================================================================
== Vitis HLS Report for 'sin_or_cos_float_Pipeline_1'
================================================================
* Date:           Tue Jul 18 18:12:11 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        threed_render_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.153 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        2|        2|         1|          1|          1|     2|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    114|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      68|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      68|    141|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln311_fu_92_p2   |         +|   0|  0|  10|           2|           1|
    |icmp_ln311_fu_86_p2  |      icmp|   0|  0|   8|           2|           3|
    |c_1_5_fu_134_p3      |    select|   0|  0|  32|           1|          32|
    |c_1_6_fu_142_p3      |    select|   0|  0|  32|           1|          32|
    |p_Val2_s_fu_108_p3   |    select|   0|  0|  32|           1|          32|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 114|           7|         100|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6  |   9|          2|    2|          4|
    |i_fu_40               |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    5|         10|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |c_1_3_fu_48  |  32|   0|   32|          0|
    |c_1_fu_44    |  32|   0|   32|          0|
    |i_fu_40      |   2|   0|    2|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  68|   0|   68|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>_Pipeline_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>_Pipeline_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>_Pipeline_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>_Pipeline_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>_Pipeline_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>_Pipeline_1|  return value|
|p_Result_88         |   in|   32|     ap_none|                   p_Result_88|        scalar|
|p_Result_87         |   in|   32|     ap_none|                   p_Result_87|        scalar|
|c_0_023_out         |  out|   32|      ap_vld|                   c_0_023_out|       pointer|
|c_0_023_out_ap_vld  |  out|    1|      ap_vld|                   c_0_023_out|       pointer|
|c_1_022_out         |  out|   32|      ap_vld|                   c_1_022_out|       pointer|
|c_1_022_out_ap_vld  |  out|    1|      ap_vld|                   c_1_022_out|       pointer|
+--------------------+-----+-----+------------+------------------------------+--------------+

