Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Mon Aug 26 22:47:56 2019
| Host             : ubuntu running 64-bit unknown
| Command          : report_power -file top_bd_wrapper_power_routed.rpt -pb top_bd_wrapper_power_summary_routed.pb -rpx top_bd_wrapper_power_routed.rpx
| Design           : top_bd_wrapper
| Device           : xc7z100ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.160        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.914        |
| Device Static (W)        | 0.247        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 81.2         |
| Junction Temperature (C) | 28.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.141 |        6 |       --- |             --- |
| Slice Logic              |     0.017 |    62153 |       --- |             --- |
|   LUT as Logic           |     0.016 |    32100 |    277400 |           11.57 |
|   Register               |    <0.001 |    20385 |    554800 |            3.67 |
|   LUT as Distributed RAM |    <0.001 |      576 |    108200 |            0.53 |
|   CARRY4                 |    <0.001 |      701 |     69350 |            1.01 |
|   LUT as Shift Register  |    <0.001 |      455 |    108200 |            0.42 |
|   F7/F8 Muxes            |    <0.001 |      504 |    277400 |            0.18 |
|   Others                 |     0.000 |     2751 |       --- |             --- |
| Signals                  |     0.024 |    48078 |       --- |             --- |
| Block RAM                |     0.045 |       38 |       755 |            5.03 |
| MMCM                     |     0.105 |        1 |         8 |           12.50 |
| DSPs                     |    <0.001 |        4 |      2020 |            0.20 |
| I/O                      |     0.007 |       59 |       362 |           16.30 |
| PS7                      |     1.574 |        1 |       --- |             --- |
| Static Power             |     0.247 |          |           |                 |
| Total                    |     2.160 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.303 |       0.226 |      0.077 |
| Vccaux    |       1.800 |     0.102 |       0.059 |      0.043 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.003 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.736 |       0.717 |      0.018 |
| Vccpaux   |       1.800 |     0.086 |       0.075 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                          | Domain                                                                                                                 | Constraint (ns) |
+--------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                     | top_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                           |            20.0 |
| clk_fpga_0                     | top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                              |            20.0 |
| clk_out1_clk_and_rst_clk_wiz_0 | top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0 |            20.0 |
| clkfbout_clk_and_rst_clk_wiz_0 | top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkfbout_clk_and_rst_clk_wiz_0 |            20.0 |
+--------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| top_bd_wrapper            |     1.914 |
|   top_bd_i                |     1.907 |
|     axi_emc_0             |     0.005 |
|       U0                  |     0.005 |
|     axi_smc               |     0.012 |
|       inst                |     0.012 |
|     processing_system7_0  |     1.575 |
|       inst                |     1.575 |
|     swerv_eh1_reference_0 |     0.316 |
|       inst                |     0.316 |
+---------------------------+-----------+


