// Seed: 1846295287
module module_0 ();
  bit id_2;
  final #1 fork id_1 <= -1; join
  assign id_1 = -1'b0;
  always id_1 <= (id_2);
  assign id_1 = -1;
  always_comb @(1 or posedge 1) id_1 <= 1;
  assign id_1 = -1;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input wand id_2,
    input supply0 id_3,
    input wand id_4
);
  always for (id_0 = 1; 1; id_0 = id_2 && 1) if (id_3) disable id_6;
  module_0 modCall_1 ();
endmodule
