set SynModuleInfo {
  {SRCNAME rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 MODELNAME rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 RTLNAME rtl_kernel_wizard_0_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1
    SUBMODULES {
      {MODELNAME rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init RTLNAME rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 MODELNAME rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 RTLNAME rtl_kernel_wizard_0_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11}
  {SRCNAME rtl_kernel_wizard_0 MODELNAME rtl_kernel_wizard_0 RTLNAME rtl_kernel_wizard_0 IS_TOP 1
    SUBMODULES {
      {MODELNAME rtl_kernel_wizard_0_control_s_axi RTLNAME rtl_kernel_wizard_0_control_s_axi BINDTYPE interface TYPE interface_s_axilite}
      {MODELNAME rtl_kernel_wizard_0_regslice_both RTLNAME rtl_kernel_wizard_0_regslice_both BINDTYPE interface TYPE interface_regslice INSTNAME rtl_kernel_wizard_0_regslice_both_U}
    }
  }
}
