$date
	Thu Oct 09 13:54:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! d_out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d_in [3:0] $end
$var reg 1 $ rst $end
$scope module m1 $end
$var wire 1 " clk $end
$var wire 4 % d_in [3:0] $end
$var wire 1 $ rst $end
$var parameter 4 & poly $end
$var reg 4 ' d_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 &
$end
#0
$dumpvars
bx '
bx %
x$
bx #
0"
bx !
$end
#1
0$
#10
b0 !
b0 '
1"
#11
b11 #
b11 %
1$
#20
0"
#30
b11 !
b11 '
1"
#40
0"
#50
1"
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
#110
1"
#120
0"
#130
1"
#140
0"
#150
1"
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
#210
1"
#220
0"
#230
1"
#240
0"
#250
1"
#260
0"
#270
1"
#280
0"
#290
1"
#300
0"
#310
1"
#320
0"
#330
1"
#340
0"
#350
1"
#360
0"
#370
1"
#380
0"
#390
1"
#400
0"
#410
1"
#420
0"
#430
1"
#440
0"
#450
1"
#460
0"
#470
1"
#480
0"
#490
1"
#500
0"
