// Seed: 1891096219
`timescale 1ps / 1ps `timescale 1 ps / 1ps
`define pp_2 0
module module_0 (
    input logic id_0,
    input logic id_1
);
  logic id_2, id_3;
endmodule
