Line number: 
[687, 781]
Comment: 
The block functions as a data generator in synchronous design, based on the input clock edge (`clk_i`). It uses a case switch, checking `addr_i[7:4]`, to generate different outputs (`w1data`) via the `Data_Gen` or `Data_GenW0` function calls in the selected mode `data_mode_i == 4'b0101`. In other modes, `w1data` receives output from `Data_GenW0`. In default case, `w1data` is set to zero. It displays data stored in the last four memory addresses when memory burst length is 8, shifting stored content in `w1data` (`w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;`).