
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000731                       # Number of seconds simulated
sim_ticks                                   731059000                       # Number of ticks simulated
final_tick                                  731059000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 130997                       # Simulator instruction rate (inst/s)
host_op_rate                                   254310                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40760809                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448860                       # Number of bytes of host memory used
host_seconds                                    17.94                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    731059000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          94912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         314688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             409600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        94912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        85760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           85760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1340                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1340                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         129828099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         430454997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             560283096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    129828099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        129828099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      117309273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            117309273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      117309273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        129828099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        430454997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            677592369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000359296750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          135                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          135                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14473                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2104                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6401                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2311                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6401                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2311                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 400960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  142656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  409664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               147904                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    60                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     731057000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6401                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2311                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    368.021769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.580563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.529709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          408     27.76%     27.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          367     24.97%     52.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          159     10.82%     63.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          106      7.21%     70.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           76      5.17%     75.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           57      3.88%     79.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      2.86%     82.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      2.45%     85.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          219     14.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1470                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.362963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.990897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.796039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             81     60.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            31     22.96%     82.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            10      7.41%     90.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            5      3.70%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      2.96%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.74%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.74%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.74%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           135                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.511111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.482319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.013835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              103     76.30%     76.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      5.19%     81.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16     11.85%     93.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      4.44%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      2.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           135                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        92608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       308352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       142656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 126676506.273775428534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 421788118.332446455956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 195136097.086555242538                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2311                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56628250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    180685750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17880832000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38159.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36747.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7737270.45                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    119845250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               237314000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   31325000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19129.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37879.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       548.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       195.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    560.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    202.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5226                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1784                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      83913.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7204260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3806385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                27381900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                8331120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             72514830                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1679520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       167670630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        32677440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         31433580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              400813455                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            548.264169                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            567130750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2383000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    114485500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     85095500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     141115750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    367699250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3391500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1772265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17343060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3304260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         46098000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             50554440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2930400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       156840060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        49679040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         40045380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              372191985                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            509.113471                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            612063250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5673500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      19500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    138722000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    129369500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      93822250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    343971750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    731059000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  220541                       # Number of BP lookups
system.cpu.branchPred.condPredicted            220541                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10387                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               119957                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31342                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                359                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          119957                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             103334                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            16623                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1755                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    731059000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      894960                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      165124                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           648                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           134                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    731059000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    731059000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      273674                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           406                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       731059000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1462119                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             317462                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2617958                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      220541                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             134676                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1050693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21260                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1921                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          276                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    273379                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2909                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1381304                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.686375                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.660826                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   617978     44.74%     44.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4444      0.32%     45.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    54729      3.96%     49.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    54319      3.93%     52.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20454      1.48%     54.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75925      5.50%     59.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16530      1.20%     61.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    40875      2.96%     64.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   496050     35.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1381304                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.150837                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.790523                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   293436                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                342559                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    717456                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 17223                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10630                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5000800                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10630                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   305623                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  164010                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6731                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    720707                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                173603                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4947389                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3111                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14204                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  65178                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  89959                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5644099                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10930780                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4752146                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3775463                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   467106                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                162                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            121                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     80367                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               901615                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              169740                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             49027                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17594                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4868824                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 261                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4774700                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6844                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          307947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       494639                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            197                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1381304                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.456661                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.820790                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              384205     27.81%     27.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               67372      4.88%     32.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              119546      8.65%     41.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109667      7.94%     49.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              160793     11.64%     60.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              154022     11.15%     72.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              124699      9.03%     81.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              110241      7.98%     89.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              150759     10.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1381304                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17044      9.65%      9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   393      0.22%      9.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      9.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      9.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      9.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     62      0.04%      9.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      9.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     16      0.01%      9.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   284      0.16%     10.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     10.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             77633     43.93%     54.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            65108     36.85%     90.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     90.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     90.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     90.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     90.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     90.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     90.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     90.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     90.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3668      2.08%     92.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3281      1.86%     94.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              9164      5.19%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               48      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7899      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2104405     44.07%     44.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12592      0.26%     44.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1924      0.04%     44.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566021     11.85%     56.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  618      0.01%     56.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26921      0.56%     56.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1551      0.03%     57.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390021      8.17%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                672      0.01%     65.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327402      6.86%     72.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9966      0.21%     72.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.58%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               302310      6.33%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              124885      2.62%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          589888     12.35%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41321      0.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4774700                       # Type of FU issued
system.cpu.iq.rate                           3.265603                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      176703                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.037008                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5455226                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2387409                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1999195                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5659025                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2789708                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2722950                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2037971                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2905533                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140501                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        64935                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          305                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9322                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2567                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1646                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10630                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  102412                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9347                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4869085                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1781                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                901615                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               169740                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                160                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    834                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7863                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             89                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5267                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6958                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                12225                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4749071                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                878858                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25629                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1043975                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   181517                       # Number of branches executed
system.cpu.iew.exec_stores                     165117                       # Number of stores executed
system.cpu.iew.exec_rate                     3.248074                       # Inst execution rate
system.cpu.iew.wb_sent                        4726567                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4722145                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3108934                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4907868                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.229658                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633459                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          307993                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10561                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1332920                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.421914                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.198646                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       415097     31.14%     31.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       135676     10.18%     41.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       113278      8.50%     49.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        64533      4.84%     54.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       110820      8.31%     62.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        63208      4.74%     67.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        64955      4.87%     72.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        66568      4.99%     77.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       298785     22.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1332920                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                298785                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5903265                       # The number of ROB reads
system.cpu.rob.rob_writes                     9787122                       # The number of ROB writes
system.cpu.timesIdled                             796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.622318                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.622318                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.606895                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.606895                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4411360                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1707604                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3738034                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2681569                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    765991                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   975423                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1412554                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    731059000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           950.608956                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              486176                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3893                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            124.884665                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   950.608956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.928329                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.928329                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          930                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1825187                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1825187                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    731059000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       730966                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          730966                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159188                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       890154                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           890154                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       890154                       # number of overall hits
system.cpu.dcache.overall_hits::total          890154                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18748                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18748                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1233                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1233                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        19981                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19981                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        19981                       # number of overall misses
system.cpu.dcache.overall_misses::total         19981                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1116299500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1116299500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     81200997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     81200997                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1197500497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1197500497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1197500497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1197500497                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       749714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       749714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       910135                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       910135                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       910135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       910135                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025007                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007686                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021954                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021954                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021954                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021954                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59542.324515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59542.324515                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65856.445255                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65856.445255                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59931.960212                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59931.960212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59931.960212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59931.960212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        20576                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               328                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.731707                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           28                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1340                       # number of writebacks
system.cpu.dcache.writebacks::total              1340                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        15058                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15058                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        15064                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15064                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15064                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15064                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3690                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1227                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4917                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4917                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    255974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    255974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     79707997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     79707997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    335681997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    335681997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    335681997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    335681997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007649                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007649                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005402                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005402                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005402                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005402                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69369.647696                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69369.647696                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64961.692747                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64961.692747                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68269.676022                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68269.676022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68269.676022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68269.676022                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3893                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    731059000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           495.639769                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              119947                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               971                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            123.529351                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   495.639769                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            548235                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           548235                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    731059000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       271309                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          271309                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       271309                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           271309                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       271309                       # number of overall hits
system.cpu.icache.overall_hits::total          271309                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2067                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2067                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2067                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2067                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2067                       # number of overall misses
system.cpu.icache.overall_misses::total          2067                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    133145499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    133145499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    133145499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    133145499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    133145499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    133145499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       273376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       273376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       273376                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       273376                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       273376                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       273376                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007561                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007561                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007561                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007561                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007561                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007561                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64414.851959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64414.851959                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64414.851959                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64414.851959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64414.851959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64414.851959                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1738                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.846154                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          971                       # number of writebacks
system.cpu.icache.writebacks::total               971                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          583                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          583                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          583                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          583                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          583                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          583                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1484                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1484                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104269499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104269499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104269499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104269499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104269499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104269499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005428                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005428                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005428                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005428                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70262.465633                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70262.465633                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70262.465633                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70262.465633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70262.465633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70262.465633                       # average overall mshr miss latency
system.cpu.icache.replacements                    971                       # number of replacements
system.membus.snoop_filter.tot_requests         11265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    731059000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5173                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1340                       # Transaction distribution
system.membus.trans_dist::WritebackClean          971                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2553                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1227                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1227                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3690                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        13727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       157056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       157056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       400448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       400448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  557504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6401                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001562                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039498                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6391     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6401                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21690500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7867497                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           25903500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
