 -osyn  /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synwork/OneBitADCTestLattice_First_Implementation_comp.srs  -top  ADC_top  -hdllog  /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synlog/OneBitADCTestLattice_First_Implementation_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -lattice   -I /home/user/SDR-HLS/Testing/1bitADCLattice  -I /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/  -I /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib   -v2001  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v  -encrypt  -pro  -dmgen  /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work -fv2001 /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/adc_top.v -lib work -fv2001 /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/box_ave.v -lib work -fv2001 /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/sigmadelta_adc.v  -jobname  "compiler" 