[
  {
    "author": [
      {
        "literal": "C. J. Alpert, D. P. Mehta [1.7] B. Korte and J. Vygen, and S. S."
      }
    ],
    "citation-number": [
      "1.1"
    ],
    "container-title": [
      "Handbook Combinatorial Optimization: Theory of Algorithms for Physical Design and Algorithms"
    ],
    "date": [
      "2009"
    ],
    "edition": [
      "3rd"
    ],
    "editor": [
      {
        "literal": "eds."
      }
    ],
    "location": [
      "Automation"
    ],
    "publisher": [
      "Springer",
      "CRC Press"
    ],
    "title": [
      "Sapatnekar"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "T. Cormen, C. Leiserson, [1.10] G. Moore, “Cramming More R. Rivest and C. Stein"
      },
      {
        "family": "Hill",
        "given": "McGraw"
      }
    ],
    "citation-number": [
      "1.4"
    ],
    "container-title": [
      "Algorithms",
      "Electronics"
    ],
    "date": [
      "1965"
    ],
    "edition": [
      "2nd"
    ],
    "editor": [
      {
        "literal": "L. Scheffer, L. Lavagno [1.5] International Technology and G. Martin, eds."
      }
    ],
    "issue": [
      "8"
    ],
    "note": [
      "EDA for IC Roadmap for Semiconductors, Implementation, Circuit Design, and"
    ],
    "pages": [
      "1 11"
    ],
    "title": [
      "Introduction to Components Onto Integrated Circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "date": [
      "2006"
    ],
    "edition": [
      "2009 edition, www.itrs.net/"
    ],
    "publisher": [
      "Process Technology, CRC Press"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "H. Kaeslin, Digital Integrated [1.12] L.-T. Wang, Y.-W."
      }
    ],
    "citation-number": [
      "1.6"
    ],
    "container-title": [
      "Electronic Design Architectures to CMOS Fabrication"
    ],
    "date": [
      "2008",
      "2009"
    ],
    "editor": [
      {
        "given": "Cheng"
      }
    ],
    "location": [
      "Automation"
    ],
    "note": [
      "and Test (Systems on Silicon),"
    ],
    "publisher": [
      "Synthesis, Verification, Cambridge University Press",
      "Morgan Kaufmann"
    ],
    "title": [
      "Chang and Circuit Design: From VLSI K.-T"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "A. E. Caldwell, A. B. Kahng [2.6] G. Karypis, R. Aggarwal, and I. L. Markov, “Design and Imple- V. Kumar and S. Shekhar"
      },
      {
        "family": "Kernighan",
        "given": "B.W."
      },
      {
        "family": "Lin",
        "given": "S."
      }
    ],
    "citation-number": [
      "2.1",
      "2.7"
    ],
    "container-title": [
      "J. in VLSI Domain”, Proc. Design Autom. Experimental Algorithmics"
    ],
    "date": [
      "2000",
      "1997"
    ],
    "note": [
      "2.2] T. Cormen, C. Leiserson, “An Efficient Heuristic Procedure for R. Rivest and C. Stein, Introduction to Partitioning Graphs”, Bell Sys. Tech. J."
    ],
    "pages": [
      "526–529 1–21"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Multilevel mentation of Move-Based Heuristics Hypergraph Partitioning: Application for VLSI Hypergraph Partitioning”"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "given": "Algorithms"
      },
      {
        "family": "Krishnamurthy",
        "given": "B."
      },
      {
        "family": "Dutt",
        "given": "S."
      },
      {
        "family": "Liu",
        "given": "L.-T."
      },
      {
        "family": "Kuo",
        "given": "M.-T."
      },
      {
        "family": "Fiduccia",
        "given": "C.M."
      },
      {
        "family": "Cheng",
        "given": "C.-K."
      },
      {
        "family": "Hu",
        "given": "T.C."
      },
      {
        "family": "Mattheyses",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "2.8",
      "2.3",
      "2.9",
      "2.4"
    ],
    "container-title": [
      "IEEE Trans. on Algorithms”, Proc. Intl. Conf. on CAD, Computers",
      "Handbook T.-T. Y. Lin, “A General Purpose, of Approximation Algorithms and Multiple-Way Partitioning Algorithm”",
      "McGraw Hill",
      "IEEE Trans. on CAD Partitions”, Proc. Design Autom. Conf",
      "IEEE Trans. on CAD"
    ],
    "date": [
      "1970",
      "2003",
      "1984",
      "1993",
      "1995",
      "1982",
      "2007",
      "1994"
    ],
    "edition": [
      "2nd"
    ],
    "editor": [
      {
        "literal": "C.-W. Yeh, C.-K. Cheng and [2.5] T. F. Gonzalez, ed."
      }
    ],
    "issue": [
      "2",
      "5",
      "5",
      "12"
    ],
    "location": [
      "Metaheuristics"
    ],
    "note": [
      "2.10"
    ],
    "pages": [
      "291–307",
      "438–446",
      "370–377",
      "623–630",
      "175–181"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "An Improved",
      "New Faster Min-Cut Algorithm for Partitioning Kernighan-Lin-Type Graph-Partitioning VLSI Networks”",
      "A Linear-Time “A Replication Cut for Two-Way Heuristic for Improving Network Partitioning”"
    ],
    "type": "article-journal",
    "volume": [
      "49",
      "33",
      "14",
      "13"
    ]
  },
  {
    "author": [
      {
        "literal": "C. J. Alpert, D. P. Mehta and [3.10] C. Sechen"
      },
      {
        "family": "Brady",
        "given": "H.N."
      }
    ],
    "citation-number": [
      "3.1",
      "3.2"
    ],
    "container-title": [
      "Proc. Design Autom",
      "IEEE [3.11] L. Stockmeyer, “Optimal Trans. on CAD"
    ],
    "date": [
      "2009",
      "1988",
      "1984"
    ],
    "editor": [
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "issue": [
      "3"
    ],
    "note": [
      "Orientation of Cells in Slicing Floorplan Designs”, Information"
    ],
    "pages": [
      "73–80",
      "250–255"
    ],
    "publisher": [
      "CRC Press",
      "Conf"
    ],
    "title": [
      "Chip Planning",
      "Handbook of Placement and Global Routing of Algorithms for Physical Design Macro/Custom Cell Integrated Circuits Automation",
      "Using Simulated Annealing”",
      "An Approach to Topological Pin Assignment”"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "T.-C."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "given": "Control"
      },
      {
        "family": "Sutanthavibul",
        "given": "S."
      }
    ],
    "citation-number": [
      "3.3",
      "3.12"
    ],
    "container-title": [
      "“An Analytical Approach to Floorplan Design and Optimization”",
      "IEEE Trans. on CAD"
    ],
    "date": [
      "1983",
      "2006"
    ],
    "editor": [
      {
        "family": "Shragowitz",
        "given": "E."
      },
      {
        "family": "Rosen",
        "given": "J.B."
      }
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "91–101",
      "637–650"
    ],
    "publisher": [
      "IEEE Trans"
    ],
    "title": [
      "Modern Floorplanning Based on B*-Tree and Fast Simulated Annealing”"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "S."
      }
    ],
    "citation-number": [
      "3.4"
    ],
    "container-title": [
      "Application to Placement”, Proc"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "761–769"
    ],
    "title": [
      "Linear Ordering and on CAD"
    ],
    "type": "chapter",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Conf",
        "given": "Design Autom"
      },
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "Tian",
        "given": "R."
      },
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Kirkpatrick",
        "given": "S."
      },
      {
        "family": "Gelatt",
        "given": "C.D."
      },
      {
        "family": "Longest Common M. P. Vecchi",
        "given": "Block Placement",
        "particle": "by"
      }
    ],
    "citation-number": [
      "3.13",
      "3.5"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "457–464"
    ],
    "title": [
      "Fast Evaluation of Sequence Pair in",
      "Optimization by Subsequence Computation”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Annealing”",
        "given": "Simulated"
      }
    ],
    "container-title": [
      "Autom. and Test in Europe"
    ],
    "date": [
      "1983",
      "2000"
    ],
    "issue": [
      "4598"
    ],
    "pages": [
      "671–680",
      "106–111"
    ],
    "title": [
      "Science Design"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "family": "Koren",
        "given": "N.L."
      },
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "L",
        "given": "C."
      }
    ],
    "citation-number": [
      "3.6",
      "3.14"
    ],
    "container-title": [
      "Proc. Design Autom. Workshop, Design”, Proc. Design Autom"
    ],
    "date": [
      "1972",
      "1986"
    ],
    "pages": [
      "72–79",
      "101–107"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Pin Assignment",
      "Liu, in Automated Printed Circuit Board “A New Algorithm for Floorplan Design”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "M. D. Moffitt, J. A. Roy, [3.15] J. Xiong, Y.-C. Wong, E. Sarto I. L. Markov and M. E. Pollack, and L. He"
      },
      {
        "family": "Otten",
        "given": "R.H.J.M."
      },
      {
        "family": "Yan",
        "given": "J.Z."
      },
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "Computer Design",
        "given": "Conf",
        "particle": "on"
      }
    ],
    "citation-number": [
      "3.7",
      "3.8"
    ],
    "container-title": [
      "Planning and Placement for Chip-ACM Trans. on Design Autom. of Package Co-Design”, Proc. Asia and Electronic Sys",
      "Enabled Fixed-Outline Floorplanner”, Proc. Design Autom",
      "“Floorplan Design Using Simulated Annealing”, [3.17] T. Yan and H. Murata, Proc. Intl. Conf. on CAD",
      "Proc. Intl"
    ],
    "date": [
      "2008",
      "2006",
      "1983",
      "2008",
      "1984",
      "2006"
    ],
    "editor": [
      {
        "family": "and",
        "given": "R.H.J.M.Otten"
      },
      {
        "family": "Ginneken",
        "given": "L.P.P.P.",
        "particle": "van"
      }
    ],
    "issue": [
      "4",
      "16"
    ],
    "note": [
      "Bundling for Block Placement”, Proc. Intl. Conf. on CAD,"
    ],
    "pages": [
      "1–13",
      "207–212",
      "499–502",
      "3 9",
      "161–166",
      "96–98",
      "172–178"
    ],
    "publisher": [
      "South Pacific Design Autom. Conf",
      "Conf"
    ],
    "title": [
      "Constraint Driven I/O “Constraint-Driven Floorplan Repair”",
      "Efficient Floorplan Optimization”",
      "DeFer: Deferred Decision Making",
      "Fast Wire Length Estimation by Net"
    ],
    "type": "article-journal",
    "volume": [
      "13",
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Breuer",
        "given": "M."
      },
      {
        "literal": "J. Cong and M. Xie, “A Robust J. Design Autom. and Fault-Tolerant Detailed Placement for Mixed-Size IC Computing"
      },
      {
        "family": "Designs”",
        "given": "Proc Asia"
      },
      {
        "family": "Conf",
        "given": "South Pacific Design Autom"
      },
      {
        "family": "Caldwell",
        "given": "A.E."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Dunlop",
        "given": "A.E."
      },
      {
        "family": "Kernighan",
        "given": "Bisection Alone Produce Routable B.W."
      },
      {
        "family": "Caldwell",
        "given": "A.E."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "4.1",
      "4.7",
      "4.2",
      "4.8",
      "4.3"
    ],
    "container-title": [
      "Proc. Design Autom",
      "IEEE Trans. on CAD",
      "Eisenmann and F"
    ],
    "date": [
      "1977",
      "2006",
      "2000",
      "1985"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "Johannes, and End-Case Placers for Standard-Cell “Generic Global Placement and Layout”, IEEE Trans. on CAD 19(11) Floorplanning”, Proc. Design Autom."
    ],
    "pages": [
      "343–382",
      "188–194",
      "477–482",
      "92–98"
    ],
    "publisher": [
      "for Placement of Standard-Cell VLSI Conf"
    ],
    "title": [
      "Min-Cut Placement”",
      "Can Recursive",
      "A Procedure Placements?”",
      "Circuits”",
      "Optimal Partitioners [4.9] H"
    ],
    "type": "article-journal",
    "volume": [
      "10",
      "4"
    ]
  },
  {
    "date": [
      "2000",
      "1998"
    ],
    "location": [
      "Conf"
    ],
    "pages": [
      "1304–1313",
      "269–274"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "T.F."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Hill",
        "given": "D."
      },
      {
        "given": "Method"
      },
      {
        "family": "Shinnerl",
        "given": "System J.R."
      },
      {
        "family": "Sze",
        "given": "K."
      },
      {
        "family": "Xie",
        "given": "M."
      }
    ],
    "citation-number": [
      "4.4",
      "4.10"
    ],
    "container-title": [
      "Proc. Intl. Design, U.S",
      "on Phys. Design"
    ],
    "date": [
      "2001",
      "2006"
    ],
    "note": [
      "4.11] B. Hu, Y. Zeng and M. Marek-Sadowska, “mFAR: [4.5] H. Chen, C.-K. Cheng, Fixed-Points-Addition-Based VLSI N.-C. Chou, A. B. Kahng, Placement Algorithm”, Proc. Intl. Symp."
    ],
    "pages": [
      "212–221"
    ],
    "title": [
      "for High Speed Detailed Placement “mPL6: Enhanced Multilevel of Cells Within an Integrated Circuit Mixed-Size Placement”",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "Patent 6370673"
    ]
  },
  {
    "author": [
      {
        "family": "MacDonald",
        "given": "J.F."
      },
      {
        "family": "Suaris",
        "given": "P."
      },
      {
        "family": "Phys. Design",
        "particle": "on"
      },
      {
        "family": "Yao",
        "given": "B."
      },
      {
        "family": "Zhu",
        "given": "Z."
      },
      {
        "family": "Hu",
        "given": "T.C."
      },
      {
        "family": "Moerder",
        "given": "K."
      }
    ],
    "citation-number": [
      "4.12"
    ],
    "container-title": [
      "Clustering”, Proc. Design Autom. in VLSI Circuit Layout: Theory and Conf"
    ],
    "date": [
      "2005",
      "2003",
      "1985"
    ],
    "editor": [
      {
        "given": "Design"
      }
    ],
    "pages": [
      "239–241",
      "794–799"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "An Algebraic Multigrid Solver for Analytical",
      "Placement with Layout Based “Multiterminal Flows in a Hypergraph”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Shinnerl",
        "given": "J.R."
      },
      {
        "family": "Xie",
        "given": "M."
      },
      {
        "family": "Kong",
        "given": "T."
      },
      {
        "family": "Yuan",
        "given": "X."
      },
      {
        "family": "Hur",
        "given": "S.W."
      },
      {
        "family": "Lillis",
        "given": "J."
      }
    ],
    "citation-number": [
      "4.6",
      "4.13"
    ],
    "container-title": [
      "Hybrid Techniques for Standard Cell ACM Trans. on Design Autom. of Placement”, Proc. Intl. Conf. on CAD, Electronic Sys"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "165–170 389–430"
    ],
    "title": [
      "Mongrel: “Large-Scale Circuit Placement”"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "literal": "A. B. Kahng, I. L. Markov and [4.21] C. Li, M. Xie, C.-K. Koh, J. Cong S. Reda, “On Legalization of Row- and P. H. Madden"
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Tucker",
        "given": "P."
      },
      {
        "family": "Zelikovsky",
        "given": "A."
      }
    ],
    "citation-number": [
      "4.14",
      "4.15"
    ],
    "container-title": [
      "Proc. Great Lakes Placement and White Space Allocation”, Symp. on VLSI",
      "Placements for Wirelength Minimization Modern Circuit Placement: Best with Free Sites”, Proc. Asia and South Practices and Results"
    ],
    "date": [
      "2004",
      "2007",
      "2007"
    ],
    "editor": [
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "214–219",
      "858–871"
    ],
    "publisher": [
      "IEEE",
      "Springer"
    ],
    "title": [
      "Routability-Driven Based Placements”",
      "Optimization of Linear [4.22"
    ],
    "translator": [
      {
        "family": "CAD",
        "particle": "on"
      }
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Conf",
        "given": "Pacific Design Autom"
      },
      {
        "family": "Pan",
        "given": "M."
      },
      {
        "family": "Viswanathan",
        "given": "N."
      },
      {
        "family": "Chu",
        "given": "C."
      }
    ],
    "container-title": [
      "B. Kahng and Q"
    ],
    "date": [
      "1999"
    ],
    "note": [
      "4.23",
      "Wang, Detailed Placement Algorithm”, Proc."
    ],
    "pages": [
      "241–244"
    ],
    "title": [
      "An Efficient and Effective [4.16] A"
    ],
    "type": "article-journal"
  },
  {
    "container-title": [
      "Conf. on CAD"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "48–55"
    ],
    "publisher": [
      "of an Analytic Placer”, IEEE Trans"
    ],
    "title": [
      "Implementation and Extensibility Intl"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CAD",
        "particle": "on"
      },
      {
        "family": "Quinn",
        "given": "N.R."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Wang",
        "given": "Q."
      },
      {
        "family": "Classical Mechanics”",
        "particle": "of"
      },
      {
        "given": "Proc"
      },
      {
        "family": "Roy",
        "given": "J.A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Kim",
        "given": "M.-C."
      },
      {
        "given": "D.-J."
      }
    ],
    "citation-number": [
      "4.24",
      "4.17",
      "4.25",
      "4.18"
    ],
    "container-title": [
      "Autom. Conf",
      "Proc. Intl. Symp. on Phys. Design",
      "IEEE Trans. on CAD I. L. Markov, “simPL: An Effective"
    ],
    "date": [
      "2005",
      "1975",
      "2006",
      "2007"
    ],
    "issue": [
      "5",
      "12"
    ],
    "note": [
      "Placement Algorithm”, Proc. Intl."
    ],
    "pages": [
      "734–747",
      "173–178",
      "218–220",
      "2173–2185"
    ],
    "title": [
      "The Placement Problem as Viewed from the Physics",
      "Design “A Faster Implementation of APlace”",
      "ECO-System: Embracing the Change",
      "Lee and in Placement"
    ],
    "type": "article-journal",
    "volume": [
      "24",
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "CAD",
        "given": "Conf",
        "particle": "on"
      },
      {
        "family": "Roy",
        "given": "J.A."
      },
      {
        "family": "Papa",
        "given": "D.A."
      },
      {
        "family": "Adya",
        "given": "S.N."
      },
      {
        "family": "Chan",
        "given": "H.H."
      },
      {
        "family": "Ng",
        "given": "A.N."
      },
      {
        "literal": "J. B. Kruskal, “On the Shortest J. F. Lu and I. L. Markov"
      }
    ],
    "citation-number": [
      "4.26",
      "4.19"
    ],
    "container-title": [
      "Min-Cut Floorplacer”, Proc. Intl. Symp"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Capo: Spanning Subtree of a Graph and the Robust and Scalable Open-Source Traveling Salesman Problem”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Amer",
        "given": "Proc"
      }
    ],
    "container-title": [
      "Soc",
      "on Phys. Design"
    ],
    "date": [
      "1956",
      "2005"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "vlsicad.eecs.umich.edu/BK/PDtools/."
    ],
    "pages": [
      "224–226, 8–50"
    ],
    "title": [
      "Math"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "literal": "J. K. Lam, An Efficient [4.27] Y. Saad"
      }
    ],
    "citation-number": [
      "4.20"
    ],
    "container-title": [
      "Yale and App. Math"
    ],
    "date": [
      "2003",
      "1988"
    ],
    "publisher": [
      "University"
    ],
    "title": [
      "Iterative Methods for Simulated Annealing Schedule Sparse Linear Systems, Soc. of Industrial (Doctoral Dissertation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sechen",
        "given": "C."
      },
      {
        "family": "Spindler",
        "given": "P."
      },
      {
        "family": "Schlichtmann",
        "given": "U."
      },
      {
        "given": "Placement"
      },
      {
        "family": "F. M. Johannes",
        "given": "Global Routing",
        "particle": "of"
      },
      {
        "family": "Sechen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Tsay",
        "given": "R.-S."
      },
      {
        "family": "Kuh",
        "given": "E.S."
      },
      {
        "family": "Placement",
        "given": "Standard Cell"
      },
      {
        "family": "Hsu",
        "given": "Global C.-P."
      }
    ],
    "citation-number": [
      "4.28",
      "4.32",
      "4.33"
    ],
    "container-title": [
      "Proc. Approach Using an Accurate Net Design Autom",
      "Proc. Design Autom. Placement Algorithm”",
      "IEEE Trans. on CAD",
      "and Test"
    ],
    "date": [
      "1988",
      "2008",
      "1986",
      "1988"
    ],
    "issue": [
      "8",
      "6"
    ],
    "note": [
      "4.29"
    ],
    "pages": [
      "73–80",
      "1398–1411",
      "432–439",
      "44–56"
    ],
    "publisher": [
      "Conf",
      "IEEE Design Conf"
    ],
    "title": [
      "Chip-Planning",
      "Kraftwerk2 – A Fast Macro/Custom Cell Integrated Circuits Force-Directed Quadratic Placement Using Simulated Annealing”",
      "Model”",
      "TimberWolf 3.2: A New",
      "PROUD: A Sea-of-Gates Routing Package”"
    ],
    "type": "article-journal",
    "volume": [
      "27",
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Shahookar",
        "given": "K."
      },
      {
        "family": "Mazumder",
        "given": "P."
      },
      {
        "literal": "N. Viswanathan, M. Pan and “VLSI Cell Placement Techniques”, C. Chu"
      }
    ],
    "citation-number": [
      "4.30",
      "4.34"
    ],
    "container-title": [
      "level Quadratic Placement Algorithm",
      "with Placement Congestion Control”, Proc. Asia and South Pacific Design",
      "Computing Surveys"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "143–220"
    ],
    "title": [
      "FastPlace 3.0: A Fast Multi-ACM"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Spindler",
        "given": "P."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      },
      {
        "family": "Conf",
        "given": "Autom"
      },
      {
        "family": "Xiu",
        "given": "Z."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "4.31",
      "4.35"
    ],
    "container-title": [
      "Proc. Design, “Mixed-Size Placement With Fixed Autom. and Test in Europe, 2007, Macrocells Using Grid-Warping”",
      "Proc. Intl. Symp. on Phys. Design"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "pages": [
      "135–140",
      "1226–1231",
      "103–110"
    ],
    "title": [
      "Fast and Accurate Routing Demand Estimation for Efficient Routability",
      "Driven Placement”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Batterywala",
        "given": "S."
      },
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "literal": "H.-Y. Chen, C.-H. Hsu and W. Nicholls and H. Zhou, “Track Y.-W. Chang"
      }
    ],
    "citation-number": [
      "5.1",
      "5.3"
    ],
    "container-title": [
      "Proc. Asia and South Routing”, Proc. Intl. Conf. on CAD, Pacific Design Autom"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "59–66 582–587"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "High-Performance Assignment: A Desirable Intermediate Global Routing with Fast Overflow Step Between Global and Detailed Reduction”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Y.-J."
      },
      {
        "given": "Y.-T."
      },
      {
        "family": "Cho",
        "given": "M."
      },
      {
        "family": "Pan",
        "given": "D."
      }
    ],
    "citation-number": [
      "5.2",
      "5.4"
    ],
    "container-title": [
      "Proc. Intl. Conf. on CAD",
      "Expansion”, IEEE Trans. on CAD"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2130–2143 338–343"
    ],
    "title": [
      "Lee and",
      "BoxRouter: T.-C. Wang, “NTHU-Route 2.0: A New Global Router Based on Box A Fast and Stable Global Router”"
    ],
    "type": "article-journal",
    "volume": [
      "26",
      "2008"
    ]
  },
  {
    "author": [
      {
        "literal": "E. Dijkstra, “A Note on Two [5.16] M. Moffitt"
      },
      {
        "family": "Hanan",
        "given": "M."
      },
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Sze",
        "given": "C."
      },
      {
        "family": "Yildiz",
        "given": "M."
      }
    ],
    "citation-number": [
      "5.6"
    ],
    "container-title": [
      "“The ISPD Global Routing Benchmark Suite”, Proc. Intl. Symp. on Phys",
      "Num. Math",
      "SIAM J. on",
      "App. Math"
    ],
    "date": [
      "1959",
      "2008",
      "1966"
    ],
    "issue": [
      "11",
      "18",
      "2"
    ],
    "note": [
      "5.7] GLPK, gnu.org/software/glpk. [5.17] MOSEK, www.mosek.com. [5.8"
    ],
    "pages": [
      "269–271",
      "2017–2026",
      "255–265"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "MaizeRouter: Problems in Connexion With Graphs”, Engineering an Effective Global Router”",
      "On Steiner’s Problem with Rectilinear Distance”"
    ],
    "translator": [
      {
        "family": "CAD",
        "particle": "on"
      }
    ],
    "type": "article-journal",
    "volume": [
      "1",
      "27",
      "5",
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Hart",
        "given": "P.E."
      },
      {
        "family": "Nilsson",
        "given": "N.J."
      },
      {
        "given": "Design"
      },
      {
        "family": "Raphael",
        "given": "B."
      },
      {
        "family": "Prim",
        "given": "R.C."
      }
    ],
    "citation-number": [
      "5.9",
      "5.19"
    ],
    "container-title": [
      "IEEE Trans. on Sys. Sci. Networks and Some Generalizations”, and Cybernetics",
      "Tech. J"
    ],
    "date": [
      "2008",
      "1968",
      "1957"
    ],
    "issue": [
      "2",
      "6"
    ],
    "pages": [
      "156–159",
      "100–107 1389–1401"
    ],
    "title": [
      "A Formal Basis for the Heuristic Determination of Minimum",
      "Shortest Connection Cost Paths”",
      "Bell Sys"
    ],
    "type": "article-journal",
    "volume": [
      "4",
      "36"
    ]
  },
  {
    "author": [
      {
        "literal": "J.-M. Ho, G. Vijayan and [5.20] H.-J. Rothermel and D. Mlynski, C. K. Wong"
      }
    ],
    "citation-number": [
      "5.10"
    ],
    "container-title": [
      "IEEE VLSI”, IEEE Trans. on CAD"
    ],
    "date": [
      "1983",
      "1990"
    ],
    "issue": [
      "4",
      "2"
    ],
    "pages": [
      "185–193 271–284"
    ],
    "title": [
      "New Algorithms for the “Automatic Variable-Width Routing for Rectilinear Steiner Tree Problem”"
    ],
    "translator": [
      {
        "family": "CAD",
        "particle": "on"
      }
    ],
    "type": "article-journal",
    "volume": [
      "2",
      "9"
    ]
  },
  {
    "author": [
      {
        "literal": "J. Hu, J. Roy and I. Markov, [5.22] Y. Xu, Y. Zhang and C. Chu"
      },
      {
        "family": "Conf",
        "given": "South Pac Design Autom"
      },
      {
        "literal": "Y. Zheng, Y. Xu and C. Chu, [5.14] E. S. Kuh and T. Ohtsuki"
      }
    ],
    "citation-number": [
      "5.12"
    ],
    "container-title": [
      "Proc. Sys. Level Interconnect Efficient Via Minimization”, Proc. Asia Prediction",
      "Quality Global Router Based on Virtual Proc. IEEE",
      "Capacity”, Proc. Intl. Conf. on CAD"
    ],
    "date": [
      "2008",
      "2009",
      "1990",
      "2008"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "5.13] ILOG CPLEX, www.cplex.com. [5.23"
    ],
    "pages": [
      "73–80",
      "576–581",
      "237–263",
      "344–349"
    ],
    "title": [
      "Sidewinder: A Scalable ILP-Based “FastRoute 4.0: Global Router with Router”",
      "FastRoute 3.0: A Fast and High “Recent Advances in VLSI Layout”"
    ],
    "type": "article-journal",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Moffitt",
        "given": "M.D."
      },
      {
        "family": "Holmes",
        "given": "N.D."
      },
      {
        "family": "Nam",
        "given": "N.A.Sherwani G.-J."
      },
      {
        "family": "Roy",
        "given": "J.A."
      },
      {
        "family": "Tellez",
        "given": "G."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "6.1",
      "6.10"
    ],
    "container-title": [
      "Proc. Intl. Symp. on Phys. the-Cell Channel Routing”, IEEE Trans. Design"
    ],
    "date": [
      "2010",
      "1993"
    ],
    "issue": [
      "6"
    ],
    "note": [
      "on CAD"
    ],
    "pages": [
      "7–12",
      "780–792"
    ],
    "title": [
      "Utilization of “What Makes a Design Difficult to Vacant Terminals for Improved Over-Route”"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Braun",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6.2"
    ],
    "container-title": [
      "IEEE Roadmap for Semiconductors, Trans. on CAD"
    ],
    "date": [
      "1988",
      "2009"
    ],
    "edition": [],
    "issue": [
      "6"
    ],
    "pages": [
      "698–712"
    ],
    "title": [
      "Techniques for [6.11] International Technology Multilayer Channel Routing”"
    ],
    "type": "article-journal",
    "url": [
      "www.itrs.net."
    ],
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "literal": "J. P. Cohoon and P. L. Heck, [6.12] A. Kahng, B. Liu and I. M ndoiu"
      }
    ],
    "citation-number": [
      "6.3"
    ],
    "container-title": [
      "Proc. Intl. Conf. Routing”, IEEE Trans. on CAD",
      "on CAD"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "260–266"
    ],
    "title": [
      "BEAVER: A Computational- “Non-Tree Routing for Reliability and Geometry-Based Tool for Switchbox Yield Improvement”"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Lienig",
        "given": "J."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "6.13",
      "6.4"
    ],
    "container-title": [
      "IEEE Trans. Design”, Proc. Intl. Symp. on Phys"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "684–697"
    ],
    "title": [
      "Introduction to",
      "Over-the- Electromigration-Aware Physical Cell Channel Routing”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CAD",
        "particle": "on"
      }
    ],
    "date": [
      "1990",
      "2006"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "408–418",
      "39–46"
    ],
    "publisher": [
      "Design"
    ],
    "type": "book",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "literal": "J. Cong, D. F. Wong and [6.14] W. K. Luk, “A Greedy Switchbox C. L. Liu"
      }
    ],
    "citation-number": [
      "6.5"
    ],
    "container-title": [
      "Integration, the VLSI J"
    ],
    "date": [
      "1985"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "Three- or Four-Layer Channel Routing”,"
    ],
    "pages": [
      "129–149"
    ],
    "title": [
      "A New Approach to Router”"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Ousterhout",
        "given": "J.K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6.15"
    ],
    "container-title": [
      "Proc. Design",
      "IEEE Trans. on CAD"
    ],
    "date": [
      "1988"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1094–1104"
    ],
    "title": [
      "Magic: A VLSI Layout System”"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Deutsch",
        "given": "D.N."
      }
    ],
    "citation-number": [
      "6.6"
    ],
    "container-title": [
      "Channel Router”, Proc. Design Autom",
      "Autom. Conf"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "152–159"
    ],
    "title": [
      "A ‘Dogleg"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "Conf"
      },
      {
        "family": "Rivest",
        "given": "R."
      },
      {
        "family": "Fiduccia",
        "given": "C."
      }
    ],
    "citation-number": [
      "6.16"
    ],
    "container-title": [
      "Channel Router”, Proc"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "425–433"
    ],
    "title": [
      "A ‘Greedy"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gerez",
        "given": "S.H."
      },
      {
        "family": "Herrmann",
        "given": "O.E."
      },
      {
        "family": "Conf",
        "given": "Design Autom"
      }
    ],
    "citation-number": [
      "6.7"
    ],
    "container-title": [
      "IEEE Trans"
    ],
    "date": [
      "1982"
    ],
    "note": [
      "on CAD [6.17] G. Xu, L.-D. Huang, D. Pan and"
    ],
    "pages": [
      "418–424"
    ],
    "title": [
      "Switchbox Routing by Stepwise Reshaping”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "M."
      },
      {
        "family": "Hashimoto",
        "given": "A."
      },
      {
        "family": "Stevens",
        "given": "J."
      },
      {
        "given": "Proc"
      },
      {
        "family": "Yoshimura",
        "given": "T."
      }
    ],
    "citation-number": [
      "6.8",
      "6.18"
    ],
    "container-title": [
      "Assignment within Large Apertures”, Proc. Design Autom. Workshop",
      "Channel Router”, Proc. Design Autom",
      "Conf"
    ],
    "date": [
      "1989",
      "2005",
      "1971",
      "1984"
    ],
    "issue": [
      "12"
    ],
    "note": [
      "6.9] T.-T. Ho, S. S. Iyengar and S.-Q. Zheng, “A General Greedy [6.19] T. Yoshimura and E. S. Kuh,"
    ],
    "pages": [
      "1350–1361",
      "1148–1151",
      "155–169",
      "38–44"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Redundant-Via Enhanced Maze Routing for Yield Improvement”",
      "Asia and South Pacific Design “Wire Routing by Optimizing Channel Autom",
      "An Efficient"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "literal": "C. J. Alpert, D. P. Mehta [7.8] L. P. P. P. van Ginneken, and S. S. Sapatnekar, eds."
      },
      {
        "family": "Bakoglu",
        "given": "H.B."
      },
      {
        "given": "Circuits"
      },
      {
        "family": "Ho",
        "given": "T.-Y."
      },
      {
        "family": "Chang",
        "given": "C.-F."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Chen",
        "given": "S.-J."
      },
      {
        "family": "Boese",
        "given": "K.D."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "7.1",
      "7.2",
      "7.9",
      "7.3"
    ],
    "container-title": [
      "Proc. Intl. Symp. on Circuits and Sys",
      "Minimum Wirelength”, Proc. Intl. Conf. Proc. Design Autom",
      "on ASIC"
    ],
    "date": [
      "2009",
      "1990",
      "1990",
      "2005",
      "1992"
    ],
    "pages": [
      "865–868",
      "1 1 1–1 1 5 597–602"
    ],
    "publisher": [
      "CRC Press",
      "Interconnections and Packaging for VLSI, Addison-Wesley",
      "Conf"
    ],
    "title": [
      "Handbook “Buffer Placement in Distributed of Algorithms for Physical Design RC-Tree Networks for Minimal Automation",
      "Elmore Delay”",
      "Multilevel Full-Chip Routing “Zero-Skew Clock Routing Trees with for the X-Based Architecture”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chao",
        "given": "T.-H."
      },
      {
        "given": "J.-M."
      },
      {
        "literal": "M. A. B. Jackson, Y.-C. Hsu, “Zero Skew Clock Net A. Srinivasan and E. S. Kuh, Routing”, Proc. Design Autom. Conf."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      },
      {
        "family": "Tsao",
        "given": "C.-W.A."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Robins",
        "given": "G."
      }
    ],
    "citation-number": [
      "7.4",
      "7.10",
      "7.5",
      "7.11"
    ],
    "container-title": [
      "Performance ICs”, Proc. Design Autom",
      "ACM Trans. on On Optimal Interconnections for Design Autom. of Electronic Sys. VLSI, Kluwer Academic Publishers"
    ],
    "date": [
      "1990",
      "1998",
      "1995"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "518–523",
      "573–579",
      "341–388"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Ho and",
      "Clock Routing for High-1992",
      "Bounded-Skew Clock and",
      "Steiner Routing”"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Edahiro",
        "given": "M."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Zero-Skew Routing Algorithm”",
        "given": "G.Robins"
      },
      {
        "family": "Fishburn",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "7.6",
      "7.12",
      "7.7"
    ],
    "container-title": [
      "Geometric Matching”, Proc. Design Autom",
      "Design Autom. Conf",
      "IEEE Trans. [7.13] C. Y. Lee, “An Algorithm for on Computers",
      "Path Connection and Its Applications”",
      "IRE Trans. on Electronic Computers"
    ],
    "date": [
      "1994",
      "1991",
      "1990",
      "1961"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "375–380",
      "322–327",
      "945–951",
      "346–365"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "An Efficient",
      "High-Performance Proc",
      "Clock Routing Based on Recursive",
      "Clock Skew Optimization”"
    ],
    "type": "article-journal",
    "volume": [
      "39",
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Tsay",
        "given": "R.-S."
      }
    ],
    "citation-number": [
      "7.14",
      "7.17"
    ],
    "container-title": [
      "“CONTANGO: Integrated Optimization Proc. Intl. Conf. on CAD, 1991, for SoC Clock Networks”, Proc. Design"
    ],
    "pages": [
      "336–339"
    ],
    "title": [
      "Exact Zero Skew”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Autom"
      },
      {
        "family": "Europe",
        "given": "Test",
        "particle": "in"
      }
    ],
    "container-title": [
      "Clocking in Modern VLSI Systems"
    ],
    "date": [
      "2010",
      "2009"
    ],
    "editor": [
      {
        "family": "Xanthopoulos",
        "given": "T."
      }
    ],
    "note": [
      "7.18"
    ],
    "pages": [
      "1468–1473"
    ],
    "publisher": [
      "Springer"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "V. G. Oklobdzija, V. M. Stojanovic, D. M. Markovic [7.19] Q. Zhu, H. Zhou, T. Jing, and N. M. Nedovic, Digital System X. Hong and Y. Yang"
      },
      {
        "family": "Shi",
        "given": "W."
      },
      {
        "family": "Li",
        "given": "Z."
      }
    ],
    "citation-number": [
      "7.15",
      "7.16"
    ],
    "container-title": [
      "Proc",
      "Conf",
      "IEEE Trans. on CAD"
    ],
    "date": [
      "2003",
      "2004",
      "2005"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "687–690"
    ],
    "title": [
      "Efficient Clocking: High-Performance and Octilinear Steiner Tree Construction Low-Power Aspects, Wiley-IEEE Press, Based on Spanning Graphs”",
      "Asia and South Pacific Design Autom",
      "A Fast Algorithm for Optimal Buffer Insertion”"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "literal": "C. J. Alpert, M. Hrkic, J. Hu and [8.7] M. Burstein and M. N. Youssef, S. T. Quay"
      },
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Radke",
        "given": "E."
      }
    ],
    "citation-number": [
      "8.1"
    ],
    "container-title": [
      "Proc. Design Autom",
      "Convergent Net Weighting Schemes in “Accurate Estimation of Global Timing-Driven Placement”, Proc. Intl Buffer Delay Within a Floorplan”, Conf. on CAD",
      "Design Autom. Conf"
    ],
    "date": [
      "1985",
      "2004",
      "2009"
    ],
    "editor": [
      {
        "family": "Sapatnekar",
        "given": "S."
      },
      {
        "family": "Sze",
        "given": "C.N."
      }
    ],
    "note": [
      "8.8] T. F. Chan, J. Cong and [8.2"
    ],
    "pages": [
      "124–130",
      "24–29",
      "288–294"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Fast and Flexible Buffer “Timing Influenced Layout Design”, Trees that Navigate the Physical Layout Proc",
      "Environment”",
      "A Rigorous Framework for S"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Hu",
        "given": "T.C."
      },
      {
        "family": "Functional J. H. Huang",
        "particle": "by Exhaustive Search for"
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Chowdhary",
        "given": "A."
      },
      {
        "family": "Rajagopal",
        "given": "K."
      },
      {
        "family": "Venkatesan",
        "given": "S."
      },
      {
        "family": "Cao",
        "given": "T."
      },
      {
        "family": "Tiourin",
        "given": "V."
      },
      {
        "family": "Parasuram",
        "given": "Y."
      },
      {
        "family": "Halpin",
        "given": "B."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Karandikar",
        "given": "S.K."
      },
      {
        "family": "Li",
        "given": "Accurately Can We Model Timing Z."
      },
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Quay",
        "given": "S.T."
      },
      {
        "family": "Ren",
        "given": "H."
      },
      {
        "family": "Placement Engine?”",
        "particle": "in a"
      },
      {
        "family": "Sze",
        "given": "Proc Design C.N."
      },
      {
        "family": "Villarrubia",
        "given": "P.G."
      },
      {
        "family": "Conf",
        "given": "Autom"
      },
      {
        "family": "Yildiz",
        "given": "M.C."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Robins",
        "given": "G."
      }
    ],
    "citation-number": [
      "8.9",
      "8.3",
      "8.10",
      "8.4",
      "8.11"
    ],
    "container-title": [
      "ACM Trans. on Design Direct Combination of the Prim and Autom. of Electronic Sys",
      "Performance-Driven Global Routing”, Proc. Intl. Conf. on Circuits and Sys",
      "Handbook of Proc. Intl. Symp. on Circuits and Sys., Algorithms for Physical Design 1992",
      "IEEE Trans. on CAD",
      "Proc. IEEE"
    ],
    "date": [
      "2006",
      "2007",
      "1993",
      "2005",
      "2007"
    ],
    "editor": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Mehta",
        "given": "D.P."
      },
      {
        "family": "Performance-Driven Global Routing”",
        "given": "S.S.Sapatnekar"
      }
    ],
    "issue": [
      "6",
      "3",
      "3"
    ],
    "note": [
      "M. Sarrafzadeh and C. K. Wong, “Provably Good Algorithms for [8.5"
    ],
    "pages": [
      "1140–1146",
      "1–21",
      "1869–1872",
      "801–806",
      "573–599",
      "2240–2243"
    ],
    "title": [
      "Postplacement Rewiring",
      "A Symmetries”",
      "Dijkstra Constructions for Improved",
      "How",
      "Techniques for Fast Physical Synthesis”"
    ],
    "type": "article-journal",
    "volume": [
      "25",
      "12",
      "95"
    ]
  },
  {
    "author": [
      {
        "family": "Automation",
        "given": "C.R.C.Press"
      }
    ],
    "date": [
      "2009"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "A. E. Dunlop, V. D. Agrawal, [8.6] K. D. Boese, A. B. Kahng and D. N. Deutsch, M. F. Jukl, P. Kozak and G. Robins"
      }
    ],
    "citation-number": [
      "8.12"
    ],
    "container-title": [
      "Wiesel, “Chip Layout Optimization Trees with Identified Critical Sinks”, Using Critical Path Weighting”, Proc. Proc. Design Autom",
      "Design Autom. Conf"
    ],
    "date": [
      "1993",
      "1984"
    ],
    "pages": [
      "133–136 182–187"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "High-Performance Routing M"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Elmore",
        "given": "W.C."
      },
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "Berman",
        "given": "C.L."
      },
      {
        "family": "Damped Linear Networks P. S. Hauge",
        "given": "Response",
        "particle": "of"
      },
      {
        "family": "Yoffa",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "8.13",
      "8.20"
    ],
    "container-title": [
      "Amplifiers”, J. Applied Physics",
      "IEEE Trans. on CAD"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "1",
      "8"
    ],
    "pages": [
      "55–63 860–874"
    ],
    "title": [
      "The Transient",
      "Generation with Particular Regard to Wideband of Performance Constraints for Layout”"
    ],
    "type": "article-journal",
    "volume": [
      "19",
      "8"
    ]
  },
  {
    "author": [
      {
        "literal": "H. Eisenmann and [8.21] M. Orshansky and K. Keutzer, F. M. Johannes"
      },
      {
        "literal": "M. Orshansky, S. Nassif and [8.15] S. Ghiasi, E. Bozorgzadeh, D. Boning, Design for Manufacturability P.-K. Huang, R. Jafari and and Statistical Design: A Constructive M. Sarrafzadeh"
      }
    ],
    "citation-number": [
      "8.14"
    ],
    "container-title": [
      "Proc. Proc. Design Autom",
      "Conf",
      "IEEE Trans. on CAD",
      "R. H. J. M. Otten and"
    ],
    "date": [
      "1998",
      "2002",
      "2008",
      "2006"
    ],
    "issue": [
      "11"
    ],
    "note": [
      "8.22",
      "8.23",
      "R. K. Brayton, “Planning for Performance”, Proc. Design"
    ],
    "pages": [
      "556–561 269–274",
      "2364–2375"
    ],
    "publisher": [
      "Conf",
      "Springer"
    ],
    "title": [
      "Generic Global “A General Probabilistic Framework for Placement and Floorplanning”, Worst Case Timing Analysis”",
      "Design Autom",
      "A Unified Theory Approach",
      "of Timing Budget Management”"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Halpin",
        "given": "B."
      },
      {
        "family": "Chen",
        "given": "C.Y.R."
      },
      {
        "family": "Conf",
        "given": "Autom"
      },
      {
        "family": "Sehgal",
        "given": "N."
      },
      {
        "family": "Papa",
        "given": "D.A."
      },
      {
        "family": "Luo",
        "given": "T."
      },
      {
        "family": "Moffitt",
        "given": "M.D."
      },
      {
        "family": "Conf",
        "given": "Design Autom"
      },
      {
        "family": "Sze",
        "given": "C.N."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Hauge",
        "given": "P.S."
      },
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "Incremental",
        "given": "Timing-Driven"
      },
      {
        "family": "Yoffa",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "8.16",
      "8.24",
      "8.17"
    ],
    "container-title": [
      "Proc",
      "Proc. Algorithm”, IEEE Trans. on CAD Intl. Conf. on CAD"
    ],
    "date": [
      "1998",
      "2001",
      "1987",
      "2008"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "122–127",
      "780–783",
      "88–91",
      "2156–2168"
    ],
    "title": [
      "Timing Driven Placement Using Physical Net Constraints”",
      "RUMBLE: An",
      "Circuit Placement for Physical-Synthesis Optimization Predictable Performance”"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Kirkpatrick",
        "given": "T.I."
      },
      {
        "family": "Clark",
        "given": "N.R."
      },
      {
        "family": "Plaza",
        "given": "S.M."
      },
      {
        "family": "L",
        "given": "I."
      }
    ],
    "citation-number": [
      "8.18",
      "8.25"
    ],
    "container-title": [
      "V. Bertacco, “Optimizing IBM J. Research and Development"
    ],
    "issue": [
      "2"
    ],
    "source": [
      "Nonmonotonic Interconnect Using"
    ],
    "title": [
      "Markov and “PERT as an Aid to Logic Design”"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "date": [
      "1966"
    ],
    "pages": [
      "135–141"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Functional Simulation and Logic Restructuring”"
    ],
    "translator": [
      {
        "family": "CAD",
        "particle": "on"
      }
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lillis",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "T.-T.Y."
      },
      {
        "family": "Ho",
        "given": "C.-Y."
      },
      {
        "family": "Rajagopal",
        "given": "K."
      },
      {
        "family": "Shaked",
        "given": "T."
      },
      {
        "family": "Tradeoff",
        "given": "With Explicit Area/Delay"
      },
      {
        "family": "Parasuram",
        "given": "Y."
      },
      {
        "family": "Cao",
        "given": "T."
      },
      {
        "family": "Sizing”",
        "given": "A.Chowdhary Simultaneous Wire"
      },
      {
        "given": "Proc"
      },
      {
        "family": "Halpin",
        "given": "B."
      }
    ],
    "citation-number": [
      "8.19",
      "8.26"
    ],
    "container-title": [
      "Directed Placement with Physical Net Constraints”, Proc. Intl. Symp. on Phys",
      "Cheng",
      "Conf"
    ],
    "date": [
      "2008",
      "1996",
      "2003"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2107–2119",
      "395–400",
      "60–66"
    ],
    "publisher": [
      "Design"
    ],
    "title": [
      "C.-K",
      "New Performance Driven Routing Techniques",
      "Timing Driven Force Design Autom"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "literal": "H. Ren, D. Z. Pan and [8.32] I. Sutherland, R. F. Sproull and D. S. Kung, “Sensitivity Guided Net D. Harris"
      },
      {
        "family": "Tennakoon",
        "given": "H."
      },
      {
        "family": "Sechen",
        "given": "C."
      },
      {
        "family": "Roy",
        "given": "J.A."
      },
      {
        "family": "Viswanathan",
        "given": "N."
      },
      {
        "family": "Nam",
        "given": "C.J.Alpert"
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Vujkovic",
        "given": "M."
      },
      {
        "family": "Wadkins",
        "given": "D."
      },
      {
        "family": "Swartz",
        "given": "B."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "8.27",
      "8.33",
      "8.28"
    ],
    "container-title": [
      "Iterated Spreading During Placement”, Proc. Intl. Conf. on CAD",
      "Proc. Design X",
      "IEEE Trans. on CAD",
      "IEEE"
    ],
    "date": [
      "2005",
      "2008",
      "2009",
      "2004",
      "2003"
    ],
    "editor": [
      {
        "family": "Sarrafzadeh",
        "given": "M."
      },
      {
        "family": "Wang",
        "given": "M."
      },
      {
        "given": "Placement"
      },
      {
        "given": "Routing”"
      }
    ],
    "issue": [
      "5",
      "9"
    ],
    "note": [
      "8.35] J. Westra and P. Groeneveld, [8.30] R. S. Shelar, “Routing With “Is Probabilistic Congestion Constraints for Post-Grid Clock Estimation Worthwhile?”, Proc."
    ],
    "pages": [
      "1999",
      "711–721",
      "1583–1594",
      "8 34",
      "357–362",
      "268–273"
    ],
    "publisher": [
      "Yang, Modern Placement Techniques, Autom. Conf",
      "Kluwer"
    ],
    "title": [
      "Logical Effort: Designing Weighting for Placement Driven Fast CMOS Circuits, Morgan Kaufmann, Synthesis”",
      "Nonconvex Gate Delay Modeling and G.-J",
      "Delay Optimization”",
      "Efficient Timing Closure Without Timing Driven [8.29"
    ],
    "translator": [
      {
        "literal": "Trans. on “CRISP: Congestion Reduction by CAD"
      }
    ],
    "type": "article-journal",
    "volume": [
      "24",
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Microprocessors”",
        "given": "Distribution",
        "particle": "in"
      },
      {
        "given": "Sys"
      },
      {
        "family": "Xie",
        "given": "Y."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "8.36"
    ],
    "container-title": [
      "Three-Dimensional Integrated “Impact of Local Interconnects on Circuit Design: EDA, Design and Timing and Power in a High Microarchitectures",
      "IEEE Trans. on CAD"
    ],
    "date": [
      "2010",
      "2010"
    ],
    "editor": [
      {
        "family": "Shelar",
        "given": "R.S."
      },
      {
        "family": "Patyra",
        "given": "M."
      }
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "99–106 245–249",
      "8 31"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Level Interconnect Prediction"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Microprocessor”",
        "given": "Performance"
      }
    ],
    "container-title": [
      "Intl. Symp. on Phys. Design"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "145–152"
    ],
    "title": [
      "Proc"
    ],
    "type": "article-journal"
  }
]
