/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_3z & celloutsig_1_4z);
  assign celloutsig_1_18z = ~(celloutsig_1_10z & celloutsig_1_11z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & in_data[89]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_3z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z | celloutsig_0_3z);
  assign celloutsig_0_15z = ~(celloutsig_0_8z | celloutsig_0_12z[5]);
  assign celloutsig_0_8z = ~celloutsig_0_5z;
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_0z) & (celloutsig_1_2z | celloutsig_1_1z));
  assign celloutsig_0_0z = in_data[25] | in_data[36];
  assign celloutsig_0_4z = celloutsig_0_2z | celloutsig_0_1z;
  assign celloutsig_0_7z = celloutsig_0_4z | celloutsig_0_2z;
  assign celloutsig_1_8z = celloutsig_1_2z | celloutsig_1_4z;
  reg [3:0] _13_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _13_ <= 4'h0;
    else _13_ <= { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign out_data[3:0] = _13_;
  assign celloutsig_0_1z = in_data[26] & ~(in_data[15]);
  assign celloutsig_1_0z = in_data[98] & ~(in_data[123]);
  assign celloutsig_1_1z = in_data[123] & ~(in_data[167]);
  assign celloutsig_1_10z = celloutsig_1_8z & ~(celloutsig_1_9z);
  assign celloutsig_0_17z = { in_data[39:38], celloutsig_0_13z[6:5], 1'h0, celloutsig_0_13z[3:1], 1'h0 } % { 1'h1, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_1_7z = in_data[162:152] % { 1'h1, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_14z = | in_data[161:151];
  assign celloutsig_1_9z = | { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, in_data[126:121] };
  assign celloutsig_0_10z = ^ { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_12z = { in_data[62:58], celloutsig_0_10z } ^ in_data[38:33];
  assign celloutsig_0_3z = ~((celloutsig_0_0z & in_data[54]) | celloutsig_0_0z);
  assign celloutsig_1_19z = ~((celloutsig_1_13z & celloutsig_1_14z) | celloutsig_1_4z);
  assign celloutsig_0_11z = ~((celloutsig_0_1z & celloutsig_0_2z) | celloutsig_0_3z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_2z) | celloutsig_1_0z);
  assign celloutsig_1_11z = ~((celloutsig_1_1z & celloutsig_1_8z) | (celloutsig_1_9z & celloutsig_1_5z));
  assign celloutsig_1_13z = ~((celloutsig_1_12z & celloutsig_1_2z) | (celloutsig_1_7z[8] & celloutsig_1_1z));
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_3z & in_data[14]));
  assign celloutsig_1_6z = ~((celloutsig_1_5z & in_data[173]) | (in_data[134] & celloutsig_1_2z));
  assign { celloutsig_0_13z[1], celloutsig_0_13z[2], celloutsig_0_13z[5], celloutsig_0_13z[3], celloutsig_0_13z[6] } = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z } ^ { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z };
  assign { celloutsig_0_13z[4], celloutsig_0_13z[0] } = 2'h0;
  assign { out_data[128], out_data[96], out_data[40:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z };
endmodule
