Release 14.5 - xst P.58f (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: traficLight.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "traficLight.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "traficLight"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : traficLight
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/hendri/Documents/workspaceXilinxBasys2/P12_TrafficlightDelay/trafficLight.vhd" in Library work.
Entity <traficlight> compiled.
Entity <traficlight> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <traficLight> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <traficLight> in library <work> (Architecture <behavioral>).
Entity <traficLight> analyzed. Unit <traficLight> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <traficLight>.
    Related source file is "/home/hendri/Documents/workspaceXilinxBasys2/P12_TrafficlightDelay/trafficLight.vhd".
    Found finite state machine <FSM_0> for signal <myState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clock_o                   (rising_edge)        |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | smerah                                         |
    | Power Up State     | smerah                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <merah_out>.
    Found 1-bit register for signal <kuning_out>.
    Found 1-bit register for signal <hijau_out>.
    Found 8-bit comparator lessequal for signal <myState$cmp_le0000> created at line 64.
    Found 8-bit comparator lessequal for signal <myState$cmp_le0001> created at line 75.
    Found 8-bit comparator lessequal for signal <myState$cmp_le0002> created at line 85.
    Found 26-bit up counter for signal <psc>.
    Found 26-bit comparator less for signal <psc$cmp_lt0000> created at line 37.
    Found 8-bit register for signal <s_Count>.
    Found 8-bit adder for signal <s_Count$share0000> created at line 59.
    Found 1-bit register for signal <sInv>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <traficLight> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 4
 8-bit register                                        : 1
# Comparators                                          : 4
 26-bit comparator less                                : 1
 8-bit comparator lessequal                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <myState/FSM> on signal <myState[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 smerah  | 00
 skuning | 01
 shijau  | 10
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 4
 26-bit comparator less                                : 1
 8-bit comparator lessequal                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <traficLight> ...
WARNING:Xst:1293 - FF/Latch <s_Count_4> has a constant value of 0 in block <traficLight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_Count_5> has a constant value of 0 in block <traficLight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_Count_6> has a constant value of 0 in block <traficLight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_Count_7> has a constant value of 0 in block <traficLight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_Count_4> has a constant value of 0 in block <traficLight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_Count_5> has a constant value of 0 in block <traficLight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_Count_6> has a constant value of 0 in block <traficLight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_Count_7> has a constant value of 0 in block <traficLight>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block traficLight, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : traficLight.ngr
Top Level Output File Name         : traficLight
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 122
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 29
#      LUT2                        : 3
#      LUT4                        : 13
#      LUT4_L                      : 4
#      MUXCY                       : 36
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 36
#      FDC                         : 2
#      FDE                         : 8
#      FDR                         : 26
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 1
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                       28  out of   2448     1%  
 Number of Slice Flip Flops:             36  out of   4896     0%  
 Number of 4 input LUTs:                 56  out of   4896     1%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of     92     6%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 27    |
sInv                               | BUFG                   | 9     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset_in                           | IBUF                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.415ns (Maximum Frequency: 184.685MHz)
   Minimum input arrival time before clock: 3.716ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.415ns (frequency: 184.685MHz)
  Total number of paths / destination ports: 892 / 54
-------------------------------------------------------------------------
Delay:               5.415ns (Levels of Logic = 12)
  Source:            psc_6 (FF)
  Destination:       psc_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: psc_6 to psc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  psc_6 (psc_6)
     LUT1:I0->O            1   0.704   0.000  Mcompar_psc_cmp_lt0000_cy<0>_rt (Mcompar_psc_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcompar_psc_cmp_lt0000_cy<0> (Mcompar_psc_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<1> (Mcompar_psc_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<2> (Mcompar_psc_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<3> (Mcompar_psc_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<4> (Mcompar_psc_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<5> (Mcompar_psc_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<6> (Mcompar_psc_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<7> (Mcompar_psc_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<8> (Mcompar_psc_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<9> (Mcompar_psc_cmp_lt0000_cy<9>)
     MUXCY:CI->O          27   0.331   1.261  Mcompar_psc_cmp_lt0000_cy<10> (Mcompar_psc_cmp_lt0000_cy<10>)
     FDR:R                     0.911          psc_0
    ----------------------------------------
    Total                      5.415ns (3.532ns logic, 1.883ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sInv'
  Clock period: 3.819ns (frequency: 261.849MHz)
  Total number of paths / destination ports: 58 / 9
-------------------------------------------------------------------------
Delay:               3.819ns (Levels of Logic = 2)
  Source:            s_Count_1 (FF)
  Destination:       s_Count_0 (FF)
  Source Clock:      sInv rising
  Destination Clock: sInv rising

  Data Path: s_Count_1 to s_Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.591   1.057  s_Count_1 (s_Count_1)
     LUT4:I0->O            1   0.704   0.455  s_Count_mux0002<7>_SW1 (N28)
     LUT4:I2->O            1   0.704   0.000  s_Count_mux0002<7> (s_Count_mux0002<7>)
     FDE:D                     0.308          s_Count_0
    ----------------------------------------
    Total                      3.819ns (2.307ns logic, 1.512ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sInv'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.716ns (Levels of Logic = 2)
  Source:            reset_in (PAD)
  Destination:       s_Count_0 (FF)
  Destination Clock: sInv rising

  Data Path: reset_in to s_Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  reset_in_IBUF (reset_in_IBUF)
     INV:I->O              7   0.704   0.708  reset_in_inv1_INV_0 (reset_in_inv)
     FDE:CE                    0.555          s_Count_0
    ----------------------------------------
    Total                      3.716ns (2.477ns logic, 1.239ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sInv'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            hijau_out (FF)
  Destination:       hijau_out (PAD)
  Source Clock:      sInv rising

  Data Path: hijau_out to hijau_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  hijau_out (hijau_out_OBUF)
     OBUF:I->O                 3.272          hijau_out_OBUF (hijau_out)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            sInv (FF)
  Destination:       tick (PAD)
  Source Clock:      clk rising

  Data Path: sInv to tick
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  sInv (sInv)
     OBUF:I->O                 3.272          tick_OBUF (tick)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.25 secs
 
--> 


Total memory usage is 174868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

