# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../APP6.srcs/sources_1/new/mux32.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_axi_quad_spi_0_1/sim/design_1_axi_quad_spi_0_1.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ipshared/2347/hdl/myip_v1_0_S00_AXI.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ipshared/2347/hdl/myip_v1_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_myip_0_0/sim/design_1_myip_0_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_c_shift_ram_0_0/sim/design_1_c_shift_ram_0_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_c_shift_ram_0_1/sim/design_1_c_shift_ram_0_1.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_axi_intc_0_0/sim/design_1_axi_intc_0_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_Delai_1_Cycle_0/sim/design_1_Delai_1_Cycle_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_mux32_0_0/sim/design_1_mux32_0_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/ip/design_1_Delai_1_Cycle_1_0/sim/design_1_Delai_1_Cycle_1_0.vhd" \
"../../../../APP6.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../APP6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
