{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "CLK: 5.4000"
  ],
  "cts__clock__skew__hold": 0.371777,
  "cts__clock__skew__hold__post_repair": 0.348852,
  "cts__clock__skew__hold__pre_repair": 0.348852,
  "cts__clock__skew__setup": 0.371777,
  "cts__clock__skew__setup__post_repair": 0.348852,
  "cts__clock__skew__setup__pre_repair": 0.348852,
  "cts__design__core__area": 839808,
  "cts__design__core__area__post_repair": 839808,
  "cts__design__core__area__pre_repair": 839808,
  "cts__design__die__area": 880880,
  "cts__design__die__area__post_repair": 880880,
  "cts__design__die__area__pre_repair": 880880,
  "cts__design__instance__area": 503922,
  "cts__design__instance__area__macros": 269524,
  "cts__design__instance__area__macros__post_repair": 269524,
  "cts__design__instance__area__macros__pre_repair": 269524,
  "cts__design__instance__area__post_repair": 483948,
  "cts__design__instance__area__pre_repair": 483948,
  "cts__design__instance__area__stdcell": 234398,
  "cts__design__instance__area__stdcell__post_repair": 214424,
  "cts__design__instance__area__stdcell__pre_repair": 214424,
  "cts__design__instance__count": 31979,
  "cts__design__instance__count__hold_buffer": 2958.0,
  "cts__design__instance__count__macros": 11,
  "cts__design__instance__count__macros__post_repair": 11,
  "cts__design__instance__count__macros__pre_repair": 11,
  "cts__design__instance__count__post_repair": 29010,
  "cts__design__instance__count__pre_repair": 29010,
  "cts__design__instance__count__setup_buffer": 11.0,
  "cts__design__instance__count__stdcell": 31968,
  "cts__design__instance__count__stdcell__post_repair": 28999,
  "cts__design__instance__count__stdcell__pre_repair": 28999,
  "cts__design__instance__displacement__max": 100.8,
  "cts__design__instance__displacement__mean": 4.729,
  "cts__design__instance__displacement__total": 151229,
  "cts__design__instance__utilization": 0.600044,
  "cts__design__instance__utilization__post_repair": 0.57626,
  "cts__design__instance__utilization__pre_repair": 0.57626,
  "cts__design__instance__utilization__stdcell": 0.41102,
  "cts__design__instance__utilization__stdcell__post_repair": 0.375995,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.375995,
  "cts__design__io": 2511,
  "cts__design__io__post_repair": 2511,
  "cts__design__io__pre_repair": 2511,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0186503,
  "cts__power__internal__total__post_repair": 0.0179554,
  "cts__power__internal__total__pre_repair": 0.0179554,
  "cts__power__leakage__total": 0.000180199,
  "cts__power__leakage__total__post_repair": 0.000171589,
  "cts__power__leakage__total__pre_repair": 0.000171589,
  "cts__power__switching__total": 0.0181394,
  "cts__power__switching__total__post_repair": 0.0179228,
  "cts__power__switching__total__pre_repair": 0.0179228,
  "cts__power__total": 0.0369698,
  "cts__power__total__post_repair": 0.0360497,
  "cts__power__total__pre_repair": 0.0360497,
  "cts__route__wirelength__estimated": 1926780.0,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 3205,
  "cts__timing__drv__hold_violation_count__pre_repair": 3205,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0627445,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0471125,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0471125,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.11716,
  "cts__timing__drv__max_slew_limit__post_repair": 0.102444,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.102444,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 86,
  "cts__timing__drv__setup_violation_count__pre_repair": 86,
  "cts__timing__setup__tns": 0,
  "cts__timing__setup__tns__post_repair": -40.9349,
  "cts__timing__setup__tns__pre_repair": -40.9349,
  "cts__timing__setup__ws": 0.0292744,
  "cts__timing__setup__ws__post_repair": -0.950825,
  "cts__timing__setup__ws__pre_repair": -0.950825,
  "detailedplace__cpu__total": 24.74,
  "detailedplace__design__core__area": 839808,
  "detailedplace__design__die__area": 880880,
  "detailedplace__design__instance__area": 483031,
  "detailedplace__design__instance__area__macros": 269524,
  "detailedplace__design__instance__area__stdcell": 213507,
  "detailedplace__design__instance__count": 28819,
  "detailedplace__design__instance__count__macros": 11,
  "detailedplace__design__instance__count__stdcell": 28808,
  "detailedplace__design__instance__displacement__max": 50.5,
  "detailedplace__design__instance__displacement__mean": 3.4685,
  "detailedplace__design__instance__displacement__total": 99963.9,
  "detailedplace__design__instance__utilization": 0.575168,
  "detailedplace__design__instance__utilization__stdcell": 0.374387,
  "detailedplace__design__io": 2511,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 532100.0,
  "detailedplace__power__internal__total": 0.0175108,
  "detailedplace__power__leakage__total": 0.000170475,
  "detailedplace__power__switching__total": 0.0145551,
  "detailedplace__power__total": 0.0322364,
  "detailedplace__route__wirelength__estimated": 1777240.0,
  "detailedplace__runtime__total": "0:25.86",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0471125,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.102444,
  "detailedplace__timing__drv__setup_violation_count": 60,
  "detailedplace__timing__setup__tns": -33.9221,
  "detailedplace__timing__setup__ws": -0.94956,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 16469,
  "detailedroute__route__drc_errors__iter:2": 2410,
  "detailedroute__route__drc_errors__iter:3": 2135,
  "detailedroute__route__drc_errors__iter:4": 2,
  "detailedroute__route__drc_errors__iter:5": 1,
  "detailedroute__route__drc_errors__iter:6": 1,
  "detailedroute__route__drc_errors__iter:7": 1,
  "detailedroute__route__drc_errors__iter:8": 0,
  "detailedroute__route__net": 30124,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 222437,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 222437,
  "detailedroute__route__wirelength": 2132858,
  "detailedroute__route__wirelength__iter:1": 2138756,
  "detailedroute__route__wirelength__iter:2": 2134458,
  "detailedroute__route__wirelength__iter:3": 2132889,
  "detailedroute__route__wirelength__iter:4": 2132860,
  "detailedroute__route__wirelength__iter:5": 2132859,
  "detailedroute__route__wirelength__iter:6": 2132859,
  "detailedroute__route__wirelength__iter:7": 2132859,
  "detailedroute__route__wirelength__iter:8": 2132858,
  "finish__clock__skew__hold": 0.290326,
  "finish__clock__skew__setup": 0.290326,
  "finish__cpu__total": 62.19,
  "finish__design__core__area": 839808,
  "finish__design__die__area": 880880,
  "finish__design__instance__area": 503922,
  "finish__design__instance__area__macros": 269524,
  "finish__design__instance__area__stdcell": 234398,
  "finish__design__instance__count": 31979,
  "finish__design__instance__count__macros": 11,
  "finish__design__instance__count__stdcell": 31968,
  "finish__design__instance__utilization": 0.600044,
  "finish__design__instance__utilization__stdcell": 0.41102,
  "finish__design__io": 2511,
  "finish__mem__peak": 1887200.0,
  "finish__power__internal__total": 0.0188036,
  "finish__power__leakage__total": 0.000180199,
  "finish__power__switching__total": 0.0141491,
  "finish__power__total": 0.0331329,
  "finish__runtime__total": "1:06.71",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.159506,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.205402,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0,
  "finish__timing__setup__ws": 0.659464,
  "finish__timing__wns_percent_delay": 12.723064,
  "floorplan__cpu__total": 1815.29,
  "floorplan__design__core__area": 839808,
  "floorplan__design__die__area": 880880,
  "floorplan__design__instance__area": 409278,
  "floorplan__design__instance__area__macros": 269524,
  "floorplan__design__instance__area__stdcell": 139754,
  "floorplan__design__instance__count": 21419,
  "floorplan__design__instance__count__macros": 11,
  "floorplan__design__instance__count__stdcell": 21408,
  "floorplan__design__instance__utilization": 0.487347,
  "floorplan__design__instance__utilization__stdcell": 0.24506,
  "floorplan__design__io": 2511,
  "floorplan__mem__peak": 398552.0,
  "floorplan__power__internal__total": 0.0187745,
  "floorplan__power__leakage__total": 0.000112458,
  "floorplan__power__switching__total": 0.00296636,
  "floorplan__power__total": 0.0218534,
  "floorplan__runtime__total": "6:48.88",
  "floorplan__timing__setup__tns": -37008.3,
  "floorplan__timing__setup__ws": -25.3674,
  "globalplace__cpu__total": 32.01,
  "globalplace__design__core__area": 839808,
  "globalplace__design__die__area": 880880,
  "globalplace__design__instance__area": 412888,
  "globalplace__design__instance__area__macros": 269524,
  "globalplace__design__instance__area__stdcell": 143364,
  "globalplace__design__instance__count": 25179,
  "globalplace__design__instance__count__macros": 11,
  "globalplace__design__instance__count__stdcell": 25168,
  "globalplace__design__instance__utilization": 0.491645,
  "globalplace__design__instance__utilization__stdcell": 0.25139,
  "globalplace__design__io": 2511,
  "globalplace__mem__peak": 519024.0,
  "globalplace__power__internal__total": 0.0229072,
  "globalplace__power__leakage__total": 0.000112458,
  "globalplace__power__switching__total": 0.0117279,
  "globalplace__power__total": 0.0347475,
  "globalplace__runtime__total": "0:33.05",
  "globalplace__timing__setup__tns": -101256,
  "globalplace__timing__setup__ws": -70.4941,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 0.385359,
  "globalroute__clock__skew__setup": 0.385359,
  "globalroute__design__core__area": 839808,
  "globalroute__design__die__area": 880880,
  "globalroute__design__instance__area": 503922,
  "globalroute__design__instance__area__macros": 269524,
  "globalroute__design__instance__area__stdcell": 234398,
  "globalroute__design__instance__count": 31979,
  "globalroute__design__instance__count__macros": 11,
  "globalroute__design__instance__count__stdcell": 31968,
  "globalroute__design__instance__utilization": 0.600044,
  "globalroute__design__instance__utilization__stdcell": 0.41102,
  "globalroute__design__io": 2511,
  "globalroute__power__internal__total": 0.0187594,
  "globalroute__power__leakage__total": 0.000180199,
  "globalroute__power__switching__total": 0.0195512,
  "globalroute__power__total": 0.0384908,
  "globalroute__timing__clock__slack": -0.132,
  "globalroute__timing__drv__hold_violation_count": 87,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0233216,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.0809598,
  "globalroute__timing__drv__setup_violation_count": 18,
  "globalroute__timing__setup__tns": -0.747075,
  "globalroute__timing__setup__ws": -0.132435,
  "placeopt__cpu__total": 32.01,
  "placeopt__design__core__area": 839808,
  "placeopt__design__core__area__pre_opt": 839808,
  "placeopt__design__die__area": 880880,
  "placeopt__design__die__area__pre_opt": 880880,
  "placeopt__design__instance__area": 483031,
  "placeopt__design__instance__area__macros": 269524,
  "placeopt__design__instance__area__macros__pre_opt": 269524,
  "placeopt__design__instance__area__pre_opt": 412888,
  "placeopt__design__instance__area__stdcell": 213507,
  "placeopt__design__instance__area__stdcell__pre_opt": 143364,
  "placeopt__design__instance__count": 28819,
  "placeopt__design__instance__count__macros": 11,
  "placeopt__design__instance__count__macros__pre_opt": 11,
  "placeopt__design__instance__count__pre_opt": 25179,
  "placeopt__design__instance__count__stdcell": 28808,
  "placeopt__design__instance__count__stdcell__pre_opt": 25168,
  "placeopt__design__instance__utilization": 0.575168,
  "placeopt__design__instance__utilization__pre_opt": 0.491645,
  "placeopt__design__instance__utilization__stdcell": 0.374387,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.25139,
  "placeopt__design__io": 2511,
  "placeopt__design__io__pre_opt": 2511,
  "placeopt__mem__peak": 519024.0,
  "placeopt__power__internal__total": 0.017068,
  "placeopt__power__internal__total__pre_opt": 0.0229072,
  "placeopt__power__leakage__total": 0.000170475,
  "placeopt__power__leakage__total__pre_opt": 0.000112458,
  "placeopt__power__switching__total": 0.0127861,
  "placeopt__power__switching__total__pre_opt": 0.0117279,
  "placeopt__power__total": 0.0300246,
  "placeopt__power__total__pre_opt": 0.0347475,
  "placeopt__runtime__total": "0:33.05",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.046904,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.101843,
  "placeopt__timing__drv__setup_violation_count": 59,
  "placeopt__timing__setup__tns": -30.6172,
  "placeopt__timing__setup__tns__pre_opt": -101256,
  "placeopt__timing__setup__ws": -0.920588,
  "placeopt__timing__setup__ws__pre_opt": -70.4941,
  "run__flow__design": "bp_fe",
  "run__flow__generate_date": "2023-01-14 04:22",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6483-gb632f9f51",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "5cb1fac1f980bb0c2fdb7fbcbf294a8d6c2cc02e",
  "run__flow__scripts_commit": "be72ad5cd8abb1000fb77f896d1b6f9cccdc2493",
  "run__flow__uuid": "a133b118-ee65-46cc-a661-2fe86a386d41",
  "run__flow__variant": "base",
  "synth__cpu__total": 105.45,
  "synth__design__instance__area__stdcell": 364251.526,
  "synth__design__instance__count__stdcell": 24371.0,
  "synth__mem__peak": 275824.0,
  "synth__runtime__total": "1:48.75",
  "total_time": "0:11:16.300000"
}