<?xml version="1.0"?>
<technology>
  <library>
    <name>STD_FU</name>
    <cell>
      <name>plus</name>
      <operation operation_name="plus" bounded="1" cycles="1" execution_time="1.32"/>
      <circuit>
        <component_o id="plus">
          <description>This component is very simple</description>
          <copyright>no copyright</copyright>
          <authors>none</authors>
          <license>public domain</license>
          <structural_type_descriptor id_type="plus"/>
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="in1" dir="IN">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <port_o id="in2" dir="IN">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="retval" dir="OUT">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <NP_functionality LIBRARY="operations " VERILOG_FILE_PROVIDED="operations.v"/>
        </component_o>
      </circuit>
    </cell>
    <cell>
      <name>minus</name>
      <operation operation_name="minus" bounded="1" cycles="1" execution_time="1.32"/>
      <circuit>
        <component_o id="minus">
          <description>This component is very simple</description>
          <copyright>no copyright</copyright>
          <authors>none</authors>
          <license>public domain</license>
          <structural_type_descriptor id_type="minus"/>
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="in1" dir="IN">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <port_o id="in2" dir="IN">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="retval" dir="OUT">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <NP_functionality LIBRARY="operations " VERILOG_FILE_PROVIDED="operations.v"/>
        </component_o>
      </circuit>
    </cell>
    <cell>
      <name>times</name>
      <operation operation_name="times" bounded="1" cycles="1" execution_time="1.32"/>
      <circuit>
        <component_o id="times">
          <description>This component is very simple</description>
          <copyright>no copyright</copyright>
          <authors>none</authors>
          <license>public domain</license>
          <structural_type_descriptor id_type="times"/>
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="in1" dir="IN">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <port_o id="in2" dir="IN">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="retval" dir="OUT">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <NP_functionality LIBRARY="operations " VERILOG_FILE_PROVIDED="operations.v"/>
        </component_o>
      </circuit>
    </cell>
    <cell>
      <name>divide</name>
      <operation operation_name="divide" bounded="1" cycles="1" execution_time="1.32"/>
      <circuit>
        <component_o id="divide">
          <description>This component is very simple</description>
          <copyright>no copyright</copyright>
          <authors>none</authors>
          <license>public domain</license>
          <structural_type_descriptor id_type="divide"/>
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="in1" dir="IN">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <port_o id="in2" dir="IN">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="retval" dir="OUT">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <NP_functionality LIBRARY="operations " VERILOG_FILE_PROVIDED="operations.v"/>
        </component_o>
      </circuit>
    </cell>
    <cell>
      <name>times2</name>
      <operation operation_name="times2" bounded="1" cycles="1" execution_time="1.32"/>
      <circuit>
        <component_o id="times2">
          <description>This component is very simple</description>
          <copyright>no copyright</copyright>
          <authors>none</authors>
          <license>public domain</license>
          <structural_type_descriptor id_type="times2"/>
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="in1" dir="IN">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="retval" dir="OUT">
            <structural_type_descriptor type="INT" size="32"/>
          </port_o>
          <NP_functionality LIBRARY="operations " VERILOG_FILE_PROVIDED="operations.v"/>
        </component_o>
      </circuit>
    </cell>
  </library>
</technology>
