module testbench;
logic a,b,cin,out, cout;

fulladder DUT(a,b,cin,out, cout);

initial begin
a=0; b=1; cin=0;
#10
a=1; b=1; cin=0;
#10
a=1; b=0; cin=1;
#10
a=1; b=1; cin=1;
end


endmodule
