0.7
2020.1
May 27 2020
19:59:15
/home/denjo/risc/source/design/00_cpu.v,1605508585,verilog,,/home/denjo/risc/work/cpu_single/cpu_single.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,/home/denjo/risc/source/design/99_define.vh,cpu,,,../../../../../../source/design,,,,,
/home/denjo/risc/source/design/10_fetch.v,1605540660,verilog,,/home/denjo/risc/source/design/20_decoder.v,/home/denjo/risc/source/design/99_define.vh,fetch,,,../../../../../../source/design;../../../../cpu_single.srcs/sources_1/bd/design_1/ipshared/8b3d,,,,,
/home/denjo/risc/source/design/20_decoder.v,1605508585,verilog,,/home/denjo/risc/source/design/30_execute.v,/home/denjo/risc/source/design/99_define.vh,decoder,,,../../../../../../source/design,,,,,
/home/denjo/risc/source/design/30_execute.v,1605508586,verilog,,/home/denjo/risc/source/design/31_alu.v,/home/denjo/risc/source/design/99_define.vh,execute,,,../../../../../../source/design,,,,,
/home/denjo/risc/source/design/31_alu.v,1605508586,verilog,,/home/denjo/risc/source/design/32_gen_branch_signal.v,/home/denjo/risc/source/design/99_define.vh,alu,,,../../../../../../source/design,,,,,
/home/denjo/risc/source/design/32_gen_branch_signal.v,1605508586,verilog,,/home/denjo/risc/source/design/33_sequencer.v,/home/denjo/risc/source/design/99_define.vh,gen_branch_signal,,,../../../../../../source/design,,,,,
/home/denjo/risc/source/design/33_sequencer.v,1605508586,verilog,,/home/denjo/risc/source/design/40_datamem.v,/home/denjo/risc/source/design/99_define.vh,sequencer,,,../../../../../../source/design,,,,,
/home/denjo/risc/source/design/40_datamem.v,1605531881,verilog,,/home/denjo/risc/source/design/41_load.v,/home/denjo/risc/source/design/99_define.vh,datamem,,,../../../../../../source/design,,,,,
/home/denjo/risc/source/design/41_load.v,1605508586,verilog,,/home/denjo/risc/source/design/50_writeback.v,/home/denjo/risc/source/design/99_define.vh,load,,,../../../../../../source/design,,,,,
/home/denjo/risc/source/design/50_writeback.v,1605508586,verilog,,/home/denjo/risc/source/design/99_hardware_counter.v,/home/denjo/risc/source/design/99_define.vh,writeback,,,../../../../../../source/design,,,,,
/home/denjo/risc/source/design/99_define.vh,1605540660,verilog,,,,,,,,,,,,
/home/denjo/risc/source/design/99_hardware_counter.v,1605508586,verilog,,/home/denjo/risc/source/design/99_regfile.v,,hardware_counter,,,../../../../../../source/design,,,,,
/home/denjo/risc/source/design/99_regfile.v,1605508586,verilog,,/home/denjo/risc/source/design/99_uart.v,/home/denjo/risc/source/design/99_define.vh,regfile,,,../../../../../../source/design,,,,,
/home/denjo/risc/source/design/99_uart.v,1605508586,verilog,,/home/denjo/risc/source/design/00_cpu.v,,uart,,,../../../../../../source/design,,,,,
/home/denjo/risc/source/tb_cpu.v,1605508537,verilog,,,/home/denjo/risc/source/design/99_define.vh,cpu_tb,,,../../../../../../source/design,,,,,
,,,,/home/denjo/risc/work/cpu_single/cpu_single.ip_user_files/bd/design_1/ip/design_1_cpu_0_0/sim/design_1_cpu_0_0.v,,design_1_clk_wiz_0_0,,,,,,,,
,,,,/home/denjo/risc/work/cpu_single/cpu_single.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,,design_1_clk_wiz_0_0_clk_wiz,,,,,,,,
,,,,/home/denjo/risc/work/cpu_single/cpu_single.ip_user_files/bd/design_1/sim/design_1.v,,design_1_cpu_0_0,,,,,,,,
,,,,/home/denjo/risc/work/cpu_single/cpu_single.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/home/denjo/risc/work/cpu_single/cpu_single.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
,,,,/home/denjo/risc/source/tb_cpu.v,,design_1_wrapper,,,,,,,,
