<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='318' type='void llvm::TargetPassConfig::addCheckDebugPass()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='317'>/// Add a pass to check synthesized debug info for MIR.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='774' ll='776' type='void llvm::TargetPassConfig::addCheckDebugPass()'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='789' u='c' c='_ZN4llvm16TargetPassConfig20addMachinePostPassesERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbb'/>
