Fitter Route Stage Report for main
Thu Oct 10 10:07:12 2024
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Delay Chain Summary
  3. Routing Usage Summary
  4. Route Messages
  5. Estimated Delay Added for Hold Timing Summary
  6. Estimated Delay Added for Hold Timing Details
  7. Global Router Congestion Hotspot Summary
  8. Global Router Wire Utilization Map
  9. Peak Wire Demand Summary
 10. Peak Wire Demand Details
 11. Peak Total Grid Crossings



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name              ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; mem_ck[0]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_ck_n[0]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[0]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[1]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[2]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[3]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[4]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[5]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[6]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[7]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[8]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[9]          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[10]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[11]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[12]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[13]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[14]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[15]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_a[16]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_act_n[0]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_ba[0]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_ba[1]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_bg[0]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_cke[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_cs_n[0]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_odt[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_reset_n[0]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; mem_par[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; local_cal_success ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; local_cal_fail    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; mem_dqs[0]        ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; mem_dqs[1]        ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; mem_dqs_n[0]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; mem_dqs_n[1]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; mem_dq[0]         ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[1]         ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[2]         ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[3]         ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[4]         ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[5]         ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[6]         ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[7]         ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[8]         ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[9]         ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[10]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[11]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[12]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[13]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[14]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dq[15]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dbi_n[0]      ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; mem_dbi_n[1]      ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; oct_rzqin         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; mem_alert_n[0]    ; Input    ; 0                   ; --                 ; --             ; 125                               ; --                                  ;
; pll_ref_clk       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; pll_ref_clk(n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+-------------------------------------------------------------+
; Routing Usage Summary                                       ;
+-----------------------------+-------------------------------+
; Routing Resource Type       ; Usage                         ;
+-----------------------------+-------------------------------+
; Block Input Mux Wrapbacks   ; 1 / 964,320 ( < 1 % )         ;
; Block Input Muxes           ; 42,459 / 10,561,600 ( < 1 % ) ;
; Block interconnects         ; 35,078 / 12,385,280 ( < 1 % ) ;
; C1 interconnects            ; 18,524 / 5,173,760 ( < 1 % )  ;
; C4 interconnects            ; 7,013 / 4,933,120 ( < 1 % )   ;
; C8 interconnects            ; 56 / 493,312 ( < 1 % )        ;
; DCM_muxes                   ; 1 / 1,152 ( < 1 % )           ;
; DELAY_CHAINs                ; 10 / 32,048 ( < 1 % )         ;
; Direct links                ; 7,699 / 12,385,280 ( < 1 % )  ;
; HIO Buffers                 ; 0 / 73,472 ( 0 % )            ;
; Programmable Invert Buffers ; 10 / 560 ( 2 % )              ;
; Programmable Invert Inputs  ; 2,051 / 932,160 ( < 1 % )     ;
; Programmable Inverts        ; 2,051 / 932,160 ( < 1 % )     ;
; R0 interconnects            ; 18,714 / 8,632,960 ( < 1 % )  ;
; R1 interconnects            ; 12,848 / 4,933,120 ( < 1 % )  ;
; R12 interconnects           ; 95 / 739,968 ( < 1 % )        ;
; R2 interconnects            ; 3,969 / 2,473,120 ( < 1 % )   ;
; R4 interconnects            ; 3,484 / 2,486,240 ( < 1 % )   ;
; R6 interconnects            ; 5,327 / 2,492,800 ( < 1 % )   ;
; Redundancy Muxes            ; 2 / 145,648 ( < 1 % )         ;
; Row Clock Tap-Offs          ; 1,817 / 739,968 ( < 1 % )     ;
; Switchbox_clock_muxes       ; 52 / 23,040 ( < 1 % )         ;
; VIO Buffers                 ; 138 / 22,400 ( < 1 % )        ;
; Vertical_seam_tap_muxes     ; 47 / 12,288 ( < 1 % )         ;
+-----------------------------+-------------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 24 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 22.4.0 Build 94 12/07/2022 SC Pro Edition
    Info: Processing started: Thu Oct 10 09:52:00 2024
    Info: System process ID: 3601936
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off axi_to_avalon -c main
Info: qfit2_default_script.tcl version: #1
Info: Project  = axi_to_avalon
Info: Revision = main
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect demand : 38% of down directional wire in region X312_Y320 to X323_Y327
    Info (20265): Estimated peak short right directional wire demand : 0% in region X288_Y320 to X299_Y327
    Info (20265): Estimated peak short left directional wire demand : 18% in region X312_Y320 to X323_Y327
    Info (20265): Estimated peak short up directional wire demand : 32% in region X312_Y320 to X323_Y327
    Info (20265): Estimated peak short down directional wire demand : 38% in region X312_Y320 to X323_Y327
Info (20215): Router estimated peak long high speed interconnect demand : 90% of left directional wire in region X312_Y312 to X323_Y319
    Info (20265): Estimated peak long high speed right directional wire demand : 48% in region X288_Y320 to X299_Y327
    Info (20265): Estimated peak long high speed left directional wire demand : 90% in region X312_Y312 to X323_Y319
    Info (20265): Estimated peak long high speed up directional wire demand : 83% in region X300_Y320 to X311_Y327
    Info (20265): Estimated peak long high speed down directional wire demand : 87% in region X324_Y328 to X335_Y334
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 0.02 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (11888): Total time spent on timing analysis during Routing is 3.98 seconds.
Warning (18291): Timing characteristics of device AGFB027R24C2E2VR2 are preliminary
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info: The clock period of 'altera_reserved_tck' used in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0 is not defined, setting max delay to 30ns (default 33MHz tck)
Info: Adding default timing constraints to JTAG signals.  This will help to achieve basic functionality since no such constraints were provided by the user.
Info (16607): Fitter routing operations ending: elapsed time is 00:04:12


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                          ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------+
; Source Register                                                                 ; Destination Register                                             ; Delay Added in ns ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------+
; u0|emif_fm_0|arch|arch_inst|hmc_avl_if_inst|amm.ready_hyper_regs.amm_ready_0_r1 ; u0|emif_fm_0|arch|arch_inst|hmc_avl_if_inst|amm.amm_write_0_r[0] ; 0.060             ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


--------------------------------------------
; Global Router Congestion Hotspot Summary ;
--------------------------------------------
No congestion hotspots found where global router short wire usage exceeded 100%.
If the design is hard to route, use other techniques to analyze congestion. Refer to the Estimated Delay Added for Hold Timing section in the Fitter report and routing utilization in the Chip Planner.


--------------------------------------
; Global Router Wire Utilization Map ;
--------------------------------------
This report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Peak Wire Demand Summary                                                      ;
+-----------------+-----------+-----------------------------------+-------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ;
+-----------------+-----------+-----------------------------------+-------------+
; short           ; right     ; [(288, 320), (299, 327)]          ; 0.208 %     ;
; short           ; left      ; [(312, 320), (323, 327)]          ; 18.214 %    ;
; short           ; up        ; [(312, 320), (323, 327)]          ; 32.083 %    ;
; short           ; down      ; [(312, 320), (323, 327)]          ; 38.333 %    ;
; long high speed ; right     ; [(288, 320), (299, 327)]          ; 48.958 %    ;
; long high speed ; left      ; [(312, 312), (323, 319)]          ; 90.625 %    ;
; long high speed ; up        ; [(300, 320), (311, 327)]          ; 83.333 %    ;
; long high speed ; down      ; [(324, 328), (335, 334)]          ; 87.879 %    ;
+-----------------+-----------+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Wire Demand Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------+-----------+-----------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ; Net Names                                                                                                                                                                                                                                                                                                                          ;
+-----------------+-----------+-----------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; short           ; right     ; [(288, 320), (299, 327)]          ; 0.208 %     ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; ~VCC                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[657]                                                                                   ;
; short           ; right     ; [(288, 320), (299, 327)]          ; 0.208 %     ;    Long Distance                                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; ~VCC                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[657]                                                                                   ;
; short           ; left      ; [(312, 320), (323, 327)]          ; 18.214 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; dut|rd_ptr[0]                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; dut|rd_ptr[1]                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; dut|rd_ptr[2]                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; dut|rd_ptr[3]                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; dut|rd_ptr[4]                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; dut|rd_ptr[5]                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; dut|rd_ptr[6]                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; dut|rd_ptr[7]                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; dut|state.READ                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|state.WRITE                                                                                                                                                                                                                                                                                                                    ;
; short           ; left      ; [(312, 320), (323, 327)]          ; 18.214 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[62]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[8]                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[87]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; counter|ctr[96]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; counter|ctr[95]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; counter|ctr[98]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; counter|ctr[99]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; counter|ctr[9]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[116]                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[46]                                                                                                                                                                                                                                                            ;
; short           ; up        ; [(312, 320), (323, 327)]          ; 32.083 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|config_valid                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[78]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[46]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[77]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[76]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[75]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[74]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[73]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[72]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[66]                                                                                                                                                                                                                                                                     ;
; short           ; up        ; [(312, 320), (323, 327)]          ; 32.083 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|config_valid                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[98]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[11]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[116]                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[42]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[83]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[125]                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[104]                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[111]                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[112]                                                                                                                                                                                                                                                                    ;
; short           ; down      ; [(312, 320), (323, 327)]          ; 38.333 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|config_valid                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; ~VCC                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[64]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[32]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[63]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[62]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[61]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[60]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[54]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[52]                                                                                                                                                                                                                                                                     ;
; short           ; down      ; [(312, 320), (323, 327)]          ; 38.333 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; ~VCC                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|config_valid                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[93]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[89]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[91]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[92]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[88]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[59]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[62]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|acq_data_in_reg[656]                                                                                                                                                                                                                     ;
; long high speed ; right     ; [(288, 320), (299, 327)]          ; 48.958 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|config_valid                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; dut|aval_ptr[0]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|aval_ptr[1]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|aval_ptr[7]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|aval_ptr[6]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|aval_ptr[5]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|aval_ptr[4]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|aval_ptr[3]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|aval_ptr[2]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|storage_combinational.combinational_qualifier_basic.combinational_qualifier_basic|trigger_condition_deserialize|dffs[659]                                                     ;
; long high speed ; right     ; [(288, 320), (299, 327)]          ; 48.958 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|config_valid                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; dut|aval_ptr[4]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|aval_ptr[3]                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|storage_combinational.combinational_qualifier_basic.combinational_qualifier_basic|trigger_modules_gen[0].trigger_match|all_bits_matched~90_ERTM2                              ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|storage_combinational.combinational_qualifier_basic.combinational_qualifier_basic|trigger_modules_gen[0].trigger_match|all_bits_matched~83_ERTM5                              ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|storage_combinational.combinational_qualifier_basic.combinational_qualifier_basic|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[512].sm1|regoutff ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|storage_combinational.combinational_qualifier_basic.combinational_qualifier_basic|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[511].sm1|regoutff ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|storage_combinational.combinational_qualifier_basic.combinational_qualifier_basic|trigger_modules_gen[0].trigger_match|all_bits_matched~90_ERTM1                              ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[526].sm1|regoutff                               ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[661]                                                                                   ;
; long high speed ; left      ; [(312, 312), (323, 319)]          ; 90.625 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[99]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[2]                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[29]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[28]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[26]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[92]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[61]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[12]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[125]                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[96]                                                                                                                                                                                                                                                                     ;
; long high speed ; left      ; [(312, 312), (323, 319)]          ; 90.625 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[2][114]                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[0][665]                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[85]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|acq_data_in_reg[340]                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[0][120]                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[7]                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[51]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[53]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|acq_data_in_reg[645]                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[48]                                                                                                                                                                                                                                                            ;
; long high speed ; up        ; [(300, 320), (311, 327)]          ; 83.333 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|config_valid                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; dut|rd_ptr[1]                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; dut|rd_ptr[2]                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; dut|rd_ptr[5]                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[111]                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[78]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[97]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; dut|fifo_count[1]                                                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; dut|fifo_count[2]                                                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; counter|ctr[100]                                                                                                                                                                                                                                                                                                                   ;
; long high speed ; up        ; [(300, 320), (311, 327)]          ; 83.333 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|config_valid                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; dut|fifo_mem_rtl_0|auto_generated|altera_syncram_impl1|q_b[97]                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; counter|ctr[100]                                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|acq_trigger_in_reg[626]                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|acq_trigger_in_reg[569]                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|acq_trigger_in_reg[628]                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[1889]                                                                                  ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[662]                                                                                   ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[660]                                                                                   ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[661]                                                                                   ;
; long high speed ; down      ; [(324, 328), (335, 334)]          ; 87.879 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[18]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[36]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[49]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[50]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[48]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[53]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[51]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[84]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[38]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[55]                                                                                                                                                                                                                                                            ;
; long high speed ; down      ; [(324, 328), (335, 334)]          ; 87.879 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[80]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[49]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[7]                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[48]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[53]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[51]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[81]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[67]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[85]                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[64]                                                                                                                                                                                                                                                            ;
+-----------------+-----------+-----------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Total Grid Crossings                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Net Name                                                                                                                                                                                                                                                                          ; Total Grid Crossings ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn                                                                                                                                                                                 ; 55                   ;
; u0|emif_fm_0|arch|arch_inst|seq_if_inst|non_hps.afi_cal_fail_sync_inst|dreg[1]                                                                                                                                                                                                    ; 40                   ;
; u0|emif_fm_0|arch|arch_inst|seq_if_inst|non_hps.afi_cal_success_sync_inst|dreg[1]                                                                                                                                                                                                 ; 39                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|offload_shift_ena                                                              ; 34                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]                        ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]                         ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]                         ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]                         ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]                         ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]                         ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]                         ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]                         ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]                         ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]                         ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]                         ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[10]                                                                                                         ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[9]                                                                                                          ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[8]                                                                                                          ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[7]                                                                                                          ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[6]                                                                                                          ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[5]                                                                                                          ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[4]                                                                                                          ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[3]                                                                                                          ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[2]                                                                                                          ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[1]                                                                                                          ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[0]                                                                                                          ; 33                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~0                                           ; 30                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[0]                                        ; 29                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[1]                                        ; 29                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~2                                           ; 29                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                                                               ; 27                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~3                                           ; 27                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~1                                           ; 27                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]                                                                                                                                                                                   ; 25                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|reduce_nor_1~1                                                                 ; 23                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|reduce_nor_1~0                                                                 ; 23                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|adv_point_3_and_more.advance_pointer_counter|auto_generated|counter_reg_bit[0] ; 23                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|offload_shift_ena~xsyn                                                         ; 23                   ;
; ~GND                                                                                                                                                                                                                                                                              ; 23                   ;
; ~VCC                                                                                                                                                                                                                                                                              ; 18                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|config_valid                                                                                                                            ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|acq_data_in_reg[118]                                                                                                                                                                    ; 9                    ;
; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[91]                                                                                                                                                                                                           ; 9                    ;
; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[93]                                                                                                                                                                                                           ; 9                    ;
; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[89]                                                                                                                                                                                                           ; 9                    ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[2][114]                                                                                                             ; 8                    ;
; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[61]                                                                                                                                                                                                           ; 8                    ;
; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[60]                                                                                                                                                                                                           ; 8                    ;
; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[57]                                                                                                                                                                                                           ; 8                    ;
; u0|emif_fm_0|arch|arch_inst|hmc.amm.amm.data_if_inst|amm_readdata_0[88]                                                                                                                                                                                                           ; 8                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


