
of-eye-gimbal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058d0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fe4  08005a60  08005a60  00015a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a44  08006a44  000205c4  2**0
                  CONTENTS
  4 .ARM          00000008  08006a44  08006a44  00016a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a4c  08006a4c  000205c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a4c  08006a4c  00016a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a50  08006a50  00016a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005c4  20000000  08006a54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  200005c8  08007018  000205c8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000680  08007018  00020680  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000205c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010f78  00000000  00000000  000205f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029d4  00000000  00000000  0003156c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c40  00000000  00000000  00033f40  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000af8  00000000  00000000  00034b80  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002483c  00000000  00000000  00035678  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ade2  00000000  00000000  00059eb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000bb382  00000000  00000000  00064c96  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00120018  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000385c  00000000  00000000  00120094  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200005c8 	.word	0x200005c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005a48 	.word	0x08005a48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200005cc 	.word	0x200005cc
 80001cc:	08005a48 	.word	0x08005a48

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9a5 	b.w	80005dc <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f835 	bl	8000310 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f828 	bl	8000310 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f817 	bl	8000310 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f809 	bl	8000310 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	4688      	mov	r8, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14b      	bne.n	80003b6 <__udivmoddi4+0xa6>
 800031e:	428a      	cmp	r2, r1
 8000320:	4615      	mov	r5, r2
 8000322:	d967      	bls.n	80003f4 <__udivmoddi4+0xe4>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0720 	rsb	r7, r2, #32
 800032e:	fa01 f302 	lsl.w	r3, r1, r2
 8000332:	fa20 f707 	lsr.w	r7, r0, r7
 8000336:	4095      	lsls	r5, r2
 8000338:	ea47 0803 	orr.w	r8, r7, r3
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbb8 f7fe 	udiv	r7, r8, lr
 8000348:	fa1f fc85 	uxth.w	ip, r5
 800034c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000350:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000354:	fb07 f10c 	mul.w	r1, r7, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000362:	f080 811b 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8118 	bls.w	800059c <__udivmoddi4+0x28c>
 800036c:	3f02      	subs	r7, #2
 800036e:	442b      	add	r3, r5
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0fe 	udiv	r0, r3, lr
 8000378:	fb0e 3310 	mls	r3, lr, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fc0c 	mul.w	ip, r0, ip
 8000384:	45a4      	cmp	ip, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	192c      	adds	r4, r5, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8107 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000392:	45a4      	cmp	ip, r4
 8000394:	f240 8104 	bls.w	80005a0 <__udivmoddi4+0x290>
 8000398:	3802      	subs	r0, #2
 800039a:	442c      	add	r4, r5
 800039c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003a0:	eba4 040c 	sub.w	r4, r4, ip
 80003a4:	2700      	movs	r7, #0
 80003a6:	b11e      	cbz	r6, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c6 4300 	strd	r4, r3, [r6]
 80003b0:	4639      	mov	r1, r7
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0xbe>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80eb 	beq.w	8000596 <__udivmoddi4+0x286>
 80003c0:	2700      	movs	r7, #0
 80003c2:	e9c6 0100 	strd	r0, r1, [r6]
 80003c6:	4638      	mov	r0, r7
 80003c8:	4639      	mov	r1, r7
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f783 	clz	r7, r3
 80003d2:	2f00      	cmp	r7, #0
 80003d4:	d147      	bne.n	8000466 <__udivmoddi4+0x156>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xd0>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80fa 	bhi.w	80005d4 <__udivmoddi4+0x2c4>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0303 	sbc.w	r3, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4698      	mov	r8, r3
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d0e0      	beq.n	80003b0 <__udivmoddi4+0xa0>
 80003ee:	e9c6 4800 	strd	r4, r8, [r6]
 80003f2:	e7dd      	b.n	80003b0 <__udivmoddi4+0xa0>
 80003f4:	b902      	cbnz	r2, 80003f8 <__udivmoddi4+0xe8>
 80003f6:	deff      	udf	#255	; 0xff
 80003f8:	fab2 f282 	clz	r2, r2
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f040 808f 	bne.w	8000520 <__udivmoddi4+0x210>
 8000402:	1b49      	subs	r1, r1, r5
 8000404:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000408:	fa1f f885 	uxth.w	r8, r5
 800040c:	2701      	movs	r7, #1
 800040e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fb0e 111c 	mls	r1, lr, ip, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb08 f10c 	mul.w	r1, r8, ip
 8000420:	4299      	cmp	r1, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x124>
 8000424:	18eb      	adds	r3, r5, r3
 8000426:	f10c 30ff 	add.w	r0, ip, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4299      	cmp	r1, r3
 800042e:	f200 80cd 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 8000432:	4684      	mov	ip, r0
 8000434:	1a59      	subs	r1, r3, r1
 8000436:	b2a3      	uxth	r3, r4
 8000438:	fbb1 f0fe 	udiv	r0, r1, lr
 800043c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000440:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000444:	fb08 f800 	mul.w	r8, r8, r0
 8000448:	45a0      	cmp	r8, r4
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x14c>
 800044c:	192c      	adds	r4, r5, r4
 800044e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x14a>
 8000454:	45a0      	cmp	r8, r4
 8000456:	f200 80b6 	bhi.w	80005c6 <__udivmoddi4+0x2b6>
 800045a:	4618      	mov	r0, r3
 800045c:	eba4 0408 	sub.w	r4, r4, r8
 8000460:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000464:	e79f      	b.n	80003a6 <__udivmoddi4+0x96>
 8000466:	f1c7 0c20 	rsb	ip, r7, #32
 800046a:	40bb      	lsls	r3, r7
 800046c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000470:	ea4e 0e03 	orr.w	lr, lr, r3
 8000474:	fa01 f407 	lsl.w	r4, r1, r7
 8000478:	fa20 f50c 	lsr.w	r5, r0, ip
 800047c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000480:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000484:	4325      	orrs	r5, r4
 8000486:	fbb3 f9f8 	udiv	r9, r3, r8
 800048a:	0c2c      	lsrs	r4, r5, #16
 800048c:	fb08 3319 	mls	r3, r8, r9, r3
 8000490:	fa1f fa8e 	uxth.w	sl, lr
 8000494:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000498:	fb09 f40a 	mul.w	r4, r9, sl
 800049c:	429c      	cmp	r4, r3
 800049e:	fa02 f207 	lsl.w	r2, r2, r7
 80004a2:	fa00 f107 	lsl.w	r1, r0, r7
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1e 0303 	adds.w	r3, lr, r3
 80004ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b0:	f080 8087 	bcs.w	80005c2 <__udivmoddi4+0x2b2>
 80004b4:	429c      	cmp	r4, r3
 80004b6:	f240 8084 	bls.w	80005c2 <__udivmoddi4+0x2b2>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4473      	add	r3, lr
 80004c0:	1b1b      	subs	r3, r3, r4
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3310 	mls	r3, r8, r0, r3
 80004cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004d4:	45a2      	cmp	sl, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1e 0404 	adds.w	r4, lr, r4
 80004dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004e0:	d26b      	bcs.n	80005ba <__udivmoddi4+0x2aa>
 80004e2:	45a2      	cmp	sl, r4
 80004e4:	d969      	bls.n	80005ba <__udivmoddi4+0x2aa>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4474      	add	r4, lr
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	fba0 8902 	umull	r8, r9, r0, r2
 80004f2:	eba4 040a 	sub.w	r4, r4, sl
 80004f6:	454c      	cmp	r4, r9
 80004f8:	46c2      	mov	sl, r8
 80004fa:	464b      	mov	r3, r9
 80004fc:	d354      	bcc.n	80005a8 <__udivmoddi4+0x298>
 80004fe:	d051      	beq.n	80005a4 <__udivmoddi4+0x294>
 8000500:	2e00      	cmp	r6, #0
 8000502:	d069      	beq.n	80005d8 <__udivmoddi4+0x2c8>
 8000504:	ebb1 050a 	subs.w	r5, r1, sl
 8000508:	eb64 0403 	sbc.w	r4, r4, r3
 800050c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000510:	40fd      	lsrs	r5, r7
 8000512:	40fc      	lsrs	r4, r7
 8000514:	ea4c 0505 	orr.w	r5, ip, r5
 8000518:	e9c6 5400 	strd	r5, r4, [r6]
 800051c:	2700      	movs	r7, #0
 800051e:	e747      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000520:	f1c2 0320 	rsb	r3, r2, #32
 8000524:	fa20 f703 	lsr.w	r7, r0, r3
 8000528:	4095      	lsls	r5, r2
 800052a:	fa01 f002 	lsl.w	r0, r1, r2
 800052e:	fa21 f303 	lsr.w	r3, r1, r3
 8000532:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000536:	4338      	orrs	r0, r7
 8000538:	0c01      	lsrs	r1, r0, #16
 800053a:	fbb3 f7fe 	udiv	r7, r3, lr
 800053e:	fa1f f885 	uxth.w	r8, r5
 8000542:	fb0e 3317 	mls	r3, lr, r7, r3
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb07 f308 	mul.w	r3, r7, r8
 800054e:	428b      	cmp	r3, r1
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d907      	bls.n	8000566 <__udivmoddi4+0x256>
 8000556:	1869      	adds	r1, r5, r1
 8000558:	f107 3cff 	add.w	ip, r7, #4294967295
 800055c:	d22f      	bcs.n	80005be <__udivmoddi4+0x2ae>
 800055e:	428b      	cmp	r3, r1
 8000560:	d92d      	bls.n	80005be <__udivmoddi4+0x2ae>
 8000562:	3f02      	subs	r7, #2
 8000564:	4429      	add	r1, r5
 8000566:	1acb      	subs	r3, r1, r3
 8000568:	b281      	uxth	r1, r0
 800056a:	fbb3 f0fe 	udiv	r0, r3, lr
 800056e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000572:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000576:	fb00 f308 	mul.w	r3, r0, r8
 800057a:	428b      	cmp	r3, r1
 800057c:	d907      	bls.n	800058e <__udivmoddi4+0x27e>
 800057e:	1869      	adds	r1, r5, r1
 8000580:	f100 3cff 	add.w	ip, r0, #4294967295
 8000584:	d217      	bcs.n	80005b6 <__udivmoddi4+0x2a6>
 8000586:	428b      	cmp	r3, r1
 8000588:	d915      	bls.n	80005b6 <__udivmoddi4+0x2a6>
 800058a:	3802      	subs	r0, #2
 800058c:	4429      	add	r1, r5
 800058e:	1ac9      	subs	r1, r1, r3
 8000590:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000594:	e73b      	b.n	800040e <__udivmoddi4+0xfe>
 8000596:	4637      	mov	r7, r6
 8000598:	4630      	mov	r0, r6
 800059a:	e709      	b.n	80003b0 <__udivmoddi4+0xa0>
 800059c:	4607      	mov	r7, r0
 800059e:	e6e7      	b.n	8000370 <__udivmoddi4+0x60>
 80005a0:	4618      	mov	r0, r3
 80005a2:	e6fb      	b.n	800039c <__udivmoddi4+0x8c>
 80005a4:	4541      	cmp	r1, r8
 80005a6:	d2ab      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005ac:	eb69 020e 	sbc.w	r2, r9, lr
 80005b0:	3801      	subs	r0, #1
 80005b2:	4613      	mov	r3, r2
 80005b4:	e7a4      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b6:	4660      	mov	r0, ip
 80005b8:	e7e9      	b.n	800058e <__udivmoddi4+0x27e>
 80005ba:	4618      	mov	r0, r3
 80005bc:	e795      	b.n	80004ea <__udivmoddi4+0x1da>
 80005be:	4667      	mov	r7, ip
 80005c0:	e7d1      	b.n	8000566 <__udivmoddi4+0x256>
 80005c2:	4681      	mov	r9, r0
 80005c4:	e77c      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c6:	3802      	subs	r0, #2
 80005c8:	442c      	add	r4, r5
 80005ca:	e747      	b.n	800045c <__udivmoddi4+0x14c>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	442b      	add	r3, r5
 80005d2:	e72f      	b.n	8000434 <__udivmoddi4+0x124>
 80005d4:	4638      	mov	r0, r7
 80005d6:	e708      	b.n	80003ea <__udivmoddi4+0xda>
 80005d8:	4637      	mov	r7, r6
 80005da:	e6e9      	b.n	80003b0 <__udivmoddi4+0xa0>

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <adns2610_init>:

/**
 * @brief Initialize the ADNS2610 sensor
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 */
void adns2610_init(Device dev){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]
	// Configure the SPI peripherals for each sensor
	adns2610_configureSPI(dev);
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f000 f80d 	bl	800060c <adns2610_configureSPI>

	// Reset communication with ADNS sensors
	adns2610_resetCOM(dev);
 80005f2:	79fb      	ldrb	r3, [r7, #7]
 80005f4:	4618      	mov	r0, r3
 80005f6:	f000 f833 	bl	8000660 <adns2610_resetCOM>

	// Configure sensors
	adns2610_config(dev);
 80005fa:	79fb      	ldrb	r3, [r7, #7]
 80005fc:	4618      	mov	r0, r3
 80005fe:	f000 f877 	bl	80006f0 <adns2610_config>
}
 8000602:	bf00      	nop
 8000604:	3708      	adds	r7, #8
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
	...

0800060c <adns2610_configureSPI>:
/**
 * @brief Configure the SPI module pointed by Device argument
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 */
void adns2610_configureSPI(Device dev){
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
	GET_SPI_PERIPH(dev, SPIx);
 8000616:	79fb      	ldrb	r3, [r7, #7]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d101      	bne.n	8000620 <adns2610_configureSPI+0x14>
 800061c:	4b0d      	ldr	r3, [pc, #52]	; (8000654 <adns2610_configureSPI+0x48>)
 800061e:	e000      	b.n	8000622 <adns2610_configureSPI+0x16>
 8000620:	4b0d      	ldr	r3, [pc, #52]	; (8000658 <adns2610_configureSPI+0x4c>)
 8000622:	4a0e      	ldr	r2, [pc, #56]	; (800065c <adns2610_configureSPI+0x50>)
 8000624:	6013      	str	r3, [r2, #0]
	// RX FIFO threshold adjusted to 8-bit word
	SET_BIT(SPIx->CR2, SPI_CR2_FRXTH);
 8000626:	4b0d      	ldr	r3, [pc, #52]	; (800065c <adns2610_configureSPI+0x50>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	685a      	ldr	r2, [r3, #4]
 800062c:	4b0b      	ldr	r3, [pc, #44]	; (800065c <adns2610_configureSPI+0x50>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000634:	605a      	str	r2, [r3, #4]
	// Enable SPI
	SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000636:	4b09      	ldr	r3, [pc, #36]	; (800065c <adns2610_configureSPI+0x50>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	681a      	ldr	r2, [r3, #0]
 800063c:	4b07      	ldr	r3, [pc, #28]	; (800065c <adns2610_configureSPI+0x50>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000644:	601a      	str	r2, [r3, #0]
}
 8000646:	bf00      	nop
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	40003800 	.word	0x40003800
 8000658:	40003c00 	.word	0x40003c00
 800065c:	200005e4 	.word	0x200005e4

08000660 <adns2610_resetCOM>:
/**
 * @brief Reset the ADNS2610 serial port. It needs to be done at the beginning to establish the communication
 * 		  correctly
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 */
void adns2610_resetCOM(Device dev){
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	4603      	mov	r3, r0
 8000668:	71fb      	strb	r3, [r7, #7]

	GET_SPI_PERIPH(dev, SPIx);
 800066a:	79fb      	ldrb	r3, [r7, #7]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d101      	bne.n	8000674 <adns2610_resetCOM+0x14>
 8000670:	4b1c      	ldr	r3, [pc, #112]	; (80006e4 <adns2610_resetCOM+0x84>)
 8000672:	e000      	b.n	8000676 <adns2610_resetCOM+0x16>
 8000674:	4b1c      	ldr	r3, [pc, #112]	; (80006e8 <adns2610_resetCOM+0x88>)
 8000676:	4a1d      	ldr	r2, [pc, #116]	; (80006ec <adns2610_resetCOM+0x8c>)
 8000678:	6013      	str	r3, [r2, #0]

	// Check TXE to send data
	while(!(READ_BIT(SPIx->SR, SPI_SR_TXE)));
 800067a:	bf00      	nop
 800067c:	4b1b      	ldr	r3, [pc, #108]	; (80006ec <adns2610_resetCOM+0x8c>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	689b      	ldr	r3, [r3, #8]
 8000682:	f003 0302 	and.w	r3, r3, #2
 8000686:	2b00      	cmp	r3, #0
 8000688:	d0f8      	beq.n	800067c <adns2610_resetCOM+0x1c>
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, 0x01);
 800068a:	4b18      	ldr	r3, [pc, #96]	; (80006ec <adns2610_resetCOM+0x8c>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	330c      	adds	r3, #12
 8000690:	2201      	movs	r2, #1
 8000692:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 8000694:	bf00      	nop
 8000696:	4b15      	ldr	r3, [pc, #84]	; (80006ec <adns2610_resetCOM+0x8c>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	689b      	ldr	r3, [r3, #8]
 800069c:	f003 0301 	and.w	r3, r3, #1
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d0f8      	beq.n	8000696 <adns2610_resetCOM+0x36>
	READ_REG(*(__IO uint8_t*) &SPIx->DR);
 80006a4:	4b11      	ldr	r3, [pc, #68]	; (80006ec <adns2610_resetCOM+0x8c>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	330c      	adds	r3, #12
 80006aa:	781b      	ldrb	r3, [r3, #0]
	// Wait until end the current transaction
	while((READ_BIT(SPIx->SR, SPI_SR_FTLVL)) | (READ_BIT(SPIx->SR, SPI_SR_FRLVL)) | (READ_BIT(SPIx->SR, SPI_SR_BSY)));
 80006ac:	bf00      	nop
 80006ae:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <adns2610_resetCOM+0x8c>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	689b      	ldr	r3, [r3, #8]
 80006b4:	f403 52c0 	and.w	r2, r3, #6144	; 0x1800
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <adns2610_resetCOM+0x8c>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	689b      	ldr	r3, [r3, #8]
 80006be:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80006c2:	431a      	orrs	r2, r3
 80006c4:	4b09      	ldr	r3, [pc, #36]	; (80006ec <adns2610_resetCOM+0x8c>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	689b      	ldr	r3, [r3, #8]
 80006ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006ce:	4313      	orrs	r3, r2
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d1ec      	bne.n	80006ae <adns2610_resetCOM+0x4e>
	LL_mDelay(100);
 80006d4:	2064      	movs	r0, #100	; 0x64
 80006d6:	f004 f9f5 	bl	8004ac4 <LL_mDelay>
}
 80006da:	bf00      	nop
 80006dc:	3708      	adds	r7, #8
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	40003800 	.word	0x40003800
 80006e8:	40003c00 	.word	0x40003c00
 80006ec:	200005e4 	.word	0x200005e4

080006f0 <adns2610_config>:
/**
 * @brief Configure the ADNS2610 internal register. Set always awake and check the inverse product ID register
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 */
void adns2610_config(Device dev){
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	4603      	mov	r3, r0
 80006f8:	71fb      	strb	r3, [r7, #7]
	// ADNS-2610 configuration
	char * devName;

	GET_DEV_NAME(dev, devName);
 80006fa:	79fb      	ldrb	r3, [r7, #7]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d101      	bne.n	8000704 <adns2610_config+0x14>
 8000700:	4b2b      	ldr	r3, [pc, #172]	; (80007b0 <adns2610_config+0xc0>)
 8000702:	e000      	b.n	8000706 <adns2610_config+0x16>
 8000704:	4b2b      	ldr	r3, [pc, #172]	; (80007b4 <adns2610_config+0xc4>)
 8000706:	60fb      	str	r3, [r7, #12]

	printf("--------------------------------\r\n--> %s CONFIGURATION \r\n--------------------------------\r\n", devName);
 8000708:	68f9      	ldr	r1, [r7, #12]
 800070a:	482b      	ldr	r0, [pc, #172]	; (80007b8 <adns2610_config+0xc8>)
 800070c:	f004 fa42 	bl	8004b94 <iprintf>

	printf("Setting the sensor to always awake in %s...\r\n", _(ADNS2610_CONFIG));
 8000710:	492a      	ldr	r1, [pc, #168]	; (80007bc <adns2610_config+0xcc>)
 8000712:	482b      	ldr	r0, [pc, #172]	; (80007c0 <adns2610_config+0xd0>)
 8000714:	f004 fa3e 	bl	8004b94 <iprintf>
	adns2610_writeRegister(dev, ADNS2610_CONFIG_REG, ADNS2610_CONFIG_C0);
 8000718:	79fb      	ldrb	r3, [r7, #7]
 800071a:	2201      	movs	r2, #1
 800071c:	2100      	movs	r1, #0
 800071e:	4618      	mov	r0, r3
 8000720:	f000 f8be 	bl	80008a0 <adns2610_writeRegister>

	printf("Checking if %s has been written well... ", _(ADNS2610_CONFIG));
 8000724:	4925      	ldr	r1, [pc, #148]	; (80007bc <adns2610_config+0xcc>)
 8000726:	4827      	ldr	r0, [pc, #156]	; (80007c4 <adns2610_config+0xd4>)
 8000728:	f004 fa34 	bl	8004b94 <iprintf>
	if(adns2610_readRegister(dev, ADNS2610_CONFIG_REG) == ADNS2610_CONFIG_C0) printf("OK.\r\n");
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	2100      	movs	r1, #0
 8000730:	4618      	mov	r0, r3
 8000732:	f000 f857 	bl	80007e4 <adns2610_readRegister>
 8000736:	4603      	mov	r3, r0
 8000738:	2b01      	cmp	r3, #1
 800073a:	d10f      	bne.n	800075c <adns2610_config+0x6c>
 800073c:	4822      	ldr	r0, [pc, #136]	; (80007c8 <adns2610_config+0xd8>)
 800073e:	f004 fa9d 	bl	8004c7c <puts>
	else{ printf("ERROR.\r\n"); while(1);}

	printf("Checking into %s if the sensor is awake... ", _(ADNS2610_STATUS));
 8000742:	4922      	ldr	r1, [pc, #136]	; (80007cc <adns2610_config+0xdc>)
 8000744:	4822      	ldr	r0, [pc, #136]	; (80007d0 <adns2610_config+0xe0>)
 8000746:	f004 fa25 	bl	8004b94 <iprintf>
	if(adns2610_readRegister(dev, ADNS2610_STATUS_REG) == ADNS2610_STATUS_AWAKE) printf("OK.\r\n");
 800074a:	79fb      	ldrb	r3, [r7, #7]
 800074c:	2101      	movs	r1, #1
 800074e:	4618      	mov	r0, r3
 8000750:	f000 f848 	bl	80007e4 <adns2610_readRegister>
 8000754:	4603      	mov	r3, r0
 8000756:	2b01      	cmp	r3, #1
 8000758:	d116      	bne.n	8000788 <adns2610_config+0x98>
 800075a:	e003      	b.n	8000764 <adns2610_config+0x74>
	else{ printf("ERROR.\r\n"); while(1);}
 800075c:	481d      	ldr	r0, [pc, #116]	; (80007d4 <adns2610_config+0xe4>)
 800075e:	f004 fa8d 	bl	8004c7c <puts>
 8000762:	e7fe      	b.n	8000762 <adns2610_config+0x72>
	if(adns2610_readRegister(dev, ADNS2610_STATUS_REG) == ADNS2610_STATUS_AWAKE) printf("OK.\r\n");
 8000764:	4818      	ldr	r0, [pc, #96]	; (80007c8 <adns2610_config+0xd8>)
 8000766:	f004 fa89 	bl	8004c7c <puts>
	else{ printf("ERROR.\r\n"); while(1);}

	printf("Checking into %s if the sensor responds well... ", _(ADNS2610_INVERSE_ID));
 800076a:	491b      	ldr	r1, [pc, #108]	; (80007d8 <adns2610_config+0xe8>)
 800076c:	481b      	ldr	r0, [pc, #108]	; (80007dc <adns2610_config+0xec>)
 800076e:	f004 fa11 	bl	8004b94 <iprintf>
	if((adns2610_readRegister(dev, ADNS2610_INVERSE_ID_REG) & ADNS2610_INV_PROD)  == ADNS2610_INV_PROD) printf("OK.\r\n");
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	2111      	movs	r1, #17
 8000776:	4618      	mov	r0, r3
 8000778:	f000 f834 	bl	80007e4 <adns2610_readRegister>
 800077c:	4603      	mov	r3, r0
 800077e:	f003 030f 	and.w	r3, r3, #15
 8000782:	2b0f      	cmp	r3, #15
 8000784:	d108      	bne.n	8000798 <adns2610_config+0xa8>
 8000786:	e003      	b.n	8000790 <adns2610_config+0xa0>
	else{ printf("ERROR.\r\n"); while(1);}
 8000788:	4812      	ldr	r0, [pc, #72]	; (80007d4 <adns2610_config+0xe4>)
 800078a:	f004 fa77 	bl	8004c7c <puts>
 800078e:	e7fe      	b.n	800078e <adns2610_config+0x9e>
	if((adns2610_readRegister(dev, ADNS2610_INVERSE_ID_REG) & ADNS2610_INV_PROD)  == ADNS2610_INV_PROD) printf("OK.\r\n");
 8000790:	480d      	ldr	r0, [pc, #52]	; (80007c8 <adns2610_config+0xd8>)
 8000792:	f004 fa73 	bl	8004c7c <puts>
 8000796:	e003      	b.n	80007a0 <adns2610_config+0xb0>
	else{ printf("ERROR.\r\n"); while(1);}
 8000798:	480e      	ldr	r0, [pc, #56]	; (80007d4 <adns2610_config+0xe4>)
 800079a:	f004 fa6f 	bl	8004c7c <puts>
 800079e:	e7fe      	b.n	800079e <adns2610_config+0xae>

	printf("\r\n");
 80007a0:	480f      	ldr	r0, [pc, #60]	; (80007e0 <adns2610_config+0xf0>)
 80007a2:	f004 fa6b 	bl	8004c7c <puts>
}
 80007a6:	bf00      	nop
 80007a8:	3710      	adds	r7, #16
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	08005a60 	.word	0x08005a60
 80007b4:	08005a70 	.word	0x08005a70
 80007b8:	08005a80 	.word	0x08005a80
 80007bc:	08005adc 	.word	0x08005adc
 80007c0:	08005aec 	.word	0x08005aec
 80007c4:	08005b1c 	.word	0x08005b1c
 80007c8:	08005b48 	.word	0x08005b48
 80007cc:	08005b58 	.word	0x08005b58
 80007d0:	08005b68 	.word	0x08005b68
 80007d4:	08005b50 	.word	0x08005b50
 80007d8:	08005b94 	.word	0x08005b94
 80007dc:	08005ba8 	.word	0x08005ba8
 80007e0:	08005bdc 	.word	0x08005bdc

080007e4 <adns2610_readRegister>:
 * @brief Read a ADNS2610 internal register by polling
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 * @param reg Internal register ADDRESS, see adns2610.h
 * @return Register value
 */
uint8_t adns2610_readRegister(Device dev, uint8_t reg){
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	4603      	mov	r3, r0
 80007ec:	460a      	mov	r2, r1
 80007ee:	71fb      	strb	r3, [r7, #7]
 80007f0:	4613      	mov	r3, r2
 80007f2:	71bb      	strb	r3, [r7, #6]

	uint8_t value;

	GET_SPI_PERIPH(dev, SPIx);
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d101      	bne.n	80007fe <adns2610_readRegister+0x1a>
 80007fa:	4b26      	ldr	r3, [pc, #152]	; (8000894 <adns2610_readRegister+0xb0>)
 80007fc:	e000      	b.n	8000800 <adns2610_readRegister+0x1c>
 80007fe:	4b26      	ldr	r3, [pc, #152]	; (8000898 <adns2610_readRegister+0xb4>)
 8000800:	4a26      	ldr	r2, [pc, #152]	; (800089c <adns2610_readRegister+0xb8>)
 8000802:	6013      	str	r3, [r2, #0]

	#if FULL_DUPLEX_SPI
	// Check TXE to send data
	while(!(READ_BIT(SPIx->SR, SPI_SR_TXE)));
 8000804:	bf00      	nop
 8000806:	4b25      	ldr	r3, [pc, #148]	; (800089c <adns2610_readRegister+0xb8>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	689b      	ldr	r3, [r3, #8]
 800080c:	f003 0302 	and.w	r3, r3, #2
 8000810:	2b00      	cmp	r3, #0
 8000812:	d0f8      	beq.n	8000806 <adns2610_readRegister+0x22>
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, reg);
 8000814:	4b21      	ldr	r3, [pc, #132]	; (800089c <adns2610_readRegister+0xb8>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	330c      	adds	r3, #12
 800081a:	79ba      	ldrb	r2, [r7, #6]
 800081c:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 800081e:	bf00      	nop
 8000820:	4b1e      	ldr	r3, [pc, #120]	; (800089c <adns2610_readRegister+0xb8>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	689b      	ldr	r3, [r3, #8]
 8000826:	f003 0301 	and.w	r3, r3, #1
 800082a:	2b00      	cmp	r3, #0
 800082c:	d0f8      	beq.n	8000820 <adns2610_readRegister+0x3c>
	READ_REG(*(__IO uint8_t*) &SPIx->DR);
 800082e:	4b1b      	ldr	r3, [pc, #108]	; (800089c <adns2610_readRegister+0xb8>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	330c      	adds	r3, #12
 8000834:	781b      	ldrb	r3, [r3, #0]
	LL_mDelay(1);
 8000836:	2001      	movs	r0, #1
 8000838:	f004 f944 	bl	8004ac4 <LL_mDelay>
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, 0x00);
 800083c:	4b17      	ldr	r3, [pc, #92]	; (800089c <adns2610_readRegister+0xb8>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	330c      	adds	r3, #12
 8000842:	2200      	movs	r2, #0
 8000844:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 8000846:	bf00      	nop
 8000848:	4b14      	ldr	r3, [pc, #80]	; (800089c <adns2610_readRegister+0xb8>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	689b      	ldr	r3, [r3, #8]
 800084e:	f003 0301 	and.w	r3, r3, #1
 8000852:	2b00      	cmp	r3, #0
 8000854:	d0f8      	beq.n	8000848 <adns2610_readRegister+0x64>
	value = READ_REG(*(__IO uint8_t*) &SPIx->DR);
 8000856:	4b11      	ldr	r3, [pc, #68]	; (800089c <adns2610_readRegister+0xb8>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	330c      	adds	r3, #12
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	73fb      	strb	r3, [r7, #15]
	// Wait until end the current transaction
	while((READ_BIT(SPIx->SR, SPI_SR_FTLVL)) | (READ_BIT(SPIx->SR, SPI_SR_FRLVL)) | (READ_BIT(SPIx->SR, SPI_SR_BSY)));
 8000860:	bf00      	nop
 8000862:	4b0e      	ldr	r3, [pc, #56]	; (800089c <adns2610_readRegister+0xb8>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	689b      	ldr	r3, [r3, #8]
 8000868:	f403 52c0 	and.w	r2, r3, #6144	; 0x1800
 800086c:	4b0b      	ldr	r3, [pc, #44]	; (800089c <adns2610_readRegister+0xb8>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	689b      	ldr	r3, [r3, #8]
 8000872:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000876:	431a      	orrs	r2, r3
 8000878:	4b08      	ldr	r3, [pc, #32]	; (800089c <adns2610_readRegister+0xb8>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	689b      	ldr	r3, [r3, #8]
 800087e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000882:	4313      	orrs	r3, r2
 8000884:	2b00      	cmp	r3, #0
 8000886:	d1ec      	bne.n	8000862 <adns2610_readRegister+0x7e>
	return value;
 8000888:	7bfb      	ldrb	r3, [r7, #15]
	#else	// HALF DUPLEX SPI MODE

	#endif
}
 800088a:	4618      	mov	r0, r3
 800088c:	3710      	adds	r7, #16
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40003800 	.word	0x40003800
 8000898:	40003c00 	.word	0x40003c00
 800089c:	200005e4 	.word	0x200005e4

080008a0 <adns2610_writeRegister>:
 * @brief Write a ADNS2610 internal register by polling
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 * @param reg Internal register ADDRESS, see adns2610.h
 * @param value Value to write in the internal register
 */
void adns2610_writeRegister(Device dev, uint8_t reg, uint8_t value){
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	71fb      	strb	r3, [r7, #7]
 80008aa:	460b      	mov	r3, r1
 80008ac:	71bb      	strb	r3, [r7, #6]
 80008ae:	4613      	mov	r3, r2
 80008b0:	717b      	strb	r3, [r7, #5]

	GET_SPI_PERIPH(dev, SPIx);
 80008b2:	79fb      	ldrb	r3, [r7, #7]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d101      	bne.n	80008bc <adns2610_writeRegister+0x1c>
 80008b8:	4b26      	ldr	r3, [pc, #152]	; (8000954 <adns2610_writeRegister+0xb4>)
 80008ba:	e000      	b.n	80008be <adns2610_writeRegister+0x1e>
 80008bc:	4b26      	ldr	r3, [pc, #152]	; (8000958 <adns2610_writeRegister+0xb8>)
 80008be:	4a27      	ldr	r2, [pc, #156]	; (800095c <adns2610_writeRegister+0xbc>)
 80008c0:	6013      	str	r3, [r2, #0]

	#if FULL_DUPLEX_SPI
	// RX FIFO threshold adjusted to 16-bit word
	CLEAR_BIT(SPIx->CR2, SPI_CR2_FRXTH);
 80008c2:	4b26      	ldr	r3, [pc, #152]	; (800095c <adns2610_writeRegister+0xbc>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	685a      	ldr	r2, [r3, #4]
 80008c8:	4b24      	ldr	r3, [pc, #144]	; (800095c <adns2610_writeRegister+0xbc>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80008d0:	605a      	str	r2, [r3, #4]
	// Check TXE to send data
	while(!(READ_BIT(SPIx->SR, SPI_SR_TXE)));
 80008d2:	bf00      	nop
 80008d4:	4b21      	ldr	r3, [pc, #132]	; (800095c <adns2610_writeRegister+0xbc>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	689b      	ldr	r3, [r3, #8]
 80008da:	f003 0302 	and.w	r3, r3, #2
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d0f8      	beq.n	80008d4 <adns2610_writeRegister+0x34>
	// Write DR to send data through SPI
	WRITE_REG(SPIx->DR, (value << 8) | (1U << 7 | reg));
 80008e2:	797b      	ldrb	r3, [r7, #5]
 80008e4:	021b      	lsls	r3, r3, #8
 80008e6:	4619      	mov	r1, r3
 80008e8:	79bb      	ldrb	r3, [r7, #6]
 80008ea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	461a      	mov	r2, r3
 80008f2:	4b1a      	ldr	r3, [pc, #104]	; (800095c <adns2610_writeRegister+0xbc>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	430a      	orrs	r2, r1
 80008f8:	60da      	str	r2, [r3, #12]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 80008fa:	bf00      	nop
 80008fc:	4b17      	ldr	r3, [pc, #92]	; (800095c <adns2610_writeRegister+0xbc>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	689b      	ldr	r3, [r3, #8]
 8000902:	f003 0301 	and.w	r3, r3, #1
 8000906:	2b00      	cmp	r3, #0
 8000908:	d0f8      	beq.n	80008fc <adns2610_writeRegister+0x5c>
	READ_REG(SPIx->DR);
 800090a:	4b14      	ldr	r3, [pc, #80]	; (800095c <adns2610_writeRegister+0xbc>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	68db      	ldr	r3, [r3, #12]
	// Wait until end the current transaction
	while((READ_BIT(SPIx->SR, SPI_SR_FTLVL)) | (READ_BIT(SPIx->SR, SPI_SR_FRLVL)) | (READ_BIT(SPIx->SR, SPI_SR_BSY)));
 8000910:	bf00      	nop
 8000912:	4b12      	ldr	r3, [pc, #72]	; (800095c <adns2610_writeRegister+0xbc>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	689b      	ldr	r3, [r3, #8]
 8000918:	f403 52c0 	and.w	r2, r3, #6144	; 0x1800
 800091c:	4b0f      	ldr	r3, [pc, #60]	; (800095c <adns2610_writeRegister+0xbc>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	689b      	ldr	r3, [r3, #8]
 8000922:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000926:	431a      	orrs	r2, r3
 8000928:	4b0c      	ldr	r3, [pc, #48]	; (800095c <adns2610_writeRegister+0xbc>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	689b      	ldr	r3, [r3, #8]
 800092e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000932:	4313      	orrs	r3, r2
 8000934:	2b00      	cmp	r3, #0
 8000936:	d1ec      	bne.n	8000912 <adns2610_writeRegister+0x72>
	// Set again RX FIFO threshold adjusted to 8-bit word
	SET_BIT(SPIx->CR2, SPI_CR2_FRXTH);
 8000938:	4b08      	ldr	r3, [pc, #32]	; (800095c <adns2610_writeRegister+0xbc>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	685a      	ldr	r2, [r3, #4]
 800093e:	4b07      	ldr	r3, [pc, #28]	; (800095c <adns2610_writeRegister+0xbc>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000946:	605a      	str	r2, [r3, #4]
	#else	// HALF DUPLEX SPI MODE

	#endif
}
 8000948:	bf00      	nop
 800094a:	370c      	adds	r7, #12
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr
 8000954:	40003800 	.word	0x40003800
 8000958:	40003c00 	.word	0x40003c00
 800095c:	200005e4 	.word	0x200005e4

08000960 <adns2610_receiveByte>:
/**
 * @brief Receive a byte from ADNS2610 as reply of adns2610_sendByte(Device dev, uint8_t value) function
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 * @param value Pointer to a variable where the received value is stored
 */
void adns2610_receiveByte(Device dev, uint8_t* value){
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	6039      	str	r1, [r7, #0]
 800096a:	71fb      	strb	r3, [r7, #7]

	GET_SPI_PERIPH(dev, SPIx);
 800096c:	79fb      	ldrb	r3, [r7, #7]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d101      	bne.n	8000976 <adns2610_receiveByte+0x16>
 8000972:	4b19      	ldr	r3, [pc, #100]	; (80009d8 <adns2610_receiveByte+0x78>)
 8000974:	e000      	b.n	8000978 <adns2610_receiveByte+0x18>
 8000976:	4b19      	ldr	r3, [pc, #100]	; (80009dc <adns2610_receiveByte+0x7c>)
 8000978:	4a19      	ldr	r2, [pc, #100]	; (80009e0 <adns2610_receiveByte+0x80>)
 800097a:	6013      	str	r3, [r2, #0]

	#if FULL_DUPLEX_SPI
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, 0x00);
 800097c:	4b18      	ldr	r3, [pc, #96]	; (80009e0 <adns2610_receiveByte+0x80>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	330c      	adds	r3, #12
 8000982:	2200      	movs	r2, #0
 8000984:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 8000986:	bf00      	nop
 8000988:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <adns2610_receiveByte+0x80>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	f003 0301 	and.w	r3, r3, #1
 8000992:	2b00      	cmp	r3, #0
 8000994:	d0f8      	beq.n	8000988 <adns2610_receiveByte+0x28>
	*value = READ_REG(*(__IO uint8_t*) &SPIx->DR);
 8000996:	4b12      	ldr	r3, [pc, #72]	; (80009e0 <adns2610_receiveByte+0x80>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	330c      	adds	r3, #12
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	b2da      	uxtb	r2, r3
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	701a      	strb	r2, [r3, #0]
	// Wait until end the current transaction
	while((READ_BIT(SPIx->SR, SPI_SR_FTLVL)) | (READ_BIT(SPIx->SR, SPI_SR_FRLVL)) | (READ_BIT(SPIx->SR, SPI_SR_BSY)));
 80009a4:	bf00      	nop
 80009a6:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <adns2610_receiveByte+0x80>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	689b      	ldr	r3, [r3, #8]
 80009ac:	f403 52c0 	and.w	r2, r3, #6144	; 0x1800
 80009b0:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <adns2610_receiveByte+0x80>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	689b      	ldr	r3, [r3, #8]
 80009b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80009ba:	431a      	orrs	r2, r3
 80009bc:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <adns2610_receiveByte+0x80>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	689b      	ldr	r3, [r3, #8]
 80009c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009c6:	4313      	orrs	r3, r2
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d1ec      	bne.n	80009a6 <adns2610_receiveByte+0x46>
	#else	// HALF DUPLEX SPI MODE

	#endif
}
 80009cc:	bf00      	nop
 80009ce:	370c      	adds	r7, #12
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr
 80009d8:	40003800 	.word	0x40003800
 80009dc:	40003c00 	.word	0x40003c00
 80009e0:	200005e4 	.word	0x200005e4

080009e4 <adns2610_sendByte>:
/**
 * @brief Send a byte to ADNS2610. It's used to request to ADNS2610 a register value in IT mode
 * @param dev Device address, it refers to SPI peripheral where the sensor is connected
 * @param value Value of the sent value
 */
void adns2610_sendByte(Device dev, uint8_t value){
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	460a      	mov	r2, r1
 80009ee:	71fb      	strb	r3, [r7, #7]
 80009f0:	4613      	mov	r3, r2
 80009f2:	71bb      	strb	r3, [r7, #6]

	GET_SPI_PERIPH(dev, SPIx);
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d101      	bne.n	80009fe <adns2610_sendByte+0x1a>
 80009fa:	4b12      	ldr	r3, [pc, #72]	; (8000a44 <adns2610_sendByte+0x60>)
 80009fc:	e000      	b.n	8000a00 <adns2610_sendByte+0x1c>
 80009fe:	4b12      	ldr	r3, [pc, #72]	; (8000a48 <adns2610_sendByte+0x64>)
 8000a00:	4a12      	ldr	r2, [pc, #72]	; (8000a4c <adns2610_sendByte+0x68>)
 8000a02:	6013      	str	r3, [r2, #0]

	#if FULL_DUPLEX_SPI
	// Check TXE to send data
	while(!(READ_BIT(SPIx->SR, SPI_SR_TXE)));
 8000a04:	bf00      	nop
 8000a06:	4b11      	ldr	r3, [pc, #68]	; (8000a4c <adns2610_sendByte+0x68>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	689b      	ldr	r3, [r3, #8]
 8000a0c:	f003 0302 	and.w	r3, r3, #2
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d0f8      	beq.n	8000a06 <adns2610_sendByte+0x22>
	// Write DR to send data through SPI
	WRITE_REG(*(__IO uint8_t*) &SPIx->DR, value);
 8000a14:	4b0d      	ldr	r3, [pc, #52]	; (8000a4c <adns2610_sendByte+0x68>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	330c      	adds	r3, #12
 8000a1a:	79ba      	ldrb	r2, [r7, #6]
 8000a1c:	701a      	strb	r2, [r3, #0]
	// Wait until RXNE is set
	while(!(READ_BIT(SPIx->SR, SPI_SR_RXNE)));
 8000a1e:	bf00      	nop
 8000a20:	4b0a      	ldr	r3, [pc, #40]	; (8000a4c <adns2610_sendByte+0x68>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	689b      	ldr	r3, [r3, #8]
 8000a26:	f003 0301 	and.w	r3, r3, #1
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d0f8      	beq.n	8000a20 <adns2610_sendByte+0x3c>
	READ_REG(*(__IO uint8_t*) &SPIx->DR);
 8000a2e:	4b07      	ldr	r3, [pc, #28]	; (8000a4c <adns2610_sendByte+0x68>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	330c      	adds	r3, #12
 8000a34:	781b      	ldrb	r3, [r3, #0]
	#else	// HALF DUPLEX SPI MODE

	#endif
}
 8000a36:	bf00      	nop
 8000a38:	370c      	adds	r7, #12
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	40003800 	.word	0x40003800
 8000a48:	40003c00 	.word	0x40003c00
 8000a4c:	200005e4 	.word	0x200005e4

08000a50 <adns2610_checkPixel>:
/**
 * @brief Check the status of a pixel
 * @param Pixel The PIXEL DATA register value received from ADNS2610
 * @return See PixelStatus
 */
PixelStatus adns2610_checkPixel(pixelTypeDef* Pixel){
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
	if(*Pixel & ADNS2610_PIXEL_VALID){
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d008      	beq.n	8000a76 <adns2610_checkPixel+0x26>
		if(*Pixel & ADNS2610_PIXEL_SOF){
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	b25b      	sxtb	r3, r3
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	da01      	bge.n	8000a72 <adns2610_checkPixel+0x22>
			return VALID_SOF;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	e009      	b.n	8000a86 <adns2610_checkPixel+0x36>
		}
		return VALID;
 8000a72:	2302      	movs	r3, #2
 8000a74:	e007      	b.n	8000a86 <adns2610_checkPixel+0x36>
	}
	else if(*Pixel & ADNS2610_PIXEL_SOF){
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	b25b      	sxtb	r3, r3
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	da01      	bge.n	8000a84 <adns2610_checkPixel+0x34>
		return NON_VALID_SOF;
 8000a80:	2301      	movs	r3, #1
 8000a82:	e000      	b.n	8000a86 <adns2610_checkPixel+0x36>
	}
	else{
		return NON_VALID;
 8000a84:	2303      	movs	r3, #3
	}
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
	...

08000a94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	db0b      	blt.n	8000abe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	f003 021f 	and.w	r2, r3, #31
 8000aac:	4907      	ldr	r1, [pc, #28]	; (8000acc <__NVIC_EnableIRQ+0x38>)
 8000aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab2:	095b      	lsrs	r3, r3, #5
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8000aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000abe:	bf00      	nop
 8000ac0:	370c      	adds	r7, #12
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	e000e100 	.word	0xe000e100

08000ad0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	6039      	str	r1, [r7, #0]
 8000ada:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	db0a      	blt.n	8000afa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	b2da      	uxtb	r2, r3
 8000ae8:	490c      	ldr	r1, [pc, #48]	; (8000b1c <__NVIC_SetPriority+0x4c>)
 8000aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aee:	0112      	lsls	r2, r2, #4
 8000af0:	b2d2      	uxtb	r2, r2
 8000af2:	440b      	add	r3, r1
 8000af4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000af8:	e00a      	b.n	8000b10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	b2da      	uxtb	r2, r3
 8000afe:	4908      	ldr	r1, [pc, #32]	; (8000b20 <__NVIC_SetPriority+0x50>)
 8000b00:	79fb      	ldrb	r3, [r7, #7]
 8000b02:	f003 030f 	and.w	r3, r3, #15
 8000b06:	3b04      	subs	r3, #4
 8000b08:	0112      	lsls	r2, r2, #4
 8000b0a:	b2d2      	uxtb	r2, r2
 8000b0c:	440b      	add	r3, r1
 8000b0e:	761a      	strb	r2, [r3, #24]
}
 8000b10:	bf00      	nop
 8000b12:	370c      	adds	r7, #12
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr
 8000b1c:	e000e100 	.word	0xe000e100
 8000b20:	e000ed00 	.word	0xe000ed00

08000b24 <transferDMA_USART2_TX>:
void MX_USART2_UART_Init(void);

/* USER CODE BEGIN Prototypes */
void configureDMA_USART_TX(USART_TypeDef* USARTx, WordLenghtDMA_t wordLength, PriorityDMA_t priority);

__STATIC_INLINE void transferDMA_USART2_TX(uint32_t fromAddress, uint16_t dataLength){
 8000b24:	b480      	push	{r7}
 8000b26:	b085      	sub	sp, #20
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	460b      	mov	r3, r1
 8000b2e:	807b      	strh	r3, [r7, #2]

	__IO uint32_t temp = 0;
 8000b30:	2300      	movs	r3, #0
 8000b32:	60fb      	str	r3, [r7, #12]

	DMA1_Channel7->CMAR = (__IO uint32_t) fromAddress;
 8000b34:	4a0a      	ldr	r2, [pc, #40]	; (8000b60 <transferDMA_USART2_TX+0x3c>)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	60d3      	str	r3, [r2, #12]
	DMA1_Channel7->CNDTR = dataLength;
 8000b3a:	4a09      	ldr	r2, [pc, #36]	; (8000b60 <transferDMA_USART2_TX+0x3c>)
 8000b3c:	887b      	ldrh	r3, [r7, #2]
 8000b3e:	6053      	str	r3, [r2, #4]
	temp = DMA1_Channel7->CCR;
 8000b40:	4b07      	ldr	r3, [pc, #28]	; (8000b60 <transferDMA_USART2_TX+0x3c>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	60fb      	str	r3, [r7, #12]
	SET_BIT(temp, DMA_CCR_EN);
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	f043 0301 	orr.w	r3, r3, #1
 8000b4c:	60fb      	str	r3, [r7, #12]
	DMA1_Channel7->CCR = temp;
 8000b4e:	4a04      	ldr	r2, [pc, #16]	; (8000b60 <transferDMA_USART2_TX+0x3c>)
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	6013      	str	r3, [r2, #0]
}
 8000b54:	bf00      	nop
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	40020080 	.word	0x40020080

08000b64 <eyes_init>:
frameStruct frames[2] = {{.header = FRAME_HEADER}, {.header = FRAME_HEADER}};

/** @brief Initialize the
 *
 */
void eyes_init(){
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
	// Configure the timer to read the frames continuously
	eyes_configureFSM_TIM();
 8000b68:	f000 fad8 	bl	800111c <eyes_configureFSM_TIM>

	// Initialize ADNS2610 sensor
	adns2610_init(ADNS2610_RIGHT);
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	f7ff fd37 	bl	80005e0 <adns2610_init>
#if SECOND_SENSOR_IMPLEMENTED
	adns2610_init(ADNS2610_LEFT);
 8000b72:	2001      	movs	r0, #1
 8000b74:	f7ff fd34 	bl	80005e0 <adns2610_init>
#endif

	// Configure DMA to transfer the frameStruct through DMA
	configureDMA_USART_TX(USART2, BYTE, MEDIUM);
 8000b78:	2201      	movs	r2, #1
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	4806      	ldr	r0, [pc, #24]	; (8000b98 <eyes_init+0x34>)
 8000b7e:	f002 f987 	bl	8002e90 <configureDMA_USART_TX>

	// Giving initial values to variables
	currentFrameIdx = 0;
 8000b82:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <eyes_init+0x38>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	701a      	strb	r2, [r3, #0]
	lastFrameIdx = 1;
 8000b88:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <eyes_init+0x3c>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	701a      	strb	r2, [r3, #0]

	// Initialization done
	initialized = true;
 8000b8e:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <eyes_init+0x40>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	701a      	strb	r2, [r3, #0]
}
 8000b94:	bf00      	nop
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40004400 	.word	0x40004400
 8000b9c:	2000066c 	.word	0x2000066c
 8000ba0:	2000066d 	.word	0x2000066d
 8000ba4:	200005e9 	.word	0x200005e9

08000ba8 <eyes_start>:

void eyes_start(){
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0

	if(!initialized) eyes_init();
 8000bac:	4b09      	ldr	r3, [pc, #36]	; (8000bd4 <eyes_start+0x2c>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	f083 0301 	eor.w	r3, r3, #1
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <eyes_start+0x16>
 8000bba:	f7ff ffd3 	bl	8000b64 <eyes_init>

	SET_BIT(TIM1->CR1, TIM_CR1_CEN);
 8000bbe:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <eyes_start+0x30>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4a05      	ldr	r2, [pc, #20]	; (8000bd8 <eyes_start+0x30>)
 8000bc4:	f043 0301 	orr.w	r3, r3, #1
 8000bc8:	6013      	str	r3, [r2, #0]
	FSMstate = TRIGGER_FRAME;
 8000bca:	4b04      	ldr	r3, [pc, #16]	; (8000bdc <eyes_start+0x34>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	701a      	strb	r2, [r3, #0]
}
 8000bd0:	bf00      	nop
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	200005e9 	.word	0x200005e9
 8000bd8:	40012c00 	.word	0x40012c00
 8000bdc:	200005e8 	.word	0x200005e8

08000be0 <eyes_FSM>:
 *						100us.
 * ------------------------------------------------------------------------------ */
/** @brief Compute the FSM (Finite State Machine) for control loop
 *
 */
void eyes_FSM(void){
 8000be0:	b590      	push	{r4, r7, lr}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0

	static uint8_t collisionFlag = 0;
	static uint16_t errorCounter = 0;
	static uint8_t seqTemp;

	switch(FSMstate){
 8000be6:	4ba7      	ldr	r3, [pc, #668]	; (8000e84 <eyes_FSM+0x2a4>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	2b04      	cmp	r3, #4
 8000bec:	f200 8277 	bhi.w	80010de <eyes_FSM+0x4fe>
 8000bf0:	a201      	add	r2, pc, #4	; (adr r2, 8000bf8 <eyes_FSM+0x18>)
 8000bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bf6:	bf00      	nop
 8000bf8:	08000c0d 	.word	0x08000c0d
 8000bfc:	08000c57 	.word	0x08000c57
 8000c00:	08000ebd 	.word	0x08000ebd
 8000c04:	08000d05 	.word	0x08000d05
 8000c08:	08000f7d 	.word	0x08000f7d
	/* SENSOR_RESET state --------------------------------------------------------- */
	case SENSOR_RESET:
//		if(collisionFlag) goto collisionError; else collisionFlag = 1;
		pixelIdx[ADNS2610_RIGHT] = 0;
 8000c0c:	4b9e      	ldr	r3, [pc, #632]	; (8000e88 <eyes_FSM+0x2a8>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	801a      	strh	r2, [r3, #0]
#if SECOND_SENSOR_IMPLEMENTED
		pixelIdx[ADNS2610_LEFT] = 0;
 8000c12:	4b9d      	ldr	r3, [pc, #628]	; (8000e88 <eyes_FSM+0x2a8>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	805a      	strh	r2, [r3, #2]
#endif
		/* Stop the interrupt timer and reset all the relevant values */
		eyes_stopWaitIT();
 8000c18:	f000 fae6 	bl	80011e8 <eyes_stopWaitIT>
		pixelIdx[0] = pixelIdx[1] = 0;
 8000c1c:	4b9a      	ldr	r3, [pc, #616]	; (8000e88 <eyes_FSM+0x2a8>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	805a      	strh	r2, [r3, #2]
 8000c22:	4b99      	ldr	r3, [pc, #612]	; (8000e88 <eyes_FSM+0x2a8>)
 8000c24:	885a      	ldrh	r2, [r3, #2]
 8000c26:	4b98      	ldr	r3, [pc, #608]	; (8000e88 <eyes_FSM+0x2a8>)
 8000c28:	801a      	strh	r2, [r3, #0]
		pixelStatus[0] = pixelIdx[1] = 0;
 8000c2a:	4b97      	ldr	r3, [pc, #604]	; (8000e88 <eyes_FSM+0x2a8>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	805a      	strh	r2, [r3, #2]
 8000c30:	4b96      	ldr	r3, [pc, #600]	; (8000e8c <eyes_FSM+0x2ac>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	701a      	strb	r2, [r3, #0]
		firstPixelRead = true;
 8000c36:	4b96      	ldr	r3, [pc, #600]	; (8000e90 <eyes_FSM+0x2b0>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	701a      	strb	r2, [r3, #0]
		firstFrameRead = true;
 8000c3c:	4b95      	ldr	r3, [pc, #596]	; (8000e94 <eyes_FSM+0x2b4>)
 8000c3e:	2201      	movs	r2, #1
 8000c40:	701a      	strb	r2, [r3, #0]
		seqTemp = 0;
 8000c42:	4b95      	ldr	r3, [pc, #596]	; (8000e98 <eyes_FSM+0x2b8>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	701a      	strb	r2, [r3, #0]
		initialized = false;
 8000c48:	4b94      	ldr	r3, [pc, #592]	; (8000e9c <eyes_FSM+0x2bc>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	701a      	strb	r2, [r3, #0]
		collisionFlag = 0;
 8000c4e:	4b94      	ldr	r3, [pc, #592]	; (8000ea0 <eyes_FSM+0x2c0>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]
		return;
 8000c54:	e249      	b.n	80010ea <eyes_FSM+0x50a>
	/* TRIGGER_FRAME state --------------------------------------------------------- */
	case TRIGGER_FRAME:
		eyes_stopWaitIT();
 8000c56:	f000 fac7 	bl	80011e8 <eyes_stopWaitIT>
		if(collisionFlag) goto collisionError; else collisionFlag = 1;
 8000c5a:	4b91      	ldr	r3, [pc, #580]	; (8000ea0 <eyes_FSM+0x2c0>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	f040 8238 	bne.w	80010d4 <eyes_FSM+0x4f4>
 8000c64:	4b8e      	ldr	r3, [pc, #568]	; (8000ea0 <eyes_FSM+0x2c0>)
 8000c66:	2201      	movs	r2, #1
 8000c68:	701a      	strb	r2, [r3, #0]
		/* Write pixel data register to reset the HW */
		adns2610_writeRegister(ADNS2610_RIGHT, ADNS2610_PIXEL_DATA_REG, 0x01);
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	2108      	movs	r1, #8
 8000c6e:	2000      	movs	r0, #0
 8000c70:	f7ff fe16 	bl	80008a0 <adns2610_writeRegister>
#if SECOND_SENSOR_IMPLEMENTED
		adns2610_writeRegister(ADNS2610_LEFT, ADNS2610_PIXEL_DATA_REG, 0x01);
 8000c74:	2201      	movs	r2, #1
 8000c76:	2108      	movs	r1, #8
 8000c78:	2001      	movs	r0, #1
 8000c7a:	f7ff fe11 	bl	80008a0 <adns2610_writeRegister>
#endif
		/* While it waits the needed delay it's performed some tasks:
		 * 	- Increasing the SEQ number
		 * 	- Transfer all data by means of DMA
		 * 	*/
		eyes_waitIT(ADNS2610_TIM_BTW_WR);
 8000c7e:	f44f 602f 	mov.w	r0, #2800	; 0xaf0
 8000c82:	f000 fa89 	bl	8001198 <eyes_waitIT>
		firstPixelRead = true;
 8000c86:	4b82      	ldr	r3, [pc, #520]	; (8000e90 <eyes_FSM+0x2b0>)
 8000c88:	2201      	movs	r2, #1
 8000c8a:	701a      	strb	r2, [r3, #0]
		FSMstate = REQ_READING_FRAME;
 8000c8c:	4b7d      	ldr	r3, [pc, #500]	; (8000e84 <eyes_FSM+0x2a4>)
 8000c8e:	2203      	movs	r2, #3
 8000c90:	701a      	strb	r2, [r3, #0]
		pixelIdx[ADNS2610_RIGHT] = 0;
 8000c92:	4b7d      	ldr	r3, [pc, #500]	; (8000e88 <eyes_FSM+0x2a8>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	801a      	strh	r2, [r3, #0]
#if SECOND_SENSOR_IMPLEMENTED
		pixelIdx[ADNS2610_LEFT] = 0;
 8000c98:	4b7b      	ldr	r3, [pc, #492]	; (8000e88 <eyes_FSM+0x2a8>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	805a      	strh	r2, [r3, #2]
#endif
		if(!firstFrameRead){
 8000c9e:	4b7d      	ldr	r3, [pc, #500]	; (8000e94 <eyes_FSM+0x2b4>)
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	f083 0301 	eor.w	r3, r3, #1
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d024      	beq.n	8000cf6 <eyes_FSM+0x116>
			frames[lastFrameIdx].seq = (seqTemp++) & 0x7F;
 8000cac:	4b7a      	ldr	r3, [pc, #488]	; (8000e98 <eyes_FSM+0x2b8>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	1c5a      	adds	r2, r3, #1
 8000cb2:	b2d1      	uxtb	r1, r2
 8000cb4:	4a78      	ldr	r2, [pc, #480]	; (8000e98 <eyes_FSM+0x2b8>)
 8000cb6:	7011      	strb	r1, [r2, #0]
 8000cb8:	4a7a      	ldr	r2, [pc, #488]	; (8000ea4 <eyes_FSM+0x2c4>)
 8000cba:	7812      	ldrb	r2, [r2, #0]
 8000cbc:	4610      	mov	r0, r2
 8000cbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000cc2:	b2d9      	uxtb	r1, r3
 8000cc4:	4a78      	ldr	r2, [pc, #480]	; (8000ea8 <eyes_FSM+0x2c8>)
 8000cc6:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000cca:	fb03 f300 	mul.w	r3, r3, r0
 8000cce:	4413      	add	r3, r2
 8000cd0:	3304      	adds	r3, #4
 8000cd2:	460a      	mov	r2, r1
 8000cd4:	701a      	strb	r2, [r3, #0]
			transferDMA_USART2_TX((uint32_t) &(frames[lastFrameIdx].header), FRAME_STUCT_LENGTH);
 8000cd6:	4b73      	ldr	r3, [pc, #460]	; (8000ea4 <eyes_FSM+0x2c4>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	461a      	mov	r2, r3
 8000cdc:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000ce0:	fb03 f302 	mul.w	r3, r3, r2
 8000ce4:	4a70      	ldr	r2, [pc, #448]	; (8000ea8 <eyes_FSM+0x2c8>)
 8000ce6:	4413      	add	r3, r2
 8000ce8:	f240 21a9 	movw	r1, #681	; 0x2a9
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff ff19 	bl	8000b24 <transferDMA_USART2_TX>
			OF_ResetCoefficients();
 8000cf2:	f001 f819 	bl	8001d28 <OF_ResetCoefficients>
		}
		collisionFlag = 0;
 8000cf6:	4b6a      	ldr	r3, [pc, #424]	; (8000ea0 <eyes_FSM+0x2c0>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	701a      	strb	r2, [r3, #0]
		errorCounter = 0;
 8000cfc:	4b6b      	ldr	r3, [pc, #428]	; (8000eac <eyes_FSM+0x2cc>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	801a      	strh	r2, [r3, #0]
		return;
 8000d02:	e1f2      	b.n	80010ea <eyes_FSM+0x50a>
	/* REQ_READING_FRAME state --------------------------------------------------------- */
	case REQ_READING_FRAME:
		eyes_stopWaitIT();
 8000d04:	f000 fa70 	bl	80011e8 <eyes_stopWaitIT>
		if(collisionFlag) goto collisionError; else collisionFlag = 1;
 8000d08:	4b65      	ldr	r3, [pc, #404]	; (8000ea0 <eyes_FSM+0x2c0>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	f040 81e3 	bne.w	80010d8 <eyes_FSM+0x4f8>
 8000d12:	4b63      	ldr	r3, [pc, #396]	; (8000ea0 <eyes_FSM+0x2c0>)
 8000d14:	2201      	movs	r2, #1
 8000d16:	701a      	strb	r2, [r3, #0]
		/* Send a pixel data read request if there are pixels to read*/
		if(pixelIdx[ADNS2610_RIGHT] <= PIXEL_QTY-1)	adns2610_sendByte(ADNS2610_RIGHT, ADNS2610_PIXEL_DATA_REG);
 8000d18:	4b5b      	ldr	r3, [pc, #364]	; (8000e88 <eyes_FSM+0x2a8>)
 8000d1a:	881b      	ldrh	r3, [r3, #0]
 8000d1c:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 8000d20:	d203      	bcs.n	8000d2a <eyes_FSM+0x14a>
 8000d22:	2108      	movs	r1, #8
 8000d24:	2000      	movs	r0, #0
 8000d26:	f7ff fe5d 	bl	80009e4 <adns2610_sendByte>
#if SECOND_SENSOR_IMPLEMENTED
		if(pixelIdx[ADNS2610_LEFT] <= PIXEL_QTY-1)	adns2610_sendByte(ADNS2610_LEFT, ADNS2610_PIXEL_DATA_REG);
 8000d2a:	4b57      	ldr	r3, [pc, #348]	; (8000e88 <eyes_FSM+0x2a8>)
 8000d2c:	885b      	ldrh	r3, [r3, #2]
 8000d2e:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 8000d32:	d203      	bcs.n	8000d3c <eyes_FSM+0x15c>
 8000d34:	2108      	movs	r1, #8
 8000d36:	2001      	movs	r0, #1
 8000d38:	f7ff fe54 	bl	80009e4 <adns2610_sendByte>
#endif
		/* While it waits the needed delay it's performed some tasks:
		 * 	- Check the last received pixel status and take decision related to it
		 * 	- Compute OF coefficients when it was possible
		 * 	*/
		eyes_waitIT(ADNS2610_TIM_TO_RD);
 8000d3c:	f44f 6016 	mov.w	r0, #2400	; 0x960
 8000d40:	f000 fa2a 	bl	8001198 <eyes_waitIT>
		if(!firstPixelRead){
 8000d44:	4b52      	ldr	r3, [pc, #328]	; (8000e90 <eyes_FSM+0x2b0>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	f083 0301 	eor.w	r3, r3, #1
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f000 808e 	beq.w	8000e70 <eyes_FSM+0x290>
			pixelStatus[ADNS2610_RIGHT] = adns2610_checkPixel(&frames[currentFrameIdx].frame[ADNS2610_RIGHT][pixelIdx[ADNS2610_RIGHT]]);
 8000d54:	4b56      	ldr	r3, [pc, #344]	; (8000eb0 <eyes_FSM+0x2d0>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4b4b      	ldr	r3, [pc, #300]	; (8000e88 <eyes_FSM+0x2a8>)
 8000d5c:	881b      	ldrh	r3, [r3, #0]
 8000d5e:	461a      	mov	r2, r3
 8000d60:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000d64:	fb03 f301 	mul.w	r3, r3, r1
 8000d68:	4413      	add	r3, r2
 8000d6a:	4a4f      	ldr	r2, [pc, #316]	; (8000ea8 <eyes_FSM+0x2c8>)
 8000d6c:	4413      	add	r3, r2
 8000d6e:	3305      	adds	r3, #5
 8000d70:	4618      	mov	r0, r3
 8000d72:	f7ff fe6d 	bl	8000a50 <adns2610_checkPixel>
 8000d76:	4603      	mov	r3, r0
 8000d78:	461a      	mov	r2, r3
 8000d7a:	4b44      	ldr	r3, [pc, #272]	; (8000e8c <eyes_FSM+0x2ac>)
 8000d7c:	701a      	strb	r2, [r3, #0]
	#if SECOND_SENSOR_IMPLEMENTED
			pixelStatus[ADNS2610_LEFT] = adns2610_checkPixel(&frames[currentFrameIdx].frame[ADNS2610_LEFT][pixelIdx[ADNS2610_LEFT]]);
 8000d7e:	4b4c      	ldr	r3, [pc, #304]	; (8000eb0 <eyes_FSM+0x2d0>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	4619      	mov	r1, r3
 8000d84:	4b40      	ldr	r3, [pc, #256]	; (8000e88 <eyes_FSM+0x2a8>)
 8000d86:	885b      	ldrh	r3, [r3, #2]
 8000d88:	461a      	mov	r2, r3
 8000d8a:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000d8e:	fb03 f301 	mul.w	r3, r3, r1
 8000d92:	4413      	add	r3, r2
 8000d94:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 8000d98:	4a43      	ldr	r2, [pc, #268]	; (8000ea8 <eyes_FSM+0x2c8>)
 8000d9a:	4413      	add	r3, r2
 8000d9c:	3305      	adds	r3, #5
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff fe56 	bl	8000a50 <adns2610_checkPixel>
 8000da4:	4603      	mov	r3, r0
 8000da6:	461a      	mov	r2, r3
 8000da8:	4b38      	ldr	r3, [pc, #224]	; (8000e8c <eyes_FSM+0x2ac>)
 8000daa:	705a      	strb	r2, [r3, #1]
	#endif
			if(eyes_computeIdxFromStatus(&pixelStatus[ADNS2610_RIGHT], &pixelStatus[ADNS2610_LEFT], &pixelIdx[ADNS2610_RIGHT], &pixelIdx[ADNS2610_LEFT])){
 8000dac:	4b41      	ldr	r3, [pc, #260]	; (8000eb4 <eyes_FSM+0x2d4>)
 8000dae:	4a36      	ldr	r2, [pc, #216]	; (8000e88 <eyes_FSM+0x2a8>)
 8000db0:	4941      	ldr	r1, [pc, #260]	; (8000eb8 <eyes_FSM+0x2d8>)
 8000db2:	4836      	ldr	r0, [pc, #216]	; (8000e8c <eyes_FSM+0x2ac>)
 8000db4:	f000 fa28 	bl	8001208 <eyes_computeIdxFromStatus>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d04e      	beq.n	8000e5c <eyes_FSM+0x27c>
				FSMstate = READING_FRAME;
 8000dbe:	4b31      	ldr	r3, [pc, #196]	; (8000e84 <eyes_FSM+0x2a4>)
 8000dc0:	2202      	movs	r2, #2
 8000dc2:	701a      	strb	r2, [r3, #0]
				if((pixelStatus[ADNS2610_RIGHT] == NON_VALID) || (pixelStatus[ADNS2610_RIGHT] == NON_VALID_SOF)){
 8000dc4:	4b31      	ldr	r3, [pc, #196]	; (8000e8c <eyes_FSM+0x2ac>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	2b03      	cmp	r3, #3
 8000dca:	d003      	beq.n	8000dd4 <eyes_FSM+0x1f4>
 8000dcc:	4b2f      	ldr	r3, [pc, #188]	; (8000e8c <eyes_FSM+0x2ac>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d105      	bne.n	8000de0 <eyes_FSM+0x200>
					errorCounter++;
 8000dd4:	4b35      	ldr	r3, [pc, #212]	; (8000eac <eyes_FSM+0x2cc>)
 8000dd6:	881b      	ldrh	r3, [r3, #0]
 8000dd8:	3301      	adds	r3, #1
 8000dda:	b29a      	uxth	r2, r3
 8000ddc:	4b33      	ldr	r3, [pc, #204]	; (8000eac <eyes_FSM+0x2cc>)
 8000dde:	801a      	strh	r2, [r3, #0]
				}
				if(!firstFrameRead){
 8000de0:	4b2c      	ldr	r3, [pc, #176]	; (8000e94 <eyes_FSM+0x2b4>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	f083 0301 	eor.w	r3, r3, #1
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d046      	beq.n	8000e7c <eyes_FSM+0x29c>
					OF_ComputeCoefficients(ADNS2610_RIGHT, frames[currentFrameIdx].frame[ADNS2610_RIGHT], frames[lastFrameIdx].frame[ADNS2610_RIGHT], pixelIdx[ADNS2610_RIGHT]);
 8000dee:	4b30      	ldr	r3, [pc, #192]	; (8000eb0 <eyes_FSM+0x2d0>)
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	461a      	mov	r2, r3
 8000df4:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000df8:	fb03 f302 	mul.w	r3, r3, r2
 8000dfc:	4a2a      	ldr	r2, [pc, #168]	; (8000ea8 <eyes_FSM+0x2c8>)
 8000dfe:	4413      	add	r3, r2
 8000e00:	1d59      	adds	r1, r3, #5
 8000e02:	4b28      	ldr	r3, [pc, #160]	; (8000ea4 <eyes_FSM+0x2c4>)
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	461a      	mov	r2, r3
 8000e08:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000e0c:	fb03 f302 	mul.w	r3, r3, r2
 8000e10:	4a25      	ldr	r2, [pc, #148]	; (8000ea8 <eyes_FSM+0x2c8>)
 8000e12:	4413      	add	r3, r2
 8000e14:	1d5a      	adds	r2, r3, #5
 8000e16:	4b1c      	ldr	r3, [pc, #112]	; (8000e88 <eyes_FSM+0x2a8>)
 8000e18:	881b      	ldrh	r3, [r3, #0]
 8000e1a:	2000      	movs	r0, #0
 8000e1c:	f000 ffd8 	bl	8001dd0 <OF_ComputeCoefficients>
#if SECOND_SENSOR_IMPLEMENTED
					OF_ComputeCoefficients(ADNS2610_LEFT, frames[currentFrameIdx].frame[ADNS2610_LEFT], frames[lastFrameIdx].frame[ADNS2610_LEFT], pixelIdx[ADNS2610_LEFT]);
 8000e20:	4b23      	ldr	r3, [pc, #140]	; (8000eb0 <eyes_FSM+0x2d0>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	461a      	mov	r2, r3
 8000e26:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000e2a:	fb03 f302 	mul.w	r3, r3, r2
 8000e2e:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 8000e32:	4a1d      	ldr	r2, [pc, #116]	; (8000ea8 <eyes_FSM+0x2c8>)
 8000e34:	4413      	add	r3, r2
 8000e36:	1d59      	adds	r1, r3, #5
 8000e38:	4b1a      	ldr	r3, [pc, #104]	; (8000ea4 <eyes_FSM+0x2c4>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000e42:	fb03 f302 	mul.w	r3, r3, r2
 8000e46:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 8000e4a:	4a17      	ldr	r2, [pc, #92]	; (8000ea8 <eyes_FSM+0x2c8>)
 8000e4c:	4413      	add	r3, r2
 8000e4e:	1d5a      	adds	r2, r3, #5
 8000e50:	4b0d      	ldr	r3, [pc, #52]	; (8000e88 <eyes_FSM+0x2a8>)
 8000e52:	885b      	ldrh	r3, [r3, #2]
 8000e54:	2001      	movs	r0, #1
 8000e56:	f000 ffbb 	bl	8001dd0 <OF_ComputeCoefficients>
 8000e5a:	e00f      	b.n	8000e7c <eyes_FSM+0x29c>
#endif
				}
			}
			else{
				eyes_stopWaitIT();
 8000e5c:	f000 f9c4 	bl	80011e8 <eyes_stopWaitIT>
				FSMstate = TRIGGER_FRAME;
 8000e60:	4b08      	ldr	r3, [pc, #32]	; (8000e84 <eyes_FSM+0x2a4>)
 8000e62:	2201      	movs	r2, #1
 8000e64:	701a      	strb	r2, [r3, #0]
				eyes_waitIT(ADNS2610_TIM_BTW_WR);
 8000e66:	f44f 602f 	mov.w	r0, #2800	; 0xaf0
 8000e6a:	f000 f995 	bl	8001198 <eyes_waitIT>
 8000e6e:	e005      	b.n	8000e7c <eyes_FSM+0x29c>
			}
		}
		else{
			firstPixelRead = false;
 8000e70:	4b07      	ldr	r3, [pc, #28]	; (8000e90 <eyes_FSM+0x2b0>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	701a      	strb	r2, [r3, #0]
			FSMstate = READING_FRAME;
 8000e76:	4b03      	ldr	r3, [pc, #12]	; (8000e84 <eyes_FSM+0x2a4>)
 8000e78:	2202      	movs	r2, #2
 8000e7a:	701a      	strb	r2, [r3, #0]
		}
		collisionFlag = 0;
 8000e7c:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <eyes_FSM+0x2c0>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	701a      	strb	r2, [r3, #0]
		return;
 8000e82:	e132      	b.n	80010ea <eyes_FSM+0x50a>
 8000e84:	200005e8 	.word	0x200005e8
 8000e88:	200005ec 	.word	0x200005ec
 8000e8c:	200005f0 	.word	0x200005f0
 8000e90:	20000552 	.word	0x20000552
 8000e94:	20000553 	.word	0x20000553
 8000e98:	200005f2 	.word	0x200005f2
 8000e9c:	200005e9 	.word	0x200005e9
 8000ea0:	200005f3 	.word	0x200005f3
 8000ea4:	2000066d 	.word	0x2000066d
 8000ea8:	20000000 	.word	0x20000000
 8000eac:	200005f4 	.word	0x200005f4
 8000eb0:	2000066c 	.word	0x2000066c
 8000eb4:	200005ee 	.word	0x200005ee
 8000eb8:	200005f1 	.word	0x200005f1
	/* READING_FRAME state ---------------------------------------------------------------- */
	case READING_FRAME:
		eyes_stopWaitIT();
 8000ebc:	f000 f994 	bl	80011e8 <eyes_stopWaitIT>
		if(collisionFlag) goto collisionError; else collisionFlag = 1;
 8000ec0:	4b8b      	ldr	r3, [pc, #556]	; (80010f0 <eyes_FSM+0x510>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	f040 8109 	bne.w	80010dc <eyes_FSM+0x4fc>
 8000eca:	4b89      	ldr	r3, [pc, #548]	; (80010f0 <eyes_FSM+0x510>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	701a      	strb	r2, [r3, #0]
		/* Read pixel data register */
		if(pixelIdx[ADNS2610_RIGHT] <= PIXEL_QTY-1)	adns2610_receiveByte(ADNS2610_RIGHT, &frames[currentFrameIdx].frame[ADNS2610_RIGHT][pixelIdx[ADNS2610_RIGHT]]);
 8000ed0:	4b88      	ldr	r3, [pc, #544]	; (80010f4 <eyes_FSM+0x514>)
 8000ed2:	881b      	ldrh	r3, [r3, #0]
 8000ed4:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 8000ed8:	d211      	bcs.n	8000efe <eyes_FSM+0x31e>
 8000eda:	4b87      	ldr	r3, [pc, #540]	; (80010f8 <eyes_FSM+0x518>)
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4b84      	ldr	r3, [pc, #528]	; (80010f4 <eyes_FSM+0x514>)
 8000ee2:	881b      	ldrh	r3, [r3, #0]
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000eea:	fb03 f301 	mul.w	r3, r3, r1
 8000eee:	4413      	add	r3, r2
 8000ef0:	4a82      	ldr	r2, [pc, #520]	; (80010fc <eyes_FSM+0x51c>)
 8000ef2:	4413      	add	r3, r2
 8000ef4:	3305      	adds	r3, #5
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	2000      	movs	r0, #0
 8000efa:	f7ff fd31 	bl	8000960 <adns2610_receiveByte>
		/* Check the last pixel status. This is done because if all is good, the next state is PROCESSING, not REQ_READING_FRAME state */
#if SECOND_SENSOR_IMPLEMENTED
		if(pixelIdx[ADNS2610_LEFT] <= PIXEL_QTY-1)	adns2610_receiveByte(ADNS2610_LEFT, &frames[currentFrameIdx].frame[ADNS2610_LEFT][pixelIdx[ADNS2610_LEFT]]);
 8000efe:	4b7d      	ldr	r3, [pc, #500]	; (80010f4 <eyes_FSM+0x514>)
 8000f00:	885b      	ldrh	r3, [r3, #2]
 8000f02:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 8000f06:	d213      	bcs.n	8000f30 <eyes_FSM+0x350>
 8000f08:	4b7b      	ldr	r3, [pc, #492]	; (80010f8 <eyes_FSM+0x518>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4b79      	ldr	r3, [pc, #484]	; (80010f4 <eyes_FSM+0x514>)
 8000f10:	885b      	ldrh	r3, [r3, #2]
 8000f12:	461a      	mov	r2, r3
 8000f14:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000f18:	fb03 f301 	mul.w	r3, r3, r1
 8000f1c:	4413      	add	r3, r2
 8000f1e:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 8000f22:	4a76      	ldr	r2, [pc, #472]	; (80010fc <eyes_FSM+0x51c>)
 8000f24:	4413      	add	r3, r2
 8000f26:	3305      	adds	r3, #5
 8000f28:	4619      	mov	r1, r3
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	f7ff fd18 	bl	8000960 <adns2610_receiveByte>

		if((pixelIdx[ADNS2610_RIGHT] == PIXEL_QTY-1) && pixelIdx[ADNS2610_LEFT] == PIXEL_QTY-1){
 8000f30:	4b70      	ldr	r3, [pc, #448]	; (80010f4 <eyes_FSM+0x514>)
 8000f32:	881b      	ldrh	r3, [r3, #0]
 8000f34:	f240 1243 	movw	r2, #323	; 0x143
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d112      	bne.n	8000f62 <eyes_FSM+0x382>
 8000f3c:	4b6d      	ldr	r3, [pc, #436]	; (80010f4 <eyes_FSM+0x514>)
 8000f3e:	885b      	ldrh	r3, [r3, #2]
 8000f40:	f240 1243 	movw	r2, #323	; 0x143
 8000f44:	4293      	cmp	r3, r2
 8000f46:	d10c      	bne.n	8000f62 <eyes_FSM+0x382>
			if(eyes_computeIdxFromStatus(&pixelStatus[ADNS2610_RIGHT], &pixelStatus[ADNS2610_LEFT], &pixelIdx[ADNS2610_RIGHT], &pixelIdx[ADNS2610_LEFT])){
 8000f48:	4b6d      	ldr	r3, [pc, #436]	; (8001100 <eyes_FSM+0x520>)
 8000f4a:	4a6a      	ldr	r2, [pc, #424]	; (80010f4 <eyes_FSM+0x514>)
 8000f4c:	496d      	ldr	r1, [pc, #436]	; (8001104 <eyes_FSM+0x524>)
 8000f4e:	486e      	ldr	r0, [pc, #440]	; (8001108 <eyes_FSM+0x528>)
 8000f50:	f000 f95a 	bl	8001208 <eyes_computeIdxFromStatus>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d00d      	beq.n	8000f76 <eyes_FSM+0x396>
				FSMstate = PROCESSING;
 8000f5a:	4b6c      	ldr	r3, [pc, #432]	; (800110c <eyes_FSM+0x52c>)
 8000f5c:	2204      	movs	r2, #4
 8000f5e:	701a      	strb	r2, [r3, #0]
			if(eyes_computeIdxFromStatus(&pixelStatus[ADNS2610_RIGHT], &pixelStatus[ADNS2610_LEFT], &pixelIdx[ADNS2610_RIGHT], &pixelIdx[ADNS2610_LEFT])){
 8000f60:	e009      	b.n	8000f76 <eyes_FSM+0x396>
			}
		}
		else{
			FSMstate = REQ_READING_FRAME;
 8000f62:	4b6a      	ldr	r3, [pc, #424]	; (800110c <eyes_FSM+0x52c>)
 8000f64:	2203      	movs	r2, #3
 8000f66:	701a      	strb	r2, [r3, #0]
			eyes_waitIT(ADNS2610_TIM_BTW_RD);
 8000f68:	20c8      	movs	r0, #200	; 0xc8
 8000f6a:	f000 f915 	bl	8001198 <eyes_waitIT>
			collisionFlag = 0;
 8000f6e:	4b60      	ldr	r3, [pc, #384]	; (80010f0 <eyes_FSM+0x510>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	701a      	strb	r2, [r3, #0]
			return;
 8000f74:	e0b9      	b.n	80010ea <eyes_FSM+0x50a>
			eyes_waitIT(ADNS2610_TIM_BTW_RD);
			collisionFlag = 0;
			return;
		}
#endif
		collisionFlag = 0;
 8000f76:	4b5e      	ldr	r3, [pc, #376]	; (80010f0 <eyes_FSM+0x510>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]
	/* PROCESSING state ---------------------------------------------------------------- */
	case PROCESSING:
		/* Check if it's the first frame read */
		if(firstFrameRead){
 8000f7c:	4b64      	ldr	r3, [pc, #400]	; (8001110 <eyes_FSM+0x530>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d003      	beq.n	8000f8c <eyes_FSM+0x3ac>
			firstFrameRead = false;
 8000f84:	4b62      	ldr	r3, [pc, #392]	; (8001110 <eyes_FSM+0x530>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
 8000f8a:	e05e      	b.n	800104a <eyes_FSM+0x46a>
		}
		else{
			/* Compute the Optical Flow from the previous computed coefficients */
			OF_Compute(ADNS2610_RIGHT, &(frames[currentFrameIdx].oFRight.x), &(frames[currentFrameIdx].oFRight.y));
 8000f8c:	4b5a      	ldr	r3, [pc, #360]	; (80010f8 <eyes_FSM+0x518>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	461a      	mov	r2, r3
 8000f92:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000f96:	fb03 f302 	mul.w	r3, r3, r2
 8000f9a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8000f9e:	4a57      	ldr	r2, [pc, #348]	; (80010fc <eyes_FSM+0x51c>)
 8000fa0:	4413      	add	r3, r2
 8000fa2:	1d59      	adds	r1, r3, #5
 8000fa4:	4b54      	ldr	r3, [pc, #336]	; (80010f8 <eyes_FSM+0x518>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000fae:	fb03 f302 	mul.w	r3, r3, r2
 8000fb2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8000fb6:	4a51      	ldr	r2, [pc, #324]	; (80010fc <eyes_FSM+0x51c>)
 8000fb8:	4413      	add	r3, r2
 8000fba:	3309      	adds	r3, #9
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	f001 f81a 	bl	8001ff8 <OF_Compute>
#if SECOND_SENSOR_IMPLEMENTED
			OF_Compute(ADNS2610_LEFT, &(frames[currentFrameIdx].oFLeft.x), &(frames[currentFrameIdx].oFLeft.y));
 8000fc4:	4b4c      	ldr	r3, [pc, #304]	; (80010f8 <eyes_FSM+0x518>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000fce:	fb03 f302 	mul.w	r3, r3, r2
 8000fd2:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8000fd6:	4a49      	ldr	r2, [pc, #292]	; (80010fc <eyes_FSM+0x51c>)
 8000fd8:	4413      	add	r3, r2
 8000fda:	1d59      	adds	r1, r3, #5
 8000fdc:	4b46      	ldr	r3, [pc, #280]	; (80010f8 <eyes_FSM+0x518>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	f240 23a9 	movw	r3, #681	; 0x2a9
 8000fe6:	fb03 f302 	mul.w	r3, r3, r2
 8000fea:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8000fee:	4a43      	ldr	r2, [pc, #268]	; (80010fc <eyes_FSM+0x51c>)
 8000ff0:	4413      	add	r3, r2
 8000ff2:	3309      	adds	r3, #9
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	f000 fffe 	bl	8001ff8 <OF_Compute>
			OF_ComputeFused(&frames[currentFrameIdx].oFRight, &frames[currentFrameIdx].oFLeft, &frames[currentFrameIdx].oFFused);
 8000ffc:	4b3e      	ldr	r3, [pc, #248]	; (80010f8 <eyes_FSM+0x518>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	461a      	mov	r2, r3
 8001002:	f240 23a9 	movw	r3, #681	; 0x2a9
 8001006:	fb03 f302 	mul.w	r3, r3, r2
 800100a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800100e:	4a3b      	ldr	r2, [pc, #236]	; (80010fc <eyes_FSM+0x51c>)
 8001010:	4413      	add	r3, r2
 8001012:	1d58      	adds	r0, r3, #5
 8001014:	4b38      	ldr	r3, [pc, #224]	; (80010f8 <eyes_FSM+0x518>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	461a      	mov	r2, r3
 800101a:	f240 23a9 	movw	r3, #681	; 0x2a9
 800101e:	fb03 f302 	mul.w	r3, r3, r2
 8001022:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8001026:	4a35      	ldr	r2, [pc, #212]	; (80010fc <eyes_FSM+0x51c>)
 8001028:	4413      	add	r3, r2
 800102a:	1d59      	adds	r1, r3, #5
 800102c:	4b32      	ldr	r3, [pc, #200]	; (80010f8 <eyes_FSM+0x518>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	461a      	mov	r2, r3
 8001032:	f240 23a9 	movw	r3, #681	; 0x2a9
 8001036:	fb03 f302 	mul.w	r3, r3, r2
 800103a:	f503 7326 	add.w	r3, r3, #664	; 0x298
 800103e:	4a2f      	ldr	r2, [pc, #188]	; (80010fc <eyes_FSM+0x51c>)
 8001040:	4413      	add	r3, r2
 8001042:	3305      	adds	r3, #5
 8001044:	461a      	mov	r2, r3
 8001046:	f001 f8bd 	bl	80021c4 <OF_ComputeFused>
#endif
		}
		/* Switch the frame structures to store the new frame in the "oldest" data buffer */
		SWITCH_FRAME_IDX(currentFrameIdx, lastFrameIdx);
 800104a:	4b32      	ldr	r3, [pc, #200]	; (8001114 <eyes_FSM+0x534>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	71fb      	strb	r3, [r7, #7]
 8001050:	4b29      	ldr	r3, [pc, #164]	; (80010f8 <eyes_FSM+0x518>)
 8001052:	781a      	ldrb	r2, [r3, #0]
 8001054:	4b2f      	ldr	r3, [pc, #188]	; (8001114 <eyes_FSM+0x534>)
 8001056:	701a      	strb	r2, [r3, #0]
 8001058:	4a27      	ldr	r2, [pc, #156]	; (80010f8 <eyes_FSM+0x518>)
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	7013      	strb	r3, [r2, #0]
		FSMstate = TRIGGER_FRAME;
 800105e:	4b2b      	ldr	r3, [pc, #172]	; (800110c <eyes_FSM+0x52c>)
 8001060:	2201      	movs	r2, #1
 8001062:	701a      	strb	r2, [r3, #0]

		if(IsTrackingEnable()){
 8001064:	f000 faae 	bl	80015c4 <IsTrackingEnable>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d02e      	beq.n	80010cc <eyes_FSM+0x4ec>
			applyControlLaw(frames[currentFrameIdx].oFFused.x, frames[currentFrameIdx].oFFused.y, frames[currentFrameIdx].oFFused.theta);
 800106e:	4b22      	ldr	r3, [pc, #136]	; (80010f8 <eyes_FSM+0x518>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	4619      	mov	r1, r3
 8001074:	4a21      	ldr	r2, [pc, #132]	; (80010fc <eyes_FSM+0x51c>)
 8001076:	f240 23a9 	movw	r3, #681	; 0x2a9
 800107a:	fb03 f301 	mul.w	r3, r3, r1
 800107e:	4413      	add	r3, r2
 8001080:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8001084:	f8d3 0005 	ldr.w	r0, [r3, #5]
 8001088:	4b1b      	ldr	r3, [pc, #108]	; (80010f8 <eyes_FSM+0x518>)
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	4619      	mov	r1, r3
 800108e:	4a1b      	ldr	r2, [pc, #108]	; (80010fc <eyes_FSM+0x51c>)
 8001090:	f240 23a9 	movw	r3, #681	; 0x2a9
 8001094:	fb03 f301 	mul.w	r3, r3, r1
 8001098:	4413      	add	r3, r2
 800109a:	f503 7326 	add.w	r3, r3, #664	; 0x298
 800109e:	f8d3 1009 	ldr.w	r1, [r3, #9]
 80010a2:	4b15      	ldr	r3, [pc, #84]	; (80010f8 <eyes_FSM+0x518>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	461c      	mov	r4, r3
 80010a8:	4a14      	ldr	r2, [pc, #80]	; (80010fc <eyes_FSM+0x51c>)
 80010aa:	f240 23a9 	movw	r3, #681	; 0x2a9
 80010ae:	fb03 f304 	mul.w	r3, r3, r4
 80010b2:	4413      	add	r3, r2
 80010b4:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 80010b8:	f8d3 3005 	ldr.w	r3, [r3, #5]
 80010bc:	461a      	mov	r2, r3
 80010be:	f000 fa4f 	bl	8001560 <applyControlLaw>
			eyes_waitIT(65535);
 80010c2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80010c6:	f000 f867 	bl	8001198 <eyes_waitIT>
		}
		else{
			eyes_waitIT(ADNS2610_TIM_BTW_RD);
		}
		return;
 80010ca:	e00e      	b.n	80010ea <eyes_FSM+0x50a>
			eyes_waitIT(ADNS2610_TIM_BTW_RD);
 80010cc:	20c8      	movs	r0, #200	; 0xc8
 80010ce:	f000 f863 	bl	8001198 <eyes_waitIT>
		return;
 80010d2:	e00a      	b.n	80010ea <eyes_FSM+0x50a>
		if(collisionFlag) goto collisionError; else collisionFlag = 1;
 80010d4:	bf00      	nop
 80010d6:	e002      	b.n	80010de <eyes_FSM+0x4fe>
		if(collisionFlag) goto collisionError; else collisionFlag = 1;
 80010d8:	bf00      	nop
 80010da:	e000      	b.n	80010de <eyes_FSM+0x4fe>
		if(collisionFlag) goto collisionError; else collisionFlag = 1;
 80010dc:	bf00      	nop
	}

	// Check for collisions between interrupts callings
	collisionError:
		printf("COLISSION ERROR!!\r\n");
 80010de:	480e      	ldr	r0, [pc, #56]	; (8001118 <eyes_FSM+0x538>)
 80010e0:	f003 fdcc 	bl	8004c7c <puts>
		eyes_stopWaitIT();
 80010e4:	f000 f880 	bl	80011e8 <eyes_stopWaitIT>
		while(1);
 80010e8:	e7fe      	b.n	80010e8 <eyes_FSM+0x508>
}
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd90      	pop	{r4, r7, pc}
 80010f0:	200005f3 	.word	0x200005f3
 80010f4:	200005ec 	.word	0x200005ec
 80010f8:	2000066c 	.word	0x2000066c
 80010fc:	20000000 	.word	0x20000000
 8001100:	200005ee 	.word	0x200005ee
 8001104:	200005f1 	.word	0x200005f1
 8001108:	200005f0 	.word	0x200005f0
 800110c:	200005e8 	.word	0x200005e8
 8001110:	20000553 	.word	0x20000553
 8001114:	2000066d 	.word	0x2000066d
 8001118:	08005c6c 	.word	0x08005c6c

0800111c <eyes_configureFSM_TIM>:

void eyes_configureFSM_TIM(void){
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
	// TIM1 prescalers has been configured to count microseconds
	uint32_t temp = TIM1->CR1;
 8001122:	4b1c      	ldr	r3, [pc, #112]	; (8001194 <eyes_configureFSM_TIM+0x78>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	607b      	str	r3, [r7, #4]

	// Disable update interrupt
	CLEAR_BIT(TIM1->DIER, TIM_DIER_UIE);
 8001128:	4b1a      	ldr	r3, [pc, #104]	; (8001194 <eyes_configureFSM_TIM+0x78>)
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	4a19      	ldr	r2, [pc, #100]	; (8001194 <eyes_configureFSM_TIM+0x78>)
 800112e:	f023 0301 	bic.w	r3, r3, #1
 8001132:	60d3      	str	r3, [r2, #12]
	// Modify CR1 register
	MODIFY_REG(temp, ~(TIM_CR1_UDIS), TIM_CR1_URS);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	f043 0304 	orr.w	r3, r3, #4
 800113e:	607b      	str	r3, [r7, #4]
	TIM1->CR1 = temp;
 8001140:	4a14      	ldr	r2, [pc, #80]	; (8001194 <eyes_configureFSM_TIM+0x78>)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6013      	str	r3, [r2, #0]
	// Set interrupt interval
	TIM1->ARR = ADNS2610_TIM_TO_RD;
 8001146:	4b13      	ldr	r3, [pc, #76]	; (8001194 <eyes_configureFSM_TIM+0x78>)
 8001148:	f44f 6216 	mov.w	r2, #2400	; 0x960
 800114c:	62da      	str	r2, [r3, #44]	; 0x2c
	// Update the prescaler and counter registers
	SET_BIT(TIM1->EGR, TIM_EGR_UG);
 800114e:	4b11      	ldr	r3, [pc, #68]	; (8001194 <eyes_configureFSM_TIM+0x78>)
 8001150:	695b      	ldr	r3, [r3, #20]
 8001152:	4a10      	ldr	r2, [pc, #64]	; (8001194 <eyes_configureFSM_TIM+0x78>)
 8001154:	f043 0301 	orr.w	r3, r3, #1
 8001158:	6153      	str	r3, [r2, #20]
	// Clear pending interrupt flag
	CLEAR_BIT(TIM1->SR, TIM_SR_UIF);
 800115a:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <eyes_configureFSM_TIM+0x78>)
 800115c:	691b      	ldr	r3, [r3, #16]
 800115e:	4a0d      	ldr	r2, [pc, #52]	; (8001194 <eyes_configureFSM_TIM+0x78>)
 8001160:	f023 0301 	bic.w	r3, r3, #1
 8001164:	6113      	str	r3, [r2, #16]
	// Enable update interrupt generation
	CLEAR_BIT(TIM1->CR1, TIM_CR1_URS);
 8001166:	4b0b      	ldr	r3, [pc, #44]	; (8001194 <eyes_configureFSM_TIM+0x78>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a0a      	ldr	r2, [pc, #40]	; (8001194 <eyes_configureFSM_TIM+0x78>)
 800116c:	f023 0304 	bic.w	r3, r3, #4
 8001170:	6013      	str	r3, [r2, #0]
	// Enable update interrupt
	SET_BIT(TIM1->DIER, TIM_DIER_UIE);
 8001172:	4b08      	ldr	r3, [pc, #32]	; (8001194 <eyes_configureFSM_TIM+0x78>)
 8001174:	68db      	ldr	r3, [r3, #12]
 8001176:	4a07      	ldr	r2, [pc, #28]	; (8001194 <eyes_configureFSM_TIM+0x78>)
 8001178:	f043 0301 	orr.w	r3, r3, #1
 800117c:	60d3      	str	r3, [r2, #12]
	// Configure NVIC to handle TIM1 update interrupt
	NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1);
 800117e:	2101      	movs	r1, #1
 8001180:	2019      	movs	r0, #25
 8001182:	f7ff fca5 	bl	8000ad0 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001186:	2019      	movs	r0, #25
 8001188:	f7ff fc84 	bl	8000a94 <__NVIC_EnableIRQ>
}
 800118c:	bf00      	nop
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40012c00 	.word	0x40012c00

08001198 <eyes_waitIT>:

void eyes_waitIT(uint32_t Count250ns){
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	// Disable update interrupt generation
	SET_BIT(TIM1->CR1, TIM_CR1_URS);
 80011a0:	4b10      	ldr	r3, [pc, #64]	; (80011e4 <eyes_waitIT+0x4c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a0f      	ldr	r2, [pc, #60]	; (80011e4 <eyes_waitIT+0x4c>)
 80011a6:	f043 0304 	orr.w	r3, r3, #4
 80011aa:	6013      	str	r3, [r2, #0]
	// Set time to wait
	TIM1->ARR = Count250ns;
 80011ac:	4a0d      	ldr	r2, [pc, #52]	; (80011e4 <eyes_waitIT+0x4c>)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	62d3      	str	r3, [r2, #44]	; 0x2c
	// Update the prescaler and counter registers
	SET_BIT(TIM1->EGR, TIM_EGR_UG);
 80011b2:	4b0c      	ldr	r3, [pc, #48]	; (80011e4 <eyes_waitIT+0x4c>)
 80011b4:	695b      	ldr	r3, [r3, #20]
 80011b6:	4a0b      	ldr	r2, [pc, #44]	; (80011e4 <eyes_waitIT+0x4c>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	6153      	str	r3, [r2, #20]
	// Enable update interrupt generation
	CLEAR_BIT(TIM1->CR1, TIM_CR1_URS);
 80011be:	4b09      	ldr	r3, [pc, #36]	; (80011e4 <eyes_waitIT+0x4c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a08      	ldr	r2, [pc, #32]	; (80011e4 <eyes_waitIT+0x4c>)
 80011c4:	f023 0304 	bic.w	r3, r3, #4
 80011c8:	6013      	str	r3, [r2, #0]
	// Enable and start timer
	SET_BIT(TIM1->CR1, TIM_CR1_CEN);
 80011ca:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <eyes_waitIT+0x4c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a05      	ldr	r2, [pc, #20]	; (80011e4 <eyes_waitIT+0x4c>)
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	6013      	str	r3, [r2, #0]
}
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	40012c00 	.word	0x40012c00

080011e8 <eyes_stopWaitIT>:

void eyes_stopWaitIT(){
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
	// Disable and start timer
	CLEAR_BIT(TIM1->CR1, TIM_CR1_CEN);
 80011ec:	4b05      	ldr	r3, [pc, #20]	; (8001204 <eyes_stopWaitIT+0x1c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a04      	ldr	r2, [pc, #16]	; (8001204 <eyes_stopWaitIT+0x1c>)
 80011f2:	f023 0301 	bic.w	r3, r3, #1
 80011f6:	6013      	str	r3, [r2, #0]
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	40012c00 	.word	0x40012c00

08001208 <eyes_computeIdxFromStatus>:

bool eyes_computeIdxFromStatus(PixelStatus* status1, PixelStatus* status2, uint16_t* idx1,  uint16_t* idx2){
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
 8001214:	603b      	str	r3, [r7, #0]

	if((*status1 == VALID_SOF) && (*idx1 == 0)){
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d10a      	bne.n	8001234 <eyes_computeIdxFromStatus+0x2c>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	881b      	ldrh	r3, [r3, #0]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d106      	bne.n	8001234 <eyes_computeIdxFromStatus+0x2c>
		(*idx1)++;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	881b      	ldrh	r3, [r3, #0]
 800122a:	3301      	adds	r3, #1
 800122c:	b29a      	uxth	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	801a      	strh	r2, [r3, #0]
 8001232:	e024      	b.n	800127e <eyes_computeIdxFromStatus+0x76>
	}
	else if((*status1 == VALID) && (*idx1 != 0) && (*idx1 < PIXEL_QTY-1)){
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b02      	cmp	r3, #2
 800123a:	d10f      	bne.n	800125c <eyes_computeIdxFromStatus+0x54>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	881b      	ldrh	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d00b      	beq.n	800125c <eyes_computeIdxFromStatus+0x54>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	f5b3 7fa1 	cmp.w	r3, #322	; 0x142
 800124c:	d806      	bhi.n	800125c <eyes_computeIdxFromStatus+0x54>
		(*idx1)++;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	881b      	ldrh	r3, [r3, #0]
 8001252:	3301      	adds	r3, #1
 8001254:	b29a      	uxth	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	801a      	strh	r2, [r3, #0]
 800125a:	e010      	b.n	800127e <eyes_computeIdxFromStatus+0x76>
	}
	else if ((*status1 == VALID_SOF) && (*idx1 != 0)){
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d10c      	bne.n	800127e <eyes_computeIdxFromStatus+0x76>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d008      	beq.n	800127e <eyes_computeIdxFromStatus+0x76>
		*idx1 = *idx2 = 0;
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	2200      	movs	r2, #0
 8001270:	801a      	strh	r2, [r3, #0]
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	881a      	ldrh	r2, [r3, #0]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	801a      	strh	r2, [r3, #0]
		return false;
 800127a:	2300      	movs	r3, #0
 800127c:	e034      	b.n	80012e8 <eyes_computeIdxFromStatus+0xe0>
	}
#if SECOND_SENSOR_IMPLEMENTED
	if((*status2 == VALID_SOF) && (*idx2 == 0)){
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d10a      	bne.n	800129c <eyes_computeIdxFromStatus+0x94>
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	881b      	ldrh	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d106      	bne.n	800129c <eyes_computeIdxFromStatus+0x94>
		(*idx2)++;
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	3301      	adds	r3, #1
 8001294:	b29a      	uxth	r2, r3
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	801a      	strh	r2, [r3, #0]
 800129a:	e024      	b.n	80012e6 <eyes_computeIdxFromStatus+0xde>
	}
	else if((*status2 == VALID) && (*idx2 != 0) && (*idx2 < PIXEL_QTY-1)){
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d10f      	bne.n	80012c4 <eyes_computeIdxFromStatus+0xbc>
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	881b      	ldrh	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d00b      	beq.n	80012c4 <eyes_computeIdxFromStatus+0xbc>
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	881b      	ldrh	r3, [r3, #0]
 80012b0:	f5b3 7fa1 	cmp.w	r3, #322	; 0x142
 80012b4:	d806      	bhi.n	80012c4 <eyes_computeIdxFromStatus+0xbc>
		(*idx2)++;
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	881b      	ldrh	r3, [r3, #0]
 80012ba:	3301      	adds	r3, #1
 80012bc:	b29a      	uxth	r2, r3
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	801a      	strh	r2, [r3, #0]
 80012c2:	e010      	b.n	80012e6 <eyes_computeIdxFromStatus+0xde>
	}
	else if((*status2 == VALID_SOF) && (*idx2 != 0)){
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d10c      	bne.n	80012e6 <eyes_computeIdxFromStatus+0xde>
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	881b      	ldrh	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d008      	beq.n	80012e6 <eyes_computeIdxFromStatus+0xde>
		(*idx1) = (*idx2) = 0;
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	2200      	movs	r2, #0
 80012d8:	801a      	strh	r2, [r3, #0]
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	881a      	ldrh	r2, [r3, #0]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	801a      	strh	r2, [r3, #0]
		return false;
 80012e2:	2300      	movs	r3, #0
 80012e4:	e000      	b.n	80012e8 <eyes_computeIdxFromStatus+0xe0>
	}
#endif
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3714      	adds	r7, #20
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <TIM1_UP_TIM16_IRQHandler>:

void TIM1_UP_TIM16_IRQHandler(void){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
	// If the interrupt flag is enabled
	if(READ_BIT(TIM1->SR, TIM_SR_UIF)){
 80012f8:	4b07      	ldr	r3, [pc, #28]	; (8001318 <TIM1_UP_TIM16_IRQHandler+0x24>)
 80012fa:	691b      	ldr	r3, [r3, #16]
 80012fc:	f003 0301 	and.w	r3, r3, #1
 8001300:	2b00      	cmp	r3, #0
 8001302:	d007      	beq.n	8001314 <TIM1_UP_TIM16_IRQHandler+0x20>
		// Clear pending interrupt flag
		CLEAR_BIT(TIM1->SR, TIM_SR_UIF);
 8001304:	4b04      	ldr	r3, [pc, #16]	; (8001318 <TIM1_UP_TIM16_IRQHandler+0x24>)
 8001306:	691b      	ldr	r3, [r3, #16]
 8001308:	4a03      	ldr	r2, [pc, #12]	; (8001318 <TIM1_UP_TIM16_IRQHandler+0x24>)
 800130a:	f023 0301 	bic.w	r3, r3, #1
 800130e:	6113      	str	r3, [r2, #16]
		// Process FSM
		eyes_FSM();
 8001310:	f7ff fc66 	bl	8000be0 <eyes_FSM>
	}
}
 8001314:	bf00      	nop
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40012c00 	.word	0x40012c00

0800131c <gimbalControlInit>:
void disablePWM();

/**
 * @brief Setting up all the peripherals (UART and TIMER) needed to control de gimbal position
 */
void gimbalControlInit(void){
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
	// Configure UART2 interrupt to receive data from PC
	configure_IRQ_USART_RX();
 8001320:	f001 fe0e 	bl	8002f40 <configure_IRQ_USART_RX>

	// Flag to know PWM signal state
	pwmEn = false;
 8001324:	4b03      	ldr	r3, [pc, #12]	; (8001334 <gimbalControlInit+0x18>)
 8001326:	2200      	movs	r2, #0
 8001328:	701a      	strb	r2, [r3, #0]

	// Flag to know if tracking function is enable/disable
	trackingEn = false;
 800132a:	4b03      	ldr	r3, [pc, #12]	; (8001338 <gimbalControlInit+0x1c>)
 800132c:	2200      	movs	r2, #0
 800132e:	701a      	strb	r2, [r3, #0]
}
 8001330:	bf00      	nop
 8001332:	bd80      	pop	{r7, pc}
 8001334:	2000067b 	.word	0x2000067b
 8001338:	2000067a 	.word	0x2000067a

0800133c <decodeCmd>:
 * @brief Receive a string and decode the command type related to it
 * @param cmdString	The command in string format
 * @param length	The length of the command
 * @return	The command type in cmdTypeDef format
 */
cmdTypeDef decodeCmd(char const * cmdString, int length){
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]

	// Enable PWM if it was disabled
	if(!pwmEn)	enablePWM();
 8001346:	4b79      	ldr	r3, [pc, #484]	; (800152c <decodeCmd+0x1f0>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	f083 0301 	eor.w	r3, r3, #1
 800134e:	b2db      	uxtb	r3, r3
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <decodeCmd+0x1c>
 8001354:	f000 f942 	bl	80015dc <enablePWM>

	// Tracking enable command
	if(strncmp(cmdString, "TRON\n", length) == 0){
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	461a      	mov	r2, r3
 800135c:	4974      	ldr	r1, [pc, #464]	; (8001530 <decodeCmd+0x1f4>)
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f003 fc94 	bl	8004c8c <strncmp>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d104      	bne.n	8001374 <decodeCmd+0x38>
		trackingEn = true;
 800136a:	4b72      	ldr	r3, [pc, #456]	; (8001534 <decodeCmd+0x1f8>)
 800136c:	2201      	movs	r2, #1
 800136e:	701a      	strb	r2, [r3, #0]
		return TRACKING_ON;
 8001370:	2307      	movs	r3, #7
 8001372:	e0d6      	b.n	8001522 <decodeCmd+0x1e6>
	}
	if(strncmp(cmdString, "TROFF\n", length) == 0){
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	461a      	mov	r2, r3
 8001378:	496f      	ldr	r1, [pc, #444]	; (8001538 <decodeCmd+0x1fc>)
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f003 fc86 	bl	8004c8c <strncmp>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d104      	bne.n	8001390 <decodeCmd+0x54>
		trackingEn = false;
 8001386:	4b6b      	ldr	r3, [pc, #428]	; (8001534 <decodeCmd+0x1f8>)
 8001388:	2200      	movs	r2, #0
 800138a:	701a      	strb	r2, [r3, #0]
		return TRACKING_OFF;
 800138c:	2308      	movs	r3, #8
 800138e:	e0c8      	b.n	8001522 <decodeCmd+0x1e6>
	}

	// Tracking enable so It isn't able to perform any command
	if(trackingEn) return NA;
 8001390:	4b68      	ldr	r3, [pc, #416]	; (8001534 <decodeCmd+0x1f8>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <decodeCmd+0x60>
 8001398:	2309      	movs	r3, #9
 800139a:	e0c2      	b.n	8001522 <decodeCmd+0x1e6>

	// Center command
	if(strncmp(cmdString, "CN\n", length) == 0){
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	461a      	mov	r2, r3
 80013a0:	4966      	ldr	r1, [pc, #408]	; (800153c <decodeCmd+0x200>)
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f003 fc72 	bl	8004c8c <strncmp>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d119      	bne.n	80013e2 <decodeCmd+0xa6>

		motorPos.pitchPos = CENTER_POS;
 80013ae:	4b64      	ldr	r3, [pc, #400]	; (8001540 <decodeCmd+0x204>)
 80013b0:	f240 52db 	movw	r2, #1499	; 0x5db
 80013b4:	801a      	strh	r2, [r3, #0]
		motorPos.rollPos = CENTER_POS;
 80013b6:	4b62      	ldr	r3, [pc, #392]	; (8001540 <decodeCmd+0x204>)
 80013b8:	f240 52db 	movw	r2, #1499	; 0x5db
 80013bc:	805a      	strh	r2, [r3, #2]
		motorPos.yawPos = CENTER_POS;
 80013be:	4b60      	ldr	r3, [pc, #384]	; (8001540 <decodeCmd+0x204>)
 80013c0:	f240 52db 	movw	r2, #1499	; 0x5db
 80013c4:	809a      	strh	r2, [r3, #4]

		TIM3->CCR1 = motorPos.pitchPos;
 80013c6:	4b5e      	ldr	r3, [pc, #376]	; (8001540 <decodeCmd+0x204>)
 80013c8:	881a      	ldrh	r2, [r3, #0]
 80013ca:	4b5e      	ldr	r3, [pc, #376]	; (8001544 <decodeCmd+0x208>)
 80013cc:	635a      	str	r2, [r3, #52]	; 0x34
		TIM3->CCR2 = motorPos.rollPos;
 80013ce:	4b5c      	ldr	r3, [pc, #368]	; (8001540 <decodeCmd+0x204>)
 80013d0:	885a      	ldrh	r2, [r3, #2]
 80013d2:	4b5c      	ldr	r3, [pc, #368]	; (8001544 <decodeCmd+0x208>)
 80013d4:	639a      	str	r2, [r3, #56]	; 0x38
		TIM3->CCR4 = motorPos.yawPos;
 80013d6:	4b5a      	ldr	r3, [pc, #360]	; (8001540 <decodeCmd+0x204>)
 80013d8:	889a      	ldrh	r2, [r3, #4]
 80013da:	4b5a      	ldr	r3, [pc, #360]	; (8001544 <decodeCmd+0x208>)
 80013dc:	641a      	str	r2, [r3, #64]	; 0x40

		return CENTER;
 80013de:	2306      	movs	r3, #6
 80013e0:	e09f      	b.n	8001522 <decodeCmd+0x1e6>
	}

	// Up command
	if(strncmp(cmdString, "UP\n", length) == 0){
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	461a      	mov	r2, r3
 80013e6:	4958      	ldr	r1, [pc, #352]	; (8001548 <decodeCmd+0x20c>)
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f003 fc4f 	bl	8004c8c <strncmp>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d110      	bne.n	8001416 <decodeCmd+0xda>
		if(motorPos.pitchPos > MIN_POS) motorPos.pitchPos -= DELTA_POS;
 80013f4:	4b52      	ldr	r3, [pc, #328]	; (8001540 <decodeCmd+0x204>)
 80013f6:	881b      	ldrh	r3, [r3, #0]
 80013f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013fc:	d305      	bcc.n	800140a <decodeCmd+0xce>
 80013fe:	4b50      	ldr	r3, [pc, #320]	; (8001540 <decodeCmd+0x204>)
 8001400:	881b      	ldrh	r3, [r3, #0]
 8001402:	3b02      	subs	r3, #2
 8001404:	b29a      	uxth	r2, r3
 8001406:	4b4e      	ldr	r3, [pc, #312]	; (8001540 <decodeCmd+0x204>)
 8001408:	801a      	strh	r2, [r3, #0]
		TIM3->CCR2 = motorPos.pitchPos;
 800140a:	4b4d      	ldr	r3, [pc, #308]	; (8001540 <decodeCmd+0x204>)
 800140c:	881a      	ldrh	r2, [r3, #0]
 800140e:	4b4d      	ldr	r3, [pc, #308]	; (8001544 <decodeCmd+0x208>)
 8001410:	639a      	str	r2, [r3, #56]	; 0x38
		return UP;
 8001412:	2300      	movs	r3, #0
 8001414:	e085      	b.n	8001522 <decodeCmd+0x1e6>
	}
	// Down command
	if(strncmp(cmdString, "DW\n", length) == 0){
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	461a      	mov	r2, r3
 800141a:	494c      	ldr	r1, [pc, #304]	; (800154c <decodeCmd+0x210>)
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f003 fc35 	bl	8004c8c <strncmp>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d111      	bne.n	800144c <decodeCmd+0x110>
		if(motorPos.pitchPos < MAX_POS) motorPos.pitchPos += DELTA_POS;
 8001428:	4b45      	ldr	r3, [pc, #276]	; (8001540 <decodeCmd+0x204>)
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	f240 72ce 	movw	r2, #1998	; 0x7ce
 8001430:	4293      	cmp	r3, r2
 8001432:	d805      	bhi.n	8001440 <decodeCmd+0x104>
 8001434:	4b42      	ldr	r3, [pc, #264]	; (8001540 <decodeCmd+0x204>)
 8001436:	881b      	ldrh	r3, [r3, #0]
 8001438:	3302      	adds	r3, #2
 800143a:	b29a      	uxth	r2, r3
 800143c:	4b40      	ldr	r3, [pc, #256]	; (8001540 <decodeCmd+0x204>)
 800143e:	801a      	strh	r2, [r3, #0]
		TIM3->CCR2 = motorPos.pitchPos;
 8001440:	4b3f      	ldr	r3, [pc, #252]	; (8001540 <decodeCmd+0x204>)
 8001442:	881a      	ldrh	r2, [r3, #0]
 8001444:	4b3f      	ldr	r3, [pc, #252]	; (8001544 <decodeCmd+0x208>)
 8001446:	639a      	str	r2, [r3, #56]	; 0x38
		return DOWN;
 8001448:	2301      	movs	r3, #1
 800144a:	e06a      	b.n	8001522 <decodeCmd+0x1e6>
	}
	// Left command
	if(strncmp(cmdString, "LF\n", length) == 0){
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	461a      	mov	r2, r3
 8001450:	493f      	ldr	r1, [pc, #252]	; (8001550 <decodeCmd+0x214>)
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f003 fc1a 	bl	8004c8c <strncmp>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d110      	bne.n	8001480 <decodeCmd+0x144>
		if(motorPos.yawPos > MIN_POS) motorPos.yawPos -= DELTA_POS;
 800145e:	4b38      	ldr	r3, [pc, #224]	; (8001540 <decodeCmd+0x204>)
 8001460:	889b      	ldrh	r3, [r3, #4]
 8001462:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001466:	d305      	bcc.n	8001474 <decodeCmd+0x138>
 8001468:	4b35      	ldr	r3, [pc, #212]	; (8001540 <decodeCmd+0x204>)
 800146a:	889b      	ldrh	r3, [r3, #4]
 800146c:	3b02      	subs	r3, #2
 800146e:	b29a      	uxth	r2, r3
 8001470:	4b33      	ldr	r3, [pc, #204]	; (8001540 <decodeCmd+0x204>)
 8001472:	809a      	strh	r2, [r3, #4]
		TIM3->CCR4 = motorPos.yawPos;
 8001474:	4b32      	ldr	r3, [pc, #200]	; (8001540 <decodeCmd+0x204>)
 8001476:	889a      	ldrh	r2, [r3, #4]
 8001478:	4b32      	ldr	r3, [pc, #200]	; (8001544 <decodeCmd+0x208>)
 800147a:	641a      	str	r2, [r3, #64]	; 0x40
		return LEFT;
 800147c:	2302      	movs	r3, #2
 800147e:	e050      	b.n	8001522 <decodeCmd+0x1e6>
	}
	// Right command
	if(strncmp(cmdString, "RH\n", length) == 0){
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	461a      	mov	r2, r3
 8001484:	4933      	ldr	r1, [pc, #204]	; (8001554 <decodeCmd+0x218>)
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f003 fc00 	bl	8004c8c <strncmp>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d111      	bne.n	80014b6 <decodeCmd+0x17a>
		if(motorPos.yawPos < MAX_POS) motorPos.yawPos += DELTA_POS;
 8001492:	4b2b      	ldr	r3, [pc, #172]	; (8001540 <decodeCmd+0x204>)
 8001494:	889b      	ldrh	r3, [r3, #4]
 8001496:	f240 72ce 	movw	r2, #1998	; 0x7ce
 800149a:	4293      	cmp	r3, r2
 800149c:	d805      	bhi.n	80014aa <decodeCmd+0x16e>
 800149e:	4b28      	ldr	r3, [pc, #160]	; (8001540 <decodeCmd+0x204>)
 80014a0:	889b      	ldrh	r3, [r3, #4]
 80014a2:	3302      	adds	r3, #2
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	4b26      	ldr	r3, [pc, #152]	; (8001540 <decodeCmd+0x204>)
 80014a8:	809a      	strh	r2, [r3, #4]
		TIM3->CCR4 = motorPos.yawPos;
 80014aa:	4b25      	ldr	r3, [pc, #148]	; (8001540 <decodeCmd+0x204>)
 80014ac:	889a      	ldrh	r2, [r3, #4]
 80014ae:	4b25      	ldr	r3, [pc, #148]	; (8001544 <decodeCmd+0x208>)
 80014b0:	641a      	str	r2, [r3, #64]	; 0x40
		return RIGHT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e035      	b.n	8001522 <decodeCmd+0x1e6>
	}

	// Rotate left command
	if(strncmp(cmdString, "RLF\n", length) == 0){
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	461a      	mov	r2, r3
 80014ba:	4927      	ldr	r1, [pc, #156]	; (8001558 <decodeCmd+0x21c>)
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f003 fbe5 	bl	8004c8c <strncmp>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d111      	bne.n	80014ec <decodeCmd+0x1b0>
		if(motorPos.rollPos < MAX_POS) motorPos.rollPos += DELTA_POS;
 80014c8:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <decodeCmd+0x204>)
 80014ca:	885b      	ldrh	r3, [r3, #2]
 80014cc:	f240 72ce 	movw	r2, #1998	; 0x7ce
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d805      	bhi.n	80014e0 <decodeCmd+0x1a4>
 80014d4:	4b1a      	ldr	r3, [pc, #104]	; (8001540 <decodeCmd+0x204>)
 80014d6:	885b      	ldrh	r3, [r3, #2]
 80014d8:	3302      	adds	r3, #2
 80014da:	b29a      	uxth	r2, r3
 80014dc:	4b18      	ldr	r3, [pc, #96]	; (8001540 <decodeCmd+0x204>)
 80014de:	805a      	strh	r2, [r3, #2]
		TIM3->CCR1 = motorPos.rollPos;
 80014e0:	4b17      	ldr	r3, [pc, #92]	; (8001540 <decodeCmd+0x204>)
 80014e2:	885a      	ldrh	r2, [r3, #2]
 80014e4:	4b17      	ldr	r3, [pc, #92]	; (8001544 <decodeCmd+0x208>)
 80014e6:	635a      	str	r2, [r3, #52]	; 0x34
		return ROTATE_LEFT;
 80014e8:	2304      	movs	r3, #4
 80014ea:	e01a      	b.n	8001522 <decodeCmd+0x1e6>
	}
	// Rotate right command
	if(strncmp(cmdString, "RRH\n", length) == 0){
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	461a      	mov	r2, r3
 80014f0:	491a      	ldr	r1, [pc, #104]	; (800155c <decodeCmd+0x220>)
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f003 fbca 	bl	8004c8c <strncmp>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d110      	bne.n	8001520 <decodeCmd+0x1e4>
		if(motorPos.rollPos > MIN_POS) motorPos.rollPos -= DELTA_POS;
 80014fe:	4b10      	ldr	r3, [pc, #64]	; (8001540 <decodeCmd+0x204>)
 8001500:	885b      	ldrh	r3, [r3, #2]
 8001502:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001506:	d305      	bcc.n	8001514 <decodeCmd+0x1d8>
 8001508:	4b0d      	ldr	r3, [pc, #52]	; (8001540 <decodeCmd+0x204>)
 800150a:	885b      	ldrh	r3, [r3, #2]
 800150c:	3b02      	subs	r3, #2
 800150e:	b29a      	uxth	r2, r3
 8001510:	4b0b      	ldr	r3, [pc, #44]	; (8001540 <decodeCmd+0x204>)
 8001512:	805a      	strh	r2, [r3, #2]
		TIM3->CCR1 = motorPos.rollPos;
 8001514:	4b0a      	ldr	r3, [pc, #40]	; (8001540 <decodeCmd+0x204>)
 8001516:	885a      	ldrh	r2, [r3, #2]
 8001518:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <decodeCmd+0x208>)
 800151a:	635a      	str	r2, [r3, #52]	; 0x34
		return ROTATE_RIGHT;
 800151c:	2305      	movs	r3, #5
 800151e:	e000      	b.n	8001522 <decodeCmd+0x1e6>
	}
	return NA;
 8001520:	2309      	movs	r3, #9
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	2000067b 	.word	0x2000067b
 8001530:	08005c80 	.word	0x08005c80
 8001534:	2000067a 	.word	0x2000067a
 8001538:	08005c88 	.word	0x08005c88
 800153c:	08005c90 	.word	0x08005c90
 8001540:	20000554 	.word	0x20000554
 8001544:	40000400 	.word	0x40000400
 8001548:	08005c94 	.word	0x08005c94
 800154c:	08005c98 	.word	0x08005c98
 8001550:	08005c9c 	.word	0x08005c9c
 8001554:	08005ca0 	.word	0x08005ca0
 8001558:	08005ca4 	.word	0x08005ca4
 800155c:	08005cac 	.word	0x08005cac

08001560 <applyControlLaw>:

void applyControlLaw(int x, int y, int rotation){
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]

	if(!trackingEn) return;
 800156c:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <applyControlLaw+0x58>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	f083 0301 	eor.w	r3, r3, #1
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d118      	bne.n	80015ac <applyControlLaw+0x4c>

	if(motorPos.yawPos < MAX_POS && motorPos.yawPos > MIN_POS) motorPos.yawPos += x >> 4;
 800157a:	4b10      	ldr	r3, [pc, #64]	; (80015bc <applyControlLaw+0x5c>)
 800157c:	889b      	ldrh	r3, [r3, #4]
 800157e:	f240 72ce 	movw	r2, #1998	; 0x7ce
 8001582:	4293      	cmp	r3, r2
 8001584:	d80d      	bhi.n	80015a2 <applyControlLaw+0x42>
 8001586:	4b0d      	ldr	r3, [pc, #52]	; (80015bc <applyControlLaw+0x5c>)
 8001588:	889b      	ldrh	r3, [r3, #4]
 800158a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800158e:	d308      	bcc.n	80015a2 <applyControlLaw+0x42>
 8001590:	4b0a      	ldr	r3, [pc, #40]	; (80015bc <applyControlLaw+0x5c>)
 8001592:	889a      	ldrh	r2, [r3, #4]
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	111b      	asrs	r3, r3, #4
 8001598:	b29b      	uxth	r3, r3
 800159a:	4413      	add	r3, r2
 800159c:	b29a      	uxth	r2, r3
 800159e:	4b07      	ldr	r3, [pc, #28]	; (80015bc <applyControlLaw+0x5c>)
 80015a0:	809a      	strh	r2, [r3, #4]
	TIM3->CCR4 = motorPos.yawPos;
 80015a2:	4b06      	ldr	r3, [pc, #24]	; (80015bc <applyControlLaw+0x5c>)
 80015a4:	889a      	ldrh	r2, [r3, #4]
 80015a6:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <applyControlLaw+0x60>)
 80015a8:	641a      	str	r2, [r3, #64]	; 0x40
 80015aa:	e000      	b.n	80015ae <applyControlLaw+0x4e>
	if(!trackingEn) return;
 80015ac:	bf00      	nop
}
 80015ae:	3714      	adds	r7, #20
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	2000067a 	.word	0x2000067a
 80015bc:	20000554 	.word	0x20000554
 80015c0:	40000400 	.word	0x40000400

080015c4 <IsTrackingEnable>:

bool IsTrackingEnable(){
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
	return trackingEn;
 80015c8:	4b03      	ldr	r3, [pc, #12]	; (80015d8 <IsTrackingEnable+0x14>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	2000067a 	.word	0x2000067a

080015dc <enablePWM>:

void enablePWM(){
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
	// Enable output compare OCx channels
	//SET_BIT(TIM3->CCER, TIM_CCER_CC4E);
	MODIFY_REG(TIM3->CCER, ~(TIM_CCER_CC1NE | TIM_CCER_CC2NE),
 80015e0:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <enablePWM+0x44>)
 80015e2:	6a1b      	ldr	r3, [r3, #32]
 80015e4:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80015e8:	4a0d      	ldr	r2, [pc, #52]	; (8001620 <enablePWM+0x44>)
 80015ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015ee:	f043 0311 	orr.w	r3, r3, #17
 80015f2:	6213      	str	r3, [r2, #32]
			(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC4E));

	// Enable master output
	MODIFY_REG(TIM3->BDTR, ~(TIM_BDTR_OSSI | TIM_BDTR_OSSR), TIM_BDTR_MOE);
 80015f4:	4b0a      	ldr	r3, [pc, #40]	; (8001620 <enablePWM+0x44>)
 80015f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80015fc:	4a08      	ldr	r2, [pc, #32]	; (8001620 <enablePWM+0x44>)
 80015fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001602:	6453      	str	r3, [r2, #68]	; 0x44

	// Enable counter
	SET_BIT(TIM3->CR1, TIM_CR1_CEN);
 8001604:	4b06      	ldr	r3, [pc, #24]	; (8001620 <enablePWM+0x44>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a05      	ldr	r2, [pc, #20]	; (8001620 <enablePWM+0x44>)
 800160a:	f043 0301 	orr.w	r3, r3, #1
 800160e:	6013      	str	r3, [r2, #0]

	pwmEn = true;
 8001610:	4b04      	ldr	r3, [pc, #16]	; (8001624 <enablePWM+0x48>)
 8001612:	2201      	movs	r2, #1
 8001614:	701a      	strb	r2, [r3, #0]
}
 8001616:	bf00      	nop
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	40000400 	.word	0x40000400
 8001624:	2000067b 	.word	0x2000067b

08001628 <USART2_IRQHandler>:
	motorPos.yawPos = CENTER_POS;

	pwmEn = false;
}

void USART2_IRQHandler(void){
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
	if(READ_BIT(USART2->ISR, USART_ISR_ORE)){
 800162c:	4b22      	ldr	r3, [pc, #136]	; (80016b8 <USART2_IRQHandler+0x90>)
 800162e:	69db      	ldr	r3, [r3, #28]
 8001630:	f003 0308 	and.w	r3, r3, #8
 8001634:	2b00      	cmp	r3, #0
 8001636:	d00d      	beq.n	8001654 <USART2_IRQHandler+0x2c>
		SET_BIT(USART2->ICR, USART_ICR_ORECF);
 8001638:	4b1f      	ldr	r3, [pc, #124]	; (80016b8 <USART2_IRQHandler+0x90>)
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	4a1e      	ldr	r2, [pc, #120]	; (80016b8 <USART2_IRQHandler+0x90>)
 800163e:	f043 0308 	orr.w	r3, r3, #8
 8001642:	6213      	str	r3, [r2, #32]
		// Flush all data in USART RX
		SET_BIT(USART2->RQR, USART_RQR_RXFRQ);
 8001644:	4b1c      	ldr	r3, [pc, #112]	; (80016b8 <USART2_IRQHandler+0x90>)
 8001646:	8b1b      	ldrh	r3, [r3, #24]
 8001648:	b29b      	uxth	r3, r3
 800164a:	4a1b      	ldr	r2, [pc, #108]	; (80016b8 <USART2_IRQHandler+0x90>)
 800164c:	f043 0308 	orr.w	r3, r3, #8
 8001650:	b29b      	uxth	r3, r3
 8001652:	8313      	strh	r3, [r2, #24]
	}
	if(READ_BIT(USART2->ISR, USART_ISR_RXNE)){
 8001654:	4b18      	ldr	r3, [pc, #96]	; (80016b8 <USART2_IRQHandler+0x90>)
 8001656:	69db      	ldr	r3, [r3, #28]
 8001658:	f003 0320 	and.w	r3, r3, #32
 800165c:	2b00      	cmp	r3, #0
 800165e:	d029      	beq.n	80016b4 <USART2_IRQHandler+0x8c>
		bufferIn[i] = READ_REG(USART2->RDR);
 8001660:	4b15      	ldr	r3, [pc, #84]	; (80016b8 <USART2_IRQHandler+0x90>)
 8001662:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001664:	b29a      	uxth	r2, r3
 8001666:	4b15      	ldr	r3, [pc, #84]	; (80016bc <USART2_IRQHandler+0x94>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	b2d1      	uxtb	r1, r2
 800166c:	4a14      	ldr	r2, [pc, #80]	; (80016c0 <USART2_IRQHandler+0x98>)
 800166e:	54d1      	strb	r1, [r2, r3]

		if(bufferIn[i] == TAIL_CHAR){
 8001670:	4b12      	ldr	r3, [pc, #72]	; (80016bc <USART2_IRQHandler+0x94>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a12      	ldr	r2, [pc, #72]	; (80016c0 <USART2_IRQHandler+0x98>)
 8001676:	5cd3      	ldrb	r3, [r2, r3]
 8001678:	2b0a      	cmp	r3, #10
 800167a:	d10e      	bne.n	800169a <USART2_IRQHandler+0x72>
			i++;
 800167c:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <USART2_IRQHandler+0x94>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	3301      	adds	r3, #1
 8001682:	4a0e      	ldr	r2, [pc, #56]	; (80016bc <USART2_IRQHandler+0x94>)
 8001684:	6013      	str	r3, [r2, #0]
			decodeCmd(bufferIn, i);
 8001686:	4b0d      	ldr	r3, [pc, #52]	; (80016bc <USART2_IRQHandler+0x94>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4619      	mov	r1, r3
 800168c:	480c      	ldr	r0, [pc, #48]	; (80016c0 <USART2_IRQHandler+0x98>)
 800168e:	f7ff fe55 	bl	800133c <decodeCmd>
			i = 0;
 8001692:	4b0a      	ldr	r3, [pc, #40]	; (80016bc <USART2_IRQHandler+0x94>)
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
		else{
			i++;
		}
	}

}
 8001698:	e00c      	b.n	80016b4 <USART2_IRQHandler+0x8c>
		else if(i ==  BUFFER_SIZE){
 800169a:	4b08      	ldr	r3, [pc, #32]	; (80016bc <USART2_IRQHandler+0x94>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2b0a      	cmp	r3, #10
 80016a0:	d103      	bne.n	80016aa <USART2_IRQHandler+0x82>
			i = 0;
 80016a2:	4b06      	ldr	r3, [pc, #24]	; (80016bc <USART2_IRQHandler+0x94>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
}
 80016a8:	e004      	b.n	80016b4 <USART2_IRQHandler+0x8c>
			i++;
 80016aa:	4b04      	ldr	r3, [pc, #16]	; (80016bc <USART2_IRQHandler+0x94>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	3301      	adds	r3, #1
 80016b0:	4a02      	ldr	r2, [pc, #8]	; (80016bc <USART2_IRQHandler+0x94>)
 80016b2:	6013      	str	r3, [r2, #0]
}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40004400 	.word	0x40004400
 80016bc:	200005f8 	.word	0x200005f8
 80016c0:	20000670 	.word	0x20000670

080016c4 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b085      	sub	sp, #20
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80016cc:	4b08      	ldr	r3, [pc, #32]	; (80016f0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80016ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016d0:	4907      	ldr	r1, [pc, #28]	; (80016f0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80016d8:	4b05      	ldr	r3, [pc, #20]	; (80016f0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80016da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	4013      	ands	r3, r2
 80016e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016e2:	68fb      	ldr	r3, [r7, #12]
}
 80016e4:	bf00      	nop
 80016e6:	3714      	adds	r7, #20
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	40021000 	.word	0x40021000

080016f4 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b087      	sub	sp, #28
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 80016fe:	4a17      	ldr	r2, [pc, #92]	; (800175c <LL_SYSCFG_SetEXTISource+0x68>)
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	b2db      	uxtb	r3, r3
 8001704:	3302      	adds	r3, #2
 8001706:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	0c1b      	lsrs	r3, r3, #16
 800170e:	43db      	mvns	r3, r3
 8001710:	ea02 0103 	and.w	r1, r2, r3
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	0c1b      	lsrs	r3, r3, #16
 8001718:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	fa93 f3a3 	rbit	r3, r3
 8001720:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d101      	bne.n	8001730 <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 800172c:	2320      	movs	r3, #32
 800172e:	e003      	b.n	8001738 <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	fab3 f383 	clz	r3, r3
 8001736:	b2db      	uxtb	r3, r3
 8001738:	461a      	mov	r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	fa03 f202 	lsl.w	r2, r3, r2
 8001740:	4806      	ldr	r0, [pc, #24]	; (800175c <LL_SYSCFG_SetEXTISource+0x68>)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	b2db      	uxtb	r3, r3
 8001746:	430a      	orrs	r2, r1
 8001748:	3302      	adds	r3, #2
 800174a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800174e:	bf00      	nop
 8001750:	371c      	adds	r7, #28
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	40010000 	.word	0x40010000

08001760 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001760:	b480      	push	{r7}
 8001762:	b08b      	sub	sp, #44	; 0x2c
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	fa93 f3a3 	rbit	r3, r3
 800177a:	613b      	str	r3, [r7, #16]
  return result;
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d101      	bne.n	800178a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001786:	2320      	movs	r3, #32
 8001788:	e003      	b.n	8001792 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	fab3 f383 	clz	r3, r3
 8001790:	b2db      	uxtb	r3, r3
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	2103      	movs	r1, #3
 8001796:	fa01 f303 	lsl.w	r3, r1, r3
 800179a:	43db      	mvns	r3, r3
 800179c:	401a      	ands	r2, r3
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a2:	6a3b      	ldr	r3, [r7, #32]
 80017a4:	fa93 f3a3 	rbit	r3, r3
 80017a8:	61fb      	str	r3, [r7, #28]
  return result;
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80017ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d101      	bne.n	80017b8 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80017b4:	2320      	movs	r3, #32
 80017b6:	e003      	b.n	80017c0 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80017b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ba:	fab3 f383 	clz	r3, r3
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	005b      	lsls	r3, r3, #1
 80017c2:	6879      	ldr	r1, [r7, #4]
 80017c4:	fa01 f303 	lsl.w	r3, r1, r3
 80017c8:	431a      	orrs	r2, r3
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	601a      	str	r2, [r3, #0]
}
 80017ce:	bf00      	nop
 80017d0:	372c      	adds	r7, #44	; 0x2c
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80017da:	b480      	push	{r7}
 80017dc:	b08b      	sub	sp, #44	; 0x2c
 80017de:	af00      	add	r7, sp, #0
 80017e0:	60f8      	str	r0, [r7, #12]
 80017e2:	60b9      	str	r1, [r7, #8]
 80017e4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	68da      	ldr	r2, [r3, #12]
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	fa93 f3a3 	rbit	r3, r3
 80017f4:	613b      	str	r3, [r7, #16]
  return result;
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d101      	bne.n	8001804 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001800:	2320      	movs	r3, #32
 8001802:	e003      	b.n	800180c <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	fab3 f383 	clz	r3, r3
 800180a:	b2db      	uxtb	r3, r3
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	2103      	movs	r1, #3
 8001810:	fa01 f303 	lsl.w	r3, r1, r3
 8001814:	43db      	mvns	r3, r3
 8001816:	401a      	ands	r2, r3
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800181c:	6a3b      	ldr	r3, [r7, #32]
 800181e:	fa93 f3a3 	rbit	r3, r3
 8001822:	61fb      	str	r3, [r7, #28]
  return result;
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800182a:	2b00      	cmp	r3, #0
 800182c:	d101      	bne.n	8001832 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800182e:	2320      	movs	r3, #32
 8001830:	e003      	b.n	800183a <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001834:	fab3 f383 	clz	r3, r3
 8001838:	b2db      	uxtb	r3, r3
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	6879      	ldr	r1, [r7, #4]
 800183e:	fa01 f303 	lsl.w	r3, r1, r3
 8001842:	431a      	orrs	r2, r3
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	60da      	str	r2, [r3, #12]
}
 8001848:	bf00      	nop
 800184a:	372c      	adds	r7, #44	; 0x2c
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	683a      	ldr	r2, [r7, #0]
 8001862:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001864:	bf00      	nop
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b08a      	sub	sp, #40	; 0x28
 8001874:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001876:	f107 031c 	add.w	r3, r7, #28
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001882:	1d3b      	adds	r3, r7, #4
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	605a      	str	r2, [r3, #4]
 800188a:	609a      	str	r2, [r3, #8]
 800188c:	60da      	str	r2, [r3, #12]
 800188e:	611a      	str	r2, [r3, #16]
 8001890:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001892:	2004      	movs	r0, #4
 8001894:	f7ff ff16 	bl	80016c4 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH);
 8001898:	2080      	movs	r0, #128	; 0x80
 800189a:	f7ff ff13 	bl	80016c4 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800189e:	2001      	movs	r0, #1
 80018a0:	f7ff ff10 	bl	80016c4 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80018a4:	2002      	movs	r0, #2
 80018a6:	f7ff ff0d 	bl	80016c4 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 80018aa:	2120      	movs	r1, #32
 80018ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b0:	f7ff ffd0 	bl	8001854 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 80018b4:	491b      	ldr	r1, [pc, #108]	; (8001924 <MX_GPIO_Init+0xb4>)
 80018b6:	2002      	movs	r0, #2
 80018b8:	f7ff ff1c 	bl	80016f4 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 80018bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018c0:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 80018c2:	2300      	movs	r3, #0
 80018c4:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 80018c6:	2301      	movs	r3, #1
 80018c8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80018cc:	2300      	movs	r3, #0
 80018ce:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80018d2:	2302      	movs	r3, #2
 80018d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80018d8:	f107 031c 	add.w	r3, r7, #28
 80018dc:	4618      	mov	r0, r3
 80018de:	f001 fcdb 	bl	8003298 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 80018e2:	2200      	movs	r2, #0
 80018e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018e8:	480f      	ldr	r0, [pc, #60]	; (8001928 <MX_GPIO_Init+0xb8>)
 80018ea:	f7ff ff76 	bl	80017da <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 80018ee:	2200      	movs	r2, #0
 80018f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018f4:	480c      	ldr	r0, [pc, #48]	; (8001928 <MX_GPIO_Init+0xb8>)
 80018f6:	f7ff ff33 	bl	8001760 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 80018fa:	2320      	movs	r3, #32
 80018fc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80018fe:	2301      	movs	r3, #1
 8001900:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800190a:	2300      	movs	r3, #0
 800190c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	4619      	mov	r1, r3
 8001912:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001916:	f001 fef6 	bl	8003706 <LL_GPIO_Init>

}
 800191a:	bf00      	nop
 800191c:	3728      	adds	r7, #40	; 0x28
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	00f00003 	.word	0x00f00003
 8001928:	48000800 	.word	0x48000800

0800192c <__NVIC_SetPriorityGrouping>:
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800193c:	4b0c      	ldr	r3, [pc, #48]	; (8001970 <__NVIC_SetPriorityGrouping+0x44>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001942:	68ba      	ldr	r2, [r7, #8]
 8001944:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001948:	4013      	ands	r3, r2
 800194a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001954:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001958:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800195c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800195e:	4a04      	ldr	r2, [pc, #16]	; (8001970 <__NVIC_SetPriorityGrouping+0x44>)
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	60d3      	str	r3, [r2, #12]
}
 8001964:	bf00      	nop
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	e000ed00 	.word	0xe000ed00

08001974 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001978:	4b05      	ldr	r3, [pc, #20]	; (8001990 <LL_RCC_HSI_Enable+0x1c>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a04      	ldr	r2, [pc, #16]	; (8001990 <LL_RCC_HSI_Enable+0x1c>)
 800197e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001982:	6013      	str	r3, [r2, #0]
}
 8001984:	bf00      	nop
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	40021000 	.word	0x40021000

08001994 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8001998:	4b07      	ldr	r3, [pc, #28]	; (80019b8 <LL_RCC_HSI_IsReady+0x24>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019a4:	d101      	bne.n	80019aa <LL_RCC_HSI_IsReady+0x16>
 80019a6:	2301      	movs	r3, #1
 80019a8:	e000      	b.n	80019ac <LL_RCC_HSI_IsReady+0x18>
 80019aa:	2300      	movs	r3, #0
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	40021000 	.word	0x40021000

080019bc <LL_RCC_HSI_SetCalibTrimming>:
  * @param  Value Between Min_Data = 0 and Max_Data = 31 on STM32L47x/STM32L48x or
  *               between Min_Data = 0 and Max_Data = 127 on other devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80019c4:	4b07      	ldr	r3, [pc, #28]	; (80019e4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	061b      	lsls	r3, r3, #24
 80019d0:	4904      	ldr	r1, [pc, #16]	; (80019e4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80019d2:	4313      	orrs	r3, r2
 80019d4:	604b      	str	r3, [r1, #4]
}
 80019d6:	bf00      	nop
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	40021000 	.word	0x40021000

080019e8 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80019f0:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <LL_RCC_SetSysClkSource+0x24>)
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	f023 0203 	bic.w	r2, r3, #3
 80019f8:	4904      	ldr	r1, [pc, #16]	; (8001a0c <LL_RCC_SetSysClkSource+0x24>)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	608b      	str	r3, [r1, #8]
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	40021000 	.word	0x40021000

08001a10 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001a14:	4b04      	ldr	r3, [pc, #16]	; (8001a28 <LL_RCC_GetSysClkSource+0x18>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f003 030c 	and.w	r3, r3, #12
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	40021000 	.word	0x40021000

08001a2c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001a34:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <LL_RCC_SetAHBPrescaler+0x24>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a3c:	4904      	ldr	r1, [pc, #16]	; (8001a50 <LL_RCC_SetAHBPrescaler+0x24>)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	608b      	str	r3, [r1, #8]
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	40021000 	.word	0x40021000

08001a54 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001a5c:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a64:	4904      	ldr	r1, [pc, #16]	; (8001a78 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	608b      	str	r3, [r1, #8]
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	40021000 	.word	0x40021000

08001a7c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001a84:	4b06      	ldr	r3, [pc, #24]	; (8001aa0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a8c:	4904      	ldr	r1, [pc, #16]	; (8001aa0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	608b      	str	r3, [r1, #8]
}
 8001a94:	bf00      	nop
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	40021000 	.word	0x40021000

08001aa4 <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <LL_RCC_SetUSARTClockSource+0x30>)
 8001aae:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	0c1b      	lsrs	r3, r3, #16
 8001ab6:	43db      	mvns	r3, r3
 8001ab8:	401a      	ands	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	4905      	ldr	r1, [pc, #20]	; (8001ad4 <LL_RCC_SetUSARTClockSource+0x30>)
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8001ac6:	bf00      	nop
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40021000 	.word	0x40021000

08001ad8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001adc:	4b05      	ldr	r3, [pc, #20]	; (8001af4 <LL_RCC_PLL_Enable+0x1c>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a04      	ldr	r2, [pc, #16]	; (8001af4 <LL_RCC_PLL_Enable+0x1c>)
 8001ae2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ae6:	6013      	str	r3, [r2, #0]
}
 8001ae8:	bf00      	nop
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	40021000 	.word	0x40021000

08001af8 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8001afc:	4b07      	ldr	r3, [pc, #28]	; (8001b1c <LL_RCC_PLL_IsReady+0x24>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b04:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001b08:	d101      	bne.n	8001b0e <LL_RCC_PLL_IsReady+0x16>
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e000      	b.n	8001b10 <LL_RCC_PLL_IsReady+0x18>
 8001b0e:	2300      	movs	r3, #0
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	40021000 	.word	0x40021000

08001b20 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
 8001b2c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8001b2e:	4b0a      	ldr	r3, [pc, #40]	; (8001b58 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001b30:	68da      	ldr	r2, [r3, #12]
 8001b32:	4b0a      	ldr	r3, [pc, #40]	; (8001b5c <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8001b34:	4013      	ands	r3, r2
 8001b36:	68f9      	ldr	r1, [r7, #12]
 8001b38:	68ba      	ldr	r2, [r7, #8]
 8001b3a:	4311      	orrs	r1, r2
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	0212      	lsls	r2, r2, #8
 8001b40:	4311      	orrs	r1, r2
 8001b42:	683a      	ldr	r2, [r7, #0]
 8001b44:	430a      	orrs	r2, r1
 8001b46:	4904      	ldr	r1, [pc, #16]	; (8001b58 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8001b4c:	bf00      	nop
 8001b4e:	3714      	adds	r7, #20
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	f9ff808c 	.word	0xf9ff808c

08001b60 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8001b64:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	4a04      	ldr	r2, [pc, #16]	; (8001b7c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001b6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b6e:	60d3      	str	r3, [r2, #12]
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	40021000 	.word	0x40021000

08001b80 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001b88:	4b08      	ldr	r3, [pc, #32]	; (8001bac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b8a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001b8c:	4907      	ldr	r1, [pc, #28]	; (8001bac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001b94:	4b05      	ldr	r3, [pc, #20]	; (8001bac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b96:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ba0:	bf00      	nop
 8001ba2:	3714      	adds	r7, #20
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	40021000 	.word	0x40021000

08001bb0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001bb8:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <LL_APB2_GRP1_EnableClock+0x2c>)
 8001bba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bbc:	4907      	ldr	r1, [pc, #28]	; (8001bdc <LL_APB2_GRP1_EnableClock+0x2c>)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001bc4:	4b05      	ldr	r3, [pc, #20]	; (8001bdc <LL_APB2_GRP1_EnableClock+0x2c>)
 8001bc6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bce:	68fb      	ldr	r3, [r7, #12]
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	40021000 	.word	0x40021000

08001be0 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001be8:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <LL_FLASH_SetLatency+0x24>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f023 0207 	bic.w	r2, r3, #7
 8001bf0:	4904      	ldr	r1, [pc, #16]	; (8001c04 <LL_FLASH_SetLatency+0x24>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	600b      	str	r3, [r1, #0]
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr
 8001c04:	40022000 	.word	0x40022000

08001c08 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001c0c:	4b04      	ldr	r3, [pc, #16]	; (8001c20 <LL_FLASH_GetLatency+0x18>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0307 	and.w	r3, r3, #7
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	40022000 	.word	0x40022000

08001c24 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001c2c:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8001c34:	4904      	ldr	r1, [pc, #16]	; (8001c48 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	600b      	str	r3, [r1, #0]
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr
 8001c48:	40007000 	.word	0x40007000

08001c4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001c50:	2001      	movs	r0, #1
 8001c52:	f7ff ffad 	bl	8001bb0 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001c56:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001c5a:	f7ff ff91 	bl	8001b80 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c5e:	2003      	movs	r0, #3
 8001c60:	f7ff fe64 	bl	800192c <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c64:	f000 f816 	bl	8001c94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c68:	f7ff fe02 	bl	8001870 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001c6c:	f001 f86c 	bl	8002d48 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8001c70:	f000 fb30 	bl	80022d4 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001c74:	f000 fe7e 	bl	8002974 <MX_TIM1_Init>
  MX_SPI3_Init();
 8001c78:	f000 fb9a 	bl	80023b0 <MX_SPI3_Init>
  MX_TIM3_Init();
 8001c7c:	f000 feb0 	bl	80029e0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  startupPrint();
 8001c80:	f001 f8d8 	bl	8002e34 <startupPrint>

  gimbalControlInit();
 8001c84:	f7ff fb4a 	bl	800131c <gimbalControlInit>

  eyes_init();
 8001c88:	f7fe ff6c 	bl	8000b64 <eyes_init>
  eyes_start();
 8001c8c:	f7fe ff8c 	bl	8000ba8 <eyes_start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c90:	e7fe      	b.n	8001c90 <main+0x44>
	...

08001c94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8001c98:	2003      	movs	r0, #3
 8001c9a:	f7ff ffa1 	bl	8001be0 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 8001c9e:	bf00      	nop
 8001ca0:	f7ff ffb2 	bl	8001c08 <LL_FLASH_GetLatency>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b03      	cmp	r3, #3
 8001ca8:	d1fa      	bne.n	8001ca0 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001caa:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001cae:	f7ff ffb9 	bl	8001c24 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 8001cb2:	f7ff fe5f 	bl	8001974 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001cb6:	bf00      	nop
 8001cb8:	f7ff fe6c 	bl	8001994 <LL_RCC_HSI_IsReady>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d1fa      	bne.n	8001cb8 <SystemClock_Config+0x24>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8001cc2:	2010      	movs	r0, #16
 8001cc4:	f7ff fe7a 	bl	80019bc <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_1, 8, LL_RCC_PLLR_DIV_2);
 8001cc8:	2300      	movs	r3, #0
 8001cca:	2208      	movs	r2, #8
 8001ccc:	2100      	movs	r1, #0
 8001cce:	2002      	movs	r0, #2
 8001cd0:	f7ff ff26 	bl	8001b20 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8001cd4:	f7ff ff44 	bl	8001b60 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8001cd8:	f7ff fefe 	bl	8001ad8 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001cdc:	bf00      	nop
 8001cde:	f7ff ff0b 	bl	8001af8 <LL_RCC_PLL_IsReady>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d1fa      	bne.n	8001cde <SystemClock_Config+0x4a>
  {

  }
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001ce8:	2003      	movs	r0, #3
 8001cea:	f7ff fe7d 	bl	80019e8 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001cee:	bf00      	nop
 8001cf0:	f7ff fe8e 	bl	8001a10 <LL_RCC_GetSysClkSource>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b0c      	cmp	r3, #12
 8001cf8:	d1fa      	bne.n	8001cf0 <SystemClock_Config+0x5c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	f7ff fe96 	bl	8001a2c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8001d00:	2000      	movs	r0, #0
 8001d02:	f7ff fea7 	bl	8001a54 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001d06:	2000      	movs	r0, #0
 8001d08:	f7ff feb8 	bl	8001a7c <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(64000000);
 8001d0c:	4805      	ldr	r0, [pc, #20]	; (8001d24 <SystemClock_Config+0x90>)
 8001d0e:	f002 fecb 	bl	8004aa8 <LL_Init1msTick>

  LL_SetSystemCoreClock(64000000);
 8001d12:	4804      	ldr	r0, [pc, #16]	; (8001d24 <SystemClock_Config+0x90>)
 8001d14:	f002 fefc 	bl	8004b10 <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 8001d18:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 8001d1c:	f7ff fec2 	bl	8001aa4 <LL_RCC_SetUSARTClockSource>
}
 8001d20:	bf00      	nop
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	03d09000 	.word	0x03d09000

08001d28 <OF_ResetCoefficients>:
static int32_t deltaX;
static int32_t deltaY;
static int32_t deltaT;
static int16_t frameIdx;

void OF_ResetCoefficients(){
 8001d28:	b490      	push	{r4, r7}
 8001d2a:	af00      	add	r7, sp, #0
	A[0] = B[0] = C[0] = D[0] = E[0] = 0;
 8001d2c:	4a22      	ldr	r2, [pc, #136]	; (8001db8 <OF_ResetCoefficients+0x90>)
 8001d2e:	f04f 0300 	mov.w	r3, #0
 8001d32:	f04f 0400 	mov.w	r4, #0
 8001d36:	e9c2 3400 	strd	r3, r4, [r2]
 8001d3a:	4b1f      	ldr	r3, [pc, #124]	; (8001db8 <OF_ResetCoefficients+0x90>)
 8001d3c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d40:	4a1e      	ldr	r2, [pc, #120]	; (8001dbc <OF_ResetCoefficients+0x94>)
 8001d42:	e9c2 3400 	strd	r3, r4, [r2]
 8001d46:	4b1d      	ldr	r3, [pc, #116]	; (8001dbc <OF_ResetCoefficients+0x94>)
 8001d48:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d4c:	4a1c      	ldr	r2, [pc, #112]	; (8001dc0 <OF_ResetCoefficients+0x98>)
 8001d4e:	e9c2 3400 	strd	r3, r4, [r2]
 8001d52:	4b1b      	ldr	r3, [pc, #108]	; (8001dc0 <OF_ResetCoefficients+0x98>)
 8001d54:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d58:	4a1a      	ldr	r2, [pc, #104]	; (8001dc4 <OF_ResetCoefficients+0x9c>)
 8001d5a:	e9c2 3400 	strd	r3, r4, [r2]
 8001d5e:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <OF_ResetCoefficients+0x9c>)
 8001d60:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d64:	4a18      	ldr	r2, [pc, #96]	; (8001dc8 <OF_ResetCoefficients+0xa0>)
 8001d66:	e9c2 3400 	strd	r3, r4, [r2]
	A[1] = B[1] = C[1] = D[1] = E[1] = 0;
 8001d6a:	4a13      	ldr	r2, [pc, #76]	; (8001db8 <OF_ResetCoefficients+0x90>)
 8001d6c:	f04f 0300 	mov.w	r3, #0
 8001d70:	f04f 0400 	mov.w	r4, #0
 8001d74:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8001d78:	4b0f      	ldr	r3, [pc, #60]	; (8001db8 <OF_ResetCoefficients+0x90>)
 8001d7a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001d7e:	4a0f      	ldr	r2, [pc, #60]	; (8001dbc <OF_ResetCoefficients+0x94>)
 8001d80:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8001d84:	4b0d      	ldr	r3, [pc, #52]	; (8001dbc <OF_ResetCoefficients+0x94>)
 8001d86:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001d8a:	4a0d      	ldr	r2, [pc, #52]	; (8001dc0 <OF_ResetCoefficients+0x98>)
 8001d8c:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8001d90:	4b0b      	ldr	r3, [pc, #44]	; (8001dc0 <OF_ResetCoefficients+0x98>)
 8001d92:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001d96:	4a0b      	ldr	r2, [pc, #44]	; (8001dc4 <OF_ResetCoefficients+0x9c>)
 8001d98:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8001d9c:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <OF_ResetCoefficients+0x9c>)
 8001d9e:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001da2:	4a09      	ldr	r2, [pc, #36]	; (8001dc8 <OF_ResetCoefficients+0xa0>)
 8001da4:	e9c2 3402 	strd	r3, r4, [r2, #8]
	frameIdx = 0;
 8001da8:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <OF_ResetCoefficients+0xa4>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	801a      	strh	r2, [r3, #0]
}
 8001dae:	bf00      	nop
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bc90      	pop	{r4, r7}
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	20000640 	.word	0x20000640
 8001dbc:	20000630 	.word	0x20000630
 8001dc0:	20000620 	.word	0x20000620
 8001dc4:	20000610 	.word	0x20000610
 8001dc8:	20000600 	.word	0x20000600
 8001dcc:	2000065c 	.word	0x2000065c

08001dd0 <OF_ComputeCoefficients>:

void OF_ComputeCoefficients(Device dev, uint8_t currentFrame[], uint8_t lastFrame[], int32_t idx){
 8001dd0:	e92d 0890 	stmdb	sp!, {r4, r7, fp}
 8001dd4:	b085      	sub	sp, #20
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	60b9      	str	r1, [r7, #8]
 8001dda:	607a      	str	r2, [r7, #4]
 8001ddc:	603b      	str	r3, [r7, #0]
 8001dde:	4603      	mov	r3, r0
 8001de0:	73fb      	strb	r3, [r7, #15]

	if(fSelect[idx]){
 8001de2:	4a76      	ldr	r2, [pc, #472]	; (8001fbc <OF_ComputeCoefficients+0x1ec>)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	4413      	add	r3, r2
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	f000 80e0 	beq.w	8001fb0 <OF_ComputeCoefficients+0x1e0>
		deltaX = (lastFrame[f2[frameIdx]] & ADNS2610_PIXEL_DATA) - (lastFrame[f1[frameIdx]] & ADNS2610_PIXEL_DATA);
 8001df0:	4b73      	ldr	r3, [pc, #460]	; (8001fc0 <OF_ComputeCoefficients+0x1f0>)
 8001df2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001df6:	461a      	mov	r2, r3
 8001df8:	4b72      	ldr	r3, [pc, #456]	; (8001fc4 <OF_ComputeCoefficients+0x1f4>)
 8001dfa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	4413      	add	r3, r2
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001e0a:	4b6d      	ldr	r3, [pc, #436]	; (8001fc0 <OF_ComputeCoefficients+0x1f0>)
 8001e0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e10:	4619      	mov	r1, r3
 8001e12:	4b6d      	ldr	r3, [pc, #436]	; (8001fc8 <OF_ComputeCoefficients+0x1f8>)
 8001e14:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001e18:	4619      	mov	r1, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	440b      	add	r3, r1
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	461a      	mov	r2, r3
 8001e28:	4b68      	ldr	r3, [pc, #416]	; (8001fcc <OF_ComputeCoefficients+0x1fc>)
 8001e2a:	601a      	str	r2, [r3, #0]
		deltaY = (lastFrame[f4[frameIdx]] & ADNS2610_PIXEL_DATA) - (lastFrame[f3[frameIdx]] & ADNS2610_PIXEL_DATA);
 8001e2c:	4b64      	ldr	r3, [pc, #400]	; (8001fc0 <OF_ComputeCoefficients+0x1f0>)
 8001e2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e32:	461a      	mov	r2, r3
 8001e34:	4b66      	ldr	r3, [pc, #408]	; (8001fd0 <OF_ComputeCoefficients+0x200>)
 8001e36:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4413      	add	r3, r2
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001e46:	4b5e      	ldr	r3, [pc, #376]	; (8001fc0 <OF_ComputeCoefficients+0x1f0>)
 8001e48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4b61      	ldr	r3, [pc, #388]	; (8001fd4 <OF_ComputeCoefficients+0x204>)
 8001e50:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001e54:	4619      	mov	r1, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	440b      	add	r3, r1
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	461a      	mov	r2, r3
 8001e64:	4b5c      	ldr	r3, [pc, #368]	; (8001fd8 <OF_ComputeCoefficients+0x208>)
 8001e66:	601a      	str	r2, [r3, #0]
		deltaT = (currentFrame[f0[frameIdx]] & ADNS2610_PIXEL_DATA) - (lastFrame[f0[frameIdx]] & ADNS2610_PIXEL_DATA);
 8001e68:	4b55      	ldr	r3, [pc, #340]	; (8001fc0 <OF_ComputeCoefficients+0x1f0>)
 8001e6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	4b5a      	ldr	r3, [pc, #360]	; (8001fdc <OF_ComputeCoefficients+0x20c>)
 8001e72:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001e76:	461a      	mov	r2, r3
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001e82:	4b4f      	ldr	r3, [pc, #316]	; (8001fc0 <OF_ComputeCoefficients+0x1f0>)
 8001e84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4b54      	ldr	r3, [pc, #336]	; (8001fdc <OF_ComputeCoefficients+0x20c>)
 8001e8c:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001e90:	4619      	mov	r1, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	440b      	add	r3, r1
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	4b4f      	ldr	r3, [pc, #316]	; (8001fe0 <OF_ComputeCoefficients+0x210>)
 8001ea2:	601a      	str	r2, [r3, #0]

		A[dev] += deltaX * deltaX;
 8001ea4:	7bfb      	ldrb	r3, [r7, #15]
 8001ea6:	4a4f      	ldr	r2, [pc, #316]	; (8001fe4 <OF_ComputeCoefficients+0x214>)
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	4413      	add	r3, r2
 8001eac:	e9d3 1200 	ldrd	r1, r2, [r3]
 8001eb0:	4b46      	ldr	r3, [pc, #280]	; (8001fcc <OF_ComputeCoefficients+0x1fc>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4845      	ldr	r0, [pc, #276]	; (8001fcc <OF_ComputeCoefficients+0x1fc>)
 8001eb6:	6800      	ldr	r0, [r0, #0]
 8001eb8:	fb00 f303 	mul.w	r3, r0, r3
 8001ebc:	469b      	mov	fp, r3
 8001ebe:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8001ec2:	7bf8      	ldrb	r0, [r7, #15]
 8001ec4:	eb1b 0301 	adds.w	r3, fp, r1
 8001ec8:	eb4c 0402 	adc.w	r4, ip, r2
 8001ecc:	4945      	ldr	r1, [pc, #276]	; (8001fe4 <OF_ComputeCoefficients+0x214>)
 8001ece:	00c2      	lsls	r2, r0, #3
 8001ed0:	440a      	add	r2, r1
 8001ed2:	e9c2 3400 	strd	r3, r4, [r2]
		B[dev] += deltaY * deltaX;
 8001ed6:	7bfb      	ldrb	r3, [r7, #15]
 8001ed8:	4a43      	ldr	r2, [pc, #268]	; (8001fe8 <OF_ComputeCoefficients+0x218>)
 8001eda:	00db      	lsls	r3, r3, #3
 8001edc:	4413      	add	r3, r2
 8001ede:	e9d3 1200 	ldrd	r1, r2, [r3]
 8001ee2:	4b3d      	ldr	r3, [pc, #244]	; (8001fd8 <OF_ComputeCoefficients+0x208>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4839      	ldr	r0, [pc, #228]	; (8001fcc <OF_ComputeCoefficients+0x1fc>)
 8001ee8:	6800      	ldr	r0, [r0, #0]
 8001eea:	fb00 f303 	mul.w	r3, r0, r3
 8001eee:	469b      	mov	fp, r3
 8001ef0:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8001ef4:	7bf8      	ldrb	r0, [r7, #15]
 8001ef6:	eb1b 0301 	adds.w	r3, fp, r1
 8001efa:	eb4c 0402 	adc.w	r4, ip, r2
 8001efe:	493a      	ldr	r1, [pc, #232]	; (8001fe8 <OF_ComputeCoefficients+0x218>)
 8001f00:	00c2      	lsls	r2, r0, #3
 8001f02:	440a      	add	r2, r1
 8001f04:	e9c2 3400 	strd	r3, r4, [r2]
		C[dev] += deltaT * deltaX;
 8001f08:	7bfb      	ldrb	r3, [r7, #15]
 8001f0a:	4a38      	ldr	r2, [pc, #224]	; (8001fec <OF_ComputeCoefficients+0x21c>)
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	4413      	add	r3, r2
 8001f10:	e9d3 1200 	ldrd	r1, r2, [r3]
 8001f14:	4b32      	ldr	r3, [pc, #200]	; (8001fe0 <OF_ComputeCoefficients+0x210>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	482c      	ldr	r0, [pc, #176]	; (8001fcc <OF_ComputeCoefficients+0x1fc>)
 8001f1a:	6800      	ldr	r0, [r0, #0]
 8001f1c:	fb00 f303 	mul.w	r3, r0, r3
 8001f20:	469b      	mov	fp, r3
 8001f22:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8001f26:	7bf8      	ldrb	r0, [r7, #15]
 8001f28:	eb1b 0301 	adds.w	r3, fp, r1
 8001f2c:	eb4c 0402 	adc.w	r4, ip, r2
 8001f30:	492e      	ldr	r1, [pc, #184]	; (8001fec <OF_ComputeCoefficients+0x21c>)
 8001f32:	00c2      	lsls	r2, r0, #3
 8001f34:	440a      	add	r2, r1
 8001f36:	e9c2 3400 	strd	r3, r4, [r2]
		D[dev] += deltaY * deltaY;
 8001f3a:	7bfb      	ldrb	r3, [r7, #15]
 8001f3c:	4a2c      	ldr	r2, [pc, #176]	; (8001ff0 <OF_ComputeCoefficients+0x220>)
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	4413      	add	r3, r2
 8001f42:	e9d3 1200 	ldrd	r1, r2, [r3]
 8001f46:	4b24      	ldr	r3, [pc, #144]	; (8001fd8 <OF_ComputeCoefficients+0x208>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4823      	ldr	r0, [pc, #140]	; (8001fd8 <OF_ComputeCoefficients+0x208>)
 8001f4c:	6800      	ldr	r0, [r0, #0]
 8001f4e:	fb00 f303 	mul.w	r3, r0, r3
 8001f52:	469b      	mov	fp, r3
 8001f54:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8001f58:	7bf8      	ldrb	r0, [r7, #15]
 8001f5a:	eb1b 0301 	adds.w	r3, fp, r1
 8001f5e:	eb4c 0402 	adc.w	r4, ip, r2
 8001f62:	4923      	ldr	r1, [pc, #140]	; (8001ff0 <OF_ComputeCoefficients+0x220>)
 8001f64:	00c2      	lsls	r2, r0, #3
 8001f66:	440a      	add	r2, r1
 8001f68:	e9c2 3400 	strd	r3, r4, [r2]
		E[dev] += deltaT * deltaY;
 8001f6c:	7bfb      	ldrb	r3, [r7, #15]
 8001f6e:	4a21      	ldr	r2, [pc, #132]	; (8001ff4 <OF_ComputeCoefficients+0x224>)
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	4413      	add	r3, r2
 8001f74:	e9d3 1200 	ldrd	r1, r2, [r3]
 8001f78:	4b19      	ldr	r3, [pc, #100]	; (8001fe0 <OF_ComputeCoefficients+0x210>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4816      	ldr	r0, [pc, #88]	; (8001fd8 <OF_ComputeCoefficients+0x208>)
 8001f7e:	6800      	ldr	r0, [r0, #0]
 8001f80:	fb00 f303 	mul.w	r3, r0, r3
 8001f84:	469b      	mov	fp, r3
 8001f86:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8001f8a:	7bf8      	ldrb	r0, [r7, #15]
 8001f8c:	eb1b 0301 	adds.w	r3, fp, r1
 8001f90:	eb4c 0402 	adc.w	r4, ip, r2
 8001f94:	4917      	ldr	r1, [pc, #92]	; (8001ff4 <OF_ComputeCoefficients+0x224>)
 8001f96:	00c2      	lsls	r2, r0, #3
 8001f98:	440a      	add	r2, r1
 8001f9a:	e9c2 3400 	strd	r3, r4, [r2]

		frameIdx++;
 8001f9e:	4b08      	ldr	r3, [pc, #32]	; (8001fc0 <OF_ComputeCoefficients+0x1f0>)
 8001fa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	b21a      	sxth	r2, r3
 8001fac:	4b04      	ldr	r3, [pc, #16]	; (8001fc0 <OF_ComputeCoefficients+0x1f0>)
 8001fae:	801a      	strh	r2, [r3, #0]
	}
}
 8001fb0:	bf00      	nop
 8001fb2:	3714      	adds	r7, #20
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	e8bd 0890 	ldmia.w	sp!, {r4, r7, fp}
 8001fba:	4770      	bx	lr
 8001fbc:	08006808 	.word	0x08006808
 8001fc0:	2000065c 	.word	0x2000065c
 8001fc4:	08006208 	.word	0x08006208
 8001fc8:	08006008 	.word	0x08006008
 8001fcc:	20000650 	.word	0x20000650
 8001fd0:	08006608 	.word	0x08006608
 8001fd4:	08006408 	.word	0x08006408
 8001fd8:	20000654 	.word	0x20000654
 8001fdc:	08005e08 	.word	0x08005e08
 8001fe0:	20000658 	.word	0x20000658
 8001fe4:	20000600 	.word	0x20000600
 8001fe8:	20000610 	.word	0x20000610
 8001fec:	20000620 	.word	0x20000620
 8001ff0:	20000630 	.word	0x20000630
 8001ff4:	20000640 	.word	0x20000640

08001ff8 <OF_Compute>:

void OF_Compute(Device dev, int32_t* ofX, int32_t* ofY){
 8001ff8:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8001ffc:	b088      	sub	sp, #32
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	4603      	mov	r3, r0
 8002002:	60b9      	str	r1, [r7, #8]
 8002004:	607a      	str	r2, [r7, #4]
 8002006:	73fb      	strb	r3, [r7, #15]
	int64_t num, den;

	den = A[dev] * D[dev] - B[dev] * B[dev];
 8002008:	7bfb      	ldrb	r3, [r7, #15]
 800200a:	4a69      	ldr	r2, [pc, #420]	; (80021b0 <OF_Compute+0x1b8>)
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	4413      	add	r3, r2
 8002010:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002014:	7bfb      	ldrb	r3, [r7, #15]
 8002016:	4867      	ldr	r0, [pc, #412]	; (80021b4 <OF_Compute+0x1bc>)
 8002018:	00db      	lsls	r3, r3, #3
 800201a:	4403      	add	r3, r0
 800201c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002020:	fb03 f502 	mul.w	r5, r3, r2
 8002024:	fb01 f004 	mul.w	r0, r1, r4
 8002028:	4428      	add	r0, r5
 800202a:	fba1 5603 	umull	r5, r6, r1, r3
 800202e:	1983      	adds	r3, r0, r6
 8002030:	461e      	mov	r6, r3
 8002032:	7bfb      	ldrb	r3, [r7, #15]
 8002034:	4a60      	ldr	r2, [pc, #384]	; (80021b8 <OF_Compute+0x1c0>)
 8002036:	00db      	lsls	r3, r3, #3
 8002038:	4413      	add	r3, r2
 800203a:	e9d3 1200 	ldrd	r1, r2, [r3]
 800203e:	7bfb      	ldrb	r3, [r7, #15]
 8002040:	485d      	ldr	r0, [pc, #372]	; (80021b8 <OF_Compute+0x1c0>)
 8002042:	00db      	lsls	r3, r3, #3
 8002044:	4403      	add	r3, r0
 8002046:	e9d3 3400 	ldrd	r3, r4, [r3]
 800204a:	fb03 fc02 	mul.w	ip, r3, r2
 800204e:	fb01 f004 	mul.w	r0, r1, r4
 8002052:	4460      	add	r0, ip
 8002054:	fba1 bc03 	umull	fp, ip, r1, r3
 8002058:	eb00 020c 	add.w	r2, r0, ip
 800205c:	4694      	mov	ip, r2
 800205e:	462b      	mov	r3, r5
 8002060:	4634      	mov	r4, r6
 8002062:	ebb3 030b 	subs.w	r3, r3, fp
 8002066:	eb64 040c 	sbc.w	r4, r4, ip
 800206a:	e9c7 3406 	strd	r3, r4, [r7, #24]

	if(den > 0){
 800206e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002072:	2b01      	cmp	r3, #1
 8002074:	f174 0300 	sbcs.w	r3, r4, #0
 8002078:	f2c0 808d 	blt.w	8002196 <OF_Compute+0x19e>
		num = (C[dev]*D[dev]) - (B[dev]*E[dev]);
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	4a4f      	ldr	r2, [pc, #316]	; (80021bc <OF_Compute+0x1c4>)
 8002080:	00db      	lsls	r3, r3, #3
 8002082:	4413      	add	r3, r2
 8002084:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002088:	7bfb      	ldrb	r3, [r7, #15]
 800208a:	484a      	ldr	r0, [pc, #296]	; (80021b4 <OF_Compute+0x1bc>)
 800208c:	00db      	lsls	r3, r3, #3
 800208e:	4403      	add	r3, r0
 8002090:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002094:	fb03 f502 	mul.w	r5, r3, r2
 8002098:	fb01 f004 	mul.w	r0, r1, r4
 800209c:	4428      	add	r0, r5
 800209e:	fba1 5603 	umull	r5, r6, r1, r3
 80020a2:	1983      	adds	r3, r0, r6
 80020a4:	461e      	mov	r6, r3
 80020a6:	7bfb      	ldrb	r3, [r7, #15]
 80020a8:	4a43      	ldr	r2, [pc, #268]	; (80021b8 <OF_Compute+0x1c0>)
 80020aa:	00db      	lsls	r3, r3, #3
 80020ac:	4413      	add	r3, r2
 80020ae:	e9d3 1200 	ldrd	r1, r2, [r3]
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
 80020b4:	4842      	ldr	r0, [pc, #264]	; (80021c0 <OF_Compute+0x1c8>)
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	4403      	add	r3, r0
 80020ba:	e9d3 3400 	ldrd	r3, r4, [r3]
 80020be:	fb03 fc02 	mul.w	ip, r3, r2
 80020c2:	fb01 f004 	mul.w	r0, r1, r4
 80020c6:	4460      	add	r0, ip
 80020c8:	fba1 bc03 	umull	fp, ip, r1, r3
 80020cc:	eb00 020c 	add.w	r2, r0, ip
 80020d0:	4694      	mov	ip, r2
 80020d2:	462b      	mov	r3, r5
 80020d4:	4634      	mov	r4, r6
 80020d6:	ebb3 030b 	subs.w	r3, r3, fp
 80020da:	eb64 040c 	sbc.w	r4, r4, ip
 80020de:	e9c7 3404 	strd	r3, r4, [r7, #16]
		*ofX = (num << bitsOfResolution)  / den;
 80020e2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80020e6:	f04f 0000 	mov.w	r0, #0
 80020ea:	f04f 0100 	mov.w	r1, #0
 80020ee:	0261      	lsls	r1, r4, #9
 80020f0:	ea41 51d3 	orr.w	r1, r1, r3, lsr #23
 80020f4:	0258      	lsls	r0, r3, #9
 80020f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020fa:	f7fe f8b9 	bl	8000270 <__aeabi_ldivmod>
 80020fe:	4603      	mov	r3, r0
 8002100:	460c      	mov	r4, r1
 8002102:	461a      	mov	r2, r3
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	601a      	str	r2, [r3, #0]
		num = (A[dev]*E[dev]) - (B[dev]*C[dev]);
 8002108:	7bfb      	ldrb	r3, [r7, #15]
 800210a:	4a29      	ldr	r2, [pc, #164]	; (80021b0 <OF_Compute+0x1b8>)
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	4413      	add	r3, r2
 8002110:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002114:	7bfb      	ldrb	r3, [r7, #15]
 8002116:	482a      	ldr	r0, [pc, #168]	; (80021c0 <OF_Compute+0x1c8>)
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	4403      	add	r3, r0
 800211c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002120:	fb03 f502 	mul.w	r5, r3, r2
 8002124:	fb01 f004 	mul.w	r0, r1, r4
 8002128:	4428      	add	r0, r5
 800212a:	fba1 5603 	umull	r5, r6, r1, r3
 800212e:	1983      	adds	r3, r0, r6
 8002130:	461e      	mov	r6, r3
 8002132:	7bfb      	ldrb	r3, [r7, #15]
 8002134:	4a20      	ldr	r2, [pc, #128]	; (80021b8 <OF_Compute+0x1c0>)
 8002136:	00db      	lsls	r3, r3, #3
 8002138:	4413      	add	r3, r2
 800213a:	e9d3 1200 	ldrd	r1, r2, [r3]
 800213e:	7bfb      	ldrb	r3, [r7, #15]
 8002140:	481e      	ldr	r0, [pc, #120]	; (80021bc <OF_Compute+0x1c4>)
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	4403      	add	r3, r0
 8002146:	e9d3 3400 	ldrd	r3, r4, [r3]
 800214a:	fb03 fc02 	mul.w	ip, r3, r2
 800214e:	fb01 f004 	mul.w	r0, r1, r4
 8002152:	4460      	add	r0, ip
 8002154:	fba1 bc03 	umull	fp, ip, r1, r3
 8002158:	eb00 020c 	add.w	r2, r0, ip
 800215c:	4694      	mov	ip, r2
 800215e:	462b      	mov	r3, r5
 8002160:	4634      	mov	r4, r6
 8002162:	ebb3 030b 	subs.w	r3, r3, fp
 8002166:	eb64 040c 	sbc.w	r4, r4, ip
 800216a:	e9c7 3404 	strd	r3, r4, [r7, #16]
		*ofY = (num << bitsOfResolution) / den;
 800216e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002172:	f04f 0000 	mov.w	r0, #0
 8002176:	f04f 0100 	mov.w	r1, #0
 800217a:	0261      	lsls	r1, r4, #9
 800217c:	ea41 51d3 	orr.w	r1, r1, r3, lsr #23
 8002180:	0258      	lsls	r0, r3, #9
 8002182:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002186:	f7fe f873 	bl	8000270 <__aeabi_ldivmod>
 800218a:	4603      	mov	r3, r0
 800218c:	460c      	mov	r4, r1
 800218e:	461a      	mov	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	601a      	str	r2, [r3, #0]
	}
	else{
		*ofX = *ofY = 0;
	}
}
 8002194:	e006      	b.n	80021a4 <OF_Compute+0x1ac>
		*ofX = *ofY = 0;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	601a      	str	r2, [r3, #0]
}
 80021a4:	bf00      	nop
 80021a6:	3720      	adds	r7, #32
 80021a8:	46bd      	mov	sp, r7
 80021aa:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 80021ae:	bf00      	nop
 80021b0:	20000600 	.word	0x20000600
 80021b4:	20000630 	.word	0x20000630
 80021b8:	20000610 	.word	0x20000610
 80021bc:	20000620 	.word	0x20000620
 80021c0:	20000640 	.word	0x20000640

080021c4 <OF_ComputeFused>:

void OF_ComputeFused(optical2DFlowStruct* right, optical2DFlowStruct* left, optical2DandRotateFlowStruct* fused){
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	607a      	str	r2, [r7, #4]
	fused->x = (right->x + left->x) >> 1;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4413      	add	r3, r2
 80021da:	105a      	asrs	r2, r3, #1
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	601a      	str	r2, [r3, #0]
	fused->y = (right->y + left->y) >> 1;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	4413      	add	r3, r2
 80021ea:	105a      	asrs	r2, r3, #1
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	605a      	str	r2, [r3, #4]
	if((right->y < 0 && left->y > 0) || (right->y > 0 && left->y < 0))
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	da03      	bge.n	8002200 <OF_ComputeFused+0x3c>
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	dc07      	bgt.n	8002210 <OF_ComputeFused+0x4c>
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	2b00      	cmp	r3, #0
 8002206:	dd0a      	ble.n	800221e <OF_ComputeFused+0x5a>
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	2b00      	cmp	r3, #0
 800220e:	da06      	bge.n	800221e <OF_ComputeFused+0x5a>
		fused->theta = (right->y - left->y);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	685a      	ldr	r2, [r3, #4]
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	1ad2      	subs	r2, r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	609a      	str	r2, [r3, #8]
}
 800221e:	bf00      	nop
 8002220:	3714      	adds	r7, #20
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr
	...

0800222c <LL_AHB2_GRP1_EnableClock>:
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002234:	4b08      	ldr	r3, [pc, #32]	; (8002258 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002236:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002238:	4907      	ldr	r1, [pc, #28]	; (8002258 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4313      	orrs	r3, r2
 800223e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002240:	4b05      	ldr	r3, [pc, #20]	; (8002258 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002242:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4013      	ands	r3, r2
 8002248:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800224a:	68fb      	ldr	r3, [r7, #12]
}
 800224c:	bf00      	nop
 800224e:	3714      	adds	r7, #20
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	40021000 	.word	0x40021000

0800225c <LL_APB1_GRP1_EnableClock>:
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002264:	4b08      	ldr	r3, [pc, #32]	; (8002288 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002266:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002268:	4907      	ldr	r1, [pc, #28]	; (8002288 <LL_APB1_GRP1_EnableClock+0x2c>)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4313      	orrs	r3, r2
 800226e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002270:	4b05      	ldr	r3, [pc, #20]	; (8002288 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002272:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4013      	ands	r3, r2
 8002278:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800227a:	68fb      	ldr	r3, [r7, #12]
}
 800227c:	bf00      	nop
 800227e:	3714      	adds	r7, #20
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr
 8002288:	40021000 	.word	0x40021000

0800228c <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f023 0210 	bic.w	r2, r3, #16
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	431a      	orrs	r2, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	605a      	str	r2, [r3, #4]
}
 80022a6:	bf00      	nop
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b083      	sub	sp, #12
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f023 0208 	bic.w	r2, r3, #8
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	605a      	str	r2, [r3, #4]
}
 80022c6:	bf00      	nop
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
	...

080022d4 <MX_SPI2_Init>:

/* USER CODE END 0 */

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b090      	sub	sp, #64	; 0x40
 80022d8:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80022da:	f107 0318 	add.w	r3, r7, #24
 80022de:	2228      	movs	r2, #40	; 0x28
 80022e0:	2100      	movs	r1, #0
 80022e2:	4618      	mov	r0, r3
 80022e4:	f002 fc4e 	bl	8004b84 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e8:	463b      	mov	r3, r7
 80022ea:	2200      	movs	r2, #0
 80022ec:	601a      	str	r2, [r3, #0]
 80022ee:	605a      	str	r2, [r3, #4]
 80022f0:	609a      	str	r2, [r3, #8]
 80022f2:	60da      	str	r2, [r3, #12]
 80022f4:	611a      	str	r2, [r3, #16]
 80022f6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 80022f8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80022fc:	f7ff ffae 	bl	800225c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002300:	2004      	movs	r0, #4
 8002302:	f7ff ff93 	bl	800222c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8002306:	2002      	movs	r0, #2
 8002308:	f7ff ff90 	bl	800222c <LL_AHB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PC2   ------> SPI2_MISO
  PC3   ------> SPI2_MOSI
  PB10   ------> SPI2_SCK
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 800230c:	230c      	movs	r3, #12
 800230e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002310:	2302      	movs	r3, #2
 8002312:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002314:	2303      	movs	r3, #3
 8002316:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002318:	2300      	movs	r3, #0
 800231a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800231c:	2300      	movs	r3, #0
 800231e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002320:	2305      	movs	r3, #5
 8002322:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002324:	463b      	mov	r3, r7
 8002326:	4619      	mov	r1, r3
 8002328:	481e      	ldr	r0, [pc, #120]	; (80023a4 <MX_SPI2_Init+0xd0>)
 800232a:	f001 f9ec 	bl	8003706 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 800232e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002332:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002334:	2302      	movs	r3, #2
 8002336:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002338:	2303      	movs	r3, #3
 800233a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800233c:	2300      	movs	r3, #0
 800233e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002340:	2300      	movs	r3, #0
 8002342:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002344:	2305      	movs	r3, #5
 8002346:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002348:	463b      	mov	r3, r7
 800234a:	4619      	mov	r1, r3
 800234c:	4816      	ldr	r0, [pc, #88]	; (80023a8 <MX_SPI2_Init+0xd4>)
 800234e:	f001 f9da 	bl	8003706 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002352:	2300      	movs	r3, #0
 8002354:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002356:	f44f 7382 	mov.w	r3, #260	; 0x104
 800235a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800235c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002360:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002362:	2302      	movs	r3, #2
 8002364:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002366:	2301      	movs	r3, #1
 8002368:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800236a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800236e:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
 8002370:	2320      	movs	r3, #32
 8002372:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002374:	2300      	movs	r3, #0
 8002376:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002378:	2300      	movs	r3, #0
 800237a:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 800237c:	2307      	movs	r3, #7
 800237e:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002380:	f107 0318 	add.w	r3, r7, #24
 8002384:	4619      	mov	r1, r3
 8002386:	4809      	ldr	r0, [pc, #36]	; (80023ac <MX_SPI2_Init+0xd8>)
 8002388:	f001 fe0b 	bl	8003fa2 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 800238c:	2100      	movs	r1, #0
 800238e:	4807      	ldr	r0, [pc, #28]	; (80023ac <MX_SPI2_Init+0xd8>)
 8002390:	f7ff ff7c 	bl	800228c <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI2);
 8002394:	4805      	ldr	r0, [pc, #20]	; (80023ac <MX_SPI2_Init+0xd8>)
 8002396:	f7ff ff8c 	bl	80022b2 <LL_SPI_DisableNSSPulseMgt>

}
 800239a:	bf00      	nop
 800239c:	3740      	adds	r7, #64	; 0x40
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	48000800 	.word	0x48000800
 80023a8:	48000400 	.word	0x48000400
 80023ac:	40003800 	.word	0x40003800

080023b0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b090      	sub	sp, #64	; 0x40
 80023b4:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80023b6:	f107 0318 	add.w	r3, r7, #24
 80023ba:	2228      	movs	r2, #40	; 0x28
 80023bc:	2100      	movs	r1, #0
 80023be:	4618      	mov	r0, r3
 80023c0:	f002 fbe0 	bl	8004b84 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c4:	463b      	mov	r3, r7
 80023c6:	2200      	movs	r2, #0
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	605a      	str	r2, [r3, #4]
 80023cc:	609a      	str	r2, [r3, #8]
 80023ce:	60da      	str	r2, [r3, #12]
 80023d0:	611a      	str	r2, [r3, #16]
 80023d2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 80023d4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80023d8:	f7ff ff40 	bl	800225c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80023dc:	2004      	movs	r0, #4
 80023de:	f7ff ff25 	bl	800222c <LL_AHB2_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PC10   ------> SPI3_SCK
  PC11   ------> SPI3_MISO
  PC12   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 80023e2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80023e6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80023e8:	2302      	movs	r3, #2
 80023ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80023ec:	2303      	movs	r3, #3
 80023ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023f0:	2300      	movs	r3, #0
 80023f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80023f4:	2300      	movs	r3, #0
 80023f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80023f8:	2306      	movs	r3, #6
 80023fa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023fc:	463b      	mov	r3, r7
 80023fe:	4619      	mov	r1, r3
 8002400:	4815      	ldr	r0, [pc, #84]	; (8002458 <MX_SPI3_Init+0xa8>)
 8002402:	f001 f980 	bl	8003706 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002406:	2300      	movs	r3, #0
 8002408:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800240a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800240e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002410:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002414:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002416:	2302      	movs	r3, #2
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800241a:	2301      	movs	r3, #1
 800241c:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800241e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002422:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
 8002424:	2320      	movs	r3, #32
 8002426:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002428:	2300      	movs	r3, #0
 800242a:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800242c:	2300      	movs	r3, #0
 800242e:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8002430:	2307      	movs	r3, #7
 8002432:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8002434:	f107 0318 	add.w	r3, r7, #24
 8002438:	4619      	mov	r1, r3
 800243a:	4808      	ldr	r0, [pc, #32]	; (800245c <MX_SPI3_Init+0xac>)
 800243c:	f001 fdb1 	bl	8003fa2 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8002440:	2100      	movs	r1, #0
 8002442:	4806      	ldr	r0, [pc, #24]	; (800245c <MX_SPI3_Init+0xac>)
 8002444:	f7ff ff22 	bl	800228c <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI3);
 8002448:	4804      	ldr	r0, [pc, #16]	; (800245c <MX_SPI3_Init+0xac>)
 800244a:	f7ff ff32 	bl	80022b2 <LL_SPI_DisableNSSPulseMgt>

}
 800244e:	bf00      	nop
 8002450:	3740      	adds	r7, #64	; 0x40
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	48000800 	.word	0x48000800
 800245c:	40003c00 	.word	0x40003c00

08002460 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002464:	bf00      	nop
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800246e:	b480      	push	{r7}
 8002470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002472:	e7fe      	b.n	8002472 <HardFault_Handler+0x4>

08002474 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002478:	e7fe      	b.n	8002478 <MemManage_Handler+0x4>

0800247a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800247a:	b480      	push	{r7}
 800247c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800247e:	e7fe      	b.n	800247e <BusFault_Handler+0x4>

08002480 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002484:	e7fe      	b.n	8002484 <UsageFault_Handler+0x4>

08002486 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002486:	b480      	push	{r7}
 8002488:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800248a:	bf00      	nop
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002498:	bf00      	nop
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr

080024a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024a2:	b480      	push	{r7}
 80024a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024b4:	bf00      	nop
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr

080024be <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b086      	sub	sp, #24
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	60f8      	str	r0, [r7, #12]
 80024c6:	60b9      	str	r1, [r7, #8]
 80024c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ca:	2300      	movs	r3, #0
 80024cc:	617b      	str	r3, [r7, #20]
 80024ce:	e00a      	b.n	80024e6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80024d0:	f000 fca8 	bl	8002e24 <__io_getchar>
 80024d4:	4601      	mov	r1, r0
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	1c5a      	adds	r2, r3, #1
 80024da:	60ba      	str	r2, [r7, #8]
 80024dc:	b2ca      	uxtb	r2, r1
 80024de:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	3301      	adds	r3, #1
 80024e4:	617b      	str	r3, [r7, #20]
 80024e6:	697a      	ldr	r2, [r7, #20]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	dbf0      	blt.n	80024d0 <_read+0x12>
	}

return len;
 80024ee:	687b      	ldr	r3, [r7, #4]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3718      	adds	r7, #24
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]
 8002508:	e009      	b.n	800251e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	1c5a      	adds	r2, r3, #1
 800250e:	60ba      	str	r2, [r7, #8]
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	4618      	mov	r0, r3
 8002514:	f000 fc68 	bl	8002de8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	3301      	adds	r3, #1
 800251c:	617b      	str	r3, [r7, #20]
 800251e:	697a      	ldr	r2, [r7, #20]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	429a      	cmp	r2, r3
 8002524:	dbf1      	blt.n	800250a <_write+0x12>
	}
	return len;
 8002526:	687b      	ldr	r3, [r7, #4]
}
 8002528:	4618      	mov	r0, r3
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <_close>:

int _close(int file)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
	return -1;
 8002538:	f04f 33ff 	mov.w	r3, #4294967295
}
 800253c:	4618      	mov	r0, r3
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002558:	605a      	str	r2, [r3, #4]
	return 0;
 800255a:	2300      	movs	r3, #0
}
 800255c:	4618      	mov	r0, r3
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <_isatty>:

int _isatty(int file)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
	return 1;
 8002570:	2301      	movs	r3, #1
}
 8002572:	4618      	mov	r0, r3
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr

0800257e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800257e:	b480      	push	{r7}
 8002580:	b085      	sub	sp, #20
 8002582:	af00      	add	r7, sp, #0
 8002584:	60f8      	str	r0, [r7, #12]
 8002586:	60b9      	str	r1, [r7, #8]
 8002588:	607a      	str	r2, [r7, #4]
	return 0;
 800258a:	2300      	movs	r3, #0
}
 800258c:	4618      	mov	r0, r3
 800258e:	3714      	adds	r7, #20
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025a0:	4a14      	ldr	r2, [pc, #80]	; (80025f4 <_sbrk+0x5c>)
 80025a2:	4b15      	ldr	r3, [pc, #84]	; (80025f8 <_sbrk+0x60>)
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025ac:	4b13      	ldr	r3, [pc, #76]	; (80025fc <_sbrk+0x64>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d102      	bne.n	80025ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025b4:	4b11      	ldr	r3, [pc, #68]	; (80025fc <_sbrk+0x64>)
 80025b6:	4a12      	ldr	r2, [pc, #72]	; (8002600 <_sbrk+0x68>)
 80025b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025ba:	4b10      	ldr	r3, [pc, #64]	; (80025fc <_sbrk+0x64>)
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4413      	add	r3, r2
 80025c2:	693a      	ldr	r2, [r7, #16]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d207      	bcs.n	80025d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025c8:	f002 fab2 	bl	8004b30 <__errno>
 80025cc:	4602      	mov	r2, r0
 80025ce:	230c      	movs	r3, #12
 80025d0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80025d2:	f04f 33ff 	mov.w	r3, #4294967295
 80025d6:	e009      	b.n	80025ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025d8:	4b08      	ldr	r3, [pc, #32]	; (80025fc <_sbrk+0x64>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025de:	4b07      	ldr	r3, [pc, #28]	; (80025fc <_sbrk+0x64>)
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4413      	add	r3, r2
 80025e6:	4a05      	ldr	r2, [pc, #20]	; (80025fc <_sbrk+0x64>)
 80025e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025ea:	68fb      	ldr	r3, [r7, #12]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3718      	adds	r7, #24
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	20018000 	.word	0x20018000
 80025f8:	00000400 	.word	0x00000400
 80025fc:	20000660 	.word	0x20000660
 8002600:	20000680 	.word	0x20000680

08002604 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002608:	4b17      	ldr	r3, [pc, #92]	; (8002668 <SystemInit+0x64>)
 800260a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800260e:	4a16      	ldr	r2, [pc, #88]	; (8002668 <SystemInit+0x64>)
 8002610:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002614:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002618:	4b14      	ldr	r3, [pc, #80]	; (800266c <SystemInit+0x68>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a13      	ldr	r2, [pc, #76]	; (800266c <SystemInit+0x68>)
 800261e:	f043 0301 	orr.w	r3, r3, #1
 8002622:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002624:	4b11      	ldr	r3, [pc, #68]	; (800266c <SystemInit+0x68>)
 8002626:	2200      	movs	r2, #0
 8002628:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800262a:	4b10      	ldr	r3, [pc, #64]	; (800266c <SystemInit+0x68>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a0f      	ldr	r2, [pc, #60]	; (800266c <SystemInit+0x68>)
 8002630:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002634:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002638:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800263a:	4b0c      	ldr	r3, [pc, #48]	; (800266c <SystemInit+0x68>)
 800263c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002640:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002642:	4b0a      	ldr	r3, [pc, #40]	; (800266c <SystemInit+0x68>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a09      	ldr	r2, [pc, #36]	; (800266c <SystemInit+0x68>)
 8002648:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800264c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800264e:	4b07      	ldr	r3, [pc, #28]	; (800266c <SystemInit+0x68>)
 8002650:	2200      	movs	r2, #0
 8002652:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002654:	4b04      	ldr	r3, [pc, #16]	; (8002668 <SystemInit+0x64>)
 8002656:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800265a:	609a      	str	r2, [r3, #8]
#endif
}
 800265c:	bf00      	nop
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	e000ed00 	.word	0xe000ed00
 800266c:	40021000 	.word	0x40021000

08002670 <LL_AHB2_GRP1_EnableClock>:
{
 8002670:	b480      	push	{r7}
 8002672:	b085      	sub	sp, #20
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002678:	4b08      	ldr	r3, [pc, #32]	; (800269c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800267a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800267c:	4907      	ldr	r1, [pc, #28]	; (800269c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4313      	orrs	r3, r2
 8002682:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002684:	4b05      	ldr	r3, [pc, #20]	; (800269c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002686:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4013      	ands	r3, r2
 800268c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800268e:	68fb      	ldr	r3, [r7, #12]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	40021000 	.word	0x40021000

080026a0 <LL_APB1_GRP1_EnableClock>:
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80026a8:	4b08      	ldr	r3, [pc, #32]	; (80026cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80026aa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80026ac:	4907      	ldr	r1, [pc, #28]	; (80026cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80026b4:	4b05      	ldr	r3, [pc, #20]	; (80026cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80026b6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4013      	ands	r3, r2
 80026bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026be:	68fb      	ldr	r3, [r7, #12]
}
 80026c0:	bf00      	nop
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr
 80026cc:	40021000 	.word	0x40021000

080026d0 <LL_APB2_GRP1_EnableClock>:
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80026d8:	4b08      	ldr	r3, [pc, #32]	; (80026fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80026da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026dc:	4907      	ldr	r1, [pc, #28]	; (80026fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80026e4:	4b05      	ldr	r3, [pc, #20]	; (80026fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80026e6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4013      	ands	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026ee:	68fb      	ldr	r3, [r7, #12]
}
 80026f0:	bf00      	nop
 80026f2:	3714      	adds	r7, #20
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr
 80026fc:	40021000 	.word	0x40021000

08002700 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	601a      	str	r2, [r3, #0]
}
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d028      	beq.n	8002782 <LL_TIM_OC_DisableFast+0x62>
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	2b04      	cmp	r3, #4
 8002734:	d023      	beq.n	800277e <LL_TIM_OC_DisableFast+0x5e>
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	2b10      	cmp	r3, #16
 800273a:	d01e      	beq.n	800277a <LL_TIM_OC_DisableFast+0x5a>
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	2b40      	cmp	r3, #64	; 0x40
 8002740:	d019      	beq.n	8002776 <LL_TIM_OC_DisableFast+0x56>
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002748:	d013      	beq.n	8002772 <LL_TIM_OC_DisableFast+0x52>
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002750:	d00d      	beq.n	800276e <LL_TIM_OC_DisableFast+0x4e>
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002758:	d007      	beq.n	800276a <LL_TIM_OC_DisableFast+0x4a>
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002760:	d101      	bne.n	8002766 <LL_TIM_OC_DisableFast+0x46>
 8002762:	2307      	movs	r3, #7
 8002764:	e00e      	b.n	8002784 <LL_TIM_OC_DisableFast+0x64>
 8002766:	2308      	movs	r3, #8
 8002768:	e00c      	b.n	8002784 <LL_TIM_OC_DisableFast+0x64>
 800276a:	2306      	movs	r3, #6
 800276c:	e00a      	b.n	8002784 <LL_TIM_OC_DisableFast+0x64>
 800276e:	2305      	movs	r3, #5
 8002770:	e008      	b.n	8002784 <LL_TIM_OC_DisableFast+0x64>
 8002772:	2304      	movs	r3, #4
 8002774:	e006      	b.n	8002784 <LL_TIM_OC_DisableFast+0x64>
 8002776:	2303      	movs	r3, #3
 8002778:	e004      	b.n	8002784 <LL_TIM_OC_DisableFast+0x64>
 800277a:	2302      	movs	r3, #2
 800277c:	e002      	b.n	8002784 <LL_TIM_OC_DisableFast+0x64>
 800277e:	2301      	movs	r3, #1
 8002780:	e000      	b.n	8002784 <LL_TIM_OC_DisableFast+0x64>
 8002782:	2300      	movs	r3, #0
 8002784:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	3318      	adds	r3, #24
 800278a:	4619      	mov	r1, r3
 800278c:	7bfb      	ldrb	r3, [r7, #15]
 800278e:	4a0b      	ldr	r2, [pc, #44]	; (80027bc <LL_TIM_OC_DisableFast+0x9c>)
 8002790:	5cd3      	ldrb	r3, [r2, r3]
 8002792:	440b      	add	r3, r1
 8002794:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	7bfb      	ldrb	r3, [r7, #15]
 800279c:	4908      	ldr	r1, [pc, #32]	; (80027c0 <LL_TIM_OC_DisableFast+0xa0>)
 800279e:	5ccb      	ldrb	r3, [r1, r3]
 80027a0:	4619      	mov	r1, r3
 80027a2:	2304      	movs	r3, #4
 80027a4:	408b      	lsls	r3, r1
 80027a6:	43db      	mvns	r3, r3
 80027a8:	401a      	ands	r2, r3
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	601a      	str	r2, [r3, #0]

}
 80027ae:	bf00      	nop
 80027b0:	3714      	adds	r7, #20
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	08006994 	.word	0x08006994
 80027c0:	080069a0 	.word	0x080069a0

080027c4 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b085      	sub	sp, #20
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d028      	beq.n	8002826 <LL_TIM_OC_EnablePreload+0x62>
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	2b04      	cmp	r3, #4
 80027d8:	d023      	beq.n	8002822 <LL_TIM_OC_EnablePreload+0x5e>
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	2b10      	cmp	r3, #16
 80027de:	d01e      	beq.n	800281e <LL_TIM_OC_EnablePreload+0x5a>
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	2b40      	cmp	r3, #64	; 0x40
 80027e4:	d019      	beq.n	800281a <LL_TIM_OC_EnablePreload+0x56>
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027ec:	d013      	beq.n	8002816 <LL_TIM_OC_EnablePreload+0x52>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027f4:	d00d      	beq.n	8002812 <LL_TIM_OC_EnablePreload+0x4e>
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027fc:	d007      	beq.n	800280e <LL_TIM_OC_EnablePreload+0x4a>
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002804:	d101      	bne.n	800280a <LL_TIM_OC_EnablePreload+0x46>
 8002806:	2307      	movs	r3, #7
 8002808:	e00e      	b.n	8002828 <LL_TIM_OC_EnablePreload+0x64>
 800280a:	2308      	movs	r3, #8
 800280c:	e00c      	b.n	8002828 <LL_TIM_OC_EnablePreload+0x64>
 800280e:	2306      	movs	r3, #6
 8002810:	e00a      	b.n	8002828 <LL_TIM_OC_EnablePreload+0x64>
 8002812:	2305      	movs	r3, #5
 8002814:	e008      	b.n	8002828 <LL_TIM_OC_EnablePreload+0x64>
 8002816:	2304      	movs	r3, #4
 8002818:	e006      	b.n	8002828 <LL_TIM_OC_EnablePreload+0x64>
 800281a:	2303      	movs	r3, #3
 800281c:	e004      	b.n	8002828 <LL_TIM_OC_EnablePreload+0x64>
 800281e:	2302      	movs	r3, #2
 8002820:	e002      	b.n	8002828 <LL_TIM_OC_EnablePreload+0x64>
 8002822:	2301      	movs	r3, #1
 8002824:	e000      	b.n	8002828 <LL_TIM_OC_EnablePreload+0x64>
 8002826:	2300      	movs	r3, #0
 8002828:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	3318      	adds	r3, #24
 800282e:	4619      	mov	r1, r3
 8002830:	7bfb      	ldrb	r3, [r7, #15]
 8002832:	4a0a      	ldr	r2, [pc, #40]	; (800285c <LL_TIM_OC_EnablePreload+0x98>)
 8002834:	5cd3      	ldrb	r3, [r2, r3]
 8002836:	440b      	add	r3, r1
 8002838:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	7bfb      	ldrb	r3, [r7, #15]
 8002840:	4907      	ldr	r1, [pc, #28]	; (8002860 <LL_TIM_OC_EnablePreload+0x9c>)
 8002842:	5ccb      	ldrb	r3, [r1, r3]
 8002844:	4619      	mov	r1, r3
 8002846:	2308      	movs	r3, #8
 8002848:	408b      	lsls	r3, r1
 800284a:	431a      	orrs	r2, r3
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	601a      	str	r2, [r3, #0]
}
 8002850:	bf00      	nop
 8002852:	3714      	adds	r7, #20
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr
 800285c:	08006994 	.word	0x08006994
 8002860:	080069a0 	.word	0x080069a0

08002864 <LL_TIM_DisableExternalClock>:
  * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	609a      	str	r2, [r3, #8]
}
 8002878:	bf00      	nop
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8002896:	f023 0307 	bic.w	r3, r3, #7
 800289a:	683a      	ldr	r2, [r7, #0]
 800289c:	431a      	orrs	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	609a      	str	r2, [r3, #8]
}
 80028a2:	bf00      	nop
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr

080028ae <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80028ae:	b480      	push	{r7}
 80028b0:	b083      	sub	sp, #12
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
 80028b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	431a      	orrs	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	605a      	str	r2, [r3, #4]
}
 80028c8:	bf00      	nop
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <LL_TIM_SetTriggerOutput2>:
  *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING
  *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	431a      	orrs	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	605a      	str	r2, [r3, #4]
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr

080028fa <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80028fa:	b480      	push	{r7}
 80028fc:	b083      	sub	sp, #12
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	609a      	str	r2, [r3, #8]
}
 800290e:	bf00      	nop
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr

0800291a <LL_TIM_ConfigETR>:
  *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,
                                      uint32_t ETRFilter)
{
 800291a:	b480      	push	{r7}
 800291c:	b085      	sub	sp, #20
 800291e:	af00      	add	r7, sp, #0
 8002920:	60f8      	str	r0, [r7, #12]
 8002922:	60b9      	str	r1, [r7, #8]
 8002924:	607a      	str	r2, [r7, #4]
 8002926:	603b      	str	r3, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f423 423f 	bic.w	r2, r3, #48896	; 0xbf00
 8002930:	68b9      	ldr	r1, [r7, #8]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4319      	orrs	r1, r3
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	430b      	orrs	r3, r1
 800293a:	431a      	orrs	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	609a      	str	r2, [r3, #8]
}
 8002940:	bf00      	nop
 8002942:	3714      	adds	r7, #20
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <LL_TIM_SetOCRefClearInputSource>:
  *         @arg @ref LL_TIM_OCREF_CLR_INT_NC
  *         @arg @ref LL_TIM_OCREF_CLR_INT_ETR
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetOCRefClearInputSource(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSource)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS, OCRefClearInputSource);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f023 0208 	bic.w	r2, r3, #8
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	431a      	orrs	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	609a      	str	r2, [r3, #8]
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
	...

08002974 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800297a:	1d3b      	adds	r3, r7, #4
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	609a      	str	r2, [r3, #8]
 8002984:	60da      	str	r2, [r3, #12]
 8002986:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8002988:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800298c:	f7ff fea0 	bl	80026d0 <LL_APB2_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 15;
 8002990:	230f      	movs	r3, #15
 8002992:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002994:	2300      	movs	r3, #0
 8002996:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 400;
 8002998:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800299c:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800299e:	2300      	movs	r3, #0
 80029a0:	613b      	str	r3, [r7, #16]
  TIM_InitStruct.RepetitionCounter = 0;
 80029a2:	2300      	movs	r3, #0
 80029a4:	617b      	str	r3, [r7, #20]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 80029a6:	1d3b      	adds	r3, r7, #4
 80029a8:	4619      	mov	r1, r3
 80029aa:	480c      	ldr	r0, [pc, #48]	; (80029dc <MX_TIM1_Init+0x68>)
 80029ac:	f001 fbd8 	bl	8004160 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 80029b0:	480a      	ldr	r0, [pc, #40]	; (80029dc <MX_TIM1_Init+0x68>)
 80029b2:	f7ff fea5 	bl	8002700 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 80029b6:	2100      	movs	r1, #0
 80029b8:	4808      	ldr	r0, [pc, #32]	; (80029dc <MX_TIM1_Init+0x68>)
 80029ba:	f7ff ff63 	bl	8002884 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 80029be:	2100      	movs	r1, #0
 80029c0:	4806      	ldr	r0, [pc, #24]	; (80029dc <MX_TIM1_Init+0x68>)
 80029c2:	f7ff ff74 	bl	80028ae <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 80029c6:	2100      	movs	r1, #0
 80029c8:	4804      	ldr	r0, [pc, #16]	; (80029dc <MX_TIM1_Init+0x68>)
 80029ca:	f7ff ff83 	bl	80028d4 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 80029ce:	4803      	ldr	r0, [pc, #12]	; (80029dc <MX_TIM1_Init+0x68>)
 80029d0:	f7ff ff93 	bl	80028fa <LL_TIM_DisableMasterSlaveMode>

}
 80029d4:	bf00      	nop
 80029d6:	3718      	adds	r7, #24
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40012c00 	.word	0x40012c00

080029e0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b094      	sub	sp, #80	; 0x50
 80029e4:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80029e6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80029ea:	2200      	movs	r2, #0
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	605a      	str	r2, [r3, #4]
 80029f0:	609a      	str	r2, [r3, #8]
 80029f2:	60da      	str	r2, [r3, #12]
 80029f4:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80029f6:	f107 031c 	add.w	r3, r7, #28
 80029fa:	2220      	movs	r2, #32
 80029fc:	2100      	movs	r1, #0
 80029fe:	4618      	mov	r0, r3
 8002a00:	f002 f8c0 	bl	8004b84 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a04:	1d3b      	adds	r3, r7, #4
 8002a06:	2200      	movs	r2, #0
 8002a08:	601a      	str	r2, [r3, #0]
 8002a0a:	605a      	str	r2, [r3, #4]
 8002a0c:	609a      	str	r2, [r3, #8]
 8002a0e:	60da      	str	r2, [r3, #12]
 8002a10:	611a      	str	r2, [r3, #16]
 8002a12:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8002a14:	2002      	movs	r0, #2
 8002a16:	f7ff fe43 	bl	80026a0 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 63;
 8002a1a:	233f      	movs	r3, #63	; 0x3f
 8002a1c:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 19999;
 8002a22:	f644 631f 	movw	r3, #19999	; 0x4e1f
 8002a26:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8002a2c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002a30:	4619      	mov	r1, r3
 8002a32:	4847      	ldr	r0, [pc, #284]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002a34:	f001 fb94 	bl	8004160 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8002a38:	4845      	ldr	r0, [pc, #276]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002a3a:	f7ff fe61 	bl	8002700 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002a3e:	2100      	movs	r1, #0
 8002a40:	4843      	ldr	r0, [pc, #268]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002a42:	f7ff ff1f 	bl	8002884 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 8002a46:	2101      	movs	r1, #1
 8002a48:	4841      	ldr	r0, [pc, #260]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002a4a:	f7ff febb 	bl	80027c4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002a4e:	2360      	movs	r3, #96	; 0x60
 8002a50:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002a52:	2300      	movs	r3, #0
 8002a54:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002a56:	2300      	movs	r3, #0
 8002a58:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 1499;
 8002a5a:	f240 53db 	movw	r3, #1499	; 0x5db
 8002a5e:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002a60:	2300      	movs	r3, #0
 8002a62:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002a64:	f107 031c 	add.w	r3, r7, #28
 8002a68:	461a      	mov	r2, r3
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	4838      	ldr	r0, [pc, #224]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002a6e:	f001 fc0b 	bl	8004288 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8002a72:	2101      	movs	r1, #1
 8002a74:	4836      	ldr	r0, [pc, #216]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002a76:	f7ff fe53 	bl	8002720 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 8002a7a:	2110      	movs	r1, #16
 8002a7c:	4834      	ldr	r0, [pc, #208]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002a7e:	f7ff fea1 	bl	80027c4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002a82:	2300      	movs	r3, #0
 8002a84:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002a86:	2300      	movs	r3, #0
 8002a88:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002a8a:	f107 031c 	add.w	r3, r7, #28
 8002a8e:	461a      	mov	r2, r3
 8002a90:	2110      	movs	r1, #16
 8002a92:	482f      	ldr	r0, [pc, #188]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002a94:	f001 fbf8 	bl	8004288 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 8002a98:	2110      	movs	r1, #16
 8002a9a:	482d      	ldr	r0, [pc, #180]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002a9c:	f7ff fe40 	bl	8002720 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8002aa0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002aa4:	482a      	ldr	r0, [pc, #168]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002aa6:	f7ff fe8d 	bl	80027c4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8002ab2:	f107 031c 	add.w	r3, r7, #28
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002abc:	4824      	ldr	r0, [pc, #144]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002abe:	f001 fbe3 	bl	8004288 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8002ac2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ac6:	4822      	ldr	r0, [pc, #136]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002ac8:	f7ff fe2a 	bl	8002720 <LL_TIM_OC_DisableFast>
  LL_TIM_SetOCRefClearInputSource(TIM3, LL_TIM_OCREF_CLR_INT_NC);
 8002acc:	2100      	movs	r1, #0
 8002ace:	4820      	ldr	r0, [pc, #128]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002ad0:	f7ff ff3c 	bl	800294c <LL_TIM_SetOCRefClearInputSource>
  LL_TIM_DisableExternalClock(TIM3);
 8002ad4:	481e      	ldr	r0, [pc, #120]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002ad6:	f7ff fec5 	bl	8002864 <LL_TIM_DisableExternalClock>
  LL_TIM_ConfigETR(TIM3, LL_TIM_ETR_POLARITY_NONINVERTED, LL_TIM_ETR_PRESCALER_DIV1, LL_TIM_ETR_FILTER_FDIV1);
 8002ada:	2300      	movs	r3, #0
 8002adc:	2200      	movs	r2, #0
 8002ade:	2100      	movs	r1, #0
 8002ae0:	481b      	ldr	r0, [pc, #108]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002ae2:	f7ff ff1a 	bl	800291a <LL_TIM_ConfigETR>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	4819      	ldr	r0, [pc, #100]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002aea:	f7ff fee0 	bl	80028ae <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8002aee:	4818      	ldr	r0, [pc, #96]	; (8002b50 <MX_TIM3_Init+0x170>)
 8002af0:	f7ff ff03 	bl	80028fa <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8002af4:	2001      	movs	r0, #1
 8002af6:	f7ff fdbb 	bl	8002670 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8002afa:	2002      	movs	r0, #2
 8002afc:	f7ff fdb8 	bl	8002670 <LL_AHB2_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB1     ------> TIM3_CH4
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002b00:	23c0      	movs	r3, #192	; 0xc0
 8002b02:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b04:	2302      	movs	r3, #2
 8002b06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b10:	2300      	movs	r3, #0
 8002b12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002b14:	2302      	movs	r3, #2
 8002b16:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b18:	1d3b      	adds	r3, r7, #4
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b20:	f000 fdf1 	bl	8003706 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8002b24:	2302      	movs	r3, #2
 8002b26:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b30:	2300      	movs	r3, #0
 8002b32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b34:	2300      	movs	r3, #0
 8002b36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002b38:	2302      	movs	r3, #2
 8002b3a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b3c:	1d3b      	adds	r3, r7, #4
 8002b3e:	4619      	mov	r1, r3
 8002b40:	4804      	ldr	r0, [pc, #16]	; (8002b54 <MX_TIM3_Init+0x174>)
 8002b42:	f000 fde0 	bl	8003706 <LL_GPIO_Init>

}
 8002b46:	bf00      	nop
 8002b48:	3750      	adds	r7, #80	; 0x50
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	40000400 	.word	0x40000400
 8002b54:	48000400 	.word	0x48000400

08002b58 <__NVIC_GetPriorityGrouping>:
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b5c:	4b04      	ldr	r3, [pc, #16]	; (8002b70 <__NVIC_GetPriorityGrouping+0x18>)
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	0a1b      	lsrs	r3, r3, #8
 8002b62:	f003 0307 	and.w	r3, r3, #7
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr
 8002b70:	e000ed00 	.word	0xe000ed00

08002b74 <__NVIC_EnableIRQ>:
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	db0b      	blt.n	8002b9e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b86:	79fb      	ldrb	r3, [r7, #7]
 8002b88:	f003 021f 	and.w	r2, r3, #31
 8002b8c:	4907      	ldr	r1, [pc, #28]	; (8002bac <__NVIC_EnableIRQ+0x38>)
 8002b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b92:	095b      	lsrs	r3, r3, #5
 8002b94:	2001      	movs	r0, #1
 8002b96:	fa00 f202 	lsl.w	r2, r0, r2
 8002b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002b9e:	bf00      	nop
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	e000e100 	.word	0xe000e100

08002bb0 <__NVIC_SetPriority>:
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	6039      	str	r1, [r7, #0]
 8002bba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	db0a      	blt.n	8002bda <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	b2da      	uxtb	r2, r3
 8002bc8:	490c      	ldr	r1, [pc, #48]	; (8002bfc <__NVIC_SetPriority+0x4c>)
 8002bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bce:	0112      	lsls	r2, r2, #4
 8002bd0:	b2d2      	uxtb	r2, r2
 8002bd2:	440b      	add	r3, r1
 8002bd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002bd8:	e00a      	b.n	8002bf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	b2da      	uxtb	r2, r3
 8002bde:	4908      	ldr	r1, [pc, #32]	; (8002c00 <__NVIC_SetPriority+0x50>)
 8002be0:	79fb      	ldrb	r3, [r7, #7]
 8002be2:	f003 030f 	and.w	r3, r3, #15
 8002be6:	3b04      	subs	r3, #4
 8002be8:	0112      	lsls	r2, r2, #4
 8002bea:	b2d2      	uxtb	r2, r2
 8002bec:	440b      	add	r3, r1
 8002bee:	761a      	strb	r2, [r3, #24]
}
 8002bf0:	bf00      	nop
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	e000e100 	.word	0xe000e100
 8002c00:	e000ed00 	.word	0xe000ed00

08002c04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b089      	sub	sp, #36	; 0x24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f003 0307 	and.w	r3, r3, #7
 8002c16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	f1c3 0307 	rsb	r3, r3, #7
 8002c1e:	2b04      	cmp	r3, #4
 8002c20:	bf28      	it	cs
 8002c22:	2304      	movcs	r3, #4
 8002c24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	3304      	adds	r3, #4
 8002c2a:	2b06      	cmp	r3, #6
 8002c2c:	d902      	bls.n	8002c34 <NVIC_EncodePriority+0x30>
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	3b03      	subs	r3, #3
 8002c32:	e000      	b.n	8002c36 <NVIC_EncodePriority+0x32>
 8002c34:	2300      	movs	r3, #0
 8002c36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c38:	f04f 32ff 	mov.w	r2, #4294967295
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c42:	43da      	mvns	r2, r3
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	401a      	ands	r2, r3
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	fa01 f303 	lsl.w	r3, r1, r3
 8002c56:	43d9      	mvns	r1, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c5c:	4313      	orrs	r3, r2
         );
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3724      	adds	r7, #36	; 0x24
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
	...

08002c6c <LL_AHB1_GRP1_EnableClock>:
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002c74:	4b08      	ldr	r3, [pc, #32]	; (8002c98 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002c76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002c78:	4907      	ldr	r1, [pc, #28]	; (8002c98 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002c80:	4b05      	ldr	r3, [pc, #20]	; (8002c98 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002c82:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	4013      	ands	r3, r2
 8002c88:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
}
 8002c8c:	bf00      	nop
 8002c8e:	3714      	adds	r7, #20
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr
 8002c98:	40021000 	.word	0x40021000

08002c9c <LL_AHB2_GRP1_EnableClock>:
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002ca4:	4b08      	ldr	r3, [pc, #32]	; (8002cc8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002ca6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ca8:	4907      	ldr	r1, [pc, #28]	; (8002cc8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002cb0:	4b05      	ldr	r3, [pc, #20]	; (8002cc8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002cb2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002cba:	68fb      	ldr	r3, [r7, #12]
}
 8002cbc:	bf00      	nop
 8002cbe:	3714      	adds	r7, #20
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr
 8002cc8:	40021000 	.word	0x40021000

08002ccc <LL_APB1_GRP1_EnableClock>:
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002cd4:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002cd6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002cd8:	4907      	ldr	r1, [pc, #28]	; (8002cf8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002ce0:	4b05      	ldr	r3, [pc, #20]	; (8002cf8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002ce2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002cea:	68fb      	ldr	r3, [r7, #12]
}
 8002cec:	bf00      	nop
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	40021000 	.word	0x40021000

08002cfc <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f043 0201 	orr.w	r2, r3, #1
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	601a      	str	r2, [r3, #0]
}
 8002d10:	bf00      	nop
 8002d12:	370c      	adds	r7, #12
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	609a      	str	r2, [r3, #8]
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b08e      	sub	sp, #56	; 0x38
 8002d4c:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002d4e:	f107 031c 	add.w	r3, r7, #28
 8002d52:	2200      	movs	r2, #0
 8002d54:	601a      	str	r2, [r3, #0]
 8002d56:	605a      	str	r2, [r3, #4]
 8002d58:	609a      	str	r2, [r3, #8]
 8002d5a:	60da      	str	r2, [r3, #12]
 8002d5c:	611a      	str	r2, [r3, #16]
 8002d5e:	615a      	str	r2, [r3, #20]
 8002d60:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d62:	1d3b      	adds	r3, r7, #4
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	605a      	str	r2, [r3, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	60da      	str	r2, [r3, #12]
 8002d6e:	611a      	str	r2, [r3, #16]
 8002d70:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002d72:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002d76:	f7ff ffa9 	bl	8002ccc <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8002d7a:	2001      	movs	r0, #1
 8002d7c:	f7ff ff8e 	bl	8002c9c <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002d80:	230c      	movs	r3, #12
 8002d82:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002d84:	2302      	movs	r3, #2
 8002d86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002d90:	2300      	movs	r3, #0
 8002d92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002d94:	2307      	movs	r3, #7
 8002d96:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d98:	1d3b      	adds	r3, r7, #4
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002da0:	f000 fcb1 	bl	8003706 <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 921600;
 8002da4:	f44f 2361 	mov.w	r3, #921600	; 0xe1000
 8002da8:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002daa:	2300      	movs	r3, #0
 8002dac:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002dae:	2300      	movs	r3, #0
 8002db0:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002db2:	2300      	movs	r3, #0
 8002db4:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002db6:	230c      	movs	r3, #12
 8002db8:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_8;
 8002dbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002dc2:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002dc4:	f107 031c 	add.w	r3, r7, #28
 8002dc8:	4619      	mov	r1, r3
 8002dca:	4806      	ldr	r0, [pc, #24]	; (8002de4 <MX_USART2_UART_Init+0x9c>)
 8002dcc:	f001 fdd6 	bl	800497c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002dd0:	4804      	ldr	r0, [pc, #16]	; (8002de4 <MX_USART2_UART_Init+0x9c>)
 8002dd2:	f7ff ffa3 	bl	8002d1c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8002dd6:	4803      	ldr	r0, [pc, #12]	; (8002de4 <MX_USART2_UART_Init+0x9c>)
 8002dd8:	f7ff ff90 	bl	8002cfc <LL_USART_Enable>

}
 8002ddc:	bf00      	nop
 8002dde:	3738      	adds	r7, #56	; 0x38
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40004400 	.word	0x40004400

08002de8 <__io_putchar>:

/* USER CODE BEGIN 1 */
void __io_putchar(int ch){
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
#if DEBUG_TO_CONSOLE
	// Wait until all data have been transmitted
	while(!(READ_BIT(USART2->ISR, USART_ISR_TXE)));
 8002df0:	bf00      	nop
 8002df2:	4b0b      	ldr	r3, [pc, #44]	; (8002e20 <__io_putchar+0x38>)
 8002df4:	69db      	ldr	r3, [r3, #28]
 8002df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0f9      	beq.n	8002df2 <__io_putchar+0xa>
	// Write data to transmit register
	WRITE_REG(USART2->TDR, ch);
 8002dfe:	4b08      	ldr	r3, [pc, #32]	; (8002e20 <__io_putchar+0x38>)
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	b292      	uxth	r2, r2
 8002e04:	851a      	strh	r2, [r3, #40]	; 0x28
	// Wait until transmission completed
	while(!(READ_BIT(USART2->ISR, USART_ISR_TC)));
 8002e06:	bf00      	nop
 8002e08:	4b05      	ldr	r3, [pc, #20]	; (8002e20 <__io_putchar+0x38>)
 8002e0a:	69db      	ldr	r3, [r3, #28]
 8002e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d0f9      	beq.n	8002e08 <__io_putchar+0x20>
#endif
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr
 8002e20:	40004400 	.word	0x40004400

08002e24 <__io_getchar>:

void __io_getchar(void){
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
	// NOT IMPLEMENTED
}
 8002e28:	bf00      	nop
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
	...

08002e34 <startupPrint>:

void startupPrint(void){
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
	printf("\r\n");
 8002e38:	480b      	ldr	r0, [pc, #44]	; (8002e68 <startupPrint+0x34>)
 8002e3a:	f001 ff1f 	bl	8004c7c <puts>
	printf("+==============================================================+\r\n");
 8002e3e:	480b      	ldr	r0, [pc, #44]	; (8002e6c <startupPrint+0x38>)
 8002e40:	f001 ff1c 	bl	8004c7c <puts>
	printf("|%62.62s|\r\n", DESCRIPTION);
 8002e44:	490a      	ldr	r1, [pc, #40]	; (8002e70 <startupPrint+0x3c>)
 8002e46:	480b      	ldr	r0, [pc, #44]	; (8002e74 <startupPrint+0x40>)
 8002e48:	f001 fea4 	bl	8004b94 <iprintf>
	printf("+--------------------+--------------------+--------------------+\r\n");
 8002e4c:	480a      	ldr	r0, [pc, #40]	; (8002e78 <startupPrint+0x44>)
 8002e4e:	f001 ff15 	bl	8004c7c <puts>
	printf("+ %18.18s | HW: %14.14s | VER.%14.14s |\r\n", "Rafael de la Rosa", HW, FIRM_VERSION);
 8002e52:	4b0a      	ldr	r3, [pc, #40]	; (8002e7c <startupPrint+0x48>)
 8002e54:	4a0a      	ldr	r2, [pc, #40]	; (8002e80 <startupPrint+0x4c>)
 8002e56:	490b      	ldr	r1, [pc, #44]	; (8002e84 <startupPrint+0x50>)
 8002e58:	480b      	ldr	r0, [pc, #44]	; (8002e88 <startupPrint+0x54>)
 8002e5a:	f001 fe9b 	bl	8004b94 <iprintf>
	printf("+==============================================================+\r\n\r\n");
 8002e5e:	480b      	ldr	r0, [pc, #44]	; (8002e8c <startupPrint+0x58>)
 8002e60:	f001 ff0c 	bl	8004c7c <puts>
}
 8002e64:	bf00      	nop
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	08005cb4 	.word	0x08005cb4
 8002e6c:	08005cb8 	.word	0x08005cb8
 8002e70:	08005cfc 	.word	0x08005cfc
 8002e74:	08005d24 	.word	0x08005d24
 8002e78:	08005d30 	.word	0x08005d30
 8002e7c:	08005d74 	.word	0x08005d74
 8002e80:	08005d78 	.word	0x08005d78
 8002e84:	08005d84 	.word	0x08005d84
 8002e88:	08005d98 	.word	0x08005d98
 8002e8c:	08005dc4 	.word	0x08005dc4

08002e90 <configureDMA_USART_TX>:

void configureDMA_USART_TX(USART_TypeDef* USARTx, WordLenghtDMA_t wordLength, PriorityDMA_t priority){
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	70fb      	strb	r3, [r7, #3]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	70bb      	strb	r3, [r7, #2]

	__IO uint32_t temp = 0;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	60fb      	str	r3, [r7, #12]
	uint32_t mSize, pSize;

	priority = priority << DMA_CCR_PL_Pos;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	70bb      	strb	r3, [r7, #2]
	mSize = wordLength << DMA_CCR_MSIZE_Pos;
 8002ea8:	78fb      	ldrb	r3, [r7, #3]
 8002eaa:	029b      	lsls	r3, r3, #10
 8002eac:	617b      	str	r3, [r7, #20]
	pSize = wordLength << DMA_CCR_PSIZE_Pos;
 8002eae:	78fb      	ldrb	r3, [r7, #3]
 8002eb0:	021b      	lsls	r3, r3, #8
 8002eb2:	613b      	str	r3, [r7, #16]

	// DMAx channel configuration
	if(USARTx == USART2){
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	4a1d      	ldr	r2, [pc, #116]	; (8002f2c <configureDMA_USART_TX+0x9c>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d132      	bne.n	8002f22 <configureDMA_USART_TX+0x92>
		/* Enable clock for DMA1 controller */
		LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8002ebc:	2001      	movs	r0, #1
 8002ebe:	f7ff fed5 	bl	8002c6c <LL_AHB1_GRP1_EnableClock>

		/* Configure DMA mode transmission in USART_CR3*/
		SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	609a      	str	r2, [r3, #8]

		/* Configure the channel 7 which corresponds to USART2 peripheral */
		SET_BIT(DMA1_CSELR->CSELR, DMA_USART2_TX_REQ);
 8002ece:	4b18      	ldr	r3, [pc, #96]	; (8002f30 <configureDMA_USART_TX+0xa0>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a17      	ldr	r2, [pc, #92]	; (8002f30 <configureDMA_USART_TX+0xa0>)
 8002ed4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ed8:	6013      	str	r3, [r2, #0]

		/* Clear pending interrupts */
		SET_BIT(DMA1->IFCR, (DMA_IFCR_CGIF7 | DMA_IFCR_CHTIF7 | DMA_IFCR_CTCIF7 | DMA_IFCR_CTEIF7));
 8002eda:	4b16      	ldr	r3, [pc, #88]	; (8002f34 <configureDMA_USART_TX+0xa4>)
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	4a15      	ldr	r2, [pc, #84]	; (8002f34 <configureDMA_USART_TX+0xa4>)
 8002ee0:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8002ee4:	6053      	str	r3, [r2, #4]

		/* Configure DMA transference */
		DMA1_Channel7->CPAR =(__IO uint32_t) &(USART2->TDR);
 8002ee6:	4b14      	ldr	r3, [pc, #80]	; (8002f38 <configureDMA_USART_TX+0xa8>)
 8002ee8:	4a14      	ldr	r2, [pc, #80]	; (8002f3c <configureDMA_USART_TX+0xac>)
 8002eea:	609a      	str	r2, [r3, #8]
		temp = priority | mSize | pSize | DMA_CCR_MINC | DMA_CCR_DIR | DMA_CCR_TCIE | DMA_CCR_TEIE;
 8002eec:	78ba      	ldrb	r2, [r7, #2]
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	431a      	orrs	r2, r3
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	f043 039a 	orr.w	r3, r3, #154	; 0x9a
 8002efa:	60fb      	str	r3, [r7, #12]
		DMA1_Channel7->CCR = temp;
 8002efc:	4a0e      	ldr	r2, [pc, #56]	; (8002f38 <configureDMA_USART_TX+0xa8>)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6013      	str	r3, [r2, #0]

		NVIC_SetPriority(DMA1_Channel7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002f02:	f7ff fe29 	bl	8002b58 <__NVIC_GetPriorityGrouping>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2200      	movs	r2, #0
 8002f0a:	2100      	movs	r1, #0
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff fe79 	bl	8002c04 <NVIC_EncodePriority>
 8002f12:	4603      	mov	r3, r0
 8002f14:	4619      	mov	r1, r3
 8002f16:	2011      	movs	r0, #17
 8002f18:	f7ff fe4a 	bl	8002bb0 <__NVIC_SetPriority>
		NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002f1c:	2011      	movs	r0, #17
 8002f1e:	f7ff fe29 	bl	8002b74 <__NVIC_EnableIRQ>
	}
}
 8002f22:	bf00      	nop
 8002f24:	3718      	adds	r7, #24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	40004400 	.word	0x40004400
 8002f30:	400200a8 	.word	0x400200a8
 8002f34:	40020000 	.word	0x40020000
 8002f38:	40020080 	.word	0x40020080
 8002f3c:	40004428 	.word	0x40004428

08002f40 <configure_IRQ_USART_RX>:

void configure_IRQ_USART_RX(){
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
	// Set RXNEIE to enable the RX interrupt
	SET_BIT(USART2->CR1, USART_CR1_RXNEIE);
 8002f44:	4b0b      	ldr	r3, [pc, #44]	; (8002f74 <configure_IRQ_USART_RX+0x34>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a0a      	ldr	r2, [pc, #40]	; (8002f74 <configure_IRQ_USART_RX+0x34>)
 8002f4a:	f043 0320 	orr.w	r3, r3, #32
 8002f4e:	6013      	str	r3, [r2, #0]

	// Enable global interrupt for UART2
	NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 8002f50:	f7ff fe02 	bl	8002b58 <__NVIC_GetPriorityGrouping>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2200      	movs	r2, #0
 8002f58:	2100      	movs	r1, #0
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7ff fe52 	bl	8002c04 <NVIC_EncodePriority>
 8002f60:	4603      	mov	r3, r0
 8002f62:	4619      	mov	r1, r3
 8002f64:	2026      	movs	r0, #38	; 0x26
 8002f66:	f7ff fe23 	bl	8002bb0 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8002f6a:	2026      	movs	r0, #38	; 0x26
 8002f6c:	f7ff fe02 	bl	8002b74 <__NVIC_EnableIRQ>
}
 8002f70:	bf00      	nop
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40004400 	.word	0x40004400

08002f78 <DMA1_Channel7_IRQHandler>:

void DMA1_Channel7_IRQHandler(void){
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
	/* Check the interrupt source*/
	if(READ_BIT(DMA1->ISR, DMA_ISR_TEIF7)){
 8002f7c:	4b17      	ldr	r3, [pc, #92]	; (8002fdc <DMA1_Channel7_IRQHandler+0x64>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d006      	beq.n	8002f96 <DMA1_Channel7_IRQHandler+0x1e>
		SET_BIT(DMA1->IFCR, DMA_IFCR_CTEIF7);
 8002f88:	4b14      	ldr	r3, [pc, #80]	; (8002fdc <DMA1_Channel7_IRQHandler+0x64>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	4a13      	ldr	r2, [pc, #76]	; (8002fdc <DMA1_Channel7_IRQHandler+0x64>)
 8002f8e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002f92:	6053      	str	r3, [r2, #4]
		while(1);
 8002f94:	e7fe      	b.n	8002f94 <DMA1_Channel7_IRQHandler+0x1c>
	}
	if(READ_BIT(DMA1->ISR, DMA_ISR_TCIF7)){
 8002f96:	4b11      	ldr	r3, [pc, #68]	; (8002fdc <DMA1_Channel7_IRQHandler+0x64>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00b      	beq.n	8002fba <DMA1_Channel7_IRQHandler+0x42>
		SET_BIT(DMA1->IFCR, DMA_IFCR_CTCIF7);
 8002fa2:	4b0e      	ldr	r3, [pc, #56]	; (8002fdc <DMA1_Channel7_IRQHandler+0x64>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	4a0d      	ldr	r2, [pc, #52]	; (8002fdc <DMA1_Channel7_IRQHandler+0x64>)
 8002fa8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002fac:	6053      	str	r3, [r2, #4]
		CLEAR_BIT(DMA1_Channel7->CCR, DMA_CCR_EN);
 8002fae:	4b0c      	ldr	r3, [pc, #48]	; (8002fe0 <DMA1_Channel7_IRQHandler+0x68>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a0b      	ldr	r2, [pc, #44]	; (8002fe0 <DMA1_Channel7_IRQHandler+0x68>)
 8002fb4:	f023 0301 	bic.w	r3, r3, #1
 8002fb8:	6013      	str	r3, [r2, #0]
	}
	/* Clear Global interrupt status bit */
	if(READ_BIT(DMA1->ISR, DMA_ISR_GIF7)){
 8002fba:	4b08      	ldr	r3, [pc, #32]	; (8002fdc <DMA1_Channel7_IRQHandler+0x64>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d005      	beq.n	8002fd2 <DMA1_Channel7_IRQHandler+0x5a>
		SET_BIT(DMA1->IFCR, DMA_IFCR_CGIF7);
 8002fc6:	4b05      	ldr	r3, [pc, #20]	; (8002fdc <DMA1_Channel7_IRQHandler+0x64>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	4a04      	ldr	r2, [pc, #16]	; (8002fdc <DMA1_Channel7_IRQHandler+0x64>)
 8002fcc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fd0:	6053      	str	r3, [r2, #4]
	}
}
 8002fd2:	bf00      	nop
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	40020000 	.word	0x40020000
 8002fe0:	40020080 	.word	0x40020080

08002fe4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002fe4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800301c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002fe8:	f7ff fb0c 	bl	8002604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002fec:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002fee:	e003      	b.n	8002ff8 <LoopCopyDataInit>

08002ff0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002ff0:	4b0b      	ldr	r3, [pc, #44]	; (8003020 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002ff2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002ff4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002ff6:	3104      	adds	r1, #4

08002ff8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002ff8:	480a      	ldr	r0, [pc, #40]	; (8003024 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002ffa:	4b0b      	ldr	r3, [pc, #44]	; (8003028 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002ffc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002ffe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003000:	d3f6      	bcc.n	8002ff0 <CopyDataInit>
	ldr	r2, =_sbss
 8003002:	4a0a      	ldr	r2, [pc, #40]	; (800302c <LoopForever+0x12>)
	b	LoopFillZerobss
 8003004:	e002      	b.n	800300c <LoopFillZerobss>

08003006 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003006:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003008:	f842 3b04 	str.w	r3, [r2], #4

0800300c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800300c:	4b08      	ldr	r3, [pc, #32]	; (8003030 <LoopForever+0x16>)
	cmp	r2, r3
 800300e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003010:	d3f9      	bcc.n	8003006 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003012:	f001 fd93 	bl	8004b3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003016:	f7fe fe19 	bl	8001c4c <main>

0800301a <LoopForever>:

LoopForever:
    b LoopForever
 800301a:	e7fe      	b.n	800301a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800301c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8003020:	08006a54 	.word	0x08006a54
	ldr	r0, =_sdata
 8003024:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003028:	200005c4 	.word	0x200005c4
	ldr	r2, =_sbss
 800302c:	200005c8 	.word	0x200005c8
	ldr	r3, = _ebss
 8003030:	20000680 	.word	0x20000680

08003034 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003034:	e7fe      	b.n	8003034 <ADC1_2_IRQHandler>
	...

08003038 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003040:	4b05      	ldr	r3, [pc, #20]	; (8003058 <LL_EXTI_EnableIT_0_31+0x20>)
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	4904      	ldr	r1, [pc, #16]	; (8003058 <LL_EXTI_EnableIT_0_31+0x20>)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4313      	orrs	r3, r2
 800304a:	600b      	str	r3, [r1, #0]
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr
 8003058:	40010400 	.word	0x40010400

0800305c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003064:	4b05      	ldr	r3, [pc, #20]	; (800307c <LL_EXTI_EnableIT_32_63+0x20>)
 8003066:	6a1a      	ldr	r2, [r3, #32]
 8003068:	4904      	ldr	r1, [pc, #16]	; (800307c <LL_EXTI_EnableIT_32_63+0x20>)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4313      	orrs	r3, r2
 800306e:	620b      	str	r3, [r1, #32]
}
 8003070:	bf00      	nop
 8003072:	370c      	adds	r7, #12
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr
 800307c:	40010400 	.word	0x40010400

08003080 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003088:	4b06      	ldr	r3, [pc, #24]	; (80030a4 <LL_EXTI_DisableIT_0_31+0x24>)
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	43db      	mvns	r3, r3
 8003090:	4904      	ldr	r1, [pc, #16]	; (80030a4 <LL_EXTI_DisableIT_0_31+0x24>)
 8003092:	4013      	ands	r3, r2
 8003094:	600b      	str	r3, [r1, #0]
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	40010400 	.word	0x40010400

080030a8 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80030b0:	4b06      	ldr	r3, [pc, #24]	; (80030cc <LL_EXTI_DisableIT_32_63+0x24>)
 80030b2:	6a1a      	ldr	r2, [r3, #32]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	43db      	mvns	r3, r3
 80030b8:	4904      	ldr	r1, [pc, #16]	; (80030cc <LL_EXTI_DisableIT_32_63+0x24>)
 80030ba:	4013      	ands	r3, r2
 80030bc:	620b      	str	r3, [r1, #32]
}
 80030be:	bf00      	nop
 80030c0:	370c      	adds	r7, #12
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	40010400 	.word	0x40010400

080030d0 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80030d8:	4b05      	ldr	r3, [pc, #20]	; (80030f0 <LL_EXTI_EnableEvent_0_31+0x20>)
 80030da:	685a      	ldr	r2, [r3, #4]
 80030dc:	4904      	ldr	r1, [pc, #16]	; (80030f0 <LL_EXTI_EnableEvent_0_31+0x20>)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	604b      	str	r3, [r1, #4]

}
 80030e4:	bf00      	nop
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	40010400 	.word	0x40010400

080030f4 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80030fc:	4b05      	ldr	r3, [pc, #20]	; (8003114 <LL_EXTI_EnableEvent_32_63+0x20>)
 80030fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003100:	4904      	ldr	r1, [pc, #16]	; (8003114 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4313      	orrs	r3, r2
 8003106:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr
 8003114:	40010400 	.word	0x40010400

08003118 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003120:	4b06      	ldr	r3, [pc, #24]	; (800313c <LL_EXTI_DisableEvent_0_31+0x24>)
 8003122:	685a      	ldr	r2, [r3, #4]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	43db      	mvns	r3, r3
 8003128:	4904      	ldr	r1, [pc, #16]	; (800313c <LL_EXTI_DisableEvent_0_31+0x24>)
 800312a:	4013      	ands	r3, r2
 800312c:	604b      	str	r3, [r1, #4]
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	40010400 	.word	0x40010400

08003140 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8003148:	4b06      	ldr	r3, [pc, #24]	; (8003164 <LL_EXTI_DisableEvent_32_63+0x24>)
 800314a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	43db      	mvns	r3, r3
 8003150:	4904      	ldr	r1, [pc, #16]	; (8003164 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003152:	4013      	ands	r3, r2
 8003154:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003156:	bf00      	nop
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	40010400 	.word	0x40010400

08003168 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003170:	4b05      	ldr	r3, [pc, #20]	; (8003188 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	4904      	ldr	r1, [pc, #16]	; (8003188 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4313      	orrs	r3, r2
 800317a:	608b      	str	r3, [r1, #8]

}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	40010400 	.word	0x40010400

0800318c <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8003194:	4b05      	ldr	r3, [pc, #20]	; (80031ac <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003196:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003198:	4904      	ldr	r1, [pc, #16]	; (80031ac <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4313      	orrs	r3, r2
 800319e:	628b      	str	r3, [r1, #40]	; 0x28
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr
 80031ac:	40010400 	.word	0x40010400

080031b0 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80031b8:	4b06      	ldr	r3, [pc, #24]	; (80031d4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80031ba:	689a      	ldr	r2, [r3, #8]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	43db      	mvns	r3, r3
 80031c0:	4904      	ldr	r1, [pc, #16]	; (80031d4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80031c2:	4013      	ands	r3, r2
 80031c4:	608b      	str	r3, [r1, #8]

}
 80031c6:	bf00      	nop
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	40010400 	.word	0x40010400

080031d8 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80031e0:	4b06      	ldr	r3, [pc, #24]	; (80031fc <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80031e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	43db      	mvns	r3, r3
 80031e8:	4904      	ldr	r1, [pc, #16]	; (80031fc <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80031ea:	4013      	ands	r3, r2
 80031ec:	628b      	str	r3, [r1, #40]	; 0x28
}
 80031ee:	bf00      	nop
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	40010400 	.word	0x40010400

08003200 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003208:	4b05      	ldr	r3, [pc, #20]	; (8003220 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800320a:	68da      	ldr	r2, [r3, #12]
 800320c:	4904      	ldr	r1, [pc, #16]	; (8003220 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4313      	orrs	r3, r2
 8003212:	60cb      	str	r3, [r1, #12]
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	40010400 	.word	0x40010400

08003224 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800322c:	4b05      	ldr	r3, [pc, #20]	; (8003244 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800322e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003230:	4904      	ldr	r1, [pc, #16]	; (8003244 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4313      	orrs	r3, r2
 8003236:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8003238:	bf00      	nop
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr
 8003244:	40010400 	.word	0x40010400

08003248 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003250:	4b06      	ldr	r3, [pc, #24]	; (800326c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003252:	68da      	ldr	r2, [r3, #12]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	43db      	mvns	r3, r3
 8003258:	4904      	ldr	r1, [pc, #16]	; (800326c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800325a:	4013      	ands	r3, r2
 800325c:	60cb      	str	r3, [r1, #12]
}
 800325e:	bf00      	nop
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	40010400 	.word	0x40010400

08003270 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8003278:	4b06      	ldr	r3, [pc, #24]	; (8003294 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800327a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	43db      	mvns	r3, r3
 8003280:	4904      	ldr	r1, [pc, #16]	; (8003294 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003282:	4013      	ands	r3, r2
 8003284:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	40010400 	.word	0x40010400

08003298 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	7a1b      	ldrb	r3, [r3, #8]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	f000 80c6 	beq.w	800343a <LL_EXTI_Init+0x1a2>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d05d      	beq.n	8003372 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	7a5b      	ldrb	r3, [r3, #9]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d00e      	beq.n	80032dc <LL_EXTI_Init+0x44>
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d017      	beq.n	80032f2 <LL_EXTI_Init+0x5a>
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d120      	bne.n	8003308 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4618      	mov	r0, r3
 80032cc:	f7ff ff24 	bl	8003118 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7ff feaf 	bl	8003038 <LL_EXTI_EnableIT_0_31>
          break;
 80032da:	e018      	b.n	800330e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7ff fecd 	bl	8003080 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7ff fef0 	bl	80030d0 <LL_EXTI_EnableEvent_0_31>
          break;
 80032f0:	e00d      	b.n	800330e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f7ff fe9e 	bl	8003038 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4618      	mov	r0, r3
 8003302:	f7ff fee5 	bl	80030d0 <LL_EXTI_EnableEvent_0_31>
          break;
 8003306:	e002      	b.n	800330e <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 8003308:	2301      	movs	r3, #1
 800330a:	60fb      	str	r3, [r7, #12]
          break;
 800330c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	7a9b      	ldrb	r3, [r3, #10]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d02d      	beq.n	8003372 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	7a9b      	ldrb	r3, [r3, #10]
 800331a:	2b02      	cmp	r3, #2
 800331c:	d00e      	beq.n	800333c <LL_EXTI_Init+0xa4>
 800331e:	2b03      	cmp	r3, #3
 8003320:	d017      	beq.n	8003352 <LL_EXTI_Init+0xba>
 8003322:	2b01      	cmp	r3, #1
 8003324:	d120      	bne.n	8003368 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4618      	mov	r0, r3
 800332c:	f7ff ff8c 	bl	8003248 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff ff17 	bl	8003168 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800333a:	e01b      	b.n	8003374 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff ff35 	bl	80031b0 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4618      	mov	r0, r3
 800334c:	f7ff ff58 	bl	8003200 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003350:	e010      	b.n	8003374 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff ff06 	bl	8003168 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4618      	mov	r0, r3
 8003362:	f7ff ff4d 	bl	8003200 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003366:	e005      	b.n	8003374 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f043 0302 	orr.w	r3, r3, #2
 800336e:	60fb      	str	r3, [r7, #12]
            break;
 8003370:	e000      	b.n	8003374 <LL_EXTI_Init+0xdc>
        }
      }
 8003372:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d073      	beq.n	8003464 <LL_EXTI_Init+0x1cc>
    {
      switch (EXTI_InitStruct->Mode)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	7a5b      	ldrb	r3, [r3, #9]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d00e      	beq.n	80033a2 <LL_EXTI_Init+0x10a>
 8003384:	2b02      	cmp	r3, #2
 8003386:	d017      	beq.n	80033b8 <LL_EXTI_Init+0x120>
 8003388:	2b00      	cmp	r3, #0
 800338a:	d120      	bne.n	80033ce <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	4618      	mov	r0, r3
 8003392:	f7ff fed5 	bl	8003140 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff fe5e 	bl	800305c <LL_EXTI_EnableIT_32_63>
          break;
 80033a0:	e01a      	b.n	80033d8 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7ff fe7e 	bl	80030a8 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	4618      	mov	r0, r3
 80033b2:	f7ff fe9f 	bl	80030f4 <LL_EXTI_EnableEvent_32_63>
          break;
 80033b6:	e00f      	b.n	80033d8 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	4618      	mov	r0, r3
 80033be:	f7ff fe4d 	bl	800305c <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff fe94 	bl	80030f4 <LL_EXTI_EnableEvent_32_63>
          break;
 80033cc:	e004      	b.n	80033d8 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f043 0304 	orr.w	r3, r3, #4
 80033d4:	60fb      	str	r3, [r7, #12]
          break;
 80033d6:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	7a9b      	ldrb	r3, [r3, #10]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d041      	beq.n	8003464 <LL_EXTI_Init+0x1cc>
      {
        switch (EXTI_InitStruct->Trigger)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	7a9b      	ldrb	r3, [r3, #10]
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d00e      	beq.n	8003406 <LL_EXTI_Init+0x16e>
 80033e8:	2b03      	cmp	r3, #3
 80033ea:	d017      	beq.n	800341c <LL_EXTI_Init+0x184>
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d120      	bne.n	8003432 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7ff ff3b 	bl	8003270 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	4618      	mov	r0, r3
 8003400:	f7ff fec4 	bl	800318c <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8003404:	e02f      	b.n	8003466 <LL_EXTI_Init+0x1ce>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff fee4 	bl	80031d8 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff ff05 	bl	8003224 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800341a:	e024      	b.n	8003466 <LL_EXTI_Init+0x1ce>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	4618      	mov	r0, r3
 8003422:	f7ff feb3 	bl	800318c <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	4618      	mov	r0, r3
 800342c:	f7ff fefa 	bl	8003224 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8003430:	e019      	b.n	8003466 <LL_EXTI_Init+0x1ce>
          default:
            status = ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	60fb      	str	r3, [r7, #12]
            break;
 8003436:	bf00      	nop
 8003438:	e015      	b.n	8003466 <LL_EXTI_Init+0x1ce>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4618      	mov	r0, r3
 8003440:	f7ff fe1e 	bl	8003080 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff fe65 	bl	8003118 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	4618      	mov	r0, r3
 8003454:	f7ff fe28 	bl	80030a8 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	4618      	mov	r0, r3
 800345e:	f7ff fe6f 	bl	8003140 <LL_EXTI_DisableEvent_32_63>
 8003462:	e000      	b.n	8003466 <LL_EXTI_Init+0x1ce>
      }
 8003464:	bf00      	nop
  }

  return status;
 8003466:	68fb      	ldr	r3, [r7, #12]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <LL_GPIO_SetPinMode>:
{
 8003470:	b480      	push	{r7}
 8003472:	b08b      	sub	sp, #44	; 0x2c
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	fa93 f3a3 	rbit	r3, r3
 800348a:	613b      	str	r3, [r7, #16]
  return result;
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8003496:	2320      	movs	r3, #32
 8003498:	e003      	b.n	80034a2 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	fab3 f383 	clz	r3, r3
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	2103      	movs	r1, #3
 80034a6:	fa01 f303 	lsl.w	r3, r1, r3
 80034aa:	43db      	mvns	r3, r3
 80034ac:	401a      	ands	r2, r3
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b2:	6a3b      	ldr	r3, [r7, #32]
 80034b4:	fa93 f3a3 	rbit	r3, r3
 80034b8:	61fb      	str	r3, [r7, #28]
  return result;
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80034be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d101      	bne.n	80034c8 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80034c4:	2320      	movs	r3, #32
 80034c6:	e003      	b.n	80034d0 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80034c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ca:	fab3 f383 	clz	r3, r3
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	6879      	ldr	r1, [r7, #4]
 80034d4:	fa01 f303 	lsl.w	r3, r1, r3
 80034d8:	431a      	orrs	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	601a      	str	r2, [r3, #0]
}
 80034de:	bf00      	nop
 80034e0:	372c      	adds	r7, #44	; 0x2c
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <LL_GPIO_SetPinOutputType>:
{
 80034ea:	b480      	push	{r7}
 80034ec:	b085      	sub	sp, #20
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	60f8      	str	r0, [r7, #12]
 80034f2:	60b9      	str	r1, [r7, #8]
 80034f4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	685a      	ldr	r2, [r3, #4]
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	43db      	mvns	r3, r3
 80034fe:	401a      	ands	r2, r3
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	fb01 f303 	mul.w	r3, r1, r3
 8003508:	431a      	orrs	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	605a      	str	r2, [r3, #4]
}
 800350e:	bf00      	nop
 8003510:	3714      	adds	r7, #20
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr

0800351a <LL_GPIO_SetPinSpeed>:
{
 800351a:	b480      	push	{r7}
 800351c:	b08b      	sub	sp, #44	; 0x2c
 800351e:	af00      	add	r7, sp, #0
 8003520:	60f8      	str	r0, [r7, #12]
 8003522:	60b9      	str	r1, [r7, #8]
 8003524:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	fa93 f3a3 	rbit	r3, r3
 8003534:	613b      	str	r3, [r7, #16]
  return result;
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d101      	bne.n	8003544 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8003540:	2320      	movs	r3, #32
 8003542:	e003      	b.n	800354c <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8003544:	69bb      	ldr	r3, [r7, #24]
 8003546:	fab3 f383 	clz	r3, r3
 800354a:	b2db      	uxtb	r3, r3
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	2103      	movs	r1, #3
 8003550:	fa01 f303 	lsl.w	r3, r1, r3
 8003554:	43db      	mvns	r3, r3
 8003556:	401a      	ands	r2, r3
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355c:	6a3b      	ldr	r3, [r7, #32]
 800355e:	fa93 f3a3 	rbit	r3, r3
 8003562:	61fb      	str	r3, [r7, #28]
  return result;
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800356e:	2320      	movs	r3, #32
 8003570:	e003      	b.n	800357a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8003572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003574:	fab3 f383 	clz	r3, r3
 8003578:	b2db      	uxtb	r3, r3
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	6879      	ldr	r1, [r7, #4]
 800357e:	fa01 f303 	lsl.w	r3, r1, r3
 8003582:	431a      	orrs	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	609a      	str	r2, [r3, #8]
}
 8003588:	bf00      	nop
 800358a:	372c      	adds	r7, #44	; 0x2c
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr

08003594 <LL_GPIO_SetPinPull>:
{
 8003594:	b480      	push	{r7}
 8003596:	b08b      	sub	sp, #44	; 0x2c
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	68da      	ldr	r2, [r3, #12]
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	fa93 f3a3 	rbit	r3, r3
 80035ae:	613b      	str	r3, [r7, #16]
  return result;
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d101      	bne.n	80035be <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80035ba:	2320      	movs	r3, #32
 80035bc:	e003      	b.n	80035c6 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80035be:	69bb      	ldr	r3, [r7, #24]
 80035c0:	fab3 f383 	clz	r3, r3
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	005b      	lsls	r3, r3, #1
 80035c8:	2103      	movs	r1, #3
 80035ca:	fa01 f303 	lsl.w	r3, r1, r3
 80035ce:	43db      	mvns	r3, r3
 80035d0:	401a      	ands	r2, r3
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d6:	6a3b      	ldr	r3, [r7, #32]
 80035d8:	fa93 f3a3 	rbit	r3, r3
 80035dc:	61fb      	str	r3, [r7, #28]
  return result;
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80035e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d101      	bne.n	80035ec <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80035e8:	2320      	movs	r3, #32
 80035ea:	e003      	b.n	80035f4 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80035ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ee:	fab3 f383 	clz	r3, r3
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	005b      	lsls	r3, r3, #1
 80035f6:	6879      	ldr	r1, [r7, #4]
 80035f8:	fa01 f303 	lsl.w	r3, r1, r3
 80035fc:	431a      	orrs	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	60da      	str	r2, [r3, #12]
}
 8003602:	bf00      	nop
 8003604:	372c      	adds	r7, #44	; 0x2c
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr

0800360e <LL_GPIO_SetAFPin_0_7>:
{
 800360e:	b480      	push	{r7}
 8003610:	b08b      	sub	sp, #44	; 0x2c
 8003612:	af00      	add	r7, sp, #0
 8003614:	60f8      	str	r0, [r7, #12]
 8003616:	60b9      	str	r1, [r7, #8]
 8003618:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6a1a      	ldr	r2, [r3, #32]
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	fa93 f3a3 	rbit	r3, r3
 8003628:	613b      	str	r3, [r7, #16]
  return result;
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d101      	bne.n	8003638 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8003634:	2320      	movs	r3, #32
 8003636:	e003      	b.n	8003640 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	fab3 f383 	clz	r3, r3
 800363e:	b2db      	uxtb	r3, r3
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	210f      	movs	r1, #15
 8003644:	fa01 f303 	lsl.w	r3, r1, r3
 8003648:	43db      	mvns	r3, r3
 800364a:	401a      	ands	r2, r3
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003650:	6a3b      	ldr	r3, [r7, #32]
 8003652:	fa93 f3a3 	rbit	r3, r3
 8003656:	61fb      	str	r3, [r7, #28]
  return result;
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800365c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8003662:	2320      	movs	r3, #32
 8003664:	e003      	b.n	800366e <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8003666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003668:	fab3 f383 	clz	r3, r3
 800366c:	b2db      	uxtb	r3, r3
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	fa01 f303 	lsl.w	r3, r1, r3
 8003676:	431a      	orrs	r2, r3
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	621a      	str	r2, [r3, #32]
}
 800367c:	bf00      	nop
 800367e:	372c      	adds	r7, #44	; 0x2c
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <LL_GPIO_SetAFPin_8_15>:
{
 8003688:	b480      	push	{r7}
 800368a:	b08b      	sub	sp, #44	; 0x2c
 800368c:	af00      	add	r7, sp, #0
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	0a1b      	lsrs	r3, r3, #8
 800369c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	fa93 f3a3 	rbit	r3, r3
 80036a4:	613b      	str	r3, [r7, #16]
  return result;
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80036b0:	2320      	movs	r3, #32
 80036b2:	e003      	b.n	80036bc <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	fab3 f383 	clz	r3, r3
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	210f      	movs	r1, #15
 80036c0:	fa01 f303 	lsl.w	r3, r1, r3
 80036c4:	43db      	mvns	r3, r3
 80036c6:	401a      	ands	r2, r3
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	0a1b      	lsrs	r3, r3, #8
 80036cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ce:	6a3b      	ldr	r3, [r7, #32]
 80036d0:	fa93 f3a3 	rbit	r3, r3
 80036d4:	61fb      	str	r3, [r7, #28]
  return result;
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80036da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80036e0:	2320      	movs	r3, #32
 80036e2:	e003      	b.n	80036ec <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80036e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e6:	fab3 f383 	clz	r3, r3
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	fa01 f303 	lsl.w	r3, r1, r3
 80036f4:	431a      	orrs	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80036fa:	bf00      	nop
 80036fc:	372c      	adds	r7, #44	; 0x2c
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr

08003706 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003706:	b580      	push	{r7, lr}
 8003708:	b088      	sub	sp, #32
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
 800370e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	fa93 f3a3 	rbit	r3, r3
 800371c:	60fb      	str	r3, [r7, #12]
  return result;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d101      	bne.n	800372c <LL_GPIO_Init+0x26>
    return 32U;
 8003728:	2320      	movs	r3, #32
 800372a:	e003      	b.n	8003734 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	fab3 f383 	clz	r3, r3
 8003732:	b2db      	uxtb	r3, r3
 8003734:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8003736:	e040      	b.n	80037ba <LL_GPIO_Init+0xb4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	2101      	movs	r1, #1
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	fa01 f303 	lsl.w	r3, r1, r3
 8003744:	4013      	ands	r3, r2
 8003746:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d032      	beq.n	80037b4 <LL_GPIO_Init+0xae>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	461a      	mov	r2, r3
 8003754:	69b9      	ldr	r1, [r7, #24]
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f7ff fe8a 	bl	8003470 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d003      	beq.n	800376c <LL_GPIO_Init+0x66>
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b02      	cmp	r3, #2
 800376a:	d106      	bne.n	800377a <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	461a      	mov	r2, r3
 8003772:	69b9      	ldr	r1, [r7, #24]
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7ff fed0 	bl	800351a <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	461a      	mov	r2, r3
 8003780:	69b9      	ldr	r1, [r7, #24]
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f7ff ff06 	bl	8003594 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	2b02      	cmp	r3, #2
 800378e:	d111      	bne.n	80037b4 <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	2bff      	cmp	r3, #255	; 0xff
 8003794:	d807      	bhi.n	80037a6 <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	461a      	mov	r2, r3
 800379c:	69b9      	ldr	r1, [r7, #24]
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f7ff ff35 	bl	800360e <LL_GPIO_SetAFPin_0_7>
 80037a4:	e006      	b.n	80037b4 <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	695b      	ldr	r3, [r3, #20]
 80037aa:	461a      	mov	r2, r3
 80037ac:	69b9      	ldr	r1, [r7, #24]
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f7ff ff6a 	bl	8003688 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	3301      	adds	r3, #1
 80037b8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	fa22 f303 	lsr.w	r3, r2, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1b7      	bne.n	8003738 <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d003      	beq.n	80037d8 <LL_GPIO_Init+0xd2>
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d107      	bne.n	80037e8 <LL_GPIO_Init+0xe2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	6819      	ldr	r1, [r3, #0]
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	461a      	mov	r2, r3
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7ff fe81 	bl	80034ea <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3720      	adds	r7, #32
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
	...

080037f4 <LL_RCC_HSI_IsReady>:
{
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 80037f8:	4b07      	ldr	r3, [pc, #28]	; (8003818 <LL_RCC_HSI_IsReady+0x24>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003800:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003804:	d101      	bne.n	800380a <LL_RCC_HSI_IsReady+0x16>
 8003806:	2301      	movs	r3, #1
 8003808:	e000      	b.n	800380c <LL_RCC_HSI_IsReady+0x18>
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	40021000 	.word	0x40021000

0800381c <LL_RCC_LSE_IsReady>:
{
 800381c:	b480      	push	{r7}
 800381e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8003820:	4b07      	ldr	r3, [pc, #28]	; (8003840 <LL_RCC_LSE_IsReady+0x24>)
 8003822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003826:	f003 0302 	and.w	r3, r3, #2
 800382a:	2b02      	cmp	r3, #2
 800382c:	d101      	bne.n	8003832 <LL_RCC_LSE_IsReady+0x16>
 800382e:	2301      	movs	r3, #1
 8003830:	e000      	b.n	8003834 <LL_RCC_LSE_IsReady+0x18>
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	40021000 	.word	0x40021000

08003844 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8003844:	b480      	push	{r7}
 8003846:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 8003848:	4b06      	ldr	r3, [pc, #24]	; (8003864 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0308 	and.w	r3, r3, #8
 8003850:	2b08      	cmp	r3, #8
 8003852:	d101      	bne.n	8003858 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 8003854:	2301      	movs	r3, #1
 8003856:	e000      	b.n	800385a <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	40021000 	.word	0x40021000

08003868 <LL_RCC_MSI_GetRange>:
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800386c:	4b04      	ldr	r3, [pc, #16]	; (8003880 <LL_RCC_MSI_GetRange+0x18>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003874:	4618      	mov	r0, r3
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	40021000 	.word	0x40021000

08003884 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8003888:	4b04      	ldr	r3, [pc, #16]	; (800389c <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 800388a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800388e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8003892:	4618      	mov	r0, r3
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	40021000 	.word	0x40021000

080038a0 <LL_RCC_GetSysClkSource>:
{
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80038a4:	4b04      	ldr	r3, [pc, #16]	; (80038b8 <LL_RCC_GetSysClkSource+0x18>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f003 030c 	and.w	r3, r3, #12
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	40021000 	.word	0x40021000

080038bc <LL_RCC_GetAHBPrescaler>:
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80038c0:	4b04      	ldr	r3, [pc, #16]	; (80038d4 <LL_RCC_GetAHBPrescaler+0x18>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	40021000 	.word	0x40021000

080038d8 <LL_RCC_GetAPB1Prescaler>:
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80038dc:	4b04      	ldr	r3, [pc, #16]	; (80038f0 <LL_RCC_GetAPB1Prescaler+0x18>)
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	40021000 	.word	0x40021000

080038f4 <LL_RCC_GetAPB2Prescaler>:
{
 80038f4:	b480      	push	{r7}
 80038f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80038f8:	4b04      	ldr	r3, [pc, #16]	; (800390c <LL_RCC_GetAPB2Prescaler+0x18>)
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003900:	4618      	mov	r0, r3
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	40021000 	.word	0x40021000

08003910 <LL_RCC_GetUSARTClockSource>:
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8003918:	4b06      	ldr	r3, [pc, #24]	; (8003934 <LL_RCC_GetUSARTClockSource+0x24>)
 800391a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	401a      	ands	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	041b      	lsls	r3, r3, #16
 8003926:	4313      	orrs	r3, r2
}
 8003928:	4618      	mov	r0, r3
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr
 8003934:	40021000 	.word	0x40021000

08003938 <LL_RCC_GetUARTClockSource>:
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8003940:	4b06      	ldr	r3, [pc, #24]	; (800395c <LL_RCC_GetUARTClockSource+0x24>)
 8003942:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	401a      	ands	r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	041b      	lsls	r3, r3, #16
 800394e:	4313      	orrs	r3, r2
}
 8003950:	4618      	mov	r0, r3
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr
 800395c:	40021000 	.word	0x40021000

08003960 <LL_RCC_PLL_GetMainSource>:
{
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003964:	4b04      	ldr	r3, [pc, #16]	; (8003978 <LL_RCC_PLL_GetMainSource+0x18>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	f003 0303 	and.w	r3, r3, #3
}
 800396c:	4618      	mov	r0, r3
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	40021000 	.word	0x40021000

0800397c <LL_RCC_PLL_GetN>:
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003980:	4b04      	ldr	r3, [pc, #16]	; (8003994 <LL_RCC_PLL_GetN+0x18>)
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	0a1b      	lsrs	r3, r3, #8
 8003986:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800398a:	4618      	mov	r0, r3
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	40021000 	.word	0x40021000

08003998 <LL_RCC_PLL_GetR>:
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800399c:	4b04      	ldr	r3, [pc, #16]	; (80039b0 <LL_RCC_PLL_GetR+0x18>)
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	40021000 	.word	0x40021000

080039b4 <LL_RCC_PLL_GetDivider>:
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80039b8:	4b04      	ldr	r3, [pc, #16]	; (80039cc <LL_RCC_PLL_GetDivider+0x18>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	46bd      	mov	sp, r7
 80039c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c8:	4770      	bx	lr
 80039ca:	bf00      	nop
 80039cc:	40021000 	.word	0x40021000

080039d0 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80039d8:	2300      	movs	r3, #0
 80039da:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2b03      	cmp	r3, #3
 80039e0:	d137      	bne.n	8003a52 <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f7ff ff94 	bl	8003910 <LL_RCC_GetUSARTClockSource>
 80039e8:	4603      	mov	r3, r0
 80039ea:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 80039ee:	2b03      	cmp	r3, #3
 80039f0:	f200 80b2 	bhi.w	8003b58 <LL_RCC_GetUSARTClockFreq+0x188>
 80039f4:	a201      	add	r2, pc, #4	; (adr r2, 80039fc <LL_RCC_GetUSARTClockFreq+0x2c>)
 80039f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039fa:	bf00      	nop
 80039fc:	08003a3b 	.word	0x08003a3b
 8003a00:	08003a0d 	.word	0x08003a0d
 8003a04:	08003a15 	.word	0x08003a15
 8003a08:	08003a27 	.word	0x08003a27
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003a0c:	f000 f952 	bl	8003cb4 <RCC_GetSystemClockFreq>
 8003a10:	60f8      	str	r0, [r7, #12]
        break;
 8003a12:	e0b2      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003a14:	f7ff feee 	bl	80037f4 <LL_RCC_HSI_IsReady>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f000 809e 	beq.w	8003b5c <LL_RCC_GetUSARTClockFreq+0x18c>
        {
          usart_frequency = HSI_VALUE;
 8003a20:	4b58      	ldr	r3, [pc, #352]	; (8003b84 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8003a22:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003a24:	e09a      	b.n	8003b5c <LL_RCC_GetUSARTClockFreq+0x18c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003a26:	f7ff fef9 	bl	800381c <LL_RCC_LSE_IsReady>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 8097 	beq.w	8003b60 <LL_RCC_GetUSARTClockFreq+0x190>
        {
          usart_frequency = LSE_VALUE;
 8003a32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a36:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003a38:	e092      	b.n	8003b60 <LL_RCC_GetUSARTClockFreq+0x190>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003a3a:	f000 f93b 	bl	8003cb4 <RCC_GetSystemClockFreq>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	4618      	mov	r0, r3
 8003a42:	f000 f9c7 	bl	8003dd4 <RCC_GetHCLKClockFreq>
 8003a46:	4603      	mov	r3, r0
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f000 f9ed 	bl	8003e28 <RCC_GetPCLK2ClockFreq>
 8003a4e:	60f8      	str	r0, [r7, #12]
        break;
 8003a50:	e093      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b0c      	cmp	r3, #12
 8003a56:	d146      	bne.n	8003ae6 <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f7ff ff59 	bl	8003910 <LL_RCC_GetUSARTClockSource>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8003a64:	2b0c      	cmp	r3, #12
 8003a66:	d87d      	bhi.n	8003b64 <LL_RCC_GetUSARTClockFreq+0x194>
 8003a68:	a201      	add	r2, pc, #4	; (adr r2, 8003a70 <LL_RCC_GetUSARTClockFreq+0xa0>)
 8003a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a6e:	bf00      	nop
 8003a70:	08003acf 	.word	0x08003acf
 8003a74:	08003b65 	.word	0x08003b65
 8003a78:	08003b65 	.word	0x08003b65
 8003a7c:	08003b65 	.word	0x08003b65
 8003a80:	08003aa5 	.word	0x08003aa5
 8003a84:	08003b65 	.word	0x08003b65
 8003a88:	08003b65 	.word	0x08003b65
 8003a8c:	08003b65 	.word	0x08003b65
 8003a90:	08003aad 	.word	0x08003aad
 8003a94:	08003b65 	.word	0x08003b65
 8003a98:	08003b65 	.word	0x08003b65
 8003a9c:	08003b65 	.word	0x08003b65
 8003aa0:	08003abd 	.word	0x08003abd
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003aa4:	f000 f906 	bl	8003cb4 <RCC_GetSystemClockFreq>
 8003aa8:	60f8      	str	r0, [r7, #12]
        break;
 8003aaa:	e066      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003aac:	f7ff fea2 	bl	80037f4 <LL_RCC_HSI_IsReady>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d058      	beq.n	8003b68 <LL_RCC_GetUSARTClockFreq+0x198>
        {
          usart_frequency = HSI_VALUE;
 8003ab6:	4b33      	ldr	r3, [pc, #204]	; (8003b84 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8003ab8:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003aba:	e055      	b.n	8003b68 <LL_RCC_GetUSARTClockFreq+0x198>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003abc:	f7ff feae 	bl	800381c <LL_RCC_LSE_IsReady>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d052      	beq.n	8003b6c <LL_RCC_GetUSARTClockFreq+0x19c>
        {
          usart_frequency = LSE_VALUE;
 8003ac6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003aca:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003acc:	e04e      	b.n	8003b6c <LL_RCC_GetUSARTClockFreq+0x19c>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003ace:	f000 f8f1 	bl	8003cb4 <RCC_GetSystemClockFreq>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f000 f97d 	bl	8003dd4 <RCC_GetHCLKClockFreq>
 8003ada:	4603      	mov	r3, r0
 8003adc:	4618      	mov	r0, r3
 8003ade:	f000 f98f 	bl	8003e00 <RCC_GetPCLK1ClockFreq>
 8003ae2:	60f8      	str	r0, [r7, #12]
        break;
 8003ae4:	e049      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2b30      	cmp	r3, #48	; 0x30
 8003aea:	d141      	bne.n	8003b70 <LL_RCC_GetUSARTClockFreq+0x1a0>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f7ff ff0f 	bl	8003910 <LL_RCC_GetUSARTClockSource>
 8003af2:	4603      	mov	r3, r0
 8003af4:	4a24      	ldr	r2, [pc, #144]	; (8003b88 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d00d      	beq.n	8003b16 <LL_RCC_GetUSARTClockFreq+0x146>
 8003afa:	4a23      	ldr	r2, [pc, #140]	; (8003b88 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d803      	bhi.n	8003b08 <LL_RCC_GetUSARTClockFreq+0x138>
 8003b00:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003b04:	d01c      	beq.n	8003b40 <LL_RCC_GetUSARTClockFreq+0x170>
        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
          break;

        default:
          break;
 8003b06:	e038      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003b08:	4a20      	ldr	r2, [pc, #128]	; (8003b8c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d007      	beq.n	8003b1e <LL_RCC_GetUSARTClockFreq+0x14e>
 8003b0e:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8003b12:	d00c      	beq.n	8003b2e <LL_RCC_GetUSARTClockFreq+0x15e>
          break;
 8003b14:	e031      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>
          usart_frequency = RCC_GetSystemClockFreq();
 8003b16:	f000 f8cd 	bl	8003cb4 <RCC_GetSystemClockFreq>
 8003b1a:	60f8      	str	r0, [r7, #12]
          break;
 8003b1c:	e02d      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>
          if (LL_RCC_HSI_IsReady() != 0U)
 8003b1e:	f7ff fe69 	bl	80037f4 <LL_RCC_HSI_IsReady>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d025      	beq.n	8003b74 <LL_RCC_GetUSARTClockFreq+0x1a4>
            usart_frequency = HSI_VALUE;
 8003b28:	4b16      	ldr	r3, [pc, #88]	; (8003b84 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8003b2a:	60fb      	str	r3, [r7, #12]
          break;
 8003b2c:	e022      	b.n	8003b74 <LL_RCC_GetUSARTClockFreq+0x1a4>
          if (LL_RCC_LSE_IsReady() != 0U)
 8003b2e:	f7ff fe75 	bl	800381c <LL_RCC_LSE_IsReady>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d01f      	beq.n	8003b78 <LL_RCC_GetUSARTClockFreq+0x1a8>
            usart_frequency = LSE_VALUE;
 8003b38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b3c:	60fb      	str	r3, [r7, #12]
          break;
 8003b3e:	e01b      	b.n	8003b78 <LL_RCC_GetUSARTClockFreq+0x1a8>
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003b40:	f000 f8b8 	bl	8003cb4 <RCC_GetSystemClockFreq>
 8003b44:	4603      	mov	r3, r0
 8003b46:	4618      	mov	r0, r3
 8003b48:	f000 f944 	bl	8003dd4 <RCC_GetHCLKClockFreq>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 f956 	bl	8003e00 <RCC_GetPCLK1ClockFreq>
 8003b54:	60f8      	str	r0, [r7, #12]
          break;
 8003b56:	e010      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 8003b58:	bf00      	nop
 8003b5a:	e00e      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 8003b5c:	bf00      	nop
 8003b5e:	e00c      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 8003b60:	bf00      	nop
 8003b62:	e00a      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 8003b64:	bf00      	nop
 8003b66:	e008      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 8003b68:	bf00      	nop
 8003b6a:	e006      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>
        break;
 8003b6c:	bf00      	nop
 8003b6e:	e004      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>
      }
    }
 8003b70:	bf00      	nop
 8003b72:	e002      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>
          break;
 8003b74:	bf00      	nop
 8003b76:	e000      	b.n	8003b7a <LL_RCC_GetUSARTClockFreq+0x1aa>
          break;
 8003b78:	bf00      	nop
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3710      	adds	r7, #16
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	00f42400 	.word	0x00f42400
 8003b88:	00300010 	.word	0x00300010
 8003b8c:	00300020 	.word	0x00300020

08003b90 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2bc0      	cmp	r3, #192	; 0xc0
 8003ba0:	d135      	bne.n	8003c0e <LL_RCC_GetUARTClockFreq+0x7e>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f7ff fec8 	bl	8003938 <LL_RCC_GetUARTClockSource>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	4a3d      	ldr	r2, [pc, #244]	; (8003ca0 <LL_RCC_GetUARTClockFreq+0x110>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d00d      	beq.n	8003bcc <LL_RCC_GetUARTClockFreq+0x3c>
 8003bb0:	4a3b      	ldr	r2, [pc, #236]	; (8003ca0 <LL_RCC_GetUARTClockFreq+0x110>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d803      	bhi.n	8003bbe <LL_RCC_GetUARTClockFreq+0x2e>
 8003bb6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003bba:	d01c      	beq.n	8003bf6 <LL_RCC_GetUARTClockFreq+0x66>
      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
        break;

      default:
        break;
 8003bbc:	e02c      	b.n	8003c18 <LL_RCC_GetUARTClockFreq+0x88>
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8003bbe:	4a39      	ldr	r2, [pc, #228]	; (8003ca4 <LL_RCC_GetUARTClockFreq+0x114>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d007      	beq.n	8003bd4 <LL_RCC_GetUARTClockFreq+0x44>
 8003bc4:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8003bc8:	d00c      	beq.n	8003be4 <LL_RCC_GetUARTClockFreq+0x54>
        break;
 8003bca:	e025      	b.n	8003c18 <LL_RCC_GetUARTClockFreq+0x88>
        uart_frequency = RCC_GetSystemClockFreq();
 8003bcc:	f000 f872 	bl	8003cb4 <RCC_GetSystemClockFreq>
 8003bd0:	60f8      	str	r0, [r7, #12]
        break;
 8003bd2:	e021      	b.n	8003c18 <LL_RCC_GetUARTClockFreq+0x88>
        if (LL_RCC_HSI_IsReady() != 0U)
 8003bd4:	f7ff fe0e 	bl	80037f4 <LL_RCC_HSI_IsReady>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d019      	beq.n	8003c12 <LL_RCC_GetUARTClockFreq+0x82>
          uart_frequency = HSI_VALUE;
 8003bde:	4b32      	ldr	r3, [pc, #200]	; (8003ca8 <LL_RCC_GetUARTClockFreq+0x118>)
 8003be0:	60fb      	str	r3, [r7, #12]
        break;
 8003be2:	e016      	b.n	8003c12 <LL_RCC_GetUARTClockFreq+0x82>
        if (LL_RCC_LSE_IsReady() != 0U)
 8003be4:	f7ff fe1a 	bl	800381c <LL_RCC_LSE_IsReady>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d013      	beq.n	8003c16 <LL_RCC_GetUARTClockFreq+0x86>
          uart_frequency = LSE_VALUE;
 8003bee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003bf2:	60fb      	str	r3, [r7, #12]
        break;
 8003bf4:	e00f      	b.n	8003c16 <LL_RCC_GetUARTClockFreq+0x86>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003bf6:	f000 f85d 	bl	8003cb4 <RCC_GetSystemClockFreq>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f000 f8e9 	bl	8003dd4 <RCC_GetHCLKClockFreq>
 8003c02:	4603      	mov	r3, r0
 8003c04:	4618      	mov	r0, r3
 8003c06:	f000 f8fb 	bl	8003e00 <RCC_GetPCLK1ClockFreq>
 8003c0a:	60f8      	str	r0, [r7, #12]
        break;
 8003c0c:	e004      	b.n	8003c18 <LL_RCC_GetUARTClockFreq+0x88>
    }
  }
 8003c0e:	bf00      	nop
 8003c10:	e002      	b.n	8003c18 <LL_RCC_GetUARTClockFreq+0x88>
        break;
 8003c12:	bf00      	nop
 8003c14:	e000      	b.n	8003c18 <LL_RCC_GetUARTClockFreq+0x88>
        break;
 8003c16:	bf00      	nop
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c1e:	d135      	bne.n	8003c8c <LL_RCC_GetUARTClockFreq+0xfc>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f7ff fe89 	bl	8003938 <LL_RCC_GetUARTClockSource>
 8003c26:	4603      	mov	r3, r0
 8003c28:	4a20      	ldr	r2, [pc, #128]	; (8003cac <LL_RCC_GetUARTClockFreq+0x11c>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d00d      	beq.n	8003c4a <LL_RCC_GetUARTClockFreq+0xba>
 8003c2e:	4a1f      	ldr	r2, [pc, #124]	; (8003cac <LL_RCC_GetUARTClockFreq+0x11c>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d803      	bhi.n	8003c3c <LL_RCC_GetUARTClockFreq+0xac>
 8003c34:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003c38:	d01c      	beq.n	8003c74 <LL_RCC_GetUARTClockFreq+0xe4>
      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
        break;

      default:
        break;
 8003c3a:	e02c      	b.n	8003c96 <LL_RCC_GetUARTClockFreq+0x106>
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8003c3c:	4a1c      	ldr	r2, [pc, #112]	; (8003cb0 <LL_RCC_GetUARTClockFreq+0x120>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d007      	beq.n	8003c52 <LL_RCC_GetUARTClockFreq+0xc2>
 8003c42:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8003c46:	d00c      	beq.n	8003c62 <LL_RCC_GetUARTClockFreq+0xd2>
        break;
 8003c48:	e025      	b.n	8003c96 <LL_RCC_GetUARTClockFreq+0x106>
        uart_frequency = RCC_GetSystemClockFreq();
 8003c4a:	f000 f833 	bl	8003cb4 <RCC_GetSystemClockFreq>
 8003c4e:	60f8      	str	r0, [r7, #12]
        break;
 8003c50:	e021      	b.n	8003c96 <LL_RCC_GetUARTClockFreq+0x106>
        if (LL_RCC_HSI_IsReady() != 0U)
 8003c52:	f7ff fdcf 	bl	80037f4 <LL_RCC_HSI_IsReady>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d019      	beq.n	8003c90 <LL_RCC_GetUARTClockFreq+0x100>
          uart_frequency = HSI_VALUE;
 8003c5c:	4b12      	ldr	r3, [pc, #72]	; (8003ca8 <LL_RCC_GetUARTClockFreq+0x118>)
 8003c5e:	60fb      	str	r3, [r7, #12]
        break;
 8003c60:	e016      	b.n	8003c90 <LL_RCC_GetUARTClockFreq+0x100>
        if (LL_RCC_LSE_IsReady() != 0U)
 8003c62:	f7ff fddb 	bl	800381c <LL_RCC_LSE_IsReady>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d013      	beq.n	8003c94 <LL_RCC_GetUARTClockFreq+0x104>
          uart_frequency = LSE_VALUE;
 8003c6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c70:	60fb      	str	r3, [r7, #12]
        break;
 8003c72:	e00f      	b.n	8003c94 <LL_RCC_GetUARTClockFreq+0x104>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003c74:	f000 f81e 	bl	8003cb4 <RCC_GetSystemClockFreq>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f000 f8aa 	bl	8003dd4 <RCC_GetHCLKClockFreq>
 8003c80:	4603      	mov	r3, r0
 8003c82:	4618      	mov	r0, r3
 8003c84:	f000 f8bc 	bl	8003e00 <RCC_GetPCLK1ClockFreq>
 8003c88:	60f8      	str	r0, [r7, #12]
        break;
 8003c8a:	e004      	b.n	8003c96 <LL_RCC_GetUARTClockFreq+0x106>
    }
  }
 8003c8c:	bf00      	nop
 8003c8e:	e002      	b.n	8003c96 <LL_RCC_GetUARTClockFreq+0x106>
        break;
 8003c90:	bf00      	nop
 8003c92:	e000      	b.n	8003c96 <LL_RCC_GetUARTClockFreq+0x106>
        break;
 8003c94:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8003c96:	68fb      	ldr	r3, [r7, #12]
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3710      	adds	r7, #16
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	00c00040 	.word	0x00c00040
 8003ca4:	00c00080 	.word	0x00c00080
 8003ca8:	00f42400 	.word	0x00f42400
 8003cac:	03000100 	.word	0x03000100
 8003cb0:	03000200 	.word	0x03000200

08003cb4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003cba:	f7ff fdf1 	bl	80038a0 <LL_RCC_GetSysClkSource>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b0c      	cmp	r3, #12
 8003cc2:	d851      	bhi.n	8003d68 <RCC_GetSystemClockFreq+0xb4>
 8003cc4:	a201      	add	r2, pc, #4	; (adr r2, 8003ccc <RCC_GetSystemClockFreq+0x18>)
 8003cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cca:	bf00      	nop
 8003ccc:	08003d01 	.word	0x08003d01
 8003cd0:	08003d69 	.word	0x08003d69
 8003cd4:	08003d69 	.word	0x08003d69
 8003cd8:	08003d69 	.word	0x08003d69
 8003cdc:	08003d55 	.word	0x08003d55
 8003ce0:	08003d69 	.word	0x08003d69
 8003ce4:	08003d69 	.word	0x08003d69
 8003ce8:	08003d69 	.word	0x08003d69
 8003cec:	08003d5b 	.word	0x08003d5b
 8003cf0:	08003d69 	.word	0x08003d69
 8003cf4:	08003d69 	.word	0x08003d69
 8003cf8:	08003d69 	.word	0x08003d69
 8003cfc:	08003d61 	.word	0x08003d61
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003d00:	f7ff fda0 	bl	8003844 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d111      	bne.n	8003d2e <RCC_GetSystemClockFreq+0x7a>
 8003d0a:	f7ff fd9b 	bl	8003844 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d004      	beq.n	8003d1e <RCC_GetSystemClockFreq+0x6a>
 8003d14:	f7ff fda8 	bl	8003868 <LL_RCC_MSI_GetRange>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	0a1b      	lsrs	r3, r3, #8
 8003d1c:	e003      	b.n	8003d26 <RCC_GetSystemClockFreq+0x72>
 8003d1e:	f7ff fdb1 	bl	8003884 <LL_RCC_MSI_GetRangeAfterStandby>
 8003d22:	4603      	mov	r3, r0
 8003d24:	0a1b      	lsrs	r3, r3, #8
 8003d26:	4a28      	ldr	r2, [pc, #160]	; (8003dc8 <RCC_GetSystemClockFreq+0x114>)
 8003d28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d2c:	e010      	b.n	8003d50 <RCC_GetSystemClockFreq+0x9c>
 8003d2e:	f7ff fd89 	bl	8003844 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d004      	beq.n	8003d42 <RCC_GetSystemClockFreq+0x8e>
 8003d38:	f7ff fd96 	bl	8003868 <LL_RCC_MSI_GetRange>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	091b      	lsrs	r3, r3, #4
 8003d40:	e003      	b.n	8003d4a <RCC_GetSystemClockFreq+0x96>
 8003d42:	f7ff fd9f 	bl	8003884 <LL_RCC_MSI_GetRangeAfterStandby>
 8003d46:	4603      	mov	r3, r0
 8003d48:	091b      	lsrs	r3, r3, #4
 8003d4a:	4a1f      	ldr	r2, [pc, #124]	; (8003dc8 <RCC_GetSystemClockFreq+0x114>)
 8003d4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d50:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003d52:	e033      	b.n	8003dbc <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003d54:	4b1d      	ldr	r3, [pc, #116]	; (8003dcc <RCC_GetSystemClockFreq+0x118>)
 8003d56:	607b      	str	r3, [r7, #4]
      break;
 8003d58:	e030      	b.n	8003dbc <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003d5a:	4b1d      	ldr	r3, [pc, #116]	; (8003dd0 <RCC_GetSystemClockFreq+0x11c>)
 8003d5c:	607b      	str	r3, [r7, #4]
      break;
 8003d5e:	e02d      	b.n	8003dbc <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8003d60:	f000 f876 	bl	8003e50 <RCC_PLL_GetFreqDomain_SYS>
 8003d64:	6078      	str	r0, [r7, #4]
      break;
 8003d66:	e029      	b.n	8003dbc <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003d68:	f7ff fd6c 	bl	8003844 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d111      	bne.n	8003d96 <RCC_GetSystemClockFreq+0xe2>
 8003d72:	f7ff fd67 	bl	8003844 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d004      	beq.n	8003d86 <RCC_GetSystemClockFreq+0xd2>
 8003d7c:	f7ff fd74 	bl	8003868 <LL_RCC_MSI_GetRange>
 8003d80:	4603      	mov	r3, r0
 8003d82:	0a1b      	lsrs	r3, r3, #8
 8003d84:	e003      	b.n	8003d8e <RCC_GetSystemClockFreq+0xda>
 8003d86:	f7ff fd7d 	bl	8003884 <LL_RCC_MSI_GetRangeAfterStandby>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	0a1b      	lsrs	r3, r3, #8
 8003d8e:	4a0e      	ldr	r2, [pc, #56]	; (8003dc8 <RCC_GetSystemClockFreq+0x114>)
 8003d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d94:	e010      	b.n	8003db8 <RCC_GetSystemClockFreq+0x104>
 8003d96:	f7ff fd55 	bl	8003844 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d004      	beq.n	8003daa <RCC_GetSystemClockFreq+0xf6>
 8003da0:	f7ff fd62 	bl	8003868 <LL_RCC_MSI_GetRange>
 8003da4:	4603      	mov	r3, r0
 8003da6:	091b      	lsrs	r3, r3, #4
 8003da8:	e003      	b.n	8003db2 <RCC_GetSystemClockFreq+0xfe>
 8003daa:	f7ff fd6b 	bl	8003884 <LL_RCC_MSI_GetRangeAfterStandby>
 8003dae:	4603      	mov	r3, r0
 8003db0:	091b      	lsrs	r3, r3, #4
 8003db2:	4a05      	ldr	r2, [pc, #20]	; (8003dc8 <RCC_GetSystemClockFreq+0x114>)
 8003db4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003db8:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003dba:	bf00      	nop
  }

  return frequency;
 8003dbc:	687b      	ldr	r3, [r7, #4]
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3708      	adds	r7, #8
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	08006964 	.word	0x08006964
 8003dcc:	00f42400 	.word	0x00f42400
 8003dd0:	007a1200 	.word	0x007a1200

08003dd4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003ddc:	f7ff fd6e 	bl	80038bc <LL_RCC_GetAHBPrescaler>
 8003de0:	4603      	mov	r3, r0
 8003de2:	091b      	lsrs	r3, r3, #4
 8003de4:	f003 030f 	and.w	r3, r3, #15
 8003de8:	4a04      	ldr	r2, [pc, #16]	; (8003dfc <RCC_GetHCLKClockFreq+0x28>)
 8003dea:	5cd3      	ldrb	r3, [r2, r3]
 8003dec:	461a      	mov	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	40d3      	lsrs	r3, r2
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3708      	adds	r7, #8
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	0800694c 	.word	0x0800694c

08003e00 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003e08:	f7ff fd66 	bl	80038d8 <LL_RCC_GetAPB1Prescaler>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	0a1b      	lsrs	r3, r3, #8
 8003e10:	4a04      	ldr	r2, [pc, #16]	; (8003e24 <RCC_GetPCLK1ClockFreq+0x24>)
 8003e12:	5cd3      	ldrb	r3, [r2, r3]
 8003e14:	461a      	mov	r2, r3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	40d3      	lsrs	r3, r2
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3708      	adds	r7, #8
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	0800695c 	.word	0x0800695c

08003e28 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003e30:	f7ff fd60 	bl	80038f4 <LL_RCC_GetAPB2Prescaler>
 8003e34:	4603      	mov	r3, r0
 8003e36:	0adb      	lsrs	r3, r3, #11
 8003e38:	4a04      	ldr	r2, [pc, #16]	; (8003e4c <RCC_GetPCLK2ClockFreq+0x24>)
 8003e3a:	5cd3      	ldrb	r3, [r2, r3]
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	40d3      	lsrs	r3, r2
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3708      	adds	r7, #8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	0800695c 	.word	0x0800695c

08003e50 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8003e50:	b590      	push	{r4, r7, lr}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003e56:	f7ff fd83 	bl	8003960 <LL_RCC_PLL_GetMainSource>
 8003e5a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d02d      	beq.n	8003ebe <RCC_PLL_GetFreqDomain_SYS+0x6e>
 8003e62:	2b03      	cmp	r3, #3
 8003e64:	d02e      	beq.n	8003ec4 <RCC_PLL_GetFreqDomain_SYS+0x74>
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d12f      	bne.n	8003eca <RCC_PLL_GetFreqDomain_SYS+0x7a>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003e6a:	f7ff fceb 	bl	8003844 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d111      	bne.n	8003e98 <RCC_PLL_GetFreqDomain_SYS+0x48>
 8003e74:	f7ff fce6 	bl	8003844 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d004      	beq.n	8003e88 <RCC_PLL_GetFreqDomain_SYS+0x38>
 8003e7e:	f7ff fcf3 	bl	8003868 <LL_RCC_MSI_GetRange>
 8003e82:	4603      	mov	r3, r0
 8003e84:	0a1b      	lsrs	r3, r3, #8
 8003e86:	e003      	b.n	8003e90 <RCC_PLL_GetFreqDomain_SYS+0x40>
 8003e88:	f7ff fcfc 	bl	8003884 <LL_RCC_MSI_GetRangeAfterStandby>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	0a1b      	lsrs	r3, r3, #8
 8003e90:	4a2f      	ldr	r2, [pc, #188]	; (8003f50 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 8003e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e96:	e010      	b.n	8003eba <RCC_PLL_GetFreqDomain_SYS+0x6a>
 8003e98:	f7ff fcd4 	bl	8003844 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d004      	beq.n	8003eac <RCC_PLL_GetFreqDomain_SYS+0x5c>
 8003ea2:	f7ff fce1 	bl	8003868 <LL_RCC_MSI_GetRange>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	091b      	lsrs	r3, r3, #4
 8003eaa:	e003      	b.n	8003eb4 <RCC_PLL_GetFreqDomain_SYS+0x64>
 8003eac:	f7ff fcea 	bl	8003884 <LL_RCC_MSI_GetRangeAfterStandby>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	091b      	lsrs	r3, r3, #4
 8003eb4:	4a26      	ldr	r2, [pc, #152]	; (8003f50 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 8003eb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eba:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003ebc:	e02f      	b.n	8003f1e <RCC_PLL_GetFreqDomain_SYS+0xce>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003ebe:	4b25      	ldr	r3, [pc, #148]	; (8003f54 <RCC_PLL_GetFreqDomain_SYS+0x104>)
 8003ec0:	607b      	str	r3, [r7, #4]
      break;
 8003ec2:	e02c      	b.n	8003f1e <RCC_PLL_GetFreqDomain_SYS+0xce>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003ec4:	4b24      	ldr	r3, [pc, #144]	; (8003f58 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8003ec6:	607b      	str	r3, [r7, #4]
      break;
 8003ec8:	e029      	b.n	8003f1e <RCC_PLL_GetFreqDomain_SYS+0xce>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003eca:	f7ff fcbb 	bl	8003844 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d111      	bne.n	8003ef8 <RCC_PLL_GetFreqDomain_SYS+0xa8>
 8003ed4:	f7ff fcb6 	bl	8003844 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d004      	beq.n	8003ee8 <RCC_PLL_GetFreqDomain_SYS+0x98>
 8003ede:	f7ff fcc3 	bl	8003868 <LL_RCC_MSI_GetRange>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	0a1b      	lsrs	r3, r3, #8
 8003ee6:	e003      	b.n	8003ef0 <RCC_PLL_GetFreqDomain_SYS+0xa0>
 8003ee8:	f7ff fccc 	bl	8003884 <LL_RCC_MSI_GetRangeAfterStandby>
 8003eec:	4603      	mov	r3, r0
 8003eee:	0a1b      	lsrs	r3, r3, #8
 8003ef0:	4a17      	ldr	r2, [pc, #92]	; (8003f50 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 8003ef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ef6:	e010      	b.n	8003f1a <RCC_PLL_GetFreqDomain_SYS+0xca>
 8003ef8:	f7ff fca4 	bl	8003844 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d004      	beq.n	8003f0c <RCC_PLL_GetFreqDomain_SYS+0xbc>
 8003f02:	f7ff fcb1 	bl	8003868 <LL_RCC_MSI_GetRange>
 8003f06:	4603      	mov	r3, r0
 8003f08:	091b      	lsrs	r3, r3, #4
 8003f0a:	e003      	b.n	8003f14 <RCC_PLL_GetFreqDomain_SYS+0xc4>
 8003f0c:	f7ff fcba 	bl	8003884 <LL_RCC_MSI_GetRangeAfterStandby>
 8003f10:	4603      	mov	r3, r0
 8003f12:	091b      	lsrs	r3, r3, #4
 8003f14:	4a0e      	ldr	r2, [pc, #56]	; (8003f50 <RCC_PLL_GetFreqDomain_SYS+0x100>)
 8003f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f1a:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003f1c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003f1e:	f7ff fd49 	bl	80039b4 <LL_RCC_PLL_GetDivider>
 8003f22:	4603      	mov	r3, r0
 8003f24:	091b      	lsrs	r3, r3, #4
 8003f26:	3301      	adds	r3, #1
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	fbb2 f4f3 	udiv	r4, r2, r3
 8003f2e:	f7ff fd25 	bl	800397c <LL_RCC_PLL_GetN>
 8003f32:	4603      	mov	r3, r0
 8003f34:	fb03 f404 	mul.w	r4, r3, r4
 8003f38:	f7ff fd2e 	bl	8003998 <LL_RCC_PLL_GetR>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	0e5b      	lsrs	r3, r3, #25
 8003f40:	3301      	adds	r3, #1
 8003f42:	005b      	lsls	r3, r3, #1
 8003f44:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd90      	pop	{r4, r7, pc}
 8003f50:	08006964 	.word	0x08006964
 8003f54:	00f42400 	.word	0x00f42400
 8003f58:	007a1200 	.word	0x007a1200

08003f5c <LL_SPI_IsEnabled>:
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f6c:	2b40      	cmp	r3, #64	; 0x40
 8003f6e:	d101      	bne.n	8003f74 <LL_SPI_IsEnabled+0x18>
 8003f70:	2301      	movs	r3, #1
 8003f72:	e000      	b.n	8003f76 <LL_SPI_IsEnabled+0x1a>
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	370c      	adds	r7, #12
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr

08003f82 <LL_SPI_SetCRCPolynomial>:
{
 8003f82:	b480      	push	{r7}
 8003f84:	b083      	sub	sp, #12
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
 8003f8a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	461a      	mov	r2, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	611a      	str	r2, [r3, #16]
}
 8003f96:	bf00      	nop
 8003f98:	370c      	adds	r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr

08003fa2 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003fa2:	b580      	push	{r7, lr}
 8003fa4:	b084      	sub	sp, #16
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
 8003faa:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f7ff ffd3 	bl	8003f5c <LL_SPI_IsEnabled>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d13b      	bne.n	8004034 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003fc4:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8003fc8:	683a      	ldr	r2, [r7, #0]
 8003fca:	6811      	ldr	r1, [r2, #0]
 8003fcc:	683a      	ldr	r2, [r7, #0]
 8003fce:	6852      	ldr	r2, [r2, #4]
 8003fd0:	4311      	orrs	r1, r2
 8003fd2:	683a      	ldr	r2, [r7, #0]
 8003fd4:	68d2      	ldr	r2, [r2, #12]
 8003fd6:	4311      	orrs	r1, r2
 8003fd8:	683a      	ldr	r2, [r7, #0]
 8003fda:	6912      	ldr	r2, [r2, #16]
 8003fdc:	4311      	orrs	r1, r2
 8003fde:	683a      	ldr	r2, [r7, #0]
 8003fe0:	6952      	ldr	r2, [r2, #20]
 8003fe2:	4311      	orrs	r1, r2
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	6992      	ldr	r2, [r2, #24]
 8003fe8:	4311      	orrs	r1, r2
 8003fea:	683a      	ldr	r2, [r7, #0]
 8003fec:	69d2      	ldr	r2, [r2, #28]
 8003fee:	4311      	orrs	r1, r2
 8003ff0:	683a      	ldr	r2, [r7, #0]
 8003ff2:	6a12      	ldr	r2, [r2, #32]
 8003ff4:	430a      	orrs	r2, r1
 8003ff6:	431a      	orrs	r2, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004004:	f023 0304 	bic.w	r3, r3, #4
 8004008:	683a      	ldr	r2, [r7, #0]
 800400a:	6891      	ldr	r1, [r2, #8]
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	6952      	ldr	r2, [r2, #20]
 8004010:	0c12      	lsrs	r2, r2, #16
 8004012:	430a      	orrs	r2, r1
 8004014:	431a      	orrs	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	6a1b      	ldr	r3, [r3, #32]
 800401e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004022:	d105      	bne.n	8004030 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004028:	4619      	mov	r1, r3
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f7ff ffa9 	bl	8003f82 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8004030:	2300      	movs	r3, #0
 8004032:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8004034:	7bfb      	ldrb	r3, [r7, #15]
}
 8004036:	4618      	mov	r0, r3
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <LL_TIM_SetPrescaler>:
{
 800403e:	b480      	push	{r7}
 8004040:	b083      	sub	sp, #12
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
 8004046:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800404e:	bf00      	nop
 8004050:	370c      	adds	r7, #12
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr

0800405a <LL_TIM_SetAutoReload>:
{
 800405a:	b480      	push	{r7}
 800405c:	b083      	sub	sp, #12
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
 8004062:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800406a:	bf00      	nop
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <LL_TIM_SetRepetitionCounter>:
{
 8004076:	b480      	push	{r7}
 8004078:	b083      	sub	sp, #12
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
 800407e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	683a      	ldr	r2, [r7, #0]
 8004084:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004086:	bf00      	nop
 8004088:	370c      	adds	r7, #12
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr

08004092 <LL_TIM_OC_SetCompareCH1>:
{
 8004092:	b480      	push	{r7}
 8004094:	b083      	sub	sp, #12
 8004096:	af00      	add	r7, sp, #0
 8004098:	6078      	str	r0, [r7, #4]
 800409a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	683a      	ldr	r2, [r7, #0]
 80040a0:	635a      	str	r2, [r3, #52]	; 0x34
}
 80040a2:	bf00      	nop
 80040a4:	370c      	adds	r7, #12
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr

080040ae <LL_TIM_OC_SetCompareCH2>:
{
 80040ae:	b480      	push	{r7}
 80040b0:	b083      	sub	sp, #12
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
 80040b6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	683a      	ldr	r2, [r7, #0]
 80040bc:	639a      	str	r2, [r3, #56]	; 0x38
}
 80040be:	bf00      	nop
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <LL_TIM_OC_SetCompareCH3>:
{
 80040ca:	b480      	push	{r7}
 80040cc:	b083      	sub	sp, #12
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
 80040d2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	683a      	ldr	r2, [r7, #0]
 80040d8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80040da:	bf00      	nop
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr

080040e6 <LL_TIM_OC_SetCompareCH4>:
{
 80040e6:	b480      	push	{r7}
 80040e8:	b083      	sub	sp, #12
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
 80040ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	641a      	str	r2, [r3, #64]	; 0x40
}
 80040f6:	bf00      	nop
 80040f8:	370c      	adds	r7, #12
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr

08004102 <LL_TIM_OC_SetCompareCH5>:
{
 8004102:	b480      	push	{r7}
 8004104:	b083      	sub	sp, #12
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
 800410a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	683a      	ldr	r2, [r7, #0]
 8004114:	659a      	str	r2, [r3, #88]	; 0x58
}
 8004116:	bf00      	nop
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <LL_TIM_OC_SetCompareCH6>:
{
 8004122:	b480      	push	{r7}
 8004124:	b083      	sub	sp, #12
 8004126:	af00      	add	r7, sp, #0
 8004128:	6078      	str	r0, [r7, #4]
 800412a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	683a      	ldr	r2, [r7, #0]
 8004130:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004132:	bf00      	nop
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr

0800413e <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800413e:	b480      	push	{r7}
 8004140:	b083      	sub	sp, #12
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	f043 0201 	orr.w	r2, r3, #1
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	615a      	str	r2, [r3, #20]
}
 8004152:	bf00      	nop
 8004154:	370c      	adds	r7, #12
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr
	...

08004160 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a3d      	ldr	r2, [pc, #244]	; (8004268 <LL_TIM_Init+0x108>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d013      	beq.n	80041a0 <LL_TIM_Init+0x40>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800417e:	d00f      	beq.n	80041a0 <LL_TIM_Init+0x40>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	4a3a      	ldr	r2, [pc, #232]	; (800426c <LL_TIM_Init+0x10c>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d00b      	beq.n	80041a0 <LL_TIM_Init+0x40>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a39      	ldr	r2, [pc, #228]	; (8004270 <LL_TIM_Init+0x110>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d007      	beq.n	80041a0 <LL_TIM_Init+0x40>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a38      	ldr	r2, [pc, #224]	; (8004274 <LL_TIM_Init+0x114>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d003      	beq.n	80041a0 <LL_TIM_Init+0x40>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a37      	ldr	r2, [pc, #220]	; (8004278 <LL_TIM_Init+0x118>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d106      	bne.n	80041ae <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a2d      	ldr	r2, [pc, #180]	; (8004268 <LL_TIM_Init+0x108>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d01f      	beq.n	80041f6 <LL_TIM_Init+0x96>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041bc:	d01b      	beq.n	80041f6 <LL_TIM_Init+0x96>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a2a      	ldr	r2, [pc, #168]	; (800426c <LL_TIM_Init+0x10c>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d017      	beq.n	80041f6 <LL_TIM_Init+0x96>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a29      	ldr	r2, [pc, #164]	; (8004270 <LL_TIM_Init+0x110>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d013      	beq.n	80041f6 <LL_TIM_Init+0x96>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a28      	ldr	r2, [pc, #160]	; (8004274 <LL_TIM_Init+0x114>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d00f      	beq.n	80041f6 <LL_TIM_Init+0x96>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a27      	ldr	r2, [pc, #156]	; (8004278 <LL_TIM_Init+0x118>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d00b      	beq.n	80041f6 <LL_TIM_Init+0x96>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a26      	ldr	r2, [pc, #152]	; (800427c <LL_TIM_Init+0x11c>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d007      	beq.n	80041f6 <LL_TIM_Init+0x96>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a25      	ldr	r2, [pc, #148]	; (8004280 <LL_TIM_Init+0x120>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d003      	beq.n	80041f6 <LL_TIM_Init+0x96>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a24      	ldr	r2, [pc, #144]	; (8004284 <LL_TIM_Init+0x124>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d106      	bne.n	8004204 <LL_TIM_Init+0xa4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	4313      	orrs	r3, r2
 8004202:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	4619      	mov	r1, r3
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f7ff ff22 	bl	800405a <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	881b      	ldrh	r3, [r3, #0]
 800421a:	4619      	mov	r1, r3
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f7ff ff0e 	bl	800403e <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4a10      	ldr	r2, [pc, #64]	; (8004268 <LL_TIM_Init+0x108>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d00f      	beq.n	800424a <LL_TIM_Init+0xea>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a12      	ldr	r2, [pc, #72]	; (8004278 <LL_TIM_Init+0x118>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d00b      	beq.n	800424a <LL_TIM_Init+0xea>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a11      	ldr	r2, [pc, #68]	; (800427c <LL_TIM_Init+0x11c>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d007      	beq.n	800424a <LL_TIM_Init+0xea>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a10      	ldr	r2, [pc, #64]	; (8004280 <LL_TIM_Init+0x120>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d003      	beq.n	800424a <LL_TIM_Init+0xea>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a0f      	ldr	r2, [pc, #60]	; (8004284 <LL_TIM_Init+0x124>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d105      	bne.n	8004256 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	691b      	ldr	r3, [r3, #16]
 800424e:	4619      	mov	r1, r3
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f7ff ff10 	bl	8004076 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f7ff ff71 	bl	800413e <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800425c:	2300      	movs	r3, #0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3710      	adds	r7, #16
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	40012c00 	.word	0x40012c00
 800426c:	40000400 	.word	0x40000400
 8004270:	40000800 	.word	0x40000800
 8004274:	40000c00 	.word	0x40000c00
 8004278:	40013400 	.word	0x40013400
 800427c:	40014000 	.word	0x40014000
 8004280:	40014400 	.word	0x40014400
 8004284:	40014800 	.word	0x40014800

08004288 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800429e:	d01f      	beq.n	80042e0 <LL_TIM_OC_Init+0x58>
 80042a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042a4:	d804      	bhi.n	80042b0 <LL_TIM_OC_Init+0x28>
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d00c      	beq.n	80042c4 <LL_TIM_OC_Init+0x3c>
 80042aa:	2b10      	cmp	r3, #16
 80042ac:	d011      	beq.n	80042d2 <LL_TIM_OC_Init+0x4a>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80042ae:	e033      	b.n	8004318 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 80042b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042b4:	d022      	beq.n	80042fc <LL_TIM_OC_Init+0x74>
 80042b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042ba:	d026      	beq.n	800430a <LL_TIM_OC_Init+0x82>
 80042bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042c0:	d015      	beq.n	80042ee <LL_TIM_OC_Init+0x66>
      break;
 80042c2:	e029      	b.n	8004318 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80042c4:	6879      	ldr	r1, [r7, #4]
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f000 f82c 	bl	8004324 <OC1Config>
 80042cc:	4603      	mov	r3, r0
 80042ce:	75fb      	strb	r3, [r7, #23]
      break;
 80042d0:	e022      	b.n	8004318 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80042d2:	6879      	ldr	r1, [r7, #4]
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 f8a5 	bl	8004424 <OC2Config>
 80042da:	4603      	mov	r3, r0
 80042dc:	75fb      	strb	r3, [r7, #23]
      break;
 80042de:	e01b      	b.n	8004318 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80042e0:	6879      	ldr	r1, [r7, #4]
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f000 f922 	bl	800452c <OC3Config>
 80042e8:	4603      	mov	r3, r0
 80042ea:	75fb      	strb	r3, [r7, #23]
      break;
 80042ec:	e014      	b.n	8004318 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80042ee:	6879      	ldr	r1, [r7, #4]
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f000 f99f 	bl	8004634 <OC4Config>
 80042f6:	4603      	mov	r3, r0
 80042f8:	75fb      	strb	r3, [r7, #23]
      break;
 80042fa:	e00d      	b.n	8004318 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 80042fc:	6879      	ldr	r1, [r7, #4]
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f000 fa04 	bl	800470c <OC5Config>
 8004304:	4603      	mov	r3, r0
 8004306:	75fb      	strb	r3, [r7, #23]
      break;
 8004308:	e006      	b.n	8004318 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800430a:	6879      	ldr	r1, [r7, #4]
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 fa61 	bl	80047d4 <OC6Config>
 8004312:	4603      	mov	r3, r0
 8004314:	75fb      	strb	r3, [r7, #23]
      break;
 8004316:	bf00      	nop
  }

  return result;
 8004318:	7dfb      	ldrb	r3, [r7, #23]
}
 800431a:	4618      	mov	r0, r3
 800431c:	3718      	adds	r7, #24
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
	...

08004324 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b086      	sub	sp, #24
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a1b      	ldr	r3, [r3, #32]
 8004332:	f023 0201 	bic.w	r2, r3, #1
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f023 0303 	bic.w	r3, r3, #3
 8004352:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800435a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	6812      	ldr	r2, [r2, #0]
 8004362:	4313      	orrs	r3, r2
 8004364:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	f023 0202 	bic.w	r2, r3, #2
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	691b      	ldr	r3, [r3, #16]
 8004370:	4313      	orrs	r3, r2
 8004372:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	f023 0201 	bic.w	r2, r3, #1
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	4313      	orrs	r3, r2
 8004380:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a22      	ldr	r2, [pc, #136]	; (8004410 <OC1Config+0xec>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d00f      	beq.n	80043aa <OC1Config+0x86>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a21      	ldr	r2, [pc, #132]	; (8004414 <OC1Config+0xf0>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d00b      	beq.n	80043aa <OC1Config+0x86>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a20      	ldr	r2, [pc, #128]	; (8004418 <OC1Config+0xf4>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d007      	beq.n	80043aa <OC1Config+0x86>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a1f      	ldr	r2, [pc, #124]	; (800441c <OC1Config+0xf8>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d003      	beq.n	80043aa <OC1Config+0x86>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a1e      	ldr	r2, [pc, #120]	; (8004420 <OC1Config+0xfc>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d11e      	bne.n	80043e8 <OC1Config+0xc4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f023 0208 	bic.w	r2, r3, #8
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	695b      	ldr	r3, [r3, #20]
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	4313      	orrs	r3, r2
 80043b8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f023 0204 	bic.w	r2, r3, #4
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	4313      	orrs	r3, r2
 80043c8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	69db      	ldr	r3, [r3, #28]
 80043e2:	005b      	lsls	r3, r3, #1
 80043e4:	4313      	orrs	r3, r2
 80043e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	68fa      	ldr	r2, [r7, #12]
 80043f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	4619      	mov	r1, r3
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f7ff fe49 	bl	8004092 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	697a      	ldr	r2, [r7, #20]
 8004404:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3718      	adds	r7, #24
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	40012c00 	.word	0x40012c00
 8004414:	40013400 	.word	0x40013400
 8004418:	40014000 	.word	0x40014000
 800441c:	40014400 	.word	0x40014400
 8004420:	40014800 	.word	0x40014800

08004424 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a1b      	ldr	r3, [r3, #32]
 8004432:	f023 0210 	bic.w	r2, r3, #16
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6a1b      	ldr	r3, [r3, #32]
 800443e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004452:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800445a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800445e:	683a      	ldr	r2, [r7, #0]
 8004460:	6812      	ldr	r2, [r2, #0]
 8004462:	0212      	lsls	r2, r2, #8
 8004464:	4313      	orrs	r3, r2
 8004466:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	f023 0220 	bic.w	r2, r3, #32
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	011b      	lsls	r3, r3, #4
 8004474:	4313      	orrs	r3, r2
 8004476:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	f023 0210 	bic.w	r2, r3, #16
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	011b      	lsls	r3, r3, #4
 8004484:	4313      	orrs	r3, r2
 8004486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a23      	ldr	r2, [pc, #140]	; (8004518 <OC2Config+0xf4>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d00f      	beq.n	80044b0 <OC2Config+0x8c>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a22      	ldr	r2, [pc, #136]	; (800451c <OC2Config+0xf8>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d00b      	beq.n	80044b0 <OC2Config+0x8c>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	4a21      	ldr	r2, [pc, #132]	; (8004520 <OC2Config+0xfc>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d007      	beq.n	80044b0 <OC2Config+0x8c>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a20      	ldr	r2, [pc, #128]	; (8004524 <OC2Config+0x100>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d003      	beq.n	80044b0 <OC2Config+0x8c>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	4a1f      	ldr	r2, [pc, #124]	; (8004528 <OC2Config+0x104>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d11f      	bne.n	80044f0 <OC2Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	695b      	ldr	r3, [r3, #20]
 80044ba:	019b      	lsls	r3, r3, #6
 80044bc:	4313      	orrs	r3, r2
 80044be:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	019b      	lsls	r3, r3, #6
 80044cc:	4313      	orrs	r3, r2
 80044ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	699b      	ldr	r3, [r3, #24]
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	4313      	orrs	r3, r2
 80044de:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	69db      	ldr	r3, [r3, #28]
 80044ea:	00db      	lsls	r3, r3, #3
 80044ec:	4313      	orrs	r3, r2
 80044ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	693a      	ldr	r2, [r7, #16]
 80044f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	4619      	mov	r1, r3
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f7ff fdd3 	bl	80040ae <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800450e:	2300      	movs	r3, #0
}
 8004510:	4618      	mov	r0, r3
 8004512:	3718      	adds	r7, #24
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	40012c00 	.word	0x40012c00
 800451c:	40013400 	.word	0x40013400
 8004520:	40014000 	.word	0x40014000
 8004524:	40014400 	.word	0x40014400
 8004528:	40014800 	.word	0x40014800

0800452c <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b086      	sub	sp, #24
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a1b      	ldr	r3, [r3, #32]
 800453a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a1b      	ldr	r3, [r3, #32]
 8004546:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	69db      	ldr	r3, [r3, #28]
 8004552:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f023 0303 	bic.w	r3, r3, #3
 800455a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004562:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004566:	683a      	ldr	r2, [r7, #0]
 8004568:	6812      	ldr	r2, [r2, #0]
 800456a:	4313      	orrs	r3, r2
 800456c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	021b      	lsls	r3, r3, #8
 800457a:	4313      	orrs	r3, r2
 800457c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	021b      	lsls	r3, r3, #8
 800458a:	4313      	orrs	r3, r2
 800458c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a23      	ldr	r2, [pc, #140]	; (8004620 <OC3Config+0xf4>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d00f      	beq.n	80045b6 <OC3Config+0x8a>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a22      	ldr	r2, [pc, #136]	; (8004624 <OC3Config+0xf8>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d00b      	beq.n	80045b6 <OC3Config+0x8a>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a21      	ldr	r2, [pc, #132]	; (8004628 <OC3Config+0xfc>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d007      	beq.n	80045b6 <OC3Config+0x8a>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a20      	ldr	r2, [pc, #128]	; (800462c <OC3Config+0x100>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d003      	beq.n	80045b6 <OC3Config+0x8a>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a1f      	ldr	r2, [pc, #124]	; (8004630 <OC3Config+0x104>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d11f      	bne.n	80045f6 <OC3Config+0xca>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	029b      	lsls	r3, r3, #10
 80045c2:	4313      	orrs	r3, r2
 80045c4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	029b      	lsls	r3, r3, #10
 80045d2:	4313      	orrs	r3, r2
 80045d4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	011b      	lsls	r3, r3, #4
 80045e2:	4313      	orrs	r3, r2
 80045e4:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	015b      	lsls	r3, r3, #5
 80045f2:	4313      	orrs	r3, r2
 80045f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	4619      	mov	r1, r3
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f7ff fd5e 	bl	80040ca <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	697a      	ldr	r2, [r7, #20]
 8004612:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3718      	adds	r7, #24
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	40012c00 	.word	0x40012c00
 8004624:	40013400 	.word	0x40013400
 8004628:	40014000 	.word	0x40014000
 800462c:	40014400 	.word	0x40014400
 8004630:	40014800 	.word	0x40014800

08004634 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b086      	sub	sp, #24
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a1b      	ldr	r3, [r3, #32]
 8004642:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	69db      	ldr	r3, [r3, #28]
 800465a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004662:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800466a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800466e:	683a      	ldr	r2, [r7, #0]
 8004670:	6812      	ldr	r2, [r2, #0]
 8004672:	0212      	lsls	r2, r2, #8
 8004674:	4313      	orrs	r3, r2
 8004676:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	031b      	lsls	r3, r3, #12
 8004684:	4313      	orrs	r3, r2
 8004686:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	031b      	lsls	r3, r3, #12
 8004694:	4313      	orrs	r3, r2
 8004696:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a17      	ldr	r2, [pc, #92]	; (80046f8 <OC4Config+0xc4>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d00f      	beq.n	80046c0 <OC4Config+0x8c>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a16      	ldr	r2, [pc, #88]	; (80046fc <OC4Config+0xc8>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d00b      	beq.n	80046c0 <OC4Config+0x8c>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a15      	ldr	r2, [pc, #84]	; (8004700 <OC4Config+0xcc>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d007      	beq.n	80046c0 <OC4Config+0x8c>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a14      	ldr	r2, [pc, #80]	; (8004704 <OC4Config+0xd0>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d003      	beq.n	80046c0 <OC4Config+0x8c>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a13      	ldr	r2, [pc, #76]	; (8004708 <OC4Config+0xd4>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d107      	bne.n	80046d0 <OC4Config+0x9c>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	699b      	ldr	r3, [r3, #24]
 80046ca:	019b      	lsls	r3, r3, #6
 80046cc:	4313      	orrs	r3, r2
 80046ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	697a      	ldr	r2, [r7, #20]
 80046d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	4619      	mov	r1, r3
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f7ff fcff 	bl	80040e6 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3718      	adds	r7, #24
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	40012c00 	.word	0x40012c00
 80046fc:	40013400 	.word	0x40013400
 8004700:	40014000 	.word	0x40014000
 8004704:	40014400 	.word	0x40014400
 8004708:	40014800 	.word	0x40014800

0800470c <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a1b      	ldr	r3, [r3, #32]
 800471a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800472c:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004734:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004738:	683a      	ldr	r2, [r7, #0]
 800473a:	6812      	ldr	r2, [r2, #0]
 800473c:	4313      	orrs	r3, r2
 800473e:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	041b      	lsls	r3, r3, #16
 800474c:	4313      	orrs	r3, r2
 800474e:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	041b      	lsls	r3, r3, #16
 800475c:	4313      	orrs	r3, r2
 800475e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a17      	ldr	r2, [pc, #92]	; (80047c0 <OC5Config+0xb4>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d00f      	beq.n	8004788 <OC5Config+0x7c>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4a16      	ldr	r2, [pc, #88]	; (80047c4 <OC5Config+0xb8>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d00b      	beq.n	8004788 <OC5Config+0x7c>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	4a15      	ldr	r2, [pc, #84]	; (80047c8 <OC5Config+0xbc>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d007      	beq.n	8004788 <OC5Config+0x7c>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	4a14      	ldr	r2, [pc, #80]	; (80047cc <OC5Config+0xc0>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d003      	beq.n	8004788 <OC5Config+0x7c>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4a13      	ldr	r2, [pc, #76]	; (80047d0 <OC5Config+0xc4>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d109      	bne.n	800479c <OC5Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	021b      	lsls	r3, r3, #8
 8004796:	431a      	orrs	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	68ba      	ldr	r2, [r7, #8]
 80047a0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	4619      	mov	r1, r3
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f7ff fcaa 	bl	8004102 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3710      	adds	r7, #16
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	40012c00 	.word	0x40012c00
 80047c4:	40013400 	.word	0x40013400
 80047c8:	40014000 	.word	0x40014000
 80047cc:	40014400 	.word	0x40014400
 80047d0:	40014800 	.word	0x40014800

080047d4 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a1b      	ldr	r3, [r3, #32]
 80047e2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047f4:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004800:	683a      	ldr	r2, [r7, #0]
 8004802:	6812      	ldr	r2, [r2, #0]
 8004804:	0212      	lsls	r2, r2, #8
 8004806:	4313      	orrs	r3, r2
 8004808:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	051b      	lsls	r3, r3, #20
 8004816:	4313      	orrs	r3, r2
 8004818:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	051b      	lsls	r3, r3, #20
 8004826:	4313      	orrs	r3, r2
 8004828:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a16      	ldr	r2, [pc, #88]	; (8004888 <OC6Config+0xb4>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d00f      	beq.n	8004852 <OC6Config+0x7e>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a15      	ldr	r2, [pc, #84]	; (800488c <OC6Config+0xb8>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d00b      	beq.n	8004852 <OC6Config+0x7e>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a14      	ldr	r2, [pc, #80]	; (8004890 <OC6Config+0xbc>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d007      	beq.n	8004852 <OC6Config+0x7e>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a13      	ldr	r2, [pc, #76]	; (8004894 <OC6Config+0xc0>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d003      	beq.n	8004852 <OC6Config+0x7e>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a12      	ldr	r2, [pc, #72]	; (8004898 <OC6Config+0xc4>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d109      	bne.n	8004866 <OC6Config+0x92>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	029b      	lsls	r3, r3, #10
 8004860:	431a      	orrs	r2, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	4619      	mov	r1, r3
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7ff fc55 	bl	8004122 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3710      	adds	r7, #16
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40012c00 	.word	0x40012c00
 800488c:	40013400 	.word	0x40013400
 8004890:	40014000 	.word	0x40014000
 8004894:	40014400 	.word	0x40014400
 8004898:	40014800 	.word	0x40014800

0800489c <LL_USART_IsEnabled>:
{
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0301 	and.w	r3, r3, #1
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d101      	bne.n	80048b4 <LL_USART_IsEnabled+0x18>
 80048b0:	2301      	movs	r3, #1
 80048b2:	e000      	b.n	80048b6 <LL_USART_IsEnabled+0x1a>
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr

080048c2 <LL_USART_SetStopBitsLength>:
{
 80048c2:	b480      	push	{r7}
 80048c4:	b083      	sub	sp, #12
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
 80048ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	431a      	orrs	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	605a      	str	r2, [r3, #4]
}
 80048dc:	bf00      	nop
 80048de:	370c      	adds	r7, #12
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <LL_USART_SetHWFlowCtrl>:
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	431a      	orrs	r2, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	609a      	str	r2, [r3, #8]
}
 8004902:	bf00      	nop
 8004904:	370c      	adds	r7, #12
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr

0800490e <LL_USART_SetBaudRate>:
{
 800490e:	b480      	push	{r7}
 8004910:	b087      	sub	sp, #28
 8004912:	af00      	add	r7, sp, #0
 8004914:	60f8      	str	r0, [r7, #12]
 8004916:	60b9      	str	r1, [r7, #8]
 8004918:	607a      	str	r2, [r7, #4]
 800491a:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004922:	d11a      	bne.n	800495a <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	005a      	lsls	r2, r3, #1
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	085b      	lsrs	r3, r3, #1
 800492c:	441a      	add	r2, r3
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	fbb2 f3f3 	udiv	r3, r2, r3
 8004934:	b29b      	uxth	r3, r3
 8004936:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8004938:	697a      	ldr	r2, [r7, #20]
 800493a:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800493e:	4013      	ands	r3, r2
 8004940:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	085b      	lsrs	r3, r3, #1
 8004946:	b29b      	uxth	r3, r3
 8004948:	f003 0307 	and.w	r3, r3, #7
 800494c:	693a      	ldr	r2, [r7, #16]
 800494e:	4313      	orrs	r3, r2
 8004950:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	60da      	str	r2, [r3, #12]
}
 8004958:	e00a      	b.n	8004970 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	085a      	lsrs	r2, r3, #1
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	441a      	add	r2, r3
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	fbb2 f3f3 	udiv	r3, r2, r3
 8004968:	b29b      	uxth	r3, r3
 800496a:	461a      	mov	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	60da      	str	r2, [r3, #12]
}
 8004970:	bf00      	nop
 8004972:	371c      	adds	r7, #28
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800498a:	2300      	movs	r3, #0
 800498c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f7ff ff84 	bl	800489c <LL_USART_IsEnabled>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d15b      	bne.n	8004a52 <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	4b2f      	ldr	r3, [pc, #188]	; (8004a5c <LL_USART_Init+0xe0>)
 80049a0:	4013      	ands	r3, r2
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	6851      	ldr	r1, [r2, #4]
 80049a6:	683a      	ldr	r2, [r7, #0]
 80049a8:	68d2      	ldr	r2, [r2, #12]
 80049aa:	4311      	orrs	r1, r2
 80049ac:	683a      	ldr	r2, [r7, #0]
 80049ae:	6912      	ldr	r2, [r2, #16]
 80049b0:	4311      	orrs	r1, r2
 80049b2:	683a      	ldr	r2, [r7, #0]
 80049b4:	6992      	ldr	r2, [r2, #24]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	431a      	orrs	r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	4619      	mov	r1, r3
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f7ff ff7c 	bl	80048c2 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	4619      	mov	r1, r3
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f7ff ff89 	bl	80048e8 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a21      	ldr	r2, [pc, #132]	; (8004a60 <LL_USART_Init+0xe4>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d104      	bne.n	80049e8 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80049de:	2003      	movs	r0, #3
 80049e0:	f7fe fff6 	bl	80039d0 <LL_RCC_GetUSARTClockFreq>
 80049e4:	60b8      	str	r0, [r7, #8]
 80049e6:	e023      	b.n	8004a30 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a1e      	ldr	r2, [pc, #120]	; (8004a64 <LL_USART_Init+0xe8>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d104      	bne.n	80049fa <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80049f0:	200c      	movs	r0, #12
 80049f2:	f7fe ffed 	bl	80039d0 <LL_RCC_GetUSARTClockFreq>
 80049f6:	60b8      	str	r0, [r7, #8]
 80049f8:	e01a      	b.n	8004a30 <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a1a      	ldr	r2, [pc, #104]	; (8004a68 <LL_USART_Init+0xec>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d104      	bne.n	8004a0c <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8004a02:	2030      	movs	r0, #48	; 0x30
 8004a04:	f7fe ffe4 	bl	80039d0 <LL_RCC_GetUSARTClockFreq>
 8004a08:	60b8      	str	r0, [r7, #8]
 8004a0a:	e011      	b.n	8004a30 <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a17      	ldr	r2, [pc, #92]	; (8004a6c <LL_USART_Init+0xf0>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d104      	bne.n	8004a1e <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8004a14:	20c0      	movs	r0, #192	; 0xc0
 8004a16:	f7ff f8bb 	bl	8003b90 <LL_RCC_GetUARTClockFreq>
 8004a1a:	60b8      	str	r0, [r7, #8]
 8004a1c:	e008      	b.n	8004a30 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a13      	ldr	r2, [pc, #76]	; (8004a70 <LL_USART_Init+0xf4>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d104      	bne.n	8004a30 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8004a26:	f44f 7040 	mov.w	r0, #768	; 0x300
 8004a2a:	f7ff f8b1 	bl	8003b90 <LL_RCC_GetUARTClockFreq>
 8004a2e:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d00d      	beq.n	8004a52 <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d009      	beq.n	8004a52 <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	699a      	ldr	r2, [r3, #24]
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	68b9      	ldr	r1, [r7, #8]
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f7ff ff5e 	bl	800490e <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8004a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3710      	adds	r7, #16
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	efff69f3 	.word	0xefff69f3
 8004a60:	40013800 	.word	0x40013800
 8004a64:	40004400 	.word	0x40004400
 8004a68:	40004800 	.word	0x40004800
 8004a6c:	40004c00 	.word	0x40004c00
 8004a70:	40005000 	.word	0x40005000

08004a74 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a86:	4a07      	ldr	r2, [pc, #28]	; (8004aa4 <LL_InitTick+0x30>)
 8004a88:	3b01      	subs	r3, #1
 8004a8a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8004a8c:	4b05      	ldr	r3, [pc, #20]	; (8004aa4 <LL_InitTick+0x30>)
 8004a8e:	2200      	movs	r2, #0
 8004a90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a92:	4b04      	ldr	r3, [pc, #16]	; (8004aa4 <LL_InitTick+0x30>)
 8004a94:	2205      	movs	r2, #5
 8004a96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	e000e010 	.word	0xe000e010

08004aa8 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8004ab0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f7ff ffdd 	bl	8004a74 <LL_InitTick>
}
 8004aba:	bf00      	nop
 8004abc:	3708      	adds	r7, #8
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
	...

08004ac4 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8004acc:	4b0f      	ldr	r3, [pc, #60]	; (8004b0c <LL_mDelay+0x48>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay = Delay;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	60fb      	str	r3, [r7, #12]

  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8004ad6:	68bb      	ldr	r3, [r7, #8]

  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ade:	d00c      	beq.n	8004afa <LL_mDelay+0x36>
  {
    tmpDelay++;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 8004ae6:	e008      	b.n	8004afa <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8004ae8:	4b08      	ldr	r3, [pc, #32]	; (8004b0c <LL_mDelay+0x48>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d002      	beq.n	8004afa <LL_mDelay+0x36>
    {
      tmpDelay--;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	3b01      	subs	r3, #1
 8004af8:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d1f3      	bne.n	8004ae8 <LL_mDelay+0x24>
    }
  }
}
 8004b00:	bf00      	nop
 8004b02:	3714      	adds	r7, #20
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr
 8004b0c:	e000e010 	.word	0xe000e010

08004b10 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8004b18:	4a04      	ldr	r2, [pc, #16]	; (8004b2c <LL_SetSystemCoreClock+0x1c>)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6013      	str	r3, [r2, #0]
}
 8004b1e:	bf00      	nop
 8004b20:	370c      	adds	r7, #12
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	2000055c 	.word	0x2000055c

08004b30 <__errno>:
 8004b30:	4b01      	ldr	r3, [pc, #4]	; (8004b38 <__errno+0x8>)
 8004b32:	6818      	ldr	r0, [r3, #0]
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	20000560 	.word	0x20000560

08004b3c <__libc_init_array>:
 8004b3c:	b570      	push	{r4, r5, r6, lr}
 8004b3e:	4e0d      	ldr	r6, [pc, #52]	; (8004b74 <__libc_init_array+0x38>)
 8004b40:	4c0d      	ldr	r4, [pc, #52]	; (8004b78 <__libc_init_array+0x3c>)
 8004b42:	1ba4      	subs	r4, r4, r6
 8004b44:	10a4      	asrs	r4, r4, #2
 8004b46:	2500      	movs	r5, #0
 8004b48:	42a5      	cmp	r5, r4
 8004b4a:	d109      	bne.n	8004b60 <__libc_init_array+0x24>
 8004b4c:	4e0b      	ldr	r6, [pc, #44]	; (8004b7c <__libc_init_array+0x40>)
 8004b4e:	4c0c      	ldr	r4, [pc, #48]	; (8004b80 <__libc_init_array+0x44>)
 8004b50:	f000 ff7a 	bl	8005a48 <_init>
 8004b54:	1ba4      	subs	r4, r4, r6
 8004b56:	10a4      	asrs	r4, r4, #2
 8004b58:	2500      	movs	r5, #0
 8004b5a:	42a5      	cmp	r5, r4
 8004b5c:	d105      	bne.n	8004b6a <__libc_init_array+0x2e>
 8004b5e:	bd70      	pop	{r4, r5, r6, pc}
 8004b60:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b64:	4798      	blx	r3
 8004b66:	3501      	adds	r5, #1
 8004b68:	e7ee      	b.n	8004b48 <__libc_init_array+0xc>
 8004b6a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b6e:	4798      	blx	r3
 8004b70:	3501      	adds	r5, #1
 8004b72:	e7f2      	b.n	8004b5a <__libc_init_array+0x1e>
 8004b74:	08006a4c 	.word	0x08006a4c
 8004b78:	08006a4c 	.word	0x08006a4c
 8004b7c:	08006a4c 	.word	0x08006a4c
 8004b80:	08006a50 	.word	0x08006a50

08004b84 <memset>:
 8004b84:	4402      	add	r2, r0
 8004b86:	4603      	mov	r3, r0
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d100      	bne.n	8004b8e <memset+0xa>
 8004b8c:	4770      	bx	lr
 8004b8e:	f803 1b01 	strb.w	r1, [r3], #1
 8004b92:	e7f9      	b.n	8004b88 <memset+0x4>

08004b94 <iprintf>:
 8004b94:	b40f      	push	{r0, r1, r2, r3}
 8004b96:	4b0a      	ldr	r3, [pc, #40]	; (8004bc0 <iprintf+0x2c>)
 8004b98:	b513      	push	{r0, r1, r4, lr}
 8004b9a:	681c      	ldr	r4, [r3, #0]
 8004b9c:	b124      	cbz	r4, 8004ba8 <iprintf+0x14>
 8004b9e:	69a3      	ldr	r3, [r4, #24]
 8004ba0:	b913      	cbnz	r3, 8004ba8 <iprintf+0x14>
 8004ba2:	4620      	mov	r0, r4
 8004ba4:	f000 fa34 	bl	8005010 <__sinit>
 8004ba8:	ab05      	add	r3, sp, #20
 8004baa:	9a04      	ldr	r2, [sp, #16]
 8004bac:	68a1      	ldr	r1, [r4, #8]
 8004bae:	9301      	str	r3, [sp, #4]
 8004bb0:	4620      	mov	r0, r4
 8004bb2:	f000 fbed 	bl	8005390 <_vfiprintf_r>
 8004bb6:	b002      	add	sp, #8
 8004bb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bbc:	b004      	add	sp, #16
 8004bbe:	4770      	bx	lr
 8004bc0:	20000560 	.word	0x20000560

08004bc4 <_puts_r>:
 8004bc4:	b570      	push	{r4, r5, r6, lr}
 8004bc6:	460e      	mov	r6, r1
 8004bc8:	4605      	mov	r5, r0
 8004bca:	b118      	cbz	r0, 8004bd4 <_puts_r+0x10>
 8004bcc:	6983      	ldr	r3, [r0, #24]
 8004bce:	b90b      	cbnz	r3, 8004bd4 <_puts_r+0x10>
 8004bd0:	f000 fa1e 	bl	8005010 <__sinit>
 8004bd4:	69ab      	ldr	r3, [r5, #24]
 8004bd6:	68ac      	ldr	r4, [r5, #8]
 8004bd8:	b913      	cbnz	r3, 8004be0 <_puts_r+0x1c>
 8004bda:	4628      	mov	r0, r5
 8004bdc:	f000 fa18 	bl	8005010 <__sinit>
 8004be0:	4b23      	ldr	r3, [pc, #140]	; (8004c70 <_puts_r+0xac>)
 8004be2:	429c      	cmp	r4, r3
 8004be4:	d117      	bne.n	8004c16 <_puts_r+0x52>
 8004be6:	686c      	ldr	r4, [r5, #4]
 8004be8:	89a3      	ldrh	r3, [r4, #12]
 8004bea:	071b      	lsls	r3, r3, #28
 8004bec:	d51d      	bpl.n	8004c2a <_puts_r+0x66>
 8004bee:	6923      	ldr	r3, [r4, #16]
 8004bf0:	b1db      	cbz	r3, 8004c2a <_puts_r+0x66>
 8004bf2:	3e01      	subs	r6, #1
 8004bf4:	68a3      	ldr	r3, [r4, #8]
 8004bf6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004bfa:	3b01      	subs	r3, #1
 8004bfc:	60a3      	str	r3, [r4, #8]
 8004bfe:	b9e9      	cbnz	r1, 8004c3c <_puts_r+0x78>
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	da2e      	bge.n	8004c62 <_puts_r+0x9e>
 8004c04:	4622      	mov	r2, r4
 8004c06:	210a      	movs	r1, #10
 8004c08:	4628      	mov	r0, r5
 8004c0a:	f000 f851 	bl	8004cb0 <__swbuf_r>
 8004c0e:	3001      	adds	r0, #1
 8004c10:	d011      	beq.n	8004c36 <_puts_r+0x72>
 8004c12:	200a      	movs	r0, #10
 8004c14:	e011      	b.n	8004c3a <_puts_r+0x76>
 8004c16:	4b17      	ldr	r3, [pc, #92]	; (8004c74 <_puts_r+0xb0>)
 8004c18:	429c      	cmp	r4, r3
 8004c1a:	d101      	bne.n	8004c20 <_puts_r+0x5c>
 8004c1c:	68ac      	ldr	r4, [r5, #8]
 8004c1e:	e7e3      	b.n	8004be8 <_puts_r+0x24>
 8004c20:	4b15      	ldr	r3, [pc, #84]	; (8004c78 <_puts_r+0xb4>)
 8004c22:	429c      	cmp	r4, r3
 8004c24:	bf08      	it	eq
 8004c26:	68ec      	ldreq	r4, [r5, #12]
 8004c28:	e7de      	b.n	8004be8 <_puts_r+0x24>
 8004c2a:	4621      	mov	r1, r4
 8004c2c:	4628      	mov	r0, r5
 8004c2e:	f000 f891 	bl	8004d54 <__swsetup_r>
 8004c32:	2800      	cmp	r0, #0
 8004c34:	d0dd      	beq.n	8004bf2 <_puts_r+0x2e>
 8004c36:	f04f 30ff 	mov.w	r0, #4294967295
 8004c3a:	bd70      	pop	{r4, r5, r6, pc}
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	da04      	bge.n	8004c4a <_puts_r+0x86>
 8004c40:	69a2      	ldr	r2, [r4, #24]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	dc06      	bgt.n	8004c54 <_puts_r+0x90>
 8004c46:	290a      	cmp	r1, #10
 8004c48:	d004      	beq.n	8004c54 <_puts_r+0x90>
 8004c4a:	6823      	ldr	r3, [r4, #0]
 8004c4c:	1c5a      	adds	r2, r3, #1
 8004c4e:	6022      	str	r2, [r4, #0]
 8004c50:	7019      	strb	r1, [r3, #0]
 8004c52:	e7cf      	b.n	8004bf4 <_puts_r+0x30>
 8004c54:	4622      	mov	r2, r4
 8004c56:	4628      	mov	r0, r5
 8004c58:	f000 f82a 	bl	8004cb0 <__swbuf_r>
 8004c5c:	3001      	adds	r0, #1
 8004c5e:	d1c9      	bne.n	8004bf4 <_puts_r+0x30>
 8004c60:	e7e9      	b.n	8004c36 <_puts_r+0x72>
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	200a      	movs	r0, #10
 8004c66:	1c5a      	adds	r2, r3, #1
 8004c68:	6022      	str	r2, [r4, #0]
 8004c6a:	7018      	strb	r0, [r3, #0]
 8004c6c:	e7e5      	b.n	8004c3a <_puts_r+0x76>
 8004c6e:	bf00      	nop
 8004c70:	080069d0 	.word	0x080069d0
 8004c74:	080069f0 	.word	0x080069f0
 8004c78:	080069b0 	.word	0x080069b0

08004c7c <puts>:
 8004c7c:	4b02      	ldr	r3, [pc, #8]	; (8004c88 <puts+0xc>)
 8004c7e:	4601      	mov	r1, r0
 8004c80:	6818      	ldr	r0, [r3, #0]
 8004c82:	f7ff bf9f 	b.w	8004bc4 <_puts_r>
 8004c86:	bf00      	nop
 8004c88:	20000560 	.word	0x20000560

08004c8c <strncmp>:
 8004c8c:	b510      	push	{r4, lr}
 8004c8e:	b16a      	cbz	r2, 8004cac <strncmp+0x20>
 8004c90:	3901      	subs	r1, #1
 8004c92:	1884      	adds	r4, r0, r2
 8004c94:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004c98:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d103      	bne.n	8004ca8 <strncmp+0x1c>
 8004ca0:	42a0      	cmp	r0, r4
 8004ca2:	d001      	beq.n	8004ca8 <strncmp+0x1c>
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d1f5      	bne.n	8004c94 <strncmp+0x8>
 8004ca8:	1a98      	subs	r0, r3, r2
 8004caa:	bd10      	pop	{r4, pc}
 8004cac:	4610      	mov	r0, r2
 8004cae:	e7fc      	b.n	8004caa <strncmp+0x1e>

08004cb0 <__swbuf_r>:
 8004cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cb2:	460e      	mov	r6, r1
 8004cb4:	4614      	mov	r4, r2
 8004cb6:	4605      	mov	r5, r0
 8004cb8:	b118      	cbz	r0, 8004cc2 <__swbuf_r+0x12>
 8004cba:	6983      	ldr	r3, [r0, #24]
 8004cbc:	b90b      	cbnz	r3, 8004cc2 <__swbuf_r+0x12>
 8004cbe:	f000 f9a7 	bl	8005010 <__sinit>
 8004cc2:	4b21      	ldr	r3, [pc, #132]	; (8004d48 <__swbuf_r+0x98>)
 8004cc4:	429c      	cmp	r4, r3
 8004cc6:	d12a      	bne.n	8004d1e <__swbuf_r+0x6e>
 8004cc8:	686c      	ldr	r4, [r5, #4]
 8004cca:	69a3      	ldr	r3, [r4, #24]
 8004ccc:	60a3      	str	r3, [r4, #8]
 8004cce:	89a3      	ldrh	r3, [r4, #12]
 8004cd0:	071a      	lsls	r2, r3, #28
 8004cd2:	d52e      	bpl.n	8004d32 <__swbuf_r+0x82>
 8004cd4:	6923      	ldr	r3, [r4, #16]
 8004cd6:	b363      	cbz	r3, 8004d32 <__swbuf_r+0x82>
 8004cd8:	6923      	ldr	r3, [r4, #16]
 8004cda:	6820      	ldr	r0, [r4, #0]
 8004cdc:	1ac0      	subs	r0, r0, r3
 8004cde:	6963      	ldr	r3, [r4, #20]
 8004ce0:	b2f6      	uxtb	r6, r6
 8004ce2:	4283      	cmp	r3, r0
 8004ce4:	4637      	mov	r7, r6
 8004ce6:	dc04      	bgt.n	8004cf2 <__swbuf_r+0x42>
 8004ce8:	4621      	mov	r1, r4
 8004cea:	4628      	mov	r0, r5
 8004cec:	f000 f926 	bl	8004f3c <_fflush_r>
 8004cf0:	bb28      	cbnz	r0, 8004d3e <__swbuf_r+0x8e>
 8004cf2:	68a3      	ldr	r3, [r4, #8]
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	60a3      	str	r3, [r4, #8]
 8004cf8:	6823      	ldr	r3, [r4, #0]
 8004cfa:	1c5a      	adds	r2, r3, #1
 8004cfc:	6022      	str	r2, [r4, #0]
 8004cfe:	701e      	strb	r6, [r3, #0]
 8004d00:	6963      	ldr	r3, [r4, #20]
 8004d02:	3001      	adds	r0, #1
 8004d04:	4283      	cmp	r3, r0
 8004d06:	d004      	beq.n	8004d12 <__swbuf_r+0x62>
 8004d08:	89a3      	ldrh	r3, [r4, #12]
 8004d0a:	07db      	lsls	r3, r3, #31
 8004d0c:	d519      	bpl.n	8004d42 <__swbuf_r+0x92>
 8004d0e:	2e0a      	cmp	r6, #10
 8004d10:	d117      	bne.n	8004d42 <__swbuf_r+0x92>
 8004d12:	4621      	mov	r1, r4
 8004d14:	4628      	mov	r0, r5
 8004d16:	f000 f911 	bl	8004f3c <_fflush_r>
 8004d1a:	b190      	cbz	r0, 8004d42 <__swbuf_r+0x92>
 8004d1c:	e00f      	b.n	8004d3e <__swbuf_r+0x8e>
 8004d1e:	4b0b      	ldr	r3, [pc, #44]	; (8004d4c <__swbuf_r+0x9c>)
 8004d20:	429c      	cmp	r4, r3
 8004d22:	d101      	bne.n	8004d28 <__swbuf_r+0x78>
 8004d24:	68ac      	ldr	r4, [r5, #8]
 8004d26:	e7d0      	b.n	8004cca <__swbuf_r+0x1a>
 8004d28:	4b09      	ldr	r3, [pc, #36]	; (8004d50 <__swbuf_r+0xa0>)
 8004d2a:	429c      	cmp	r4, r3
 8004d2c:	bf08      	it	eq
 8004d2e:	68ec      	ldreq	r4, [r5, #12]
 8004d30:	e7cb      	b.n	8004cca <__swbuf_r+0x1a>
 8004d32:	4621      	mov	r1, r4
 8004d34:	4628      	mov	r0, r5
 8004d36:	f000 f80d 	bl	8004d54 <__swsetup_r>
 8004d3a:	2800      	cmp	r0, #0
 8004d3c:	d0cc      	beq.n	8004cd8 <__swbuf_r+0x28>
 8004d3e:	f04f 37ff 	mov.w	r7, #4294967295
 8004d42:	4638      	mov	r0, r7
 8004d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d46:	bf00      	nop
 8004d48:	080069d0 	.word	0x080069d0
 8004d4c:	080069f0 	.word	0x080069f0
 8004d50:	080069b0 	.word	0x080069b0

08004d54 <__swsetup_r>:
 8004d54:	4b32      	ldr	r3, [pc, #200]	; (8004e20 <__swsetup_r+0xcc>)
 8004d56:	b570      	push	{r4, r5, r6, lr}
 8004d58:	681d      	ldr	r5, [r3, #0]
 8004d5a:	4606      	mov	r6, r0
 8004d5c:	460c      	mov	r4, r1
 8004d5e:	b125      	cbz	r5, 8004d6a <__swsetup_r+0x16>
 8004d60:	69ab      	ldr	r3, [r5, #24]
 8004d62:	b913      	cbnz	r3, 8004d6a <__swsetup_r+0x16>
 8004d64:	4628      	mov	r0, r5
 8004d66:	f000 f953 	bl	8005010 <__sinit>
 8004d6a:	4b2e      	ldr	r3, [pc, #184]	; (8004e24 <__swsetup_r+0xd0>)
 8004d6c:	429c      	cmp	r4, r3
 8004d6e:	d10f      	bne.n	8004d90 <__swsetup_r+0x3c>
 8004d70:	686c      	ldr	r4, [r5, #4]
 8004d72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d76:	b29a      	uxth	r2, r3
 8004d78:	0715      	lsls	r5, r2, #28
 8004d7a:	d42c      	bmi.n	8004dd6 <__swsetup_r+0x82>
 8004d7c:	06d0      	lsls	r0, r2, #27
 8004d7e:	d411      	bmi.n	8004da4 <__swsetup_r+0x50>
 8004d80:	2209      	movs	r2, #9
 8004d82:	6032      	str	r2, [r6, #0]
 8004d84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d88:	81a3      	strh	r3, [r4, #12]
 8004d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d8e:	e03e      	b.n	8004e0e <__swsetup_r+0xba>
 8004d90:	4b25      	ldr	r3, [pc, #148]	; (8004e28 <__swsetup_r+0xd4>)
 8004d92:	429c      	cmp	r4, r3
 8004d94:	d101      	bne.n	8004d9a <__swsetup_r+0x46>
 8004d96:	68ac      	ldr	r4, [r5, #8]
 8004d98:	e7eb      	b.n	8004d72 <__swsetup_r+0x1e>
 8004d9a:	4b24      	ldr	r3, [pc, #144]	; (8004e2c <__swsetup_r+0xd8>)
 8004d9c:	429c      	cmp	r4, r3
 8004d9e:	bf08      	it	eq
 8004da0:	68ec      	ldreq	r4, [r5, #12]
 8004da2:	e7e6      	b.n	8004d72 <__swsetup_r+0x1e>
 8004da4:	0751      	lsls	r1, r2, #29
 8004da6:	d512      	bpl.n	8004dce <__swsetup_r+0x7a>
 8004da8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004daa:	b141      	cbz	r1, 8004dbe <__swsetup_r+0x6a>
 8004dac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004db0:	4299      	cmp	r1, r3
 8004db2:	d002      	beq.n	8004dba <__swsetup_r+0x66>
 8004db4:	4630      	mov	r0, r6
 8004db6:	f000 fa19 	bl	80051ec <_free_r>
 8004dba:	2300      	movs	r3, #0
 8004dbc:	6363      	str	r3, [r4, #52]	; 0x34
 8004dbe:	89a3      	ldrh	r3, [r4, #12]
 8004dc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004dc4:	81a3      	strh	r3, [r4, #12]
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	6063      	str	r3, [r4, #4]
 8004dca:	6923      	ldr	r3, [r4, #16]
 8004dcc:	6023      	str	r3, [r4, #0]
 8004dce:	89a3      	ldrh	r3, [r4, #12]
 8004dd0:	f043 0308 	orr.w	r3, r3, #8
 8004dd4:	81a3      	strh	r3, [r4, #12]
 8004dd6:	6923      	ldr	r3, [r4, #16]
 8004dd8:	b94b      	cbnz	r3, 8004dee <__swsetup_r+0x9a>
 8004dda:	89a3      	ldrh	r3, [r4, #12]
 8004ddc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004de0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004de4:	d003      	beq.n	8004dee <__swsetup_r+0x9a>
 8004de6:	4621      	mov	r1, r4
 8004de8:	4630      	mov	r0, r6
 8004dea:	f000 f9bf 	bl	800516c <__smakebuf_r>
 8004dee:	89a2      	ldrh	r2, [r4, #12]
 8004df0:	f012 0301 	ands.w	r3, r2, #1
 8004df4:	d00c      	beq.n	8004e10 <__swsetup_r+0xbc>
 8004df6:	2300      	movs	r3, #0
 8004df8:	60a3      	str	r3, [r4, #8]
 8004dfa:	6963      	ldr	r3, [r4, #20]
 8004dfc:	425b      	negs	r3, r3
 8004dfe:	61a3      	str	r3, [r4, #24]
 8004e00:	6923      	ldr	r3, [r4, #16]
 8004e02:	b953      	cbnz	r3, 8004e1a <__swsetup_r+0xc6>
 8004e04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e08:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004e0c:	d1ba      	bne.n	8004d84 <__swsetup_r+0x30>
 8004e0e:	bd70      	pop	{r4, r5, r6, pc}
 8004e10:	0792      	lsls	r2, r2, #30
 8004e12:	bf58      	it	pl
 8004e14:	6963      	ldrpl	r3, [r4, #20]
 8004e16:	60a3      	str	r3, [r4, #8]
 8004e18:	e7f2      	b.n	8004e00 <__swsetup_r+0xac>
 8004e1a:	2000      	movs	r0, #0
 8004e1c:	e7f7      	b.n	8004e0e <__swsetup_r+0xba>
 8004e1e:	bf00      	nop
 8004e20:	20000560 	.word	0x20000560
 8004e24:	080069d0 	.word	0x080069d0
 8004e28:	080069f0 	.word	0x080069f0
 8004e2c:	080069b0 	.word	0x080069b0

08004e30 <__sflush_r>:
 8004e30:	898a      	ldrh	r2, [r1, #12]
 8004e32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e36:	4605      	mov	r5, r0
 8004e38:	0710      	lsls	r0, r2, #28
 8004e3a:	460c      	mov	r4, r1
 8004e3c:	d458      	bmi.n	8004ef0 <__sflush_r+0xc0>
 8004e3e:	684b      	ldr	r3, [r1, #4]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	dc05      	bgt.n	8004e50 <__sflush_r+0x20>
 8004e44:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	dc02      	bgt.n	8004e50 <__sflush_r+0x20>
 8004e4a:	2000      	movs	r0, #0
 8004e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e52:	2e00      	cmp	r6, #0
 8004e54:	d0f9      	beq.n	8004e4a <__sflush_r+0x1a>
 8004e56:	2300      	movs	r3, #0
 8004e58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004e5c:	682f      	ldr	r7, [r5, #0]
 8004e5e:	6a21      	ldr	r1, [r4, #32]
 8004e60:	602b      	str	r3, [r5, #0]
 8004e62:	d032      	beq.n	8004eca <__sflush_r+0x9a>
 8004e64:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004e66:	89a3      	ldrh	r3, [r4, #12]
 8004e68:	075a      	lsls	r2, r3, #29
 8004e6a:	d505      	bpl.n	8004e78 <__sflush_r+0x48>
 8004e6c:	6863      	ldr	r3, [r4, #4]
 8004e6e:	1ac0      	subs	r0, r0, r3
 8004e70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004e72:	b10b      	cbz	r3, 8004e78 <__sflush_r+0x48>
 8004e74:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e76:	1ac0      	subs	r0, r0, r3
 8004e78:	2300      	movs	r3, #0
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e7e:	6a21      	ldr	r1, [r4, #32]
 8004e80:	4628      	mov	r0, r5
 8004e82:	47b0      	blx	r6
 8004e84:	1c43      	adds	r3, r0, #1
 8004e86:	89a3      	ldrh	r3, [r4, #12]
 8004e88:	d106      	bne.n	8004e98 <__sflush_r+0x68>
 8004e8a:	6829      	ldr	r1, [r5, #0]
 8004e8c:	291d      	cmp	r1, #29
 8004e8e:	d848      	bhi.n	8004f22 <__sflush_r+0xf2>
 8004e90:	4a29      	ldr	r2, [pc, #164]	; (8004f38 <__sflush_r+0x108>)
 8004e92:	40ca      	lsrs	r2, r1
 8004e94:	07d6      	lsls	r6, r2, #31
 8004e96:	d544      	bpl.n	8004f22 <__sflush_r+0xf2>
 8004e98:	2200      	movs	r2, #0
 8004e9a:	6062      	str	r2, [r4, #4]
 8004e9c:	04d9      	lsls	r1, r3, #19
 8004e9e:	6922      	ldr	r2, [r4, #16]
 8004ea0:	6022      	str	r2, [r4, #0]
 8004ea2:	d504      	bpl.n	8004eae <__sflush_r+0x7e>
 8004ea4:	1c42      	adds	r2, r0, #1
 8004ea6:	d101      	bne.n	8004eac <__sflush_r+0x7c>
 8004ea8:	682b      	ldr	r3, [r5, #0]
 8004eaa:	b903      	cbnz	r3, 8004eae <__sflush_r+0x7e>
 8004eac:	6560      	str	r0, [r4, #84]	; 0x54
 8004eae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004eb0:	602f      	str	r7, [r5, #0]
 8004eb2:	2900      	cmp	r1, #0
 8004eb4:	d0c9      	beq.n	8004e4a <__sflush_r+0x1a>
 8004eb6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004eba:	4299      	cmp	r1, r3
 8004ebc:	d002      	beq.n	8004ec4 <__sflush_r+0x94>
 8004ebe:	4628      	mov	r0, r5
 8004ec0:	f000 f994 	bl	80051ec <_free_r>
 8004ec4:	2000      	movs	r0, #0
 8004ec6:	6360      	str	r0, [r4, #52]	; 0x34
 8004ec8:	e7c0      	b.n	8004e4c <__sflush_r+0x1c>
 8004eca:	2301      	movs	r3, #1
 8004ecc:	4628      	mov	r0, r5
 8004ece:	47b0      	blx	r6
 8004ed0:	1c41      	adds	r1, r0, #1
 8004ed2:	d1c8      	bne.n	8004e66 <__sflush_r+0x36>
 8004ed4:	682b      	ldr	r3, [r5, #0]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d0c5      	beq.n	8004e66 <__sflush_r+0x36>
 8004eda:	2b1d      	cmp	r3, #29
 8004edc:	d001      	beq.n	8004ee2 <__sflush_r+0xb2>
 8004ede:	2b16      	cmp	r3, #22
 8004ee0:	d101      	bne.n	8004ee6 <__sflush_r+0xb6>
 8004ee2:	602f      	str	r7, [r5, #0]
 8004ee4:	e7b1      	b.n	8004e4a <__sflush_r+0x1a>
 8004ee6:	89a3      	ldrh	r3, [r4, #12]
 8004ee8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004eec:	81a3      	strh	r3, [r4, #12]
 8004eee:	e7ad      	b.n	8004e4c <__sflush_r+0x1c>
 8004ef0:	690f      	ldr	r7, [r1, #16]
 8004ef2:	2f00      	cmp	r7, #0
 8004ef4:	d0a9      	beq.n	8004e4a <__sflush_r+0x1a>
 8004ef6:	0793      	lsls	r3, r2, #30
 8004ef8:	680e      	ldr	r6, [r1, #0]
 8004efa:	bf08      	it	eq
 8004efc:	694b      	ldreq	r3, [r1, #20]
 8004efe:	600f      	str	r7, [r1, #0]
 8004f00:	bf18      	it	ne
 8004f02:	2300      	movne	r3, #0
 8004f04:	eba6 0807 	sub.w	r8, r6, r7
 8004f08:	608b      	str	r3, [r1, #8]
 8004f0a:	f1b8 0f00 	cmp.w	r8, #0
 8004f0e:	dd9c      	ble.n	8004e4a <__sflush_r+0x1a>
 8004f10:	4643      	mov	r3, r8
 8004f12:	463a      	mov	r2, r7
 8004f14:	6a21      	ldr	r1, [r4, #32]
 8004f16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004f18:	4628      	mov	r0, r5
 8004f1a:	47b0      	blx	r6
 8004f1c:	2800      	cmp	r0, #0
 8004f1e:	dc06      	bgt.n	8004f2e <__sflush_r+0xfe>
 8004f20:	89a3      	ldrh	r3, [r4, #12]
 8004f22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f26:	81a3      	strh	r3, [r4, #12]
 8004f28:	f04f 30ff 	mov.w	r0, #4294967295
 8004f2c:	e78e      	b.n	8004e4c <__sflush_r+0x1c>
 8004f2e:	4407      	add	r7, r0
 8004f30:	eba8 0800 	sub.w	r8, r8, r0
 8004f34:	e7e9      	b.n	8004f0a <__sflush_r+0xda>
 8004f36:	bf00      	nop
 8004f38:	20400001 	.word	0x20400001

08004f3c <_fflush_r>:
 8004f3c:	b538      	push	{r3, r4, r5, lr}
 8004f3e:	690b      	ldr	r3, [r1, #16]
 8004f40:	4605      	mov	r5, r0
 8004f42:	460c      	mov	r4, r1
 8004f44:	b1db      	cbz	r3, 8004f7e <_fflush_r+0x42>
 8004f46:	b118      	cbz	r0, 8004f50 <_fflush_r+0x14>
 8004f48:	6983      	ldr	r3, [r0, #24]
 8004f4a:	b90b      	cbnz	r3, 8004f50 <_fflush_r+0x14>
 8004f4c:	f000 f860 	bl	8005010 <__sinit>
 8004f50:	4b0c      	ldr	r3, [pc, #48]	; (8004f84 <_fflush_r+0x48>)
 8004f52:	429c      	cmp	r4, r3
 8004f54:	d109      	bne.n	8004f6a <_fflush_r+0x2e>
 8004f56:	686c      	ldr	r4, [r5, #4]
 8004f58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f5c:	b17b      	cbz	r3, 8004f7e <_fflush_r+0x42>
 8004f5e:	4621      	mov	r1, r4
 8004f60:	4628      	mov	r0, r5
 8004f62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f66:	f7ff bf63 	b.w	8004e30 <__sflush_r>
 8004f6a:	4b07      	ldr	r3, [pc, #28]	; (8004f88 <_fflush_r+0x4c>)
 8004f6c:	429c      	cmp	r4, r3
 8004f6e:	d101      	bne.n	8004f74 <_fflush_r+0x38>
 8004f70:	68ac      	ldr	r4, [r5, #8]
 8004f72:	e7f1      	b.n	8004f58 <_fflush_r+0x1c>
 8004f74:	4b05      	ldr	r3, [pc, #20]	; (8004f8c <_fflush_r+0x50>)
 8004f76:	429c      	cmp	r4, r3
 8004f78:	bf08      	it	eq
 8004f7a:	68ec      	ldreq	r4, [r5, #12]
 8004f7c:	e7ec      	b.n	8004f58 <_fflush_r+0x1c>
 8004f7e:	2000      	movs	r0, #0
 8004f80:	bd38      	pop	{r3, r4, r5, pc}
 8004f82:	bf00      	nop
 8004f84:	080069d0 	.word	0x080069d0
 8004f88:	080069f0 	.word	0x080069f0
 8004f8c:	080069b0 	.word	0x080069b0

08004f90 <std>:
 8004f90:	2300      	movs	r3, #0
 8004f92:	b510      	push	{r4, lr}
 8004f94:	4604      	mov	r4, r0
 8004f96:	e9c0 3300 	strd	r3, r3, [r0]
 8004f9a:	6083      	str	r3, [r0, #8]
 8004f9c:	8181      	strh	r1, [r0, #12]
 8004f9e:	6643      	str	r3, [r0, #100]	; 0x64
 8004fa0:	81c2      	strh	r2, [r0, #14]
 8004fa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004fa6:	6183      	str	r3, [r0, #24]
 8004fa8:	4619      	mov	r1, r3
 8004faa:	2208      	movs	r2, #8
 8004fac:	305c      	adds	r0, #92	; 0x5c
 8004fae:	f7ff fde9 	bl	8004b84 <memset>
 8004fb2:	4b05      	ldr	r3, [pc, #20]	; (8004fc8 <std+0x38>)
 8004fb4:	6263      	str	r3, [r4, #36]	; 0x24
 8004fb6:	4b05      	ldr	r3, [pc, #20]	; (8004fcc <std+0x3c>)
 8004fb8:	62a3      	str	r3, [r4, #40]	; 0x28
 8004fba:	4b05      	ldr	r3, [pc, #20]	; (8004fd0 <std+0x40>)
 8004fbc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004fbe:	4b05      	ldr	r3, [pc, #20]	; (8004fd4 <std+0x44>)
 8004fc0:	6224      	str	r4, [r4, #32]
 8004fc2:	6323      	str	r3, [r4, #48]	; 0x30
 8004fc4:	bd10      	pop	{r4, pc}
 8004fc6:	bf00      	nop
 8004fc8:	080058ed 	.word	0x080058ed
 8004fcc:	0800590f 	.word	0x0800590f
 8004fd0:	08005947 	.word	0x08005947
 8004fd4:	0800596b 	.word	0x0800596b

08004fd8 <_cleanup_r>:
 8004fd8:	4901      	ldr	r1, [pc, #4]	; (8004fe0 <_cleanup_r+0x8>)
 8004fda:	f000 b885 	b.w	80050e8 <_fwalk_reent>
 8004fde:	bf00      	nop
 8004fe0:	08004f3d 	.word	0x08004f3d

08004fe4 <__sfmoreglue>:
 8004fe4:	b570      	push	{r4, r5, r6, lr}
 8004fe6:	1e4a      	subs	r2, r1, #1
 8004fe8:	2568      	movs	r5, #104	; 0x68
 8004fea:	4355      	muls	r5, r2
 8004fec:	460e      	mov	r6, r1
 8004fee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004ff2:	f000 f949 	bl	8005288 <_malloc_r>
 8004ff6:	4604      	mov	r4, r0
 8004ff8:	b140      	cbz	r0, 800500c <__sfmoreglue+0x28>
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	e9c0 1600 	strd	r1, r6, [r0]
 8005000:	300c      	adds	r0, #12
 8005002:	60a0      	str	r0, [r4, #8]
 8005004:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005008:	f7ff fdbc 	bl	8004b84 <memset>
 800500c:	4620      	mov	r0, r4
 800500e:	bd70      	pop	{r4, r5, r6, pc}

08005010 <__sinit>:
 8005010:	6983      	ldr	r3, [r0, #24]
 8005012:	b510      	push	{r4, lr}
 8005014:	4604      	mov	r4, r0
 8005016:	bb33      	cbnz	r3, 8005066 <__sinit+0x56>
 8005018:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800501c:	6503      	str	r3, [r0, #80]	; 0x50
 800501e:	4b12      	ldr	r3, [pc, #72]	; (8005068 <__sinit+0x58>)
 8005020:	4a12      	ldr	r2, [pc, #72]	; (800506c <__sinit+0x5c>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6282      	str	r2, [r0, #40]	; 0x28
 8005026:	4298      	cmp	r0, r3
 8005028:	bf04      	itt	eq
 800502a:	2301      	moveq	r3, #1
 800502c:	6183      	streq	r3, [r0, #24]
 800502e:	f000 f81f 	bl	8005070 <__sfp>
 8005032:	6060      	str	r0, [r4, #4]
 8005034:	4620      	mov	r0, r4
 8005036:	f000 f81b 	bl	8005070 <__sfp>
 800503a:	60a0      	str	r0, [r4, #8]
 800503c:	4620      	mov	r0, r4
 800503e:	f000 f817 	bl	8005070 <__sfp>
 8005042:	2200      	movs	r2, #0
 8005044:	60e0      	str	r0, [r4, #12]
 8005046:	2104      	movs	r1, #4
 8005048:	6860      	ldr	r0, [r4, #4]
 800504a:	f7ff ffa1 	bl	8004f90 <std>
 800504e:	2201      	movs	r2, #1
 8005050:	2109      	movs	r1, #9
 8005052:	68a0      	ldr	r0, [r4, #8]
 8005054:	f7ff ff9c 	bl	8004f90 <std>
 8005058:	2202      	movs	r2, #2
 800505a:	2112      	movs	r1, #18
 800505c:	68e0      	ldr	r0, [r4, #12]
 800505e:	f7ff ff97 	bl	8004f90 <std>
 8005062:	2301      	movs	r3, #1
 8005064:	61a3      	str	r3, [r4, #24]
 8005066:	bd10      	pop	{r4, pc}
 8005068:	080069ac 	.word	0x080069ac
 800506c:	08004fd9 	.word	0x08004fd9

08005070 <__sfp>:
 8005070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005072:	4b1b      	ldr	r3, [pc, #108]	; (80050e0 <__sfp+0x70>)
 8005074:	681e      	ldr	r6, [r3, #0]
 8005076:	69b3      	ldr	r3, [r6, #24]
 8005078:	4607      	mov	r7, r0
 800507a:	b913      	cbnz	r3, 8005082 <__sfp+0x12>
 800507c:	4630      	mov	r0, r6
 800507e:	f7ff ffc7 	bl	8005010 <__sinit>
 8005082:	3648      	adds	r6, #72	; 0x48
 8005084:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005088:	3b01      	subs	r3, #1
 800508a:	d503      	bpl.n	8005094 <__sfp+0x24>
 800508c:	6833      	ldr	r3, [r6, #0]
 800508e:	b133      	cbz	r3, 800509e <__sfp+0x2e>
 8005090:	6836      	ldr	r6, [r6, #0]
 8005092:	e7f7      	b.n	8005084 <__sfp+0x14>
 8005094:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005098:	b16d      	cbz	r5, 80050b6 <__sfp+0x46>
 800509a:	3468      	adds	r4, #104	; 0x68
 800509c:	e7f4      	b.n	8005088 <__sfp+0x18>
 800509e:	2104      	movs	r1, #4
 80050a0:	4638      	mov	r0, r7
 80050a2:	f7ff ff9f 	bl	8004fe4 <__sfmoreglue>
 80050a6:	6030      	str	r0, [r6, #0]
 80050a8:	2800      	cmp	r0, #0
 80050aa:	d1f1      	bne.n	8005090 <__sfp+0x20>
 80050ac:	230c      	movs	r3, #12
 80050ae:	603b      	str	r3, [r7, #0]
 80050b0:	4604      	mov	r4, r0
 80050b2:	4620      	mov	r0, r4
 80050b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050b6:	4b0b      	ldr	r3, [pc, #44]	; (80050e4 <__sfp+0x74>)
 80050b8:	6665      	str	r5, [r4, #100]	; 0x64
 80050ba:	e9c4 5500 	strd	r5, r5, [r4]
 80050be:	60a5      	str	r5, [r4, #8]
 80050c0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80050c4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80050c8:	2208      	movs	r2, #8
 80050ca:	4629      	mov	r1, r5
 80050cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80050d0:	f7ff fd58 	bl	8004b84 <memset>
 80050d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80050d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80050dc:	e7e9      	b.n	80050b2 <__sfp+0x42>
 80050de:	bf00      	nop
 80050e0:	080069ac 	.word	0x080069ac
 80050e4:	ffff0001 	.word	0xffff0001

080050e8 <_fwalk_reent>:
 80050e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050ec:	4680      	mov	r8, r0
 80050ee:	4689      	mov	r9, r1
 80050f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80050f4:	2600      	movs	r6, #0
 80050f6:	b914      	cbnz	r4, 80050fe <_fwalk_reent+0x16>
 80050f8:	4630      	mov	r0, r6
 80050fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050fe:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8005102:	3f01      	subs	r7, #1
 8005104:	d501      	bpl.n	800510a <_fwalk_reent+0x22>
 8005106:	6824      	ldr	r4, [r4, #0]
 8005108:	e7f5      	b.n	80050f6 <_fwalk_reent+0xe>
 800510a:	89ab      	ldrh	r3, [r5, #12]
 800510c:	2b01      	cmp	r3, #1
 800510e:	d907      	bls.n	8005120 <_fwalk_reent+0x38>
 8005110:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005114:	3301      	adds	r3, #1
 8005116:	d003      	beq.n	8005120 <_fwalk_reent+0x38>
 8005118:	4629      	mov	r1, r5
 800511a:	4640      	mov	r0, r8
 800511c:	47c8      	blx	r9
 800511e:	4306      	orrs	r6, r0
 8005120:	3568      	adds	r5, #104	; 0x68
 8005122:	e7ee      	b.n	8005102 <_fwalk_reent+0x1a>

08005124 <__swhatbuf_r>:
 8005124:	b570      	push	{r4, r5, r6, lr}
 8005126:	460e      	mov	r6, r1
 8005128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800512c:	2900      	cmp	r1, #0
 800512e:	b096      	sub	sp, #88	; 0x58
 8005130:	4614      	mov	r4, r2
 8005132:	461d      	mov	r5, r3
 8005134:	da07      	bge.n	8005146 <__swhatbuf_r+0x22>
 8005136:	2300      	movs	r3, #0
 8005138:	602b      	str	r3, [r5, #0]
 800513a:	89b3      	ldrh	r3, [r6, #12]
 800513c:	061a      	lsls	r2, r3, #24
 800513e:	d410      	bmi.n	8005162 <__swhatbuf_r+0x3e>
 8005140:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005144:	e00e      	b.n	8005164 <__swhatbuf_r+0x40>
 8005146:	466a      	mov	r2, sp
 8005148:	f000 fc36 	bl	80059b8 <_fstat_r>
 800514c:	2800      	cmp	r0, #0
 800514e:	dbf2      	blt.n	8005136 <__swhatbuf_r+0x12>
 8005150:	9a01      	ldr	r2, [sp, #4]
 8005152:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005156:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800515a:	425a      	negs	r2, r3
 800515c:	415a      	adcs	r2, r3
 800515e:	602a      	str	r2, [r5, #0]
 8005160:	e7ee      	b.n	8005140 <__swhatbuf_r+0x1c>
 8005162:	2340      	movs	r3, #64	; 0x40
 8005164:	2000      	movs	r0, #0
 8005166:	6023      	str	r3, [r4, #0]
 8005168:	b016      	add	sp, #88	; 0x58
 800516a:	bd70      	pop	{r4, r5, r6, pc}

0800516c <__smakebuf_r>:
 800516c:	898b      	ldrh	r3, [r1, #12]
 800516e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005170:	079d      	lsls	r5, r3, #30
 8005172:	4606      	mov	r6, r0
 8005174:	460c      	mov	r4, r1
 8005176:	d507      	bpl.n	8005188 <__smakebuf_r+0x1c>
 8005178:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800517c:	6023      	str	r3, [r4, #0]
 800517e:	6123      	str	r3, [r4, #16]
 8005180:	2301      	movs	r3, #1
 8005182:	6163      	str	r3, [r4, #20]
 8005184:	b002      	add	sp, #8
 8005186:	bd70      	pop	{r4, r5, r6, pc}
 8005188:	ab01      	add	r3, sp, #4
 800518a:	466a      	mov	r2, sp
 800518c:	f7ff ffca 	bl	8005124 <__swhatbuf_r>
 8005190:	9900      	ldr	r1, [sp, #0]
 8005192:	4605      	mov	r5, r0
 8005194:	4630      	mov	r0, r6
 8005196:	f000 f877 	bl	8005288 <_malloc_r>
 800519a:	b948      	cbnz	r0, 80051b0 <__smakebuf_r+0x44>
 800519c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051a0:	059a      	lsls	r2, r3, #22
 80051a2:	d4ef      	bmi.n	8005184 <__smakebuf_r+0x18>
 80051a4:	f023 0303 	bic.w	r3, r3, #3
 80051a8:	f043 0302 	orr.w	r3, r3, #2
 80051ac:	81a3      	strh	r3, [r4, #12]
 80051ae:	e7e3      	b.n	8005178 <__smakebuf_r+0xc>
 80051b0:	4b0d      	ldr	r3, [pc, #52]	; (80051e8 <__smakebuf_r+0x7c>)
 80051b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80051b4:	89a3      	ldrh	r3, [r4, #12]
 80051b6:	6020      	str	r0, [r4, #0]
 80051b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051bc:	81a3      	strh	r3, [r4, #12]
 80051be:	9b00      	ldr	r3, [sp, #0]
 80051c0:	6163      	str	r3, [r4, #20]
 80051c2:	9b01      	ldr	r3, [sp, #4]
 80051c4:	6120      	str	r0, [r4, #16]
 80051c6:	b15b      	cbz	r3, 80051e0 <__smakebuf_r+0x74>
 80051c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051cc:	4630      	mov	r0, r6
 80051ce:	f000 fc05 	bl	80059dc <_isatty_r>
 80051d2:	b128      	cbz	r0, 80051e0 <__smakebuf_r+0x74>
 80051d4:	89a3      	ldrh	r3, [r4, #12]
 80051d6:	f023 0303 	bic.w	r3, r3, #3
 80051da:	f043 0301 	orr.w	r3, r3, #1
 80051de:	81a3      	strh	r3, [r4, #12]
 80051e0:	89a3      	ldrh	r3, [r4, #12]
 80051e2:	431d      	orrs	r5, r3
 80051e4:	81a5      	strh	r5, [r4, #12]
 80051e6:	e7cd      	b.n	8005184 <__smakebuf_r+0x18>
 80051e8:	08004fd9 	.word	0x08004fd9

080051ec <_free_r>:
 80051ec:	b538      	push	{r3, r4, r5, lr}
 80051ee:	4605      	mov	r5, r0
 80051f0:	2900      	cmp	r1, #0
 80051f2:	d045      	beq.n	8005280 <_free_r+0x94>
 80051f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051f8:	1f0c      	subs	r4, r1, #4
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	bfb8      	it	lt
 80051fe:	18e4      	addlt	r4, r4, r3
 8005200:	f000 fc0e 	bl	8005a20 <__malloc_lock>
 8005204:	4a1f      	ldr	r2, [pc, #124]	; (8005284 <_free_r+0x98>)
 8005206:	6813      	ldr	r3, [r2, #0]
 8005208:	4610      	mov	r0, r2
 800520a:	b933      	cbnz	r3, 800521a <_free_r+0x2e>
 800520c:	6063      	str	r3, [r4, #4]
 800520e:	6014      	str	r4, [r2, #0]
 8005210:	4628      	mov	r0, r5
 8005212:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005216:	f000 bc04 	b.w	8005a22 <__malloc_unlock>
 800521a:	42a3      	cmp	r3, r4
 800521c:	d90c      	bls.n	8005238 <_free_r+0x4c>
 800521e:	6821      	ldr	r1, [r4, #0]
 8005220:	1862      	adds	r2, r4, r1
 8005222:	4293      	cmp	r3, r2
 8005224:	bf04      	itt	eq
 8005226:	681a      	ldreq	r2, [r3, #0]
 8005228:	685b      	ldreq	r3, [r3, #4]
 800522a:	6063      	str	r3, [r4, #4]
 800522c:	bf04      	itt	eq
 800522e:	1852      	addeq	r2, r2, r1
 8005230:	6022      	streq	r2, [r4, #0]
 8005232:	6004      	str	r4, [r0, #0]
 8005234:	e7ec      	b.n	8005210 <_free_r+0x24>
 8005236:	4613      	mov	r3, r2
 8005238:	685a      	ldr	r2, [r3, #4]
 800523a:	b10a      	cbz	r2, 8005240 <_free_r+0x54>
 800523c:	42a2      	cmp	r2, r4
 800523e:	d9fa      	bls.n	8005236 <_free_r+0x4a>
 8005240:	6819      	ldr	r1, [r3, #0]
 8005242:	1858      	adds	r0, r3, r1
 8005244:	42a0      	cmp	r0, r4
 8005246:	d10b      	bne.n	8005260 <_free_r+0x74>
 8005248:	6820      	ldr	r0, [r4, #0]
 800524a:	4401      	add	r1, r0
 800524c:	1858      	adds	r0, r3, r1
 800524e:	4282      	cmp	r2, r0
 8005250:	6019      	str	r1, [r3, #0]
 8005252:	d1dd      	bne.n	8005210 <_free_r+0x24>
 8005254:	6810      	ldr	r0, [r2, #0]
 8005256:	6852      	ldr	r2, [r2, #4]
 8005258:	605a      	str	r2, [r3, #4]
 800525a:	4401      	add	r1, r0
 800525c:	6019      	str	r1, [r3, #0]
 800525e:	e7d7      	b.n	8005210 <_free_r+0x24>
 8005260:	d902      	bls.n	8005268 <_free_r+0x7c>
 8005262:	230c      	movs	r3, #12
 8005264:	602b      	str	r3, [r5, #0]
 8005266:	e7d3      	b.n	8005210 <_free_r+0x24>
 8005268:	6820      	ldr	r0, [r4, #0]
 800526a:	1821      	adds	r1, r4, r0
 800526c:	428a      	cmp	r2, r1
 800526e:	bf04      	itt	eq
 8005270:	6811      	ldreq	r1, [r2, #0]
 8005272:	6852      	ldreq	r2, [r2, #4]
 8005274:	6062      	str	r2, [r4, #4]
 8005276:	bf04      	itt	eq
 8005278:	1809      	addeq	r1, r1, r0
 800527a:	6021      	streq	r1, [r4, #0]
 800527c:	605c      	str	r4, [r3, #4]
 800527e:	e7c7      	b.n	8005210 <_free_r+0x24>
 8005280:	bd38      	pop	{r3, r4, r5, pc}
 8005282:	bf00      	nop
 8005284:	20000664 	.word	0x20000664

08005288 <_malloc_r>:
 8005288:	b570      	push	{r4, r5, r6, lr}
 800528a:	1ccd      	adds	r5, r1, #3
 800528c:	f025 0503 	bic.w	r5, r5, #3
 8005290:	3508      	adds	r5, #8
 8005292:	2d0c      	cmp	r5, #12
 8005294:	bf38      	it	cc
 8005296:	250c      	movcc	r5, #12
 8005298:	2d00      	cmp	r5, #0
 800529a:	4606      	mov	r6, r0
 800529c:	db01      	blt.n	80052a2 <_malloc_r+0x1a>
 800529e:	42a9      	cmp	r1, r5
 80052a0:	d903      	bls.n	80052aa <_malloc_r+0x22>
 80052a2:	230c      	movs	r3, #12
 80052a4:	6033      	str	r3, [r6, #0]
 80052a6:	2000      	movs	r0, #0
 80052a8:	bd70      	pop	{r4, r5, r6, pc}
 80052aa:	f000 fbb9 	bl	8005a20 <__malloc_lock>
 80052ae:	4a21      	ldr	r2, [pc, #132]	; (8005334 <_malloc_r+0xac>)
 80052b0:	6814      	ldr	r4, [r2, #0]
 80052b2:	4621      	mov	r1, r4
 80052b4:	b991      	cbnz	r1, 80052dc <_malloc_r+0x54>
 80052b6:	4c20      	ldr	r4, [pc, #128]	; (8005338 <_malloc_r+0xb0>)
 80052b8:	6823      	ldr	r3, [r4, #0]
 80052ba:	b91b      	cbnz	r3, 80052c4 <_malloc_r+0x3c>
 80052bc:	4630      	mov	r0, r6
 80052be:	f000 fb05 	bl	80058cc <_sbrk_r>
 80052c2:	6020      	str	r0, [r4, #0]
 80052c4:	4629      	mov	r1, r5
 80052c6:	4630      	mov	r0, r6
 80052c8:	f000 fb00 	bl	80058cc <_sbrk_r>
 80052cc:	1c43      	adds	r3, r0, #1
 80052ce:	d124      	bne.n	800531a <_malloc_r+0x92>
 80052d0:	230c      	movs	r3, #12
 80052d2:	6033      	str	r3, [r6, #0]
 80052d4:	4630      	mov	r0, r6
 80052d6:	f000 fba4 	bl	8005a22 <__malloc_unlock>
 80052da:	e7e4      	b.n	80052a6 <_malloc_r+0x1e>
 80052dc:	680b      	ldr	r3, [r1, #0]
 80052de:	1b5b      	subs	r3, r3, r5
 80052e0:	d418      	bmi.n	8005314 <_malloc_r+0x8c>
 80052e2:	2b0b      	cmp	r3, #11
 80052e4:	d90f      	bls.n	8005306 <_malloc_r+0x7e>
 80052e6:	600b      	str	r3, [r1, #0]
 80052e8:	50cd      	str	r5, [r1, r3]
 80052ea:	18cc      	adds	r4, r1, r3
 80052ec:	4630      	mov	r0, r6
 80052ee:	f000 fb98 	bl	8005a22 <__malloc_unlock>
 80052f2:	f104 000b 	add.w	r0, r4, #11
 80052f6:	1d23      	adds	r3, r4, #4
 80052f8:	f020 0007 	bic.w	r0, r0, #7
 80052fc:	1ac3      	subs	r3, r0, r3
 80052fe:	d0d3      	beq.n	80052a8 <_malloc_r+0x20>
 8005300:	425a      	negs	r2, r3
 8005302:	50e2      	str	r2, [r4, r3]
 8005304:	e7d0      	b.n	80052a8 <_malloc_r+0x20>
 8005306:	428c      	cmp	r4, r1
 8005308:	684b      	ldr	r3, [r1, #4]
 800530a:	bf16      	itet	ne
 800530c:	6063      	strne	r3, [r4, #4]
 800530e:	6013      	streq	r3, [r2, #0]
 8005310:	460c      	movne	r4, r1
 8005312:	e7eb      	b.n	80052ec <_malloc_r+0x64>
 8005314:	460c      	mov	r4, r1
 8005316:	6849      	ldr	r1, [r1, #4]
 8005318:	e7cc      	b.n	80052b4 <_malloc_r+0x2c>
 800531a:	1cc4      	adds	r4, r0, #3
 800531c:	f024 0403 	bic.w	r4, r4, #3
 8005320:	42a0      	cmp	r0, r4
 8005322:	d005      	beq.n	8005330 <_malloc_r+0xa8>
 8005324:	1a21      	subs	r1, r4, r0
 8005326:	4630      	mov	r0, r6
 8005328:	f000 fad0 	bl	80058cc <_sbrk_r>
 800532c:	3001      	adds	r0, #1
 800532e:	d0cf      	beq.n	80052d0 <_malloc_r+0x48>
 8005330:	6025      	str	r5, [r4, #0]
 8005332:	e7db      	b.n	80052ec <_malloc_r+0x64>
 8005334:	20000664 	.word	0x20000664
 8005338:	20000668 	.word	0x20000668

0800533c <__sfputc_r>:
 800533c:	6893      	ldr	r3, [r2, #8]
 800533e:	3b01      	subs	r3, #1
 8005340:	2b00      	cmp	r3, #0
 8005342:	b410      	push	{r4}
 8005344:	6093      	str	r3, [r2, #8]
 8005346:	da08      	bge.n	800535a <__sfputc_r+0x1e>
 8005348:	6994      	ldr	r4, [r2, #24]
 800534a:	42a3      	cmp	r3, r4
 800534c:	db01      	blt.n	8005352 <__sfputc_r+0x16>
 800534e:	290a      	cmp	r1, #10
 8005350:	d103      	bne.n	800535a <__sfputc_r+0x1e>
 8005352:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005356:	f7ff bcab 	b.w	8004cb0 <__swbuf_r>
 800535a:	6813      	ldr	r3, [r2, #0]
 800535c:	1c58      	adds	r0, r3, #1
 800535e:	6010      	str	r0, [r2, #0]
 8005360:	7019      	strb	r1, [r3, #0]
 8005362:	4608      	mov	r0, r1
 8005364:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005368:	4770      	bx	lr

0800536a <__sfputs_r>:
 800536a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800536c:	4606      	mov	r6, r0
 800536e:	460f      	mov	r7, r1
 8005370:	4614      	mov	r4, r2
 8005372:	18d5      	adds	r5, r2, r3
 8005374:	42ac      	cmp	r4, r5
 8005376:	d101      	bne.n	800537c <__sfputs_r+0x12>
 8005378:	2000      	movs	r0, #0
 800537a:	e007      	b.n	800538c <__sfputs_r+0x22>
 800537c:	463a      	mov	r2, r7
 800537e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005382:	4630      	mov	r0, r6
 8005384:	f7ff ffda 	bl	800533c <__sfputc_r>
 8005388:	1c43      	adds	r3, r0, #1
 800538a:	d1f3      	bne.n	8005374 <__sfputs_r+0xa>
 800538c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005390 <_vfiprintf_r>:
 8005390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005394:	460c      	mov	r4, r1
 8005396:	b09d      	sub	sp, #116	; 0x74
 8005398:	4617      	mov	r7, r2
 800539a:	461d      	mov	r5, r3
 800539c:	4606      	mov	r6, r0
 800539e:	b118      	cbz	r0, 80053a8 <_vfiprintf_r+0x18>
 80053a0:	6983      	ldr	r3, [r0, #24]
 80053a2:	b90b      	cbnz	r3, 80053a8 <_vfiprintf_r+0x18>
 80053a4:	f7ff fe34 	bl	8005010 <__sinit>
 80053a8:	4b7c      	ldr	r3, [pc, #496]	; (800559c <_vfiprintf_r+0x20c>)
 80053aa:	429c      	cmp	r4, r3
 80053ac:	d158      	bne.n	8005460 <_vfiprintf_r+0xd0>
 80053ae:	6874      	ldr	r4, [r6, #4]
 80053b0:	89a3      	ldrh	r3, [r4, #12]
 80053b2:	0718      	lsls	r0, r3, #28
 80053b4:	d55e      	bpl.n	8005474 <_vfiprintf_r+0xe4>
 80053b6:	6923      	ldr	r3, [r4, #16]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d05b      	beq.n	8005474 <_vfiprintf_r+0xe4>
 80053bc:	2300      	movs	r3, #0
 80053be:	9309      	str	r3, [sp, #36]	; 0x24
 80053c0:	2320      	movs	r3, #32
 80053c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80053c6:	2330      	movs	r3, #48	; 0x30
 80053c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80053cc:	9503      	str	r5, [sp, #12]
 80053ce:	f04f 0b01 	mov.w	fp, #1
 80053d2:	46b8      	mov	r8, r7
 80053d4:	4645      	mov	r5, r8
 80053d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80053da:	b10b      	cbz	r3, 80053e0 <_vfiprintf_r+0x50>
 80053dc:	2b25      	cmp	r3, #37	; 0x25
 80053de:	d154      	bne.n	800548a <_vfiprintf_r+0xfa>
 80053e0:	ebb8 0a07 	subs.w	sl, r8, r7
 80053e4:	d00b      	beq.n	80053fe <_vfiprintf_r+0x6e>
 80053e6:	4653      	mov	r3, sl
 80053e8:	463a      	mov	r2, r7
 80053ea:	4621      	mov	r1, r4
 80053ec:	4630      	mov	r0, r6
 80053ee:	f7ff ffbc 	bl	800536a <__sfputs_r>
 80053f2:	3001      	adds	r0, #1
 80053f4:	f000 80c2 	beq.w	800557c <_vfiprintf_r+0x1ec>
 80053f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053fa:	4453      	add	r3, sl
 80053fc:	9309      	str	r3, [sp, #36]	; 0x24
 80053fe:	f898 3000 	ldrb.w	r3, [r8]
 8005402:	2b00      	cmp	r3, #0
 8005404:	f000 80ba 	beq.w	800557c <_vfiprintf_r+0x1ec>
 8005408:	2300      	movs	r3, #0
 800540a:	f04f 32ff 	mov.w	r2, #4294967295
 800540e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005412:	9304      	str	r3, [sp, #16]
 8005414:	9307      	str	r3, [sp, #28]
 8005416:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800541a:	931a      	str	r3, [sp, #104]	; 0x68
 800541c:	46a8      	mov	r8, r5
 800541e:	2205      	movs	r2, #5
 8005420:	f818 1b01 	ldrb.w	r1, [r8], #1
 8005424:	485e      	ldr	r0, [pc, #376]	; (80055a0 <_vfiprintf_r+0x210>)
 8005426:	f7fa fed3 	bl	80001d0 <memchr>
 800542a:	9b04      	ldr	r3, [sp, #16]
 800542c:	bb78      	cbnz	r0, 800548e <_vfiprintf_r+0xfe>
 800542e:	06d9      	lsls	r1, r3, #27
 8005430:	bf44      	itt	mi
 8005432:	2220      	movmi	r2, #32
 8005434:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005438:	071a      	lsls	r2, r3, #28
 800543a:	bf44      	itt	mi
 800543c:	222b      	movmi	r2, #43	; 0x2b
 800543e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005442:	782a      	ldrb	r2, [r5, #0]
 8005444:	2a2a      	cmp	r2, #42	; 0x2a
 8005446:	d02a      	beq.n	800549e <_vfiprintf_r+0x10e>
 8005448:	9a07      	ldr	r2, [sp, #28]
 800544a:	46a8      	mov	r8, r5
 800544c:	2000      	movs	r0, #0
 800544e:	250a      	movs	r5, #10
 8005450:	4641      	mov	r1, r8
 8005452:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005456:	3b30      	subs	r3, #48	; 0x30
 8005458:	2b09      	cmp	r3, #9
 800545a:	d969      	bls.n	8005530 <_vfiprintf_r+0x1a0>
 800545c:	b360      	cbz	r0, 80054b8 <_vfiprintf_r+0x128>
 800545e:	e024      	b.n	80054aa <_vfiprintf_r+0x11a>
 8005460:	4b50      	ldr	r3, [pc, #320]	; (80055a4 <_vfiprintf_r+0x214>)
 8005462:	429c      	cmp	r4, r3
 8005464:	d101      	bne.n	800546a <_vfiprintf_r+0xda>
 8005466:	68b4      	ldr	r4, [r6, #8]
 8005468:	e7a2      	b.n	80053b0 <_vfiprintf_r+0x20>
 800546a:	4b4f      	ldr	r3, [pc, #316]	; (80055a8 <_vfiprintf_r+0x218>)
 800546c:	429c      	cmp	r4, r3
 800546e:	bf08      	it	eq
 8005470:	68f4      	ldreq	r4, [r6, #12]
 8005472:	e79d      	b.n	80053b0 <_vfiprintf_r+0x20>
 8005474:	4621      	mov	r1, r4
 8005476:	4630      	mov	r0, r6
 8005478:	f7ff fc6c 	bl	8004d54 <__swsetup_r>
 800547c:	2800      	cmp	r0, #0
 800547e:	d09d      	beq.n	80053bc <_vfiprintf_r+0x2c>
 8005480:	f04f 30ff 	mov.w	r0, #4294967295
 8005484:	b01d      	add	sp, #116	; 0x74
 8005486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800548a:	46a8      	mov	r8, r5
 800548c:	e7a2      	b.n	80053d4 <_vfiprintf_r+0x44>
 800548e:	4a44      	ldr	r2, [pc, #272]	; (80055a0 <_vfiprintf_r+0x210>)
 8005490:	1a80      	subs	r0, r0, r2
 8005492:	fa0b f000 	lsl.w	r0, fp, r0
 8005496:	4318      	orrs	r0, r3
 8005498:	9004      	str	r0, [sp, #16]
 800549a:	4645      	mov	r5, r8
 800549c:	e7be      	b.n	800541c <_vfiprintf_r+0x8c>
 800549e:	9a03      	ldr	r2, [sp, #12]
 80054a0:	1d11      	adds	r1, r2, #4
 80054a2:	6812      	ldr	r2, [r2, #0]
 80054a4:	9103      	str	r1, [sp, #12]
 80054a6:	2a00      	cmp	r2, #0
 80054a8:	db01      	blt.n	80054ae <_vfiprintf_r+0x11e>
 80054aa:	9207      	str	r2, [sp, #28]
 80054ac:	e004      	b.n	80054b8 <_vfiprintf_r+0x128>
 80054ae:	4252      	negs	r2, r2
 80054b0:	f043 0302 	orr.w	r3, r3, #2
 80054b4:	9207      	str	r2, [sp, #28]
 80054b6:	9304      	str	r3, [sp, #16]
 80054b8:	f898 3000 	ldrb.w	r3, [r8]
 80054bc:	2b2e      	cmp	r3, #46	; 0x2e
 80054be:	d10e      	bne.n	80054de <_vfiprintf_r+0x14e>
 80054c0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80054c4:	2b2a      	cmp	r3, #42	; 0x2a
 80054c6:	d138      	bne.n	800553a <_vfiprintf_r+0x1aa>
 80054c8:	9b03      	ldr	r3, [sp, #12]
 80054ca:	1d1a      	adds	r2, r3, #4
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	9203      	str	r2, [sp, #12]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	bfb8      	it	lt
 80054d4:	f04f 33ff 	movlt.w	r3, #4294967295
 80054d8:	f108 0802 	add.w	r8, r8, #2
 80054dc:	9305      	str	r3, [sp, #20]
 80054de:	4d33      	ldr	r5, [pc, #204]	; (80055ac <_vfiprintf_r+0x21c>)
 80054e0:	f898 1000 	ldrb.w	r1, [r8]
 80054e4:	2203      	movs	r2, #3
 80054e6:	4628      	mov	r0, r5
 80054e8:	f7fa fe72 	bl	80001d0 <memchr>
 80054ec:	b140      	cbz	r0, 8005500 <_vfiprintf_r+0x170>
 80054ee:	2340      	movs	r3, #64	; 0x40
 80054f0:	1b40      	subs	r0, r0, r5
 80054f2:	fa03 f000 	lsl.w	r0, r3, r0
 80054f6:	9b04      	ldr	r3, [sp, #16]
 80054f8:	4303      	orrs	r3, r0
 80054fa:	f108 0801 	add.w	r8, r8, #1
 80054fe:	9304      	str	r3, [sp, #16]
 8005500:	f898 1000 	ldrb.w	r1, [r8]
 8005504:	482a      	ldr	r0, [pc, #168]	; (80055b0 <_vfiprintf_r+0x220>)
 8005506:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800550a:	2206      	movs	r2, #6
 800550c:	f108 0701 	add.w	r7, r8, #1
 8005510:	f7fa fe5e 	bl	80001d0 <memchr>
 8005514:	2800      	cmp	r0, #0
 8005516:	d037      	beq.n	8005588 <_vfiprintf_r+0x1f8>
 8005518:	4b26      	ldr	r3, [pc, #152]	; (80055b4 <_vfiprintf_r+0x224>)
 800551a:	bb1b      	cbnz	r3, 8005564 <_vfiprintf_r+0x1d4>
 800551c:	9b03      	ldr	r3, [sp, #12]
 800551e:	3307      	adds	r3, #7
 8005520:	f023 0307 	bic.w	r3, r3, #7
 8005524:	3308      	adds	r3, #8
 8005526:	9303      	str	r3, [sp, #12]
 8005528:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800552a:	444b      	add	r3, r9
 800552c:	9309      	str	r3, [sp, #36]	; 0x24
 800552e:	e750      	b.n	80053d2 <_vfiprintf_r+0x42>
 8005530:	fb05 3202 	mla	r2, r5, r2, r3
 8005534:	2001      	movs	r0, #1
 8005536:	4688      	mov	r8, r1
 8005538:	e78a      	b.n	8005450 <_vfiprintf_r+0xc0>
 800553a:	2300      	movs	r3, #0
 800553c:	f108 0801 	add.w	r8, r8, #1
 8005540:	9305      	str	r3, [sp, #20]
 8005542:	4619      	mov	r1, r3
 8005544:	250a      	movs	r5, #10
 8005546:	4640      	mov	r0, r8
 8005548:	f810 2b01 	ldrb.w	r2, [r0], #1
 800554c:	3a30      	subs	r2, #48	; 0x30
 800554e:	2a09      	cmp	r2, #9
 8005550:	d903      	bls.n	800555a <_vfiprintf_r+0x1ca>
 8005552:	2b00      	cmp	r3, #0
 8005554:	d0c3      	beq.n	80054de <_vfiprintf_r+0x14e>
 8005556:	9105      	str	r1, [sp, #20]
 8005558:	e7c1      	b.n	80054de <_vfiprintf_r+0x14e>
 800555a:	fb05 2101 	mla	r1, r5, r1, r2
 800555e:	2301      	movs	r3, #1
 8005560:	4680      	mov	r8, r0
 8005562:	e7f0      	b.n	8005546 <_vfiprintf_r+0x1b6>
 8005564:	ab03      	add	r3, sp, #12
 8005566:	9300      	str	r3, [sp, #0]
 8005568:	4622      	mov	r2, r4
 800556a:	4b13      	ldr	r3, [pc, #76]	; (80055b8 <_vfiprintf_r+0x228>)
 800556c:	a904      	add	r1, sp, #16
 800556e:	4630      	mov	r0, r6
 8005570:	f3af 8000 	nop.w
 8005574:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005578:	4681      	mov	r9, r0
 800557a:	d1d5      	bne.n	8005528 <_vfiprintf_r+0x198>
 800557c:	89a3      	ldrh	r3, [r4, #12]
 800557e:	065b      	lsls	r3, r3, #25
 8005580:	f53f af7e 	bmi.w	8005480 <_vfiprintf_r+0xf0>
 8005584:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005586:	e77d      	b.n	8005484 <_vfiprintf_r+0xf4>
 8005588:	ab03      	add	r3, sp, #12
 800558a:	9300      	str	r3, [sp, #0]
 800558c:	4622      	mov	r2, r4
 800558e:	4b0a      	ldr	r3, [pc, #40]	; (80055b8 <_vfiprintf_r+0x228>)
 8005590:	a904      	add	r1, sp, #16
 8005592:	4630      	mov	r0, r6
 8005594:	f000 f888 	bl	80056a8 <_printf_i>
 8005598:	e7ec      	b.n	8005574 <_vfiprintf_r+0x1e4>
 800559a:	bf00      	nop
 800559c:	080069d0 	.word	0x080069d0
 80055a0:	08006a10 	.word	0x08006a10
 80055a4:	080069f0 	.word	0x080069f0
 80055a8:	080069b0 	.word	0x080069b0
 80055ac:	08006a16 	.word	0x08006a16
 80055b0:	08006a1a 	.word	0x08006a1a
 80055b4:	00000000 	.word	0x00000000
 80055b8:	0800536b 	.word	0x0800536b

080055bc <_printf_common>:
 80055bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055c0:	4691      	mov	r9, r2
 80055c2:	461f      	mov	r7, r3
 80055c4:	688a      	ldr	r2, [r1, #8]
 80055c6:	690b      	ldr	r3, [r1, #16]
 80055c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80055cc:	4293      	cmp	r3, r2
 80055ce:	bfb8      	it	lt
 80055d0:	4613      	movlt	r3, r2
 80055d2:	f8c9 3000 	str.w	r3, [r9]
 80055d6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80055da:	4606      	mov	r6, r0
 80055dc:	460c      	mov	r4, r1
 80055de:	b112      	cbz	r2, 80055e6 <_printf_common+0x2a>
 80055e0:	3301      	adds	r3, #1
 80055e2:	f8c9 3000 	str.w	r3, [r9]
 80055e6:	6823      	ldr	r3, [r4, #0]
 80055e8:	0699      	lsls	r1, r3, #26
 80055ea:	bf42      	ittt	mi
 80055ec:	f8d9 3000 	ldrmi.w	r3, [r9]
 80055f0:	3302      	addmi	r3, #2
 80055f2:	f8c9 3000 	strmi.w	r3, [r9]
 80055f6:	6825      	ldr	r5, [r4, #0]
 80055f8:	f015 0506 	ands.w	r5, r5, #6
 80055fc:	d107      	bne.n	800560e <_printf_common+0x52>
 80055fe:	f104 0a19 	add.w	sl, r4, #25
 8005602:	68e3      	ldr	r3, [r4, #12]
 8005604:	f8d9 2000 	ldr.w	r2, [r9]
 8005608:	1a9b      	subs	r3, r3, r2
 800560a:	42ab      	cmp	r3, r5
 800560c:	dc28      	bgt.n	8005660 <_printf_common+0xa4>
 800560e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005612:	6822      	ldr	r2, [r4, #0]
 8005614:	3300      	adds	r3, #0
 8005616:	bf18      	it	ne
 8005618:	2301      	movne	r3, #1
 800561a:	0692      	lsls	r2, r2, #26
 800561c:	d42d      	bmi.n	800567a <_printf_common+0xbe>
 800561e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005622:	4639      	mov	r1, r7
 8005624:	4630      	mov	r0, r6
 8005626:	47c0      	blx	r8
 8005628:	3001      	adds	r0, #1
 800562a:	d020      	beq.n	800566e <_printf_common+0xb2>
 800562c:	6823      	ldr	r3, [r4, #0]
 800562e:	68e5      	ldr	r5, [r4, #12]
 8005630:	f8d9 2000 	ldr.w	r2, [r9]
 8005634:	f003 0306 	and.w	r3, r3, #6
 8005638:	2b04      	cmp	r3, #4
 800563a:	bf08      	it	eq
 800563c:	1aad      	subeq	r5, r5, r2
 800563e:	68a3      	ldr	r3, [r4, #8]
 8005640:	6922      	ldr	r2, [r4, #16]
 8005642:	bf0c      	ite	eq
 8005644:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005648:	2500      	movne	r5, #0
 800564a:	4293      	cmp	r3, r2
 800564c:	bfc4      	itt	gt
 800564e:	1a9b      	subgt	r3, r3, r2
 8005650:	18ed      	addgt	r5, r5, r3
 8005652:	f04f 0900 	mov.w	r9, #0
 8005656:	341a      	adds	r4, #26
 8005658:	454d      	cmp	r5, r9
 800565a:	d11a      	bne.n	8005692 <_printf_common+0xd6>
 800565c:	2000      	movs	r0, #0
 800565e:	e008      	b.n	8005672 <_printf_common+0xb6>
 8005660:	2301      	movs	r3, #1
 8005662:	4652      	mov	r2, sl
 8005664:	4639      	mov	r1, r7
 8005666:	4630      	mov	r0, r6
 8005668:	47c0      	blx	r8
 800566a:	3001      	adds	r0, #1
 800566c:	d103      	bne.n	8005676 <_printf_common+0xba>
 800566e:	f04f 30ff 	mov.w	r0, #4294967295
 8005672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005676:	3501      	adds	r5, #1
 8005678:	e7c3      	b.n	8005602 <_printf_common+0x46>
 800567a:	18e1      	adds	r1, r4, r3
 800567c:	1c5a      	adds	r2, r3, #1
 800567e:	2030      	movs	r0, #48	; 0x30
 8005680:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005684:	4422      	add	r2, r4
 8005686:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800568a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800568e:	3302      	adds	r3, #2
 8005690:	e7c5      	b.n	800561e <_printf_common+0x62>
 8005692:	2301      	movs	r3, #1
 8005694:	4622      	mov	r2, r4
 8005696:	4639      	mov	r1, r7
 8005698:	4630      	mov	r0, r6
 800569a:	47c0      	blx	r8
 800569c:	3001      	adds	r0, #1
 800569e:	d0e6      	beq.n	800566e <_printf_common+0xb2>
 80056a0:	f109 0901 	add.w	r9, r9, #1
 80056a4:	e7d8      	b.n	8005658 <_printf_common+0x9c>
	...

080056a8 <_printf_i>:
 80056a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80056ac:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80056b0:	460c      	mov	r4, r1
 80056b2:	7e09      	ldrb	r1, [r1, #24]
 80056b4:	b085      	sub	sp, #20
 80056b6:	296e      	cmp	r1, #110	; 0x6e
 80056b8:	4617      	mov	r7, r2
 80056ba:	4606      	mov	r6, r0
 80056bc:	4698      	mov	r8, r3
 80056be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80056c0:	f000 80b3 	beq.w	800582a <_printf_i+0x182>
 80056c4:	d822      	bhi.n	800570c <_printf_i+0x64>
 80056c6:	2963      	cmp	r1, #99	; 0x63
 80056c8:	d036      	beq.n	8005738 <_printf_i+0x90>
 80056ca:	d80a      	bhi.n	80056e2 <_printf_i+0x3a>
 80056cc:	2900      	cmp	r1, #0
 80056ce:	f000 80b9 	beq.w	8005844 <_printf_i+0x19c>
 80056d2:	2958      	cmp	r1, #88	; 0x58
 80056d4:	f000 8083 	beq.w	80057de <_printf_i+0x136>
 80056d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056dc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80056e0:	e032      	b.n	8005748 <_printf_i+0xa0>
 80056e2:	2964      	cmp	r1, #100	; 0x64
 80056e4:	d001      	beq.n	80056ea <_printf_i+0x42>
 80056e6:	2969      	cmp	r1, #105	; 0x69
 80056e8:	d1f6      	bne.n	80056d8 <_printf_i+0x30>
 80056ea:	6820      	ldr	r0, [r4, #0]
 80056ec:	6813      	ldr	r3, [r2, #0]
 80056ee:	0605      	lsls	r5, r0, #24
 80056f0:	f103 0104 	add.w	r1, r3, #4
 80056f4:	d52a      	bpl.n	800574c <_printf_i+0xa4>
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6011      	str	r1, [r2, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	da03      	bge.n	8005706 <_printf_i+0x5e>
 80056fe:	222d      	movs	r2, #45	; 0x2d
 8005700:	425b      	negs	r3, r3
 8005702:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005706:	486f      	ldr	r0, [pc, #444]	; (80058c4 <_printf_i+0x21c>)
 8005708:	220a      	movs	r2, #10
 800570a:	e039      	b.n	8005780 <_printf_i+0xd8>
 800570c:	2973      	cmp	r1, #115	; 0x73
 800570e:	f000 809d 	beq.w	800584c <_printf_i+0x1a4>
 8005712:	d808      	bhi.n	8005726 <_printf_i+0x7e>
 8005714:	296f      	cmp	r1, #111	; 0x6f
 8005716:	d020      	beq.n	800575a <_printf_i+0xb2>
 8005718:	2970      	cmp	r1, #112	; 0x70
 800571a:	d1dd      	bne.n	80056d8 <_printf_i+0x30>
 800571c:	6823      	ldr	r3, [r4, #0]
 800571e:	f043 0320 	orr.w	r3, r3, #32
 8005722:	6023      	str	r3, [r4, #0]
 8005724:	e003      	b.n	800572e <_printf_i+0x86>
 8005726:	2975      	cmp	r1, #117	; 0x75
 8005728:	d017      	beq.n	800575a <_printf_i+0xb2>
 800572a:	2978      	cmp	r1, #120	; 0x78
 800572c:	d1d4      	bne.n	80056d8 <_printf_i+0x30>
 800572e:	2378      	movs	r3, #120	; 0x78
 8005730:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005734:	4864      	ldr	r0, [pc, #400]	; (80058c8 <_printf_i+0x220>)
 8005736:	e055      	b.n	80057e4 <_printf_i+0x13c>
 8005738:	6813      	ldr	r3, [r2, #0]
 800573a:	1d19      	adds	r1, r3, #4
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	6011      	str	r1, [r2, #0]
 8005740:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005744:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005748:	2301      	movs	r3, #1
 800574a:	e08c      	b.n	8005866 <_printf_i+0x1be>
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	6011      	str	r1, [r2, #0]
 8005750:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005754:	bf18      	it	ne
 8005756:	b21b      	sxthne	r3, r3
 8005758:	e7cf      	b.n	80056fa <_printf_i+0x52>
 800575a:	6813      	ldr	r3, [r2, #0]
 800575c:	6825      	ldr	r5, [r4, #0]
 800575e:	1d18      	adds	r0, r3, #4
 8005760:	6010      	str	r0, [r2, #0]
 8005762:	0628      	lsls	r0, r5, #24
 8005764:	d501      	bpl.n	800576a <_printf_i+0xc2>
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	e002      	b.n	8005770 <_printf_i+0xc8>
 800576a:	0668      	lsls	r0, r5, #25
 800576c:	d5fb      	bpl.n	8005766 <_printf_i+0xbe>
 800576e:	881b      	ldrh	r3, [r3, #0]
 8005770:	4854      	ldr	r0, [pc, #336]	; (80058c4 <_printf_i+0x21c>)
 8005772:	296f      	cmp	r1, #111	; 0x6f
 8005774:	bf14      	ite	ne
 8005776:	220a      	movne	r2, #10
 8005778:	2208      	moveq	r2, #8
 800577a:	2100      	movs	r1, #0
 800577c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005780:	6865      	ldr	r5, [r4, #4]
 8005782:	60a5      	str	r5, [r4, #8]
 8005784:	2d00      	cmp	r5, #0
 8005786:	f2c0 8095 	blt.w	80058b4 <_printf_i+0x20c>
 800578a:	6821      	ldr	r1, [r4, #0]
 800578c:	f021 0104 	bic.w	r1, r1, #4
 8005790:	6021      	str	r1, [r4, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d13d      	bne.n	8005812 <_printf_i+0x16a>
 8005796:	2d00      	cmp	r5, #0
 8005798:	f040 808e 	bne.w	80058b8 <_printf_i+0x210>
 800579c:	4665      	mov	r5, ip
 800579e:	2a08      	cmp	r2, #8
 80057a0:	d10b      	bne.n	80057ba <_printf_i+0x112>
 80057a2:	6823      	ldr	r3, [r4, #0]
 80057a4:	07db      	lsls	r3, r3, #31
 80057a6:	d508      	bpl.n	80057ba <_printf_i+0x112>
 80057a8:	6923      	ldr	r3, [r4, #16]
 80057aa:	6862      	ldr	r2, [r4, #4]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	bfde      	ittt	le
 80057b0:	2330      	movle	r3, #48	; 0x30
 80057b2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80057b6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80057ba:	ebac 0305 	sub.w	r3, ip, r5
 80057be:	6123      	str	r3, [r4, #16]
 80057c0:	f8cd 8000 	str.w	r8, [sp]
 80057c4:	463b      	mov	r3, r7
 80057c6:	aa03      	add	r2, sp, #12
 80057c8:	4621      	mov	r1, r4
 80057ca:	4630      	mov	r0, r6
 80057cc:	f7ff fef6 	bl	80055bc <_printf_common>
 80057d0:	3001      	adds	r0, #1
 80057d2:	d14d      	bne.n	8005870 <_printf_i+0x1c8>
 80057d4:	f04f 30ff 	mov.w	r0, #4294967295
 80057d8:	b005      	add	sp, #20
 80057da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80057de:	4839      	ldr	r0, [pc, #228]	; (80058c4 <_printf_i+0x21c>)
 80057e0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80057e4:	6813      	ldr	r3, [r2, #0]
 80057e6:	6821      	ldr	r1, [r4, #0]
 80057e8:	1d1d      	adds	r5, r3, #4
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	6015      	str	r5, [r2, #0]
 80057ee:	060a      	lsls	r2, r1, #24
 80057f0:	d50b      	bpl.n	800580a <_printf_i+0x162>
 80057f2:	07ca      	lsls	r2, r1, #31
 80057f4:	bf44      	itt	mi
 80057f6:	f041 0120 	orrmi.w	r1, r1, #32
 80057fa:	6021      	strmi	r1, [r4, #0]
 80057fc:	b91b      	cbnz	r3, 8005806 <_printf_i+0x15e>
 80057fe:	6822      	ldr	r2, [r4, #0]
 8005800:	f022 0220 	bic.w	r2, r2, #32
 8005804:	6022      	str	r2, [r4, #0]
 8005806:	2210      	movs	r2, #16
 8005808:	e7b7      	b.n	800577a <_printf_i+0xd2>
 800580a:	064d      	lsls	r5, r1, #25
 800580c:	bf48      	it	mi
 800580e:	b29b      	uxthmi	r3, r3
 8005810:	e7ef      	b.n	80057f2 <_printf_i+0x14a>
 8005812:	4665      	mov	r5, ip
 8005814:	fbb3 f1f2 	udiv	r1, r3, r2
 8005818:	fb02 3311 	mls	r3, r2, r1, r3
 800581c:	5cc3      	ldrb	r3, [r0, r3]
 800581e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005822:	460b      	mov	r3, r1
 8005824:	2900      	cmp	r1, #0
 8005826:	d1f5      	bne.n	8005814 <_printf_i+0x16c>
 8005828:	e7b9      	b.n	800579e <_printf_i+0xf6>
 800582a:	6813      	ldr	r3, [r2, #0]
 800582c:	6825      	ldr	r5, [r4, #0]
 800582e:	6961      	ldr	r1, [r4, #20]
 8005830:	1d18      	adds	r0, r3, #4
 8005832:	6010      	str	r0, [r2, #0]
 8005834:	0628      	lsls	r0, r5, #24
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	d501      	bpl.n	800583e <_printf_i+0x196>
 800583a:	6019      	str	r1, [r3, #0]
 800583c:	e002      	b.n	8005844 <_printf_i+0x19c>
 800583e:	066a      	lsls	r2, r5, #25
 8005840:	d5fb      	bpl.n	800583a <_printf_i+0x192>
 8005842:	8019      	strh	r1, [r3, #0]
 8005844:	2300      	movs	r3, #0
 8005846:	6123      	str	r3, [r4, #16]
 8005848:	4665      	mov	r5, ip
 800584a:	e7b9      	b.n	80057c0 <_printf_i+0x118>
 800584c:	6813      	ldr	r3, [r2, #0]
 800584e:	1d19      	adds	r1, r3, #4
 8005850:	6011      	str	r1, [r2, #0]
 8005852:	681d      	ldr	r5, [r3, #0]
 8005854:	6862      	ldr	r2, [r4, #4]
 8005856:	2100      	movs	r1, #0
 8005858:	4628      	mov	r0, r5
 800585a:	f7fa fcb9 	bl	80001d0 <memchr>
 800585e:	b108      	cbz	r0, 8005864 <_printf_i+0x1bc>
 8005860:	1b40      	subs	r0, r0, r5
 8005862:	6060      	str	r0, [r4, #4]
 8005864:	6863      	ldr	r3, [r4, #4]
 8005866:	6123      	str	r3, [r4, #16]
 8005868:	2300      	movs	r3, #0
 800586a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800586e:	e7a7      	b.n	80057c0 <_printf_i+0x118>
 8005870:	6923      	ldr	r3, [r4, #16]
 8005872:	462a      	mov	r2, r5
 8005874:	4639      	mov	r1, r7
 8005876:	4630      	mov	r0, r6
 8005878:	47c0      	blx	r8
 800587a:	3001      	adds	r0, #1
 800587c:	d0aa      	beq.n	80057d4 <_printf_i+0x12c>
 800587e:	6823      	ldr	r3, [r4, #0]
 8005880:	079b      	lsls	r3, r3, #30
 8005882:	d413      	bmi.n	80058ac <_printf_i+0x204>
 8005884:	68e0      	ldr	r0, [r4, #12]
 8005886:	9b03      	ldr	r3, [sp, #12]
 8005888:	4298      	cmp	r0, r3
 800588a:	bfb8      	it	lt
 800588c:	4618      	movlt	r0, r3
 800588e:	e7a3      	b.n	80057d8 <_printf_i+0x130>
 8005890:	2301      	movs	r3, #1
 8005892:	464a      	mov	r2, r9
 8005894:	4639      	mov	r1, r7
 8005896:	4630      	mov	r0, r6
 8005898:	47c0      	blx	r8
 800589a:	3001      	adds	r0, #1
 800589c:	d09a      	beq.n	80057d4 <_printf_i+0x12c>
 800589e:	3501      	adds	r5, #1
 80058a0:	68e3      	ldr	r3, [r4, #12]
 80058a2:	9a03      	ldr	r2, [sp, #12]
 80058a4:	1a9b      	subs	r3, r3, r2
 80058a6:	42ab      	cmp	r3, r5
 80058a8:	dcf2      	bgt.n	8005890 <_printf_i+0x1e8>
 80058aa:	e7eb      	b.n	8005884 <_printf_i+0x1dc>
 80058ac:	2500      	movs	r5, #0
 80058ae:	f104 0919 	add.w	r9, r4, #25
 80058b2:	e7f5      	b.n	80058a0 <_printf_i+0x1f8>
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d1ac      	bne.n	8005812 <_printf_i+0x16a>
 80058b8:	7803      	ldrb	r3, [r0, #0]
 80058ba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058be:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058c2:	e76c      	b.n	800579e <_printf_i+0xf6>
 80058c4:	08006a21 	.word	0x08006a21
 80058c8:	08006a32 	.word	0x08006a32

080058cc <_sbrk_r>:
 80058cc:	b538      	push	{r3, r4, r5, lr}
 80058ce:	4c06      	ldr	r4, [pc, #24]	; (80058e8 <_sbrk_r+0x1c>)
 80058d0:	2300      	movs	r3, #0
 80058d2:	4605      	mov	r5, r0
 80058d4:	4608      	mov	r0, r1
 80058d6:	6023      	str	r3, [r4, #0]
 80058d8:	f7fc fe5e 	bl	8002598 <_sbrk>
 80058dc:	1c43      	adds	r3, r0, #1
 80058de:	d102      	bne.n	80058e6 <_sbrk_r+0x1a>
 80058e0:	6823      	ldr	r3, [r4, #0]
 80058e2:	b103      	cbz	r3, 80058e6 <_sbrk_r+0x1a>
 80058e4:	602b      	str	r3, [r5, #0]
 80058e6:	bd38      	pop	{r3, r4, r5, pc}
 80058e8:	2000067c 	.word	0x2000067c

080058ec <__sread>:
 80058ec:	b510      	push	{r4, lr}
 80058ee:	460c      	mov	r4, r1
 80058f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058f4:	f000 f896 	bl	8005a24 <_read_r>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	bfab      	itete	ge
 80058fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80058fe:	89a3      	ldrhlt	r3, [r4, #12]
 8005900:	181b      	addge	r3, r3, r0
 8005902:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005906:	bfac      	ite	ge
 8005908:	6563      	strge	r3, [r4, #84]	; 0x54
 800590a:	81a3      	strhlt	r3, [r4, #12]
 800590c:	bd10      	pop	{r4, pc}

0800590e <__swrite>:
 800590e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005912:	461f      	mov	r7, r3
 8005914:	898b      	ldrh	r3, [r1, #12]
 8005916:	05db      	lsls	r3, r3, #23
 8005918:	4605      	mov	r5, r0
 800591a:	460c      	mov	r4, r1
 800591c:	4616      	mov	r6, r2
 800591e:	d505      	bpl.n	800592c <__swrite+0x1e>
 8005920:	2302      	movs	r3, #2
 8005922:	2200      	movs	r2, #0
 8005924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005928:	f000 f868 	bl	80059fc <_lseek_r>
 800592c:	89a3      	ldrh	r3, [r4, #12]
 800592e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005932:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005936:	81a3      	strh	r3, [r4, #12]
 8005938:	4632      	mov	r2, r6
 800593a:	463b      	mov	r3, r7
 800593c:	4628      	mov	r0, r5
 800593e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005942:	f000 b817 	b.w	8005974 <_write_r>

08005946 <__sseek>:
 8005946:	b510      	push	{r4, lr}
 8005948:	460c      	mov	r4, r1
 800594a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800594e:	f000 f855 	bl	80059fc <_lseek_r>
 8005952:	1c43      	adds	r3, r0, #1
 8005954:	89a3      	ldrh	r3, [r4, #12]
 8005956:	bf15      	itete	ne
 8005958:	6560      	strne	r0, [r4, #84]	; 0x54
 800595a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800595e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005962:	81a3      	strheq	r3, [r4, #12]
 8005964:	bf18      	it	ne
 8005966:	81a3      	strhne	r3, [r4, #12]
 8005968:	bd10      	pop	{r4, pc}

0800596a <__sclose>:
 800596a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800596e:	f000 b813 	b.w	8005998 <_close_r>
	...

08005974 <_write_r>:
 8005974:	b538      	push	{r3, r4, r5, lr}
 8005976:	4c07      	ldr	r4, [pc, #28]	; (8005994 <_write_r+0x20>)
 8005978:	4605      	mov	r5, r0
 800597a:	4608      	mov	r0, r1
 800597c:	4611      	mov	r1, r2
 800597e:	2200      	movs	r2, #0
 8005980:	6022      	str	r2, [r4, #0]
 8005982:	461a      	mov	r2, r3
 8005984:	f7fc fdb8 	bl	80024f8 <_write>
 8005988:	1c43      	adds	r3, r0, #1
 800598a:	d102      	bne.n	8005992 <_write_r+0x1e>
 800598c:	6823      	ldr	r3, [r4, #0]
 800598e:	b103      	cbz	r3, 8005992 <_write_r+0x1e>
 8005990:	602b      	str	r3, [r5, #0]
 8005992:	bd38      	pop	{r3, r4, r5, pc}
 8005994:	2000067c 	.word	0x2000067c

08005998 <_close_r>:
 8005998:	b538      	push	{r3, r4, r5, lr}
 800599a:	4c06      	ldr	r4, [pc, #24]	; (80059b4 <_close_r+0x1c>)
 800599c:	2300      	movs	r3, #0
 800599e:	4605      	mov	r5, r0
 80059a0:	4608      	mov	r0, r1
 80059a2:	6023      	str	r3, [r4, #0]
 80059a4:	f7fc fdc4 	bl	8002530 <_close>
 80059a8:	1c43      	adds	r3, r0, #1
 80059aa:	d102      	bne.n	80059b2 <_close_r+0x1a>
 80059ac:	6823      	ldr	r3, [r4, #0]
 80059ae:	b103      	cbz	r3, 80059b2 <_close_r+0x1a>
 80059b0:	602b      	str	r3, [r5, #0]
 80059b2:	bd38      	pop	{r3, r4, r5, pc}
 80059b4:	2000067c 	.word	0x2000067c

080059b8 <_fstat_r>:
 80059b8:	b538      	push	{r3, r4, r5, lr}
 80059ba:	4c07      	ldr	r4, [pc, #28]	; (80059d8 <_fstat_r+0x20>)
 80059bc:	2300      	movs	r3, #0
 80059be:	4605      	mov	r5, r0
 80059c0:	4608      	mov	r0, r1
 80059c2:	4611      	mov	r1, r2
 80059c4:	6023      	str	r3, [r4, #0]
 80059c6:	f7fc fdbf 	bl	8002548 <_fstat>
 80059ca:	1c43      	adds	r3, r0, #1
 80059cc:	d102      	bne.n	80059d4 <_fstat_r+0x1c>
 80059ce:	6823      	ldr	r3, [r4, #0]
 80059d0:	b103      	cbz	r3, 80059d4 <_fstat_r+0x1c>
 80059d2:	602b      	str	r3, [r5, #0]
 80059d4:	bd38      	pop	{r3, r4, r5, pc}
 80059d6:	bf00      	nop
 80059d8:	2000067c 	.word	0x2000067c

080059dc <_isatty_r>:
 80059dc:	b538      	push	{r3, r4, r5, lr}
 80059de:	4c06      	ldr	r4, [pc, #24]	; (80059f8 <_isatty_r+0x1c>)
 80059e0:	2300      	movs	r3, #0
 80059e2:	4605      	mov	r5, r0
 80059e4:	4608      	mov	r0, r1
 80059e6:	6023      	str	r3, [r4, #0]
 80059e8:	f7fc fdbe 	bl	8002568 <_isatty>
 80059ec:	1c43      	adds	r3, r0, #1
 80059ee:	d102      	bne.n	80059f6 <_isatty_r+0x1a>
 80059f0:	6823      	ldr	r3, [r4, #0]
 80059f2:	b103      	cbz	r3, 80059f6 <_isatty_r+0x1a>
 80059f4:	602b      	str	r3, [r5, #0]
 80059f6:	bd38      	pop	{r3, r4, r5, pc}
 80059f8:	2000067c 	.word	0x2000067c

080059fc <_lseek_r>:
 80059fc:	b538      	push	{r3, r4, r5, lr}
 80059fe:	4c07      	ldr	r4, [pc, #28]	; (8005a1c <_lseek_r+0x20>)
 8005a00:	4605      	mov	r5, r0
 8005a02:	4608      	mov	r0, r1
 8005a04:	4611      	mov	r1, r2
 8005a06:	2200      	movs	r2, #0
 8005a08:	6022      	str	r2, [r4, #0]
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	f7fc fdb7 	bl	800257e <_lseek>
 8005a10:	1c43      	adds	r3, r0, #1
 8005a12:	d102      	bne.n	8005a1a <_lseek_r+0x1e>
 8005a14:	6823      	ldr	r3, [r4, #0]
 8005a16:	b103      	cbz	r3, 8005a1a <_lseek_r+0x1e>
 8005a18:	602b      	str	r3, [r5, #0]
 8005a1a:	bd38      	pop	{r3, r4, r5, pc}
 8005a1c:	2000067c 	.word	0x2000067c

08005a20 <__malloc_lock>:
 8005a20:	4770      	bx	lr

08005a22 <__malloc_unlock>:
 8005a22:	4770      	bx	lr

08005a24 <_read_r>:
 8005a24:	b538      	push	{r3, r4, r5, lr}
 8005a26:	4c07      	ldr	r4, [pc, #28]	; (8005a44 <_read_r+0x20>)
 8005a28:	4605      	mov	r5, r0
 8005a2a:	4608      	mov	r0, r1
 8005a2c:	4611      	mov	r1, r2
 8005a2e:	2200      	movs	r2, #0
 8005a30:	6022      	str	r2, [r4, #0]
 8005a32:	461a      	mov	r2, r3
 8005a34:	f7fc fd43 	bl	80024be <_read>
 8005a38:	1c43      	adds	r3, r0, #1
 8005a3a:	d102      	bne.n	8005a42 <_read_r+0x1e>
 8005a3c:	6823      	ldr	r3, [r4, #0]
 8005a3e:	b103      	cbz	r3, 8005a42 <_read_r+0x1e>
 8005a40:	602b      	str	r3, [r5, #0]
 8005a42:	bd38      	pop	{r3, r4, r5, pc}
 8005a44:	2000067c 	.word	0x2000067c

08005a48 <_init>:
 8005a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a4a:	bf00      	nop
 8005a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a4e:	bc08      	pop	{r3}
 8005a50:	469e      	mov	lr, r3
 8005a52:	4770      	bx	lr

08005a54 <_fini>:
 8005a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a56:	bf00      	nop
 8005a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a5a:	bc08      	pop	{r3}
 8005a5c:	469e      	mov	lr, r3
 8005a5e:	4770      	bx	lr
