// Seed: 4286067338
`define pp_1 0
`define pp_2 0
`define pp_3 0
`resetall
module module_0 (
    input logic id_1,
    output id_2
);
  type_4(
      1, id_1, id_1
  );
endmodule
`default_nettype `pp_2 `timescale 1 ps / 1ps `default_nettype wire
