/**
 * \file IfxGpt12_reg.h
 * \brief
 * \copyright Copyright (c) 2021 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_GPT12/V0.1.1.1.6
 * Specification: latest @ 2021-11-17 instance sheet @ MC_A3G_TC49x : V9.1.6.2.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Gpt12_Registers_Cfg Gpt12 address
 * \ingroup IfxSfr_Gpt12_Registers
 * 
 * \defgroup IfxSfr_Gpt12_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Gpt12_Registers_Cfg
 *
 * \defgroup IfxSfr_Gpt12_Registers_Cfg_Gpt120 2-GPT120
 * \ingroup IfxSfr_Gpt12_Registers_Cfg
 *
 * \defgroup IfxSfr_Gpt12_Registers_Cfg_Gpt121 2-GPT121
 * \ingroup IfxSfr_Gpt12_Registers_Cfg
 *
 * \defgroup IfxSfr_Gpt12_Registers_Cfg_Gpt122 2-GPT122
 * \ingroup IfxSfr_Gpt12_Registers_Cfg
 *
 * \defgroup IfxSfr_Gpt12_Registers_Cfg_Gpt123 2-GPT123
 * \ingroup IfxSfr_Gpt12_Registers_Cfg
 *
 *
 */
#ifndef IFXGPT12_REG_H
#define IFXGPT12_REG_H 1
/******************************************************************************/
#include "IfxGpt12_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Gpt12_Registers_Cfg_BaseAddress
 * \{  */

/** \brief GPT12 object */
#define MODULE_GPT120 /*lint --e(923, 9078)*/ ((*(Ifx_GPT12*)0xF0020000u))
#define MODULE_GPT121 /*lint --e(923, 9078)*/ ((*(Ifx_GPT12*)0xF0020200u))
#define MODULE_GPT122 /*lint --e(923, 9078)*/ ((*(Ifx_GPT12*)0xF0020400u))
#define MODULE_GPT123 /*lint --e(923, 9078)*/ ((*(Ifx_GPT12*)0xF0020600u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Gpt12_Registers_Cfg_Gpt120
 * \{  */
/** \brief 0, Clock Control Register */
#define GPT120_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_CLC*)0xF0020000u)

/** \brief 4, OCDS Control and Status Register */
#define GPT120_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_OCS*)0xF0020004u)

/** \brief 8, Module Identification Register */
#define GPT120_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ID*)0xF0020008u)

/** \brief C, Reset Control Register A */
#define GPT120_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_RST_CTRLA*)0xF002000Cu)

/** \brief 10, Reset Control Register B */
#define GPT120_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_RST_CTRLB*)0xF0020010u)

/** \brief 14, Reset Status Register */
#define GPT120_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_RST_STAT*)0xF0020014u)

/** \brief 20, PROT Register Endinit */
#define GPT120_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PROT*)0xF0020020u)

/** \brief 24, PROT Register Safe Endinit */
#define GPT120_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PROT*)0xF0020024u)

/** \brief 40, Write access enable register A */
#define GPT120_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_WRA*)0xF0020040u)

/** \brief 44, Write access enable register B */
#define GPT120_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_WRB_FPI*)0xF0020044u)

/** \brief 48, Read access enable register A */
#define GPT120_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_RDA*)0xF0020048u)

/** \brief 4C, Read access enable register B */
#define GPT120_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_RDB_FPI*)0xF002004Cu)

/** \brief 50, VM access enable register */
#define GPT120_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_VM*)0xF0020050u)

/** \brief 54, PRS access enable register */
#define GPT120_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_PRS*)0xF0020054u)

/** \brief 104, Port Input Select Register */
#define GPT120_PISEL /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PISEL*)0xF0020104u)

/** \brief 108, Port Input Select Register for CAPINB and T3IND */
#define GPT120_PISELB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PISELB*)0xF0020108u)

/** \brief 110, Timer T2 Control Register */
#define GPT120_T2CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T2CON*)0xF0020110u)

/** \brief 114, Timer T3 Control Register */
#define GPT120_T3CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T3CON*)0xF0020114u)

/** \brief 118, Timer T4 Control Register */
#define GPT120_T4CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T4CON*)0xF0020118u)

/** \brief 11C, Timer T5 Control Register */
#define GPT120_T5CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T5CON*)0xF002011Cu)

/** \brief 120, Timer T6 Control Register */
#define GPT120_T6CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T6CON*)0xF0020120u)

/** \brief 130, Capture and Reload Register */
#define GPT120_CAPREL /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_CAPREL*)0xF0020130u)

/** \brief 134, Timer T2 Register */
#define GPT120_T2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T2*)0xF0020134u)

/** \brief 138, Timer T3 Register */
#define GPT120_T3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T3*)0xF0020138u)

/** \brief 13C, Timer T4 Register */
#define GPT120_T4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T4*)0xF002013Cu)

/** \brief 140, Timer T5 Register */
#define GPT120_T5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T5*)0xF0020140u)

/** \brief 144, Timer T6 Register */
#define GPT120_T6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T6*)0xF0020144u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Gpt12_Registers_Cfg_Gpt121
 * \{  */
/** \brief 0, Clock Control Register */
#define GPT121_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_CLC*)0xF0020200u)

/** \brief 4, OCDS Control and Status Register */
#define GPT121_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_OCS*)0xF0020204u)

/** \brief 8, Module Identification Register */
#define GPT121_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ID*)0xF0020208u)

/** \brief C, Reset Control Register A */
#define GPT121_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_RST_CTRLA*)0xF002020Cu)

/** \brief 10, Reset Control Register B */
#define GPT121_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_RST_CTRLB*)0xF0020210u)

/** \brief 14, Reset Status Register */
#define GPT121_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_RST_STAT*)0xF0020214u)

/** \brief 20, PROT Register Endinit */
#define GPT121_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PROT*)0xF0020220u)

/** \brief 24, PROT Register Safe Endinit */
#define GPT121_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PROT*)0xF0020224u)

/** \brief 40, Write access enable register A */
#define GPT121_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_WRA*)0xF0020240u)

/** \brief 44, Write access enable register B */
#define GPT121_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_WRB_FPI*)0xF0020244u)

/** \brief 48, Read access enable register A */
#define GPT121_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_RDA*)0xF0020248u)

/** \brief 4C, Read access enable register B */
#define GPT121_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_RDB_FPI*)0xF002024Cu)

/** \brief 50, VM access enable register */
#define GPT121_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_VM*)0xF0020250u)

/** \brief 54, PRS access enable register */
#define GPT121_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_PRS*)0xF0020254u)

/** \brief 104, Port Input Select Register */
#define GPT121_PISEL /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PISEL*)0xF0020304u)

/** \brief 108, Port Input Select Register for CAPINB and T3IND */
#define GPT121_PISELB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PISELB*)0xF0020308u)

/** \brief 110, Timer T2 Control Register */
#define GPT121_T2CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T2CON*)0xF0020310u)

/** \brief 114, Timer T3 Control Register */
#define GPT121_T3CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T3CON*)0xF0020314u)

/** \brief 118, Timer T4 Control Register */
#define GPT121_T4CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T4CON*)0xF0020318u)

/** \brief 11C, Timer T5 Control Register */
#define GPT121_T5CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T5CON*)0xF002031Cu)

/** \brief 120, Timer T6 Control Register */
#define GPT121_T6CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T6CON*)0xF0020320u)

/** \brief 130, Capture and Reload Register */
#define GPT121_CAPREL /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_CAPREL*)0xF0020330u)

/** \brief 134, Timer T2 Register */
#define GPT121_T2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T2*)0xF0020334u)

/** \brief 138, Timer T3 Register */
#define GPT121_T3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T3*)0xF0020338u)

/** \brief 13C, Timer T4 Register */
#define GPT121_T4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T4*)0xF002033Cu)

/** \brief 140, Timer T5 Register */
#define GPT121_T5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T5*)0xF0020340u)

/** \brief 144, Timer T6 Register */
#define GPT121_T6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T6*)0xF0020344u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Gpt12_Registers_Cfg_Gpt122
 * \{  */
/** \brief 0, Clock Control Register */
#define GPT122_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_CLC*)0xF0020400u)

/** \brief 4, OCDS Control and Status Register */
#define GPT122_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_OCS*)0xF0020404u)

/** \brief 8, Module Identification Register */
#define GPT122_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ID*)0xF0020408u)

/** \brief C, Reset Control Register A */
#define GPT122_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_RST_CTRLA*)0xF002040Cu)

/** \brief 10, Reset Control Register B */
#define GPT122_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_RST_CTRLB*)0xF0020410u)

/** \brief 14, Reset Status Register */
#define GPT122_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_RST_STAT*)0xF0020414u)

/** \brief 20, PROT Register Endinit */
#define GPT122_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PROT*)0xF0020420u)

/** \brief 24, PROT Register Safe Endinit */
#define GPT122_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PROT*)0xF0020424u)

/** \brief 40, Write access enable register A */
#define GPT122_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_WRA*)0xF0020440u)

/** \brief 44, Write access enable register B */
#define GPT122_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_WRB_FPI*)0xF0020444u)

/** \brief 48, Read access enable register A */
#define GPT122_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_RDA*)0xF0020448u)

/** \brief 4C, Read access enable register B */
#define GPT122_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_RDB_FPI*)0xF002044Cu)

/** \brief 50, VM access enable register */
#define GPT122_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_VM*)0xF0020450u)

/** \brief 54, PRS access enable register */
#define GPT122_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_PRS*)0xF0020454u)

/** \brief 104, Port Input Select Register */
#define GPT122_PISEL /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PISEL*)0xF0020504u)

/** \brief 108, Port Input Select Register for CAPINB and T3IND */
#define GPT122_PISELB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PISELB*)0xF0020508u)

/** \brief 110, Timer T2 Control Register */
#define GPT122_T2CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T2CON*)0xF0020510u)

/** \brief 114, Timer T3 Control Register */
#define GPT122_T3CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T3CON*)0xF0020514u)

/** \brief 118, Timer T4 Control Register */
#define GPT122_T4CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T4CON*)0xF0020518u)

/** \brief 11C, Timer T5 Control Register */
#define GPT122_T5CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T5CON*)0xF002051Cu)

/** \brief 120, Timer T6 Control Register */
#define GPT122_T6CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T6CON*)0xF0020520u)

/** \brief 130, Capture and Reload Register */
#define GPT122_CAPREL /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_CAPREL*)0xF0020530u)

/** \brief 134, Timer T2 Register */
#define GPT122_T2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T2*)0xF0020534u)

/** \brief 138, Timer T3 Register */
#define GPT122_T3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T3*)0xF0020538u)

/** \brief 13C, Timer T4 Register */
#define GPT122_T4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T4*)0xF002053Cu)

/** \brief 140, Timer T5 Register */
#define GPT122_T5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T5*)0xF0020540u)

/** \brief 144, Timer T6 Register */
#define GPT122_T6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T6*)0xF0020544u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Gpt12_Registers_Cfg_Gpt123
 * \{  */
/** \brief 0, Clock Control Register */
#define GPT123_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_CLC*)0xF0020600u)

/** \brief 4, OCDS Control and Status Register */
#define GPT123_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_OCS*)0xF0020604u)

/** \brief 8, Module Identification Register */
#define GPT123_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ID*)0xF0020608u)

/** \brief C, Reset Control Register A */
#define GPT123_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_RST_CTRLA*)0xF002060Cu)

/** \brief 10, Reset Control Register B */
#define GPT123_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_RST_CTRLB*)0xF0020610u)

/** \brief 14, Reset Status Register */
#define GPT123_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_RST_STAT*)0xF0020614u)

/** \brief 20, PROT Register Endinit */
#define GPT123_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PROT*)0xF0020620u)

/** \brief 24, PROT Register Safe Endinit */
#define GPT123_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PROT*)0xF0020624u)

/** \brief 40, Write access enable register A */
#define GPT123_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_WRA*)0xF0020640u)

/** \brief 44, Write access enable register B */
#define GPT123_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_WRB_FPI*)0xF0020644u)

/** \brief 48, Read access enable register A */
#define GPT123_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_RDA*)0xF0020648u)

/** \brief 4C, Read access enable register B */
#define GPT123_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_RDB_FPI*)0xF002064Cu)

/** \brief 50, VM access enable register */
#define GPT123_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_VM*)0xF0020650u)

/** \brief 54, PRS access enable register */
#define GPT123_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_ACCEN_PRS*)0xF0020654u)

/** \brief 104, Port Input Select Register */
#define GPT123_PISEL /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PISEL*)0xF0020704u)

/** \brief 108, Port Input Select Register for CAPINB and T3IND */
#define GPT123_PISELB /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_PISELB*)0xF0020708u)

/** \brief 110, Timer T2 Control Register */
#define GPT123_T2CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T2CON*)0xF0020710u)

/** \brief 114, Timer T3 Control Register */
#define GPT123_T3CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T3CON*)0xF0020714u)

/** \brief 118, Timer T4 Control Register */
#define GPT123_T4CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T4CON*)0xF0020718u)

/** \brief 11C, Timer T5 Control Register */
#define GPT123_T5CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T5CON*)0xF002071Cu)

/** \brief 120, Timer T6 Control Register */
#define GPT123_T6CON /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T6CON*)0xF0020720u)

/** \brief 130, Capture and Reload Register */
#define GPT123_CAPREL /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_CAPREL*)0xF0020730u)

/** \brief 134, Timer T2 Register */
#define GPT123_T2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T2*)0xF0020734u)

/** \brief 138, Timer T3 Register */
#define GPT123_T3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T3*)0xF0020738u)

/** \brief 13C, Timer T4 Register */
#define GPT123_T4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T4*)0xF002073Cu)

/** \brief 140, Timer T5 Register */
#define GPT123_T5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T5*)0xF0020740u)

/** \brief 144, Timer T6 Register */
#define GPT123_T6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GPT12_T6*)0xF0020744u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXGPT12_REG_H */
